
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15660 
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/uart_tx.v:16]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/uart_tx.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 827.234 ; gain = 182.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'btn' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/btn.v:1]
	Parameter CNT_MAX bound to: 21'b111101000010001111111 
INFO: [Synth 8-6155] done synthesizing module 'btn' (1#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/btn.v:1]
INFO: [Synth 8-6157] synthesizing module 'sw' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/sw.v:1]
	Parameter CNT_MAX bound to: 13'b1001110000111 
INFO: [Synth 8-6155] done synthesizing module 'sw' (2#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/sw.v:1]
INFO: [Synth 8-6157] synthesizing module 'divider_man' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/divider_man.v:1]
	Parameter N bound to: 22 - type: integer 
	Parameter M bound to: 11 - type: integer 
	Parameter N_ACT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'divider_cell' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/divider_cell.v:1]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider_cell' (3#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/divider_cell.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divider_man' (4#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/divider_man.v:1]
WARNING: [Synth 8-689] width (18) of port connection 'merchant' does not match port width (22) of module 'divider_man' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/ctrl.v:170]
WARNING: [Synth 8-7023] instance 'u_divider_man' of module 'divider_man' has 8 connections declared, but only 7 given [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/ctrl.v:162]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/bin2bcd.v:1]
	Parameter W bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (5#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/bin2bcd.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'bcd' does not match port width (23) of module 'bin2bcd' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/ctrl.v:178]
WARNING: [Synth 8-689] width (12) of port connection 'bcd' does not match port width (23) of module 'bin2bcd' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/ctrl.v:185]
WARNING: [Synth 8-5788] Register mode_reg in module ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/ctrl.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (6#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_send' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/data_send.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/uart_tx.v:1]
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter CLKRATE bound to: 100000000 - type: integer 
	Parameter BAUD_MAX bound to: 867 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter TRS bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/uart_tx.v:40]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (7#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_send' (8#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/data_send.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (9#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'cdc_handshake' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/cdc_handshake.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cdc_handshake' (10#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/cdc_handshake.v:1]
INFO: [Synth 8-6157] synthesizing module 'DDS' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/DDS.v:1]
INFO: [Synth 8-6157] synthesizing module 'DigSineGenerator' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/DigSineGenerator.v:1]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/DigSineGenerator.v:36]
INFO: [Synth 8-6155] done synthesizing module 'DigSineGenerator' (11#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/DigSineGenerator.v:1]
INFO: [Synth 8-6157] synthesizing module 'DigSqareGen' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/DigSqareGen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DigSqareGen' (12#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/DigSqareGen.v:1]
WARNING: [Synth 8-6014] Unused sequential element amp_r_reg was removed.  [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/DDS.v:31]
WARNING: [Synth 8-6014] Unused sequential element mode_r_reg was removed.  [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/DDS.v:32]
INFO: [Synth 8-6155] done synthesizing module 'DDS' (13#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/DDS.v:1]
INFO: [Synth 8-6157] synthesizing module 'spi2dac' [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/spi2dac.v:9]
	Parameter BUF bound to: 1'b1 
	Parameter GA_N bound to: 1'b1 
	Parameter SHDN_N bound to: 1'b1 
	Parameter TC bound to: 5'b11000 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_CSB_FALL bound to: 2'b01 
	Parameter WAIT_CSB_HIGH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'spi2dac' (14#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/spi2dac.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/sources_1/imports/FPGA_coursework_pt2_full/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 870.574 ; gain = 225.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 870.574 ; gain = 225.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 870.574 ; gain = 225.648
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/constrs_1/new/design.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sys_clk' matched to 'clock' objects. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/constrs_1/new/design.xdc:6]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_50M' matched to 'clock' objects. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/constrs_1/new/design.xdc:6]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_50M' matched to 'clock' objects. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/constrs_1/new/design.xdc:7]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_DDS' matched to 'clock' objects. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/constrs_1/new/design.xdc:7]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/constrs_1/new/design.xdc:78]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/constrs_1/new/design.xdc:83]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/constrs_1/new/design.xdc:88]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/constrs_1/new/design.xdc:91]
Finished Parsing XDC File [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/constrs_1/new/design.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.srcs/constrs_1/new/design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1028.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.273 ; gain = 383.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.273 ; gain = 383.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.273 ; gain = 383.348
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_cr_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'sr_state_reg' in module 'spi2dac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                     TRS |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_cr_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
           WAIT_CSB_FALL |                              010 |                               01
           WAIT_CSB_HIGH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sr_state_reg' using encoding 'one-hot' in module 'spi2dac'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.273 ; gain = 383.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 4     
	   4 Input     19 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 22    
	   2 Input     11 Bit       Adders := 3     
	   8 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 90    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	               22 Bit    Registers := 22    
	               21 Bit    Registers := 26    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 51    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 23    
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 69    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 90    
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module btn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module sw 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module divider_cell 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 45    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 45    
Module ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module data_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 22    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module cdc_handshake 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DigSineGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module DigSqareGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module DDS 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spi2dac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design divider_cell has unconnected port merchant_ci[21]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[5] )
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/u_divider_step0/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/u_divider_step0/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/u_divider_step0/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/u_divider_step0/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/u_divider_step0/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/u_divider_step0/dividend_kp_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[11] )
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/u_divider_step0/dividend_kp_reg[12]' (FDC) to 'u_ctrl/u_divider_man/u_divider_step0/dividend_kp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[14] )
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/u_divider_step0/dividend_kp_reg[15]' (FDC) to 'u_ctrl/u_divider_man/u_divider_step0/dividend_kp_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/u_divider_step0/dividend_kp_reg[16]' (FDC) to 'u_ctrl/u_divider_man/u_divider_step0/rdy_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctrl/\u_divider_man/u_divider_step0/dividend_kp_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_spi2dac/\shift_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[15][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[14][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[13][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[12][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[9][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[8][7] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[7][7]' (FDCE) to 'u_data_send/data_r_reg[19][6]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[6][7]' (FDCE) to 'u_data_send/data_r_reg[19][6]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[5][7]' (FDCE) to 'u_data_send/data_r_reg[19][6]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[4][7]' (FDCE) to 'u_data_send/data_r_reg[19][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[19][7]' (FDCE) to 'u_data_send/data_r_reg[19][6]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[18][7]' (FDCE) to 'u_data_send/data_r_reg[19][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[17][7] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[16][7]' (FDCE) to 'u_data_send/data_r_reg[19][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[21][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[20][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[14][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[12][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[11][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[10][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[8][6] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[7][6]' (FDCE) to 'u_data_send/data_r_reg[19][6]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[6][6]' (FDCE) to 'u_data_send/data_r_reg[19][6]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[5][6]' (FDCE) to 'u_data_send/data_r_reg[19][6]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[4][6]' (FDCE) to 'u_data_send/data_r_reg[19][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[0][6] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[19][6]' (FDCE) to 'u_data_send/data_r_reg[18][6]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[18][6]' (FDCE) to 'u_data_send/data_r_reg[16][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[17][6] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[16][6]' (FDCE) to 'u_data_send/data_r_reg[4][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[21][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[20][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[15][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[10][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[8][5] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[7][5]' (FDPE) to 'u_data_send/data_r_reg[19][4]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[6][5]' (FDPE) to 'u_data_send/data_r_reg[19][4]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[5][5]' (FDPE) to 'u_data_send/data_r_reg[19][4]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[4][5]' (FDPE) to 'u_data_send/data_r_reg[19][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[19][5]' (FDPE) to 'u_data_send/data_r_reg[19][4]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[18][5]' (FDPE) to 'u_data_send/data_r_reg[19][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[17][5] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[16][5]' (FDPE) to 'u_data_send/data_r_reg[19][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[21][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[20][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[14][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[8][4] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[7][4]' (FDPE) to 'u_data_send/data_r_reg[19][4]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[6][4]' (FDPE) to 'u_data_send/data_r_reg[19][4]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[5][4]' (FDPE) to 'u_data_send/data_r_reg[19][4]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[4][4]' (FDPE) to 'u_data_send/data_r_reg[19][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[19][4]' (FDPE) to 'u_data_send/data_r_reg[18][4]'
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[18][4]' (FDPE) to 'u_data_send/data_r_reg[16][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[17][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[21][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[20][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[15][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[13][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[12][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[10][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[8][3] )
INFO: [Synth 8-3886] merging instance 'u_data_send/data_r_reg[4][3]' (FDCE) to 'u_data_send/data_r_reg[4][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[17][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[21][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[20][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_data_send/\data_r_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_data_send/\data_r_reg[8][2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/dividend_kp_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/dividend_kp_reg[12]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/dividend_kp_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/dividend_kp_reg[15]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/dividend_kp_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/dividend_kp_reg[16]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_spi2dac/shift_reg_reg[0]' (FD) to 'u_spi2dac/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/dividend_kp_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/dividend_kp_reg[12]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/dividend_kp_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/dividend_kp_reg[15]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/dividend_kp_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/dividend_kp_reg[16]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/dividend_kp_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/dividend_kp_reg[12]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/dividend_kp_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/dividend_kp_reg[15]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/dividend_kp_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/dividend_kp_reg[16]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[3].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/dividend_kp_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/dividend_kp_reg[12]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/dividend_kp_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/dividend_kp_reg[15]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/dividend_kp_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/dividend_kp_reg[16]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/dividend_kp_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/dividend_kp_reg[12]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/dividend_kp_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/dividend_kp_reg[15]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/dividend_kp_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/dividend_kp_reg[12]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/dividend_kp_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/dividend_kp_reg[12]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[8].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[8].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[8].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[8].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[8].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[8].u_divider_step/dividend_kp_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[8].u_divider_step/dividend_kp_reg[12]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[8].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[9].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[9].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[9].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[9].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[9].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[9].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[10].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[10].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[10].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[10].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[10].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[10].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[11].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[11].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[11].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[11].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[11].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[11].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/dividend_kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/dividend_kp_reg[8]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[13].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[13].u_divider_step/dividend_kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[13].u_divider_step/dividend_kp_reg[7]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[13].u_divider_step/rdy_reg'
INFO: [Synth 8-3886] merging instance 'u_ctrl/u_divider_man/sqrt_stepx[14].u_divider_step/dividend_kp_reg[6]' (FDC) to 'u_ctrl/u_divider_man/sqrt_stepx[14].u_divider_step/rdy_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1028.273 ; gain = 383.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1028.273 ; gain = 383.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1041.168 ; gain = 396.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1051.156 ; gain = 406.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.992 ; gain = 411.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.992 ; gain = 411.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.992 ; gain = 411.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.992 ; gain = 411.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.992 ; gain = 411.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.992 ; gain = 411.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   165|
|3     |LUT1   |    41|
|4     |LUT2   |   714|
|5     |LUT3   |   150|
|6     |LUT4   |   542|
|7     |LUT5   |    78|
|8     |LUT6   |   105|
|9     |FDCE   |   905|
|10    |FDPE   |    54|
|11    |FDRE   |    25|
|12    |FDSE   |     3|
|13    |LDC    |     1|
|14    |IBUF   |     7|
|15    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------+------+
|      |Instance                              |Module           |Cells |
+------+--------------------------------------+-----------------+------+
|1     |top                                   |                 |  2797|
|2     |  u_DDS                               |DDS              |   149|
|3     |    u_DigSineGenerator                |DigSineGenerator |   103|
|4     |    u_DigSqareGen                     |DigSqareGen      |    46|
|5     |  u_cdc_handshake                     |cdc_handshake    |    73|
|6     |  u_clk_div                           |clk_div          |    85|
|7     |  u_ctrl                              |ctrl             |  2286|
|8     |    u0_btn                            |btn              |    64|
|9     |    u0_sw                             |sw               |    44|
|10    |    u1_btn                            |btn_0            |    54|
|11    |    u2_btn                            |btn_1            |    64|
|12    |    u3_btn                            |btn_2            |    54|
|13    |    u_divider_man                     |divider_man      |  1871|
|14    |      \sqrt_stepx[10].u_divider_step  |divider_cell     |    88|
|15    |      \sqrt_stepx[11].u_divider_step  |divider_cell_3   |    90|
|16    |      \sqrt_stepx[12].u_divider_step  |divider_cell_4   |    92|
|17    |      \sqrt_stepx[13].u_divider_step  |divider_cell_5   |    94|
|18    |      \sqrt_stepx[14].u_divider_step  |divider_cell_6   |    96|
|19    |      \sqrt_stepx[15].u_divider_step  |divider_cell_7   |    98|
|20    |      \sqrt_stepx[16].u_divider_step  |divider_cell_8   |   100|
|21    |      \sqrt_stepx[17].u_divider_step  |divider_cell_9   |   102|
|22    |      \sqrt_stepx[18].u_divider_step  |divider_cell_10  |   104|
|23    |      \sqrt_stepx[19].u_divider_step  |divider_cell_11  |   106|
|24    |      \sqrt_stepx[1].u_divider_step   |divider_cell_12  |    73|
|25    |      \sqrt_stepx[20].u_divider_step  |divider_cell_13  |    77|
|26    |      \sqrt_stepx[21].u_divider_step  |divider_cell_14  |    31|
|27    |      \sqrt_stepx[2].u_divider_step   |divider_cell_15  |    73|
|28    |      \sqrt_stepx[3].u_divider_step   |divider_cell_16  |    73|
|29    |      \sqrt_stepx[4].u_divider_step   |divider_cell_17  |    76|
|30    |      \sqrt_stepx[5].u_divider_step   |divider_cell_18  |    78|
|31    |      \sqrt_stepx[6].u_divider_step   |divider_cell_19  |    80|
|32    |      \sqrt_stepx[7].u_divider_step   |divider_cell_20  |    82|
|33    |      \sqrt_stepx[8].u_divider_step   |divider_cell_21  |    84|
|34    |      \sqrt_stepx[9].u_divider_step   |divider_cell_22  |    86|
|35    |      u_divider_step0                 |divider_cell_23  |    88|
|36    |  u_data_send                         |data_send        |   140|
|37    |    u_tx                              |uart_tx          |    78|
|38    |  u_spi2dac                           |spi2dac          |    48|
+------+--------------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.992 ; gain = 411.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1055.992 ; gain = 253.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.992 ; gain = 411.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1055.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
243 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1055.992 ; gain = 701.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1055.992 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/FPGA_coursework/FPGA_coursework.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 16:49:19 2023...
