ModuleName PiezoTest
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 336 ,Y1: 224 ,X2: 496 ,Y2: 224
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 336 ,Y1: 280 ,X2: 424 ,Y2: 280
Edge X1: 424 ,Y1: 240 ,X2: 424 ,Y2: 280
Edge X1: 424 ,Y1: 240 ,X2: 496 ,Y2: 240
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 336 ,Y1: 336 ,X2: 456 ,Y2: 336
Edge X1: 456 ,Y1: 256 ,X2: 456 ,Y2: 336
Edge X1: 456 ,Y1: 256 ,X2: 496 ,Y2: 256
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 224 ,X2: 784 ,Y2: 224
End
Branches
End
End
Ports
Port Left: 336 Top: 224 ,Orientation: 0
Portname: EN ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 336 Top: 280 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 336 Top: 336 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 784 Top: 224 ,Orientation: 0
Portname: DIV ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 520 Top: 216
Name: s0
LibraryName: (NoLibraryName)
IpName: PNU_CLK_DIV
SymbolParameters
Parameter Name: cnt_num ,Type: integer ,Value:
2
End
End
Texts
End
Links
End
