
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.56+186 (git sha1 51eaaffe0, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: apu_core_package.sv
Parsing SystemVerilog input from `apu_core_package.sv' to AST representation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Design has no top module.
