#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 12 23:29:01 2018
# Process ID: 2232
# Log file: C:/Users/fanjunchao/Desktop/shudian2/LAB_6/vivado.log
# Journal file: C:/Users/fanjunchao/Desktop/shudian2/LAB_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.xpr
INFO: [Project 1-313] Project file moved from 'F:/数电实验二/LAB_6' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 733.855 ; gain = 158.566
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 12 23:35:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 12 23:37:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.runs/synth_1/runme.log
[Tue Jun 12 23:37:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.runs/impl_1/runme.log
reset_run synth_1 -noclean_dir 
launch_runs impl_1
[Tue Jun 12 23:38:21 2018] Launched synth_1...
Run output will be captured here: C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.runs/synth_1/runme.log
[Tue Jun 12 23:38:21 2018] Launched impl_1...
Run output will be captured here: C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.runs/impl_1/runme.log
reset_run synth_1 -noclean_dir 
close_project
open_project C:/Users/fanjunchao/Desktop/shudian2/LAB_5/LAB_5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/fanjunchao/Desktop/数电实验二/LAB_5' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fanjunchao/Desktop/shudian2/mode16.v', nor could it be found using path 'C:/Users/fanjunchao/Desktop/数电实验二/mode16.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 12 23:40:11 2018] Launched synth_1...
Run output will be captured here: C:/Users/fanjunchao/Desktop/shudian2/LAB_5/LAB_5.runs/synth_1/runme.log
[Tue Jun 12 23:40:11 2018] Launched impl_1...
Run output will be captured here: C:/Users/fanjunchao/Desktop/shudian2/LAB_5/LAB_5.runs/impl_1/runme.log
close_project
open_project C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab6tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab6tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanjunchao/Desktop/shudian2/lab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanjunchao/Desktop/shudian2/lab6tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d3fa709c642c46aa8d86845f0c44719c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6tb_behav xil_defaultlib.lab6tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab6
Compiling module xil_defaultlib.lab6tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab6tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.sim/sim_1/behav/xsim.dir/lab6tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.sim/sim_1/behav/xsim.dir/lab6tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 12 23:43:23 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 12 23:43:23 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 780.402 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab6tb_behav -key {Behavioral:sim_1:Functional:lab6tb} -tclbatch {lab6tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab6tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab6tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 780.402 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lab6
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:42 ; elapsed = 00:15:21 . Memory (MB): peak = 817.645 ; gain = 646.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab6' [C:/Users/fanjunchao/Desktop/shudian2/lab6.v:3]
	Parameter A bound to: 0 - type: integer 
	Parameter B bound to: 1 - type: integer 
	Parameter C bound to: 2 - type: integer 
	Parameter D bound to: 3 - type: integer 
	Parameter E bound to: 4 - type: integer 
	Parameter F bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lab6' (1#1) [C:/Users/fanjunchao/Desktop/shudian2/lab6.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:44 ; elapsed = 00:15:23 . Memory (MB): peak = 841.688 ; gain = 670.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:44 ; elapsed = 00:15:23 . Memory (MB): peak = 841.688 ; gain = 670.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fanjunchao/Desktop/shudian2/lab6ys.xdc]
Finished Parsing XDC File [C:/Users/fanjunchao/Desktop/shudian2/lab6ys.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:05 ; elapsed = 00:15:38 . Memory (MB): peak = 1136.164 ; gain = 964.852
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.164 ; gain = 355.762
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/fanjunchao/Desktop/shudian2/lab6.v" into library work [C:/Users/fanjunchao/Desktop/shudian2/lab6.v:1]
[Tue Jun 12 23:44:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/fanjunchao/Desktop/shudian2/LAB_6/LAB_6.runs/synth_1/runme.log
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.383 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 12 23:45:47 2018...
