<profile>

<section name = "Vivado HLS Report for 'fc_layer3'" level="0">
<item name = "Date">Mon Jun 18 15:53:16 2018
</item>
<item name = "Version">2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)</item>
<item name = "Project">nnet_stream</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.00, 9.75, 1.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1198, 1198, 1198, 1198, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- fc_layer3_label10">1176, 1176, 14, -, -, 84, no</column>
<column name=" + fc_layer3_label42">12, 12, 5, -, -, 2, no</column>
<column name="- fc_layer3_label14">20, 20, 2, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, -, 0, 236</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 233</column>
<column name="Register">-, -, 120, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="nnet_mac_muladd_1h9b_U228">nnet_mac_muladd_1h9b, i0 * i1 + i2</column>
<column name="nnet_mac_muladd_1h9b_U229">nnet_mac_muladd_1h9b, i0 * i1 + i2</column>
<column name="nnet_mac_muladd_1iab_U230">nnet_mac_muladd_1iab, i0 + i1 * i2</column>
<column name="nnet_mac_muladd_1iab_U231">nnet_mac_muladd_1iab, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fc_layer3_weights_V_U">fc_layer3_fc_layeh8b, 1, 0, 0, 840, 12, 1, 10080</column>
<column name="output_V_U">fc_layer3_output_V, 1, 0, 0, 10, 16, 1, 160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_4_3_fu_441_p2">+, 0, 0, 13, 3, 4</column>
<column name="i_fu_505_p2">+, 0, 0, 13, 4, 1</column>
<column name="j_1_fu_264_p2">+, 0, 0, 15, 7, 1</column>
<column name="tmp_11_fu_294_p2">+, 0, 0, 18, 11, 11</column>
<column name="tmp_12_fu_308_p2">+, 0, 0, 18, 11, 11</column>
<column name="tmp_13_fu_328_p2">+, 0, 0, 18, 11, 11</column>
<column name="tmp_14_fu_407_p2">+, 0, 0, 18, 11, 11</column>
<column name="tmp_15_fu_431_p2">+, 0, 0, 18, 11, 11</column>
<column name="ap_block_state2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond16_2_fu_397_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond1_fu_258_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="exitcond_fu_499_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="tmp_i_fu_520_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="i_4_1_fu_391_p2">or, 0, 0, 11, 4, 2</column>
<column name="i_4_2_fu_421_p2">or, 0, 0, 10, 3, 2</column>
<column name="i_4_s_fu_318_p2">or, 0, 0, 11, 4, 1</column>
<column name="tmp_V_fu_526_p3">select, 0, 0, 15, 1, 15</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fc_layer3_weights_V_address0">15, 3, 10, 30</column>
<column name="fc_layer3_weights_V_address1">15, 3, 10, 30</column>
<column name="i1_reg_239">9, 2, 4, 8</column>
<column name="i3_reg_227">9, 2, 4, 8</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="j_reg_216">9, 2, 7, 14</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="output_V_address0">33, 6, 4, 24</column>
<column name="output_V_address1">33, 6, 4, 24</column>
<column name="output_V_d0">21, 4, 16, 64</column>
<column name="output_V_d1">15, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i1_reg_239">4, 0, 4, 0</column>
<column name="i3_reg_227">4, 0, 4, 0</column>
<column name="i_4_1_reg_622">3, 0, 4, 1</column>
<column name="i_4_2_reg_635">1, 0, 3, 2</column>
<column name="i_4_3_reg_645">4, 0, 4, 0</column>
<column name="i_4_s_reg_600">3, 0, 4, 1</column>
<column name="i_reg_663">4, 0, 4, 0</column>
<column name="j_1_reg_574">7, 0, 7, 0</column>
<column name="j_reg_216">7, 0, 7, 0</column>
<column name="output_V_addr_2_reg_610">4, 0, 4, 0</column>
<column name="output_V_addr_3_reg_616">3, 0, 4, 1</column>
<column name="output_V_addr_4_reg_650">3, 0, 4, 1</column>
<column name="output_V_addr_5_reg_655">1, 0, 4, 3</column>
<column name="reg_250">12, 0, 12, 0</column>
<column name="reg_254">12, 0, 12, 0</column>
<column name="tmp_11_reg_579">10, 0, 11, 1</column>
<column name="tmp_2_reg_587">28, 0, 28, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fc_layer3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fc_layer3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fc_layer3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fc_layer3, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fc_layer3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fc_layer3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fc_layer3, return value</column>
<column name="out_V_V_din">out, 16, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="in_V_V_dout">in, 16, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
</table>
</item>
</section>
</profile>
