$date
	Wed Jul 30 13:12:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_reg_tb $end
$var wire 1 ! sout $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ sin $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ sin $end
$var wire 1 % t3 $end
$var wire 1 & t2 $end
$var wire 1 ' t1 $end
$var wire 1 ! sout $end
$scope module ff1 $end
$var wire 1 " clk $end
$var wire 1 $ din $end
$var wire 1 # rst $end
$var reg 1 ' q $end
$upscope $end
$scope module ff2 $end
$var wire 1 " clk $end
$var wire 1 ' din $end
$var wire 1 # rst $end
$var reg 1 & q $end
$upscope $end
$scope module ff3 $end
$var wire 1 " clk $end
$var wire 1 & din $end
$var wire 1 # rst $end
$var reg 1 % q $end
$upscope $end
$scope module ff4 $end
$var wire 1 " clk $end
$var wire 1 % din $end
$var wire 1 # rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
#8
1#
#10
0"
#15
1"
#20
0"
#22
1$
#25
1'
1"
#30
0"
#35
1&
1"
#40
0"
#45
1%
1"
#50
0"
#55
1!
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
