
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'drauch' on host 'kamek.ece.utexas.edu' (Linux_x86_64 version 3.10.0-1160.6.1.el7.x86_64) on Tue Apr 20 12:16:53 CDT 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r32_o1'
Sourcing Tcl script 'tdf8.tcl'
INFO: [HLS 200-1510] Running: open_project -reset tdf8_prj 
INFO: [HLS 200-10] Creating and opening project '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r32_o1/tdf8_prj'.
INFO: [HLS 200-1510] Running: add_files -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common -D FAST_COMPILE=0 /home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h tdf8.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h' to the project
INFO: [HLS 200-10] Adding design file 'tdf8.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common/test -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp ../test/golden.cpp ../test/tb_tdf8.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/golden.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/tb_tdf8.cpp' to the project
INFO: [HLS 200-1510] Running: set_top tdf8_top 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r32_o1/tdf8_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r32_o1/tdf8_prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu3p-ffvc1517-3-e 
INFO: [HLS 200-10] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1510] Running: create_clock -period 3 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf8_top in_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf8_top out_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf8_top filter_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf8_top adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 32 tdf8_top in_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 32 tdf8_top filter_data -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf8_top out_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf8_top adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 32 -dim 3 tdf8 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 32 -dim 4 tdf8 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 32 -dim 2 tdf8 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf8_readInputs/IL5 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf8_readFilters/FL5 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf8_dot_product/DP_OUTER_2 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf8/TOP_LOOP 
INFO: [HLS 200-1510] Running: config_op hadd -impl fulldsp -latency 7 
INFO: [HLS 200-1445] Configure operator 'hadd' with implementation style 'fulldsp'.
INFO: [HLS 200-1446] Configure operator 'hadd' with latency 7.
INFO: [HLS 200-1510] Running: config_op hmul -impl maxdsp -latency 4 
INFO: [HLS 200-1445] Configure operator 'hmul' with implementation style 'maxdsp'.
INFO: [HLS 200-1446] Configure operator 'hmul' with latency 4.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.27 seconds; current allocated memory: 239.436 MB.
INFO: [HLS 200-10] Analyzing design file 'tdf8.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': ./tdf8_conv_stages.h:76:37
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 47.07 seconds. CPU system time: 2.67 seconds. Elapsed time: 210.62 seconds; current allocated memory: 242.782 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'tdf8_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf8_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf8_conv_stages.h:223:20)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (tdf8.cpp:675:9)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf8_conv_stages.h:50:18) in function 'tdf8_readFilters' completely with a factor of 1 (./tdf8_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_2' (./tdf8_conv_stages.h:90:27) in function 'tdf8_writeOutputs_unaligned' completely with a factor of 4 (./tdf8_conv_stages.h:90:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (tdf8.cpp:21:19) in function 'tdf8_poolOutputs' completely with a factor of 1 (tdf8.cpp:21:19)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::fp_struct(decimal16)' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::__signbit() const' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'int generic_signbit<decimal16>(decimal16)' into 'hls::signbit(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/signbithalf.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf8_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf8_conv_stages.h:212:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf8_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf8_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf8_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf8_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf8.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf8.cpp:24:19)
INFO: [HLS 214-248] cyclic reshaped array 'out_data' on dimension 3 with 4 (tdf8.cpp:674:137)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 19.53 seconds. CPU system time: 1.32 seconds. Elapsed time: 81.3 seconds; current allocated memory: 250.689 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.690 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf8_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf8_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 272.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.94 seconds; current allocated memory: 295.174 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_85_1' (./tdf8_conv_stages.h:85) in function 'tdf8_writeOutputs_unaligned' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf8.cpp:474) in function 'tdf8_accum_7' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf8.cpp:444) in function 'tdf8_accum_6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf8.cpp:412) in function 'tdf8_accum_5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf8.cpp:228) in function 'tdf8_accum_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf8.cpp:136) in function 'tdf8_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_2' (./tdf8_conv_stages.h:148) in function 'tdf8_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'FL5' (./tdf8_conv_stages.h:48) in function 'tdf8_readFilters' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL5' (./tdf8_conv_stages.h:20) in function 'tdf8_readInputs' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf8.cpp:44) in function 'tdf8_accum_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_1' (./tdf8_conv_stages.h:85) in function 'tdf8_writeOutputs_unaligned' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf8.cpp:482) in function 'tdf8_accum_7' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf8.cpp:452) in function 'tdf8_accum_6' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf8.cpp:420) in function 'tdf8_accum_5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf8.cpp:236) in function 'tdf8_accum_3' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf8.cpp:144) in function 'tdf8_accum_2' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_3' (./tdf8_conv_stages.h:149) in function 'tdf8_dot_product' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (./tdf8_conv_stages.h:152) in function 'tdf8_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL6' (./tdf8_conv_stages.h:49) in function 'tdf8_readFilters' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'IL6' (./tdf8_conv_stages.h:25) in function 'tdf8_readInputs' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf8.cpp:52) in function 'tdf8_accum_1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'in_data' (tdf8.cpp:675) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'filter_data' (tdf8.cpp:676) in dimension 4 completely.
INFO: [XFORM 203-131] Reshaping array 'adjustments' (tdf8.cpp:677) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (tdf8.cpp:613) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (tdf8.cpp:614) in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (tdf8.cpp:615) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'sums' (tdf8.cpp:616) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (tdf8.cpp:617) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_indices' (tdf8.cpp:620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_indices' (tdf8.cpp:621) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_0' (tdf8.cpp:643) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_0' (tdf8.cpp:646) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_0' (tdf8.cpp:649) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'accum4_out_0' (tdf8.cpp:652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum5_out_0' (tdf8.cpp:655) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum6_out_0' (tdf8.cpp:658) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum7_out_0' (tdf8.cpp:661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputRow'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_vals'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf8.cpp:478) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf8.cpp:448) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf8.cpp:416) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'vals' (tdf8.cpp:324) accessed through non-constant indices on dimension 1 (tdf8.cpp:331:10), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf8.cpp:324) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf8.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf8.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf8.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.8' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.9' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.10' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.11' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.12' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.13' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.14' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.15' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.16' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.17' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.18' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.19' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.20' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.21' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.22' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.23' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.24' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.25' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.26' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.27' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.28' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.29' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.30' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.31' (tdf8.cpp:614) in dimension 1 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (tdf8.cpp:610)  of function 'tdf8'.
INFO: [HLS 200-988] Store statement on variable  'sums[0]260' (tdf8.cpp:616) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf8.cpp:610:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP' (tdf8.cpp:610:7), detected/extracted 15 process function(s): 
	 'tdf8_get_next_ijk'
	 'tdf8_readInputs'
	 'tdf8_readFilters'
	 'tdf8_dot_product'
	 'tdf8_accum_1'
	 'tdf8_accum_2'
	 'tdf8_accum_3'
	 'tdf8_accum_4'
	 'tdf8_accum_5'
	 'tdf8_accum_6'
	 'tdf8_accum_7'
	 'tdf8_accum_8'
	 'Block_entry_proc_proc'
	 'tdf8_adjust'
	 'tdf8_poolOutputs'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tdf8_get_next_ijk'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf8.cpp:228:13) in function 'tdf8_accum_3'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf8.cpp:136:13) in function 'tdf8_accum_2'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf8.cpp:44:13) in function 'tdf8_accum_1'... converting 127 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.82 seconds. CPU system time: 0.15 seconds. Elapsed time: 32.57 seconds; current allocated memory: 344.289 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (./tdf8_conv_stages.h:19:18) in function 'tdf8_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (./tdf8_conv_stages.h:47:23) in function 'tdf8_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (./tdf8_conv_stages.h:147:28) in function 'tdf8_dot_product'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[19]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[15]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[25]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[28]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[24]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[14]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[13]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[21]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[9]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[23]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[27]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[12]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[8]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[22]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[29]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[20]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[10]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[11]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[30]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[18]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[17]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[26]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[31]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[16]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[19]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[15]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[25]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[28]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[24]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[14]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[13]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[21]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[9]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[23]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[27]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[12]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[8]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[22]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[29]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[20]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[10]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[11]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[30]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[18]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[17]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[26]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[31]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[16]' (./tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1]' (./tdf8_conv_stages.h:139).
INFO: [HLS 200-472] Inferring partial write operation for 'filter_data' (tdf8.cpp:680:28)
INFO: [HLS 200-472] Inferring partial write operation for 'adjustments' (tdf8.cpp:681:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0]' (./tdf8_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0]' (./tdf8_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0]' (./tdf8_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[0]' (tdf8.cpp:273:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[1]' (tdf8.cpp:274:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[2]' (tdf8.cpp:275:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[3]' (tdf8.cpp:276:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[4]' (tdf8.cpp:277:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[5]' (tdf8.cpp:278:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[6]' (tdf8.cpp:279:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[7]' (tdf8.cpp:280:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[8]' (tdf8.cpp:281:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[9]' (tdf8.cpp:282:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[10]' (tdf8.cpp:283:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[11]' (tdf8.cpp:284:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[12]' (tdf8.cpp:285:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[13]' (tdf8.cpp:286:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[14]' (tdf8.cpp:287:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[15]' (tdf8.cpp:288:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[16]' (tdf8.cpp:289:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[17]' (tdf8.cpp:290:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[18]' (tdf8.cpp:291:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[19]' (tdf8.cpp:292:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[20]' (tdf8.cpp:293:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[21]' (tdf8.cpp:294:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[22]' (tdf8.cpp:295:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[23]' (tdf8.cpp:296:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[24]' (tdf8.cpp:297:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[25]' (tdf8.cpp:298:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[26]' (tdf8.cpp:299:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[27]' (tdf8.cpp:300:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[28]' (tdf8.cpp:301:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[29]' (tdf8.cpp:302:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[30]' (tdf8.cpp:303:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[31]' (tdf8.cpp:304:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[0]' (tdf8.cpp:181:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[1]' (tdf8.cpp:182:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[2]' (tdf8.cpp:183:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[3]' (tdf8.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[4]' (tdf8.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[5]' (tdf8.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[6]' (tdf8.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[7]' (tdf8.cpp:188:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[8]' (tdf8.cpp:189:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[9]' (tdf8.cpp:190:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[10]' (tdf8.cpp:191:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[11]' (tdf8.cpp:192:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[12]' (tdf8.cpp:193:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[13]' (tdf8.cpp:194:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[14]' (tdf8.cpp:195:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[15]' (tdf8.cpp:196:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[16]' (tdf8.cpp:197:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[17]' (tdf8.cpp:198:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[18]' (tdf8.cpp:199:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[19]' (tdf8.cpp:200:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[20]' (tdf8.cpp:201:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[21]' (tdf8.cpp:202:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[22]' (tdf8.cpp:203:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[23]' (tdf8.cpp:204:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[24]' (tdf8.cpp:205:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[25]' (tdf8.cpp:206:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[26]' (tdf8.cpp:207:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[27]' (tdf8.cpp:208:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[28]' (tdf8.cpp:209:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[29]' (tdf8.cpp:210:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[30]' (tdf8.cpp:211:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[31]' (tdf8.cpp:212:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[0]' (tdf8.cpp:89:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[1]' (tdf8.cpp:90:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[2]' (tdf8.cpp:91:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[3]' (tdf8.cpp:92:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[4]' (tdf8.cpp:93:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[5]' (tdf8.cpp:94:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[6]' (tdf8.cpp:95:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[7]' (tdf8.cpp:96:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[8]' (tdf8.cpp:97:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[9]' (tdf8.cpp:98:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[10]' (tdf8.cpp:99:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[11]' (tdf8.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[12]' (tdf8.cpp:101:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[13]' (tdf8.cpp:102:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[14]' (tdf8.cpp:103:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[15]' (tdf8.cpp:104:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[16]' (tdf8.cpp:105:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[17]' (tdf8.cpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[18]' (tdf8.cpp:107:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[19]' (tdf8.cpp:108:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[20]' (tdf8.cpp:109:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[21]' (tdf8.cpp:110:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[22]' (tdf8.cpp:111:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[23]' (tdf8.cpp:112:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[24]' (tdf8.cpp:113:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[25]' (tdf8.cpp:114:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[26]' (tdf8.cpp:115:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[27]' (tdf8.cpp:116:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[28]' (tdf8.cpp:117:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[29]' (tdf8.cpp:118:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[30]' (tdf8.cpp:119:29)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[31]' (tdf8.cpp:120:29)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
WARNING: [HLS 200-1449] Process tdf8_readInputs6 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.12 seconds. CPU system time: 0.2 seconds. Elapsed time: 27.41 seconds; current allocated memory: 530.002 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tdf8_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 531.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 531.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_readInputs6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'IL4_IL5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 532.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 533.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_readFilters5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FL4_FL5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.69 seconds; current allocated memory: 534.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 534.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'DP_OUTER_1_DP_OUTER_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.8 seconds; current allocated memory: 535.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.81 seconds; current allocated memory: 537.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_1' consists of the following:	'hadd' operation ('sum0', tdf8.cpp:57) [206]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.39 seconds; current allocated memory: 538.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.01 seconds; current allocated memory: 540.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_2' consists of the following:	'hadd' operation ('sum0', tdf8.cpp:149) [366]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.48 seconds; current allocated memory: 542.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.28 seconds; current allocated memory: 544.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_3' consists of the following:	'hadd' operation ('sum0', tdf8.cpp:241) [367]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.1 seconds; current allocated memory: 546.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.39 seconds; current allocated memory: 548.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_4' consists of the following:	'load' operation ('vals_63_62_load', tdf8.cpp:333) on local variable 'vals[63]' [434]  (0 ns)
	'hadd' operation ('sum0', tdf8.cpp:333) [436]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.31 seconds; current allocated memory: 550.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.68 seconds; current allocated memory: 552.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_5' consists of the following:	'hadd' operation ('sum0', tdf8.cpp:425) [145]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.89 seconds; current allocated memory: 553.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.01 seconds; current allocated memory: 554.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_6' consists of the following:	'hadd' operation ('sum0', tdf8.cpp:457) [81]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.29 seconds; current allocated memory: 554.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.91 seconds; current allocated memory: 555.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_7' consists of the following:	'hadd' operation ('sum0', tdf8.cpp:487) [45]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.79 seconds; current allocated memory: 555.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 556.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_8' consists of the following:	wire read on port 'accum_in_3_read' (tdf8.cpp:500) [6]  (0 ns)
	'hadd' operation ('sum0', tdf8.cpp:501) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 556.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 556.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 556.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_adjust' consists of the following:	'hadd' operation ('add_i_i_i', ./tdf8_conv_stages.h:187) [20]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 556.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 556.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 556.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 557.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 557.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 557.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'dataflow_in_loop_TOP_LOOP' consists of the following:	'call' operation ('call_ret1', tdf8.cpp:654) to 'tdf8_accum_4' [249]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.59 seconds; current allocated memory: 558.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 63.9 seconds; current allocated memory: 559.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 16.52 seconds; current allocated memory: 559.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.65 seconds; current allocated memory: 559.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 31.95 seconds; current allocated memory: 559.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'filter_data' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'adjustments' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.45 seconds; current allocated memory: 559.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_p' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_p' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_out' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_out' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 24.6 seconds; current allocated memory: 560.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_readInputs6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_readInputs6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.12 seconds. Elapsed time: 4.87 seconds; current allocated memory: 563.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_readFilters5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_readFilters5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.36 seconds. Elapsed time: 11.08 seconds; current allocated memory: 567.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.66 seconds; current allocated memory: 573.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.79 seconds; current allocated memory: 581.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.21 seconds. CPU system time: 0.4 seconds. Elapsed time: 20.43 seconds; current allocated memory: 589.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.84 seconds. CPU system time: 0.57 seconds. Elapsed time: 12.09 seconds; current allocated memory: 600.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3264_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.33 seconds. CPU system time: 0.64 seconds. Elapsed time: 26.41 seconds; current allocated memory: 611.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_1_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.5 seconds. CPU system time: 0.38 seconds. Elapsed time: 12.79 seconds; current allocated memory: 620.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_1_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.46 seconds. CPU system time: 0.25 seconds. Elapsed time: 7.1 seconds; current allocated memory: 626.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.19 seconds. Elapsed time: 6.1 seconds; current allocated memory: 629.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.4 seconds; current allocated memory: 631.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 631.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 632.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outputCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputChanIdx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_writeOutputs_unaligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 632.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'max_vals_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_poolOutputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.3 seconds; current allocated memory: 633.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.41 seconds. CPU system time: 0.12 seconds. Elapsed time: 62.71 seconds; current allocated memory: 659.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.82 seconds. CPU system time: 0.51 seconds. Elapsed time: 59.3 seconds; current allocated memory: 669.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf8_top/dummy_val' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf8_top/out_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tdf8_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 23.23 seconds; current allocated memory: 670.095 MB.
INFO: [HLS 200-741] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tdf8_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf8_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf8_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_accum3_out_0_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tdf8_top_dataflow_in_loop_TOP_LOOP_accum3_out_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c_U(tdf8_top_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c1_U(tdf8_top_fifo_w8_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_04_c_U(tdf8_top_fifo_w4_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_15_c_U(tdf8_top_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resetMaximum6_c_U(tdf8_top_fifo_w1_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'storeOutput7_c_U(tdf8_top_fifo_w1_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_0_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_1_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_0_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_1_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_2_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_3_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_4_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_5_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_6_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_7_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_8_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_9_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_10_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_11_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_12_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_13_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_14_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_15_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_16_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_17_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_18_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_19_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_20_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_21_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_22_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_23_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_24_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_25_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_26_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_27_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_28_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_29_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_30_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum4_out_0_31_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_0_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_1_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_2_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_3_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_4_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_5_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_6_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_7_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_8_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_9_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_10_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_11_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_12_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_13_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_14_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum5_out_0_15_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum6_out_0_0_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum6_out_0_1_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum6_out_0_2_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum6_out_0_3_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum6_out_0_4_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum6_out_0_5_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum6_out_0_6_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum6_out_0_7_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum7_out_0_0_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum7_out_0_1_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum7_out_0_2_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum7_out_0_3_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(tdf8_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf8_readFilters5_U0_U(tdf8_top_start_for_tdf8_readFilters5_U0)' using Shift Registers.
WARNING: [RTMG 210-274] Memory 'tdf8_top_in_data' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf8_top_in_data_rom' using ultra ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf8_top_filter_data_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tdf8_top_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_accum3_out_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO tdf8_top_dataflow_in_loop_TOP_LOOP_accum3_out_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 23.93 seconds. CPU system time: 5.99 seconds. Elapsed time: 123.75 seconds; current allocated memory: 679.625 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tdf8_top.
INFO: [VLOG 209-307] Generating Verilog RTL for tdf8_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 447.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 232.58 seconds. CPU system time: 15.86 seconds. Elapsed time: 1015.2 seconds; current allocated memory: 686.127 MB.
INFO: [HLS 200-112] Total CPU user time: 242.52 seconds. Total CPU system time: 20.88 seconds. Total elapsed time: 1097.21 seconds; peak allocated memory: 679.625 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Apr 20 12:35:08 2021...
