// Seed: 3780821480
`define pp_7 0
`timescale 1ps / 1 ps
`define pp_8 0
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    output logic id_6
);
  assign id_1 = 1'b0;
  logic id_7;
  assign id_1 = id_2;
  assign id_4 = 1;
endmodule
