-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dct is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dct_dct,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.508000,HLS_SYN_LAT=2450,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=515,HLS_SYN_LUT=1493,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv29_1000 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000001000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dct_coeff_table_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dct_coeff_table_ce0 : STD_LOGIC;
    signal dct_coeff_table_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln18_fu_241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln42_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln24_fu_255_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln24_reg_527 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_294_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_reg_553 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_6_fu_306_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_reg_558 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln24_2_fu_315_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln24_2_reg_563 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln18_1_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_1_reg_574 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln57_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln24_2_fu_397_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln24_2_reg_579 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_421_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_reg_584 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal tmp_2_fu_433_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_reg_589 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln24_3_fu_442_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln24_3_reg_594 : STD_LOGIC_VECTOR (5 downto 0);
    signal row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal row_outbuf_ce0 : STD_LOGIC;
    signal row_outbuf_we0 : STD_LOGIC;
    signal row_outbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal col_outbuf_ce0 : STD_LOGIC;
    signal col_outbuf_we0 : STD_LOGIC;
    signal col_outbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal col_inbuf_ce0 : STD_LOGIC;
    signal col_inbuf_we0 : STD_LOGIC;
    signal col_inbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_2d_in_ce0 : STD_LOGIC;
    signal buf_2d_in_we0 : STD_LOGIC;
    signal buf_2d_in_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_2d_out_ce0 : STD_LOGIC;
    signal buf_2d_out_we0 : STD_LOGIC;
    signal buf_2d_out_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_input_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_input_r_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_row_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop_fu_166_buf_2d_in_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_DCT_Inner_Loop_fu_166_buf_2d_in_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop_fu_166_tmp_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_dct_Pipeline_DCT_Inner_Loop_fu_166_tmp_out_ap_vld : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop_fu_166_dct_coeff_table_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_DCT_Inner_Loop_fu_166_dct_coeff_table_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_col_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_col_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_col_inbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_col_inbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_tmp_2_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_tmp_2_out_ap_vld : STD_LOGIC;
    signal grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_dct_coeff_table_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_dct_coeff_table_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_buf_2d_out_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_loc_fu_92 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_2_loc_fu_88 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal zext_ln24_fu_332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln24_1_fu_459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal k_fu_76 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln18_fu_321_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_fu_80 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln42_1_fu_247_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten6_fu_84 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln42_1_fu_223_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal k_1_fu_116 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln18_1_fu_448_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_1_fu_120 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_1_fu_389_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten20_fu_124 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln57_1_fu_365_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln42_fu_235_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln42_fu_284_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln42_fu_290_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln21_fu_302_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln24_fu_339_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln57_fu_377_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_fu_411_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln57_fu_417_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln21_5_fu_429_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln24_1_fu_466_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_2d_in_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_in_ce0 : OUT STD_LOGIC;
        buf_2d_in_we0 : OUT STD_LOGIC;
        buf_2d_in_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        row_outbuf_ce0 : OUT STD_LOGIC;
        row_outbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce0 : OUT STD_LOGIC;
        col_inbuf_we0 : OUT STD_LOGIC;
        col_inbuf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_DCT_Inner_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln21 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln24 : IN STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_in_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_in_ce0 : OUT STD_LOGIC;
        buf_2d_in_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        tmp_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        tmp_out_ap_vld : OUT STD_LOGIC;
        dct_coeff_table_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dct_coeff_table_ce0 : OUT STD_LOGIC;
        dct_coeff_table_q0 : IN STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_outbuf_ce0 : OUT STD_LOGIC;
        col_outbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_out_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce0 : OUT STD_LOGIC;
        buf_2d_out_we0 : OUT STD_LOGIC;
        buf_2d_out_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_DCT_Inner_Loop1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln21_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln24_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce0 : OUT STD_LOGIC;
        col_inbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        tmp_2_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        tmp_2_out_ap_vld : OUT STD_LOGIC;
        dct_coeff_table_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dct_coeff_table_ce0 : OUT STD_LOGIC;
        dct_coeff_table_q0 : IN STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_2d_out_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce0 : OUT STD_LOGIC;
        buf_2d_out_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_coeff_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_row_outbuf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    dct_coeff_table_U : component dct_dct_coeff_table_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dct_coeff_table_address0,
        ce0 => dct_coeff_table_ce0,
        q0 => dct_coeff_table_q0);

    row_outbuf_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => row_outbuf_address0,
        ce0 => row_outbuf_ce0,
        we0 => row_outbuf_we0,
        d0 => row_outbuf_d0,
        q0 => row_outbuf_q0);

    col_outbuf_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_outbuf_address0,
        ce0 => col_outbuf_ce0,
        we0 => col_outbuf_we0,
        d0 => col_outbuf_d0,
        q0 => col_outbuf_q0);

    col_inbuf_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_address0,
        ce0 => col_inbuf_ce0,
        we0 => col_inbuf_we0,
        d0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_d0,
        q0 => col_inbuf_q0);

    buf_2d_in_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_address0,
        ce0 => buf_2d_in_ce0,
        we0 => buf_2d_in_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_d0,
        q0 => buf_2d_in_q0);

    buf_2d_out_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_out_address0,
        ce0 => buf_2d_out_ce0,
        we0 => buf_2d_out_we0,
        d0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_d0,
        q0 => buf_2d_out_q0);

    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152 : component dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_start,
        ap_done => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_done,
        ap_idle => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_idle,
        ap_ready => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_ready,
        buf_2d_in_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_address0,
        buf_2d_in_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_ce0,
        buf_2d_in_we0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_we0,
        buf_2d_in_d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_d0,
        input_r_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_input_r_address0,
        input_r_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_input_r_ce0,
        input_r_q0 => input_r_q0);

    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160 : component dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_start,
        ap_done => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_done,
        ap_idle => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_idle,
        ap_ready => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_ready,
        row_outbuf_address0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_row_outbuf_address0,
        row_outbuf_ce0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_row_outbuf_ce0,
        row_outbuf_q0 => row_outbuf_q0,
        col_inbuf_address0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_address0,
        col_inbuf_ce0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_ce0,
        col_inbuf_we0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_we0,
        col_inbuf_d0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_d0);

    grp_dct_Pipeline_DCT_Inner_Loop_fu_166 : component dct_dct_Pipeline_DCT_Inner_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_start,
        ap_done => grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_done,
        ap_idle => grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_idle,
        ap_ready => grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_ready,
        zext_ln21 => tmp_6_reg_558,
        zext_ln24 => tmp_5_reg_553,
        buf_2d_in_address0 => grp_dct_Pipeline_DCT_Inner_Loop_fu_166_buf_2d_in_address0,
        buf_2d_in_ce0 => grp_dct_Pipeline_DCT_Inner_Loop_fu_166_buf_2d_in_ce0,
        buf_2d_in_q0 => buf_2d_in_q0,
        tmp_out => grp_dct_Pipeline_DCT_Inner_Loop_fu_166_tmp_out,
        tmp_out_ap_vld => grp_dct_Pipeline_DCT_Inner_Loop_fu_166_tmp_out_ap_vld,
        dct_coeff_table_address0 => grp_dct_Pipeline_DCT_Inner_Loop_fu_166_dct_coeff_table_address0,
        dct_coeff_table_ce0 => grp_dct_Pipeline_DCT_Inner_Loop_fu_166_dct_coeff_table_ce0,
        dct_coeff_table_q0 => dct_coeff_table_q0);

    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176 : component dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_start,
        ap_done => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_done,
        ap_idle => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_idle,
        ap_ready => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_ready,
        col_outbuf_address0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_col_outbuf_address0,
        col_outbuf_ce0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_col_outbuf_ce0,
        col_outbuf_q0 => col_outbuf_q0,
        buf_2d_out_address0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_address0,
        buf_2d_out_ce0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_ce0,
        buf_2d_out_we0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_we0,
        buf_2d_out_d0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_d0);

    grp_dct_Pipeline_DCT_Inner_Loop1_fu_182 : component dct_dct_Pipeline_DCT_Inner_Loop1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_start,
        ap_done => grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_done,
        ap_idle => grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_idle,
        ap_ready => grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_ready,
        zext_ln21_1 => tmp_2_reg_589,
        zext_ln24_1 => tmp_s_reg_584,
        col_inbuf_address0 => grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_col_inbuf_address0,
        col_inbuf_ce0 => grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_col_inbuf_ce0,
        col_inbuf_q0 => col_inbuf_q0,
        tmp_2_out => grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_tmp_2_out,
        tmp_2_out_ap_vld => grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_tmp_2_out_ap_vld,
        dct_coeff_table_address0 => grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_dct_coeff_table_address0,
        dct_coeff_table_ce0 => grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_dct_coeff_table_ce0,
        dct_coeff_table_q0 => dct_coeff_table_q0);

    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192 : component dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_start,
        ap_done => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_done,
        ap_idle => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_idle,
        ap_ready => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_ready,
        buf_2d_out_address0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_buf_2d_out_address0,
        buf_2d_out_ce0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_buf_2d_out_ce0,
        buf_2d_out_q0 => buf_2d_out_q0,
        output_r_address0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_address0,
        output_r_ce0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_ce0,
        output_r_we0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_we0,
        output_r_d0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln57_fu_359_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln42_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln42_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_1_fu_120 <= ap_const_lv4_0;
            elsif (((icmp_ln57_fu_359_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_1_fu_120 <= select_ln57_1_fu_389_p3;
            end if; 
        end if;
    end process;

    i_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_80 <= ap_const_lv4_0;
            elsif (((icmp_ln42_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_fu_80 <= select_ln42_1_fu_247_p3;
            end if; 
        end if;
    end process;

    indvar_flatten20_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln42_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                indvar_flatten20_fu_124 <= ap_const_lv7_0;
            elsif (((icmp_ln57_fu_359_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                indvar_flatten20_fu_124 <= add_ln57_1_fu_365_p2;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten6_fu_84 <= ap_const_lv7_0;
            elsif (((icmp_ln42_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                indvar_flatten6_fu_84 <= add_ln42_1_fu_223_p2;
            end if; 
        end if;
    end process;

    k_1_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln42_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                k_1_fu_116 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                k_1_fu_116 <= add_ln18_1_fu_448_p2;
            end if; 
        end if;
    end process;

    k_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                k_fu_76 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                k_fu_76 <= add_ln18_fu_321_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln24_2_reg_563 <= add_ln24_2_fu_315_p2;
                    tmp_5_reg_553(5 downto 3) <= tmp_5_fu_294_p3(5 downto 3);
                    tmp_6_reg_558(5 downto 3) <= tmp_6_fu_306_p3(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln24_3_reg_594 <= add_ln24_3_fu_442_p2;
                    tmp_2_reg_589(5 downto 3) <= tmp_2_fu_433_p3(5 downto 3);
                    tmp_s_reg_584(5 downto 3) <= tmp_s_fu_421_p3(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln57_fu_359_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                icmp_ln18_1_reg_574 <= icmp_ln18_1_fu_383_p2;
                trunc_ln24_2_reg_579 <= trunc_ln24_2_fu_397_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln42_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_ln18_reg_522 <= icmp_ln18_fu_241_p2;
                trunc_ln24_reg_527 <= trunc_ln24_fu_255_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_tmp_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                tmp_2_loc_fu_88 <= grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_tmp_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_dct_Pipeline_DCT_Inner_Loop_fu_166_tmp_out_ap_vld = ap_const_logic_1))) then
                tmp_loc_fu_92 <= grp_dct_Pipeline_DCT_Inner_Loop_fu_166_tmp_out;
            end if;
        end if;
    end process;
    tmp_5_reg_553(2 downto 0) <= "000";
    tmp_6_reg_558(2 downto 0) <= "000";
    tmp_s_reg_584(2 downto 0) <= "000";
    tmp_2_reg_589(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln42_fu_217_p2, ap_CS_fsm_state8, icmp_ln57_fu_359_p2, grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_done, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_done, grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_done, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_done, grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_done, grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state7, ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln42_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln57_fu_359_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln18_1_fu_448_p2 <= std_logic_vector(unsigned(select_ln57_fu_411_p3) + unsigned(ap_const_lv4_1));
    add_ln18_fu_321_p2 <= std_logic_vector(unsigned(select_ln42_fu_284_p3) + unsigned(ap_const_lv4_1));
    add_ln24_1_fu_466_p2 <= std_logic_vector(unsigned(tmp_2_loc_fu_88) + unsigned(ap_const_lv29_1000));
    add_ln24_2_fu_315_p2 <= std_logic_vector(unsigned(tmp_5_fu_294_p3) + unsigned(zext_ln21_fu_302_p1));
    add_ln24_3_fu_442_p2 <= std_logic_vector(unsigned(tmp_s_fu_421_p3) + unsigned(zext_ln21_5_fu_429_p1));
    add_ln24_fu_339_p2 <= std_logic_vector(unsigned(tmp_loc_fu_92) + unsigned(ap_const_lv29_1000));
    add_ln42_1_fu_223_p2 <= std_logic_vector(unsigned(indvar_flatten6_fu_84) + unsigned(ap_const_lv7_1));
    add_ln42_fu_235_p2 <= std_logic_vector(unsigned(i_fu_80) + unsigned(ap_const_lv4_1));
    add_ln57_1_fu_365_p2 <= std_logic_vector(unsigned(indvar_flatten20_fu_124) + unsigned(ap_const_lv7_1));
    add_ln57_fu_377_p2 <= std_logic_vector(unsigned(i_1_fu_120) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_done)
    begin
        if ((grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_done)
    begin
        if ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_done)
    begin
        if ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_done)
    begin
        if ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_done)
    begin
        if ((grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_done)
    begin
        if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_done, ap_CS_fsm_state14)
    begin
        if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_done, ap_CS_fsm_state14)
    begin
        if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_address0, grp_dct_Pipeline_DCT_Inner_Loop_fu_166_buf_2d_in_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_2d_in_address0 <= grp_dct_Pipeline_DCT_Inner_Loop_fu_166_buf_2d_in_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_address0;
        else 
            buf_2d_in_address0 <= "XXXXXX";
        end if; 
    end process;


    buf_2d_in_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_ce0, grp_dct_Pipeline_DCT_Inner_Loop_fu_166_buf_2d_in_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_2d_in_ce0 <= grp_dct_Pipeline_DCT_Inner_Loop_fu_166_buf_2d_in_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_ce0;
        else 
            buf_2d_in_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_we0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_buf_2d_in_we0;
        else 
            buf_2d_in_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_address0_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_address0, grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_buf_2d_out_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buf_2d_out_address0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_buf_2d_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buf_2d_out_address0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_address0;
        else 
            buf_2d_out_address0 <= "XXXXXX";
        end if; 
    end process;


    buf_2d_out_ce0_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_ce0, grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_buf_2d_out_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buf_2d_out_ce0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_buf_2d_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buf_2d_out_ce0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_ce0;
        else 
            buf_2d_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_we0_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buf_2d_out_we0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_buf_2d_out_we0;
        else 
            buf_2d_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_address0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_address0, grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_col_inbuf_address0, ap_CS_fsm_state7, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            col_inbuf_address0 <= grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_col_inbuf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            col_inbuf_address0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_address0;
        else 
            col_inbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    col_inbuf_ce0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_ce0, grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_col_inbuf_ce0, ap_CS_fsm_state7, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            col_inbuf_ce0 <= grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_col_inbuf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            col_inbuf_ce0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_ce0;
        else 
            col_inbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_we0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            col_inbuf_we0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_col_inbuf_we0;
        else 
            col_inbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_address0_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_col_outbuf_address0, ap_CS_fsm_state12, zext_ln24_1_fu_459_p1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            col_outbuf_address0 <= zext_ln24_1_fu_459_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            col_outbuf_address0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_col_outbuf_address0;
        else 
            col_outbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    col_outbuf_ce0_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_col_outbuf_ce0, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            col_outbuf_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            col_outbuf_ce0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_col_outbuf_ce0;
        else 
            col_outbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    col_outbuf_d0 <= add_ln24_1_fu_466_p2(28 downto 13);

    col_outbuf_we0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            col_outbuf_we0 <= ap_const_logic_1;
        else 
            col_outbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dct_coeff_table_address0_assign_proc : process(grp_dct_Pipeline_DCT_Inner_Loop_fu_166_dct_coeff_table_address0, grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_dct_coeff_table_address0, ap_CS_fsm_state5, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dct_coeff_table_address0 <= grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_dct_coeff_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dct_coeff_table_address0 <= grp_dct_Pipeline_DCT_Inner_Loop_fu_166_dct_coeff_table_address0;
        else 
            dct_coeff_table_address0 <= "XXXXXX";
        end if; 
    end process;


    dct_coeff_table_ce0_assign_proc : process(grp_dct_Pipeline_DCT_Inner_Loop_fu_166_dct_coeff_table_ce0, grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_dct_coeff_table_ce0, ap_CS_fsm_state5, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dct_coeff_table_ce0 <= grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_dct_coeff_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dct_coeff_table_ce0 <= grp_dct_Pipeline_DCT_Inner_Loop_fu_166_dct_coeff_table_ce0;
        else 
            dct_coeff_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_start <= grp_dct_Pipeline_DCT_Inner_Loop1_fu_182_ap_start_reg;
    grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_start <= grp_dct_Pipeline_DCT_Inner_Loop_fu_166_ap_start_reg;
    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_start <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_start_reg;
    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_start <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_start_reg;
    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_start <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176_ap_start_reg;
    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_start <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_ap_start_reg;
    icmp_ln18_1_fu_383_p2 <= "1" when (k_1_fu_116 = ap_const_lv4_8) else "0";
    icmp_ln18_fu_241_p2 <= "1" when (k_fu_76 = ap_const_lv4_8) else "0";
    icmp_ln42_fu_217_p2 <= "1" when (indvar_flatten6_fu_84 = ap_const_lv7_40) else "0";
    icmp_ln57_fu_359_p2 <= "1" when (indvar_flatten20_fu_124 = ap_const_lv7_40) else "0";
    input_r_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_input_r_address0;
    input_r_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_input_r_ce0;
    output_r_address0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_address0;
    output_r_ce0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_ce0;
    output_r_d0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_d0;
    output_r_we0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_output_r_we0;

    row_outbuf_address0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_row_outbuf_address0, ap_CS_fsm_state7, zext_ln24_fu_332_p1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            row_outbuf_address0 <= zext_ln24_fu_332_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            row_outbuf_address0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_row_outbuf_address0;
        else 
            row_outbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    row_outbuf_ce0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_row_outbuf_ce0, ap_CS_fsm_state7, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            row_outbuf_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            row_outbuf_ce0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160_row_outbuf_ce0;
        else 
            row_outbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    row_outbuf_d0 <= add_ln24_fu_339_p2(28 downto 13);

    row_outbuf_we0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            row_outbuf_we0 <= ap_const_logic_1;
        else 
            row_outbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln42_1_fu_247_p3 <= 
        add_ln42_fu_235_p2 when (icmp_ln18_fu_241_p2(0) = '1') else 
        i_fu_80;
    select_ln42_fu_284_p3 <= 
        ap_const_lv4_0 when (icmp_ln18_reg_522(0) = '1') else 
        k_fu_76;
    select_ln57_1_fu_389_p3 <= 
        add_ln57_fu_377_p2 when (icmp_ln18_1_fu_383_p2(0) = '1') else 
        i_1_fu_120;
    select_ln57_fu_411_p3 <= 
        ap_const_lv4_0 when (icmp_ln18_1_reg_574(0) = '1') else 
        k_1_fu_116;
    tmp_2_fu_433_p3 <= (trunc_ln57_fu_417_p1 & ap_const_lv3_0);
    tmp_5_fu_294_p3 <= (trunc_ln24_reg_527 & ap_const_lv3_0);
    tmp_6_fu_306_p3 <= (trunc_ln42_fu_290_p1 & ap_const_lv3_0);
    tmp_s_fu_421_p3 <= (trunc_ln24_2_reg_579 & ap_const_lv3_0);
    trunc_ln24_2_fu_397_p1 <= select_ln57_1_fu_389_p3(3 - 1 downto 0);
    trunc_ln24_fu_255_p1 <= select_ln42_1_fu_247_p3(3 - 1 downto 0);
    trunc_ln42_fu_290_p1 <= select_ln42_fu_284_p3(3 - 1 downto 0);
    trunc_ln57_fu_417_p1 <= select_ln57_fu_411_p3(3 - 1 downto 0);
    zext_ln21_5_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln57_fu_411_p3),6));
    zext_ln21_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_fu_284_p3),6));
    zext_ln24_1_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln24_3_reg_594),64));
    zext_ln24_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln24_2_reg_563),64));
end behav;
