<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jan 21 12:19:10 2020" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="TEST" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="T1" SIGIS="undef" SIGNAME="External_Ports_T1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_0" PORT="data_in_from_pins"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="T2" SIGIS="undef" SIGNAME="External_Ports_T2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_1" PORT="data_in_from_pins"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="800000000" DIR="I" NAME="HS_CLK" SIGIS="clk" SIGNAME="External_Ports_HS_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_0" PORT="clk_in"/>
        <CONNECTION INSTANCE="ISERDES_B_1" PORT="clk_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="400000000" DIR="I" NAME="MCLK" SIGIS="clk" SIGNAME="External_Ports_MCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_0" PORT="clk_div_in"/>
        <CONNECTION INSTANCE="ISERDES_B_1" PORT="clk_div_in"/>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="MCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RESETN" SIGIS="rst" SIGNAME="External_Ports_RESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="RESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="bitslip" SIGIS="undef" SIGNAME="External_Ports_bitslip">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ISERDES_B_0" PORT="bitslip"/>
        <CONNECTION INSTANCE="ISERDES_B_1" PORT="bitslip"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="FSEL" SIGIS="undef" SIGNAME="External_Ports_FSEL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="FSEL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BIDIR" SIGIS="undef" SIGNAME="External_Ports_BIDIR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="BIDIR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="D0" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_D0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="D0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="D1" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_D1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="D1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DRDY" SIGIS="undef" SIGNAME="SDDR_CT_0_DRDY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="DRDY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="CTIME" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_CTIME">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="CTIME"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="WAITING" SIGIS="undef" SIGNAME="SDDR_CT_0_WAITING">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="WAITING"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ARMED" SIGIS="undef" SIGNAME="SDDR_CT_0_ARMED">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="ARMED"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ISERDES_B_0" HWVERSION="1.0" INSTANCE="ISERDES_B_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ISERDES_B" VLNV="xilinx.com:module_ref:ISERDES_B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SYS_W" VALUE="1"/>
        <PARAMETER NAME="DEV_W" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="TEST_ISERDES_B_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="data_in_from_pins" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_in_to_device" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_0_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_0" PORT="T1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="bitslip" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_bitslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bitslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_HS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_div_in" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_reset" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ISERDES_B_1" HWVERSION="1.0" INSTANCE="ISERDES_B_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ISERDES_B" VLNV="xilinx.com:module_ref:ISERDES_B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SYS_W" VALUE="1"/>
        <PARAMETER NAME="DEV_W" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="TEST_ISERDES_B_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="data_in_from_pins" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_in_to_device" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_1_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_0" PORT="T2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="bitslip" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_bitslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bitslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_HS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_div_in" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_reset" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/SDDR_CT_0" HWVERSION="1.0" INSTANCE="SDDR_CT_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SDDR_CT" VLNV="xilinx.com:module_ref:SDDR_CT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIG_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="TEST_SDDR_CT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESETN" SIGIS="rst" SIGNAME="External_Ports_RESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D0" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D1" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DRDY" SIGIS="undef" SIGNAME="SDDR_CT_0_DRDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DRDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CTIME" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_CTIME">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CTIME"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WAITING" SIGIS="undef" SIGNAME="SDDR_CT_0_WAITING">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WAITING"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ARMED" SIGIS="undef" SIGNAME="SDDR_CT_0_ARMED">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARMED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="T1" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_0_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ISERDES_B_0" PORT="data_in_to_device"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="T2" RIGHT="0" SIGIS="undef" SIGNAME="ISERDES_B_1_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ISERDES_B_1" PORT="data_in_to_device"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FSEL" SIGIS="undef" SIGNAME="External_Ports_FSEL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FSEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BIDIR" SIGIS="undef" SIGNAME="External_Ports_BIDIR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BIDIR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="TEST_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_RESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ISERDES_B_0" PORT="io_reset"/>
            <CONNECTION INSTANCE="ISERDES_B_1" PORT="io_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
