GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_spi_nor_flash\src\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash_top.v'
WARN  (EX3792) : Literal value 'hA000 truncated to fit in 8 bits("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash_top.v":76)
WARN  (EX3792) : Literal value 'hA000 truncated to fit in 8 bits("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash_top.v":87)
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":326)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":326)
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'Gowin_CLKDIV'("D:\Nano4KProjects\nano4k_spi_nor_flash\src\gowin_clkdiv\gowin_clkdiv.v":9)
Compiling module 'nano4k_spi_flash'("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":12)
WARN  (EX3780) : Using initial value of 'numOfDmmyBytes' since it is never assigned("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":260)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":83)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":100)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":166)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":187)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":196)
Compiling module 'nano4k_spi_flash_top'("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash_top.v":1)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash_top.v":30)
WARN  (EX1998) : Net 'readBuff[3]' does not have a driver("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash_top.v":110)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":0)
Compiling module 'GW_JTAG'("D:\DevTools\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "nano4k_spi_flash_top"
WARN  (EX0211) : The output port "uartTX" of module "nano4k_spi_flash_top" has no driver("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash_top.v":5)
[5%] Running netlist conversion ...
WARN  (CV0003) : Output "uartTX" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash_top.v":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\nano4k_spi_nor_flash.vg" completed
[100%] Generate report file "D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\nano4k_spi_nor_flash_syn.rpt.html" completed
GowinSynthesis finish
