ncelab(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncelab(64)	15.20-s079: Started on Nov 02, 2022 at 03:20:11 PDT
ncelab
    -ACCESS +rwc
    -NCFATAL INVSUP
    -NCFATAL CUNOTB
    -ERRORMAX 5
    -UPDATE
    -MESSAGES
    -TIMESCALE 1ns/10ps
    -LIBVERBOSE
    work.tb_ALU

	Elaborating the design hierarchy:
Resolving design unit 'ALU' at 'tb_ALU.alu_one'.
		Caching library 'work' ....... Done
	library: 'work' views: 'module' -> found
Resolved design unit 'ALU' at 'tb_ALU.alu_one' to 'work.ALU:module'.
Resolving design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad1' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad2' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad3' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad4' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad5' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad6' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad7' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad8' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad9' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad10' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad11' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad12' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad13' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad14' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad15' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad16' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad17' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad18' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad19' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad20' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad21' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad22' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad23' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad24' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad25' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad26' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad27' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad28' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad29' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad30' to 'work.DW01_add:module'.
Resolving design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm1' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm2' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm3' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm4' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm5' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm6' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm7' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm8' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm9' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm10' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm11' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm12' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm13' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm14' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm15' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm16' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm17' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm18' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm19' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm20' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm21' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm22' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm23' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm24' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm25' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm26' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm27' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_ALU.alu_one@ALU<module>.dwm28' to 'work.DW02_mult:module'.
Resolving design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq2' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq3' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq4' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq5' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq6' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq7' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq8' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq9' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq10' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq11' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dwsq12' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dw_sqrt13' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dw_sqrt14' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt' at 'tb_ALU.alu_one@ALU<module>.dw_sqrt15' to 'work.DW_sqrt:module'.
Resolving design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift1' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift2' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift3' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift4' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift5' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift6' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift7' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift8' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift9' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift10' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift11' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift12' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift13' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift14' to 'work.DW_shifter:module'.
Resolved design unit 'DW_shifter' at 'tb_ALU.alu_one@ALU<module>.dwshift15' to 'work.DW_shifter:module'.
DW01_add #(8) dwad1(rA_8bit_p1,rB_8bit_p1 ,0,ALU_8bit_p1,CO);	
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,52|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad2(rA_8bit_p2,rB_8bit_p2 ,0,ALU_8bit_p2,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,53|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad3(rA_8bit_p3,rB_8bit_p3 ,0,ALU_8bit_p3,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,54|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad4(rA_8bit_p4,rB_8bit_p4 ,0,ALU_8bit_p4,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,55|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad5(rA_8bit_p5,rB_8bit_p5 ,0,ALU_8bit_p5,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,56|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad6(rA_8bit_p6,rB_8bit_p6 ,0,ALU_8bit_p6,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,57|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad7(rA_8bit_p7,rB_8bit_p7 ,0,ALU_8bit_p7,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,58|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad8(rA_8bit_p8,rB_8bit_p8 ,0,ALU_8bit_p8,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,59|43): port sizes differ in port connection (32/1).
DW01_add #(16) dwad9(rA_16bit_p1,rB_16bit_p1 ,0,ALU_16bit_p1,CO);
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,62|46): port sizes differ in port connection (32/1).
DW01_add #(16) dwad10(rA_16bit_p2,rB_16bit_p2 ,0,ALU_16bit_p2,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,63|47): port sizes differ in port connection (32/1).
DW01_add #(16) dwad11(rA_16bit_p3,rB_16bit_p3 ,0,ALU_16bit_p3,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,64|47): port sizes differ in port connection (32/1).
DW01_add #(16) dwad12(rA_16bit_p4,rB_16bit_p4 ,0,ALU_16bit_p4,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,65|47): port sizes differ in port connection (32/1).
DW01_add #(32) dwad13(rA_32bit_p1,rB_32bit_p1 ,0,ALU_32bit_p1,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,68|47): port sizes differ in port connection (32/1).
DW01_add #(32) dwad14(rA_32bit_p2,rB_32bit_p2 ,0,ALU_32bit_p2,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,69|47): port sizes differ in port connection (32/1).
DW01_add #(64) dwad15(rA_64bit_p1,rB_64bit_p1 ,0,ALU_64bit_p1,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,72|47): port sizes differ in port connection (32/1).
DW01_add #(8) dwad16(rA_8bit_p1,~rB_8bit_p1,1,ALU_8bit_sub_p1,CO);
                                            |
ncelab: *W,CUVMPW (./design/ALU.v,83|44): port sizes differ in port connection (32/1).
DW01_add #(8) dwad17(rA_8bit_p2,~rB_8bit_p2,1,ALU_8bit_sub_p2,CO);
                                            |
ncelab: *W,CUVMPW (./design/ALU.v,84|44): port sizes differ in port connection (32/1).
DW01_add #(8) dwad18(rA_8bit_p3,~rB_8bit_p3,1,ALU_8bit_sub_p3,CO);
                                            |
ncelab: *W,CUVMPW (./design/ALU.v,85|44): port sizes differ in port connection (32/1).
DW01_add #(8) dwad19(rA_8bit_p4,~rB_8bit_p4,1,ALU_8bit_sub_p4,CO);
                                            |
ncelab: *W,CUVMPW (./design/ALU.v,86|44): port sizes differ in port connection (32/1).
DW01_add #(8) dwad20(rA_8bit_p5,~rB_8bit_p5,1,ALU_8bit_sub_p5,CO);
                                            |
ncelab: *W,CUVMPW (./design/ALU.v,87|44): port sizes differ in port connection (32/1).
DW01_add #(8) dwad21(rA_8bit_p6,~rB_8bit_p6,1,ALU_8bit_sub_p6,CO);
                                            |
ncelab: *W,CUVMPW (./design/ALU.v,88|44): port sizes differ in port connection (32/1).
DW01_add #(8) dwad22(rA_8bit_p7,~rB_8bit_p7,1,ALU_8bit_sub_p7,CO);
                                            |
ncelab: *W,CUVMPW (./design/ALU.v,89|44): port sizes differ in port connection (32/1).
DW01_add #(8) dwad23(rA_8bit_p8,~rB_8bit_p8,1,ALU_8bit_sub_p8,CO);
                                            |
ncelab: *W,CUVMPW (./design/ALU.v,90|44): port sizes differ in port connection (32/1).
DW01_add #(16) dwad24(rA_16bit_p1,~rB_16bit_p1,1,ALU_16bit_sub_p1,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,93|47): port sizes differ in port connection (32/1).
DW01_add #(16) dwad25(rA_16bit_p2,~rB_16bit_p2,1,ALU_16bit_sub_p2,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,94|47): port sizes differ in port connection (32/1).
DW01_add #(16) dwad26(rA_16bit_p3,~rB_16bit_p3,1,ALU_16bit_sub_p3,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,95|47): port sizes differ in port connection (32/1).
DW01_add #(16) dwad27(rA_16bit_p4,~rB_16bit_p4,1,ALU_16bit_sub_p4,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,96|47): port sizes differ in port connection (32/1).
DW01_add #(32) dwad28(rA_32bit_p1,~rB_32bit_p1,1,ALU_32bit_sub_p1,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,99|47): port sizes differ in port connection (32/1).
DW01_add #(32) dwad29(rA_32bit_p2,~rB_32bit_p2,1,ALU_32bit_sub_p2,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,100|47): port sizes differ in port connection (32/1).
DW01_add #(64) dwad30(rA_64bit_p1,~rB_64bit_p1,1,ALU_64bit_sub_p1,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,103|47): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm1(rA_8bit_p1,rB_8bit_p1,0,ALU_8bit_mult_p1);
                                             |
ncelab: *W,CUVMPW (./design/ALU.v,113|45): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm1(rA_8bit_p1,rB_8bit_p1,0,ALU_8bit_mult_p1);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,113|62): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm2(rA_8bit_p2,rB_8bit_p2,0,ALU_8bit_mult_p2);
                                             |
ncelab: *W,CUVMPW (./design/ALU.v,114|45): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm2(rA_8bit_p2,rB_8bit_p2,0,ALU_8bit_mult_p2);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,114|62): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm3(rA_8bit_p3,rB_8bit_p3,0,ALU_8bit_mult_p3);
                                             |
ncelab: *W,CUVMPW (./design/ALU.v,115|45): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm3(rA_8bit_p3,rB_8bit_p3,0,ALU_8bit_mult_p3);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,115|62): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm4(rA_8bit_p4,rB_8bit_p4,0,ALU_8bit_mult_p4);
                                             |
ncelab: *W,CUVMPW (./design/ALU.v,116|45): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm4(rA_8bit_p4,rB_8bit_p4,0,ALU_8bit_mult_p4);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,116|62): port sizes differ in port connection (8/16).
DW02_mult #(16, 16) dwm5(rA_16bit_p1,rB_16bit_p1,0,ALU_16bit_mult_p1);
                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,118|49): port sizes differ in port connection (32/1).
DW02_mult #(16, 16) dwm5(rA_16bit_p1,rB_16bit_p1,0,ALU_16bit_mult_p1);
                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,118|67): port sizes differ in port connection (16/32).
DW02_mult #(16, 16) dwm6(rA_16bit_p2,rB_16bit_p2,0,ALU_16bit_mult_p2);
                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,119|49): port sizes differ in port connection (32/1).
DW02_mult #(16, 16) dwm6(rA_16bit_p2,rB_16bit_p2,0,ALU_16bit_mult_p2);
                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,119|67): port sizes differ in port connection (16/32).
DW02_mult #(32, 32) dwm7(rA_32bit_p1,rB_32bit_p1,0,ALU_32bit_mult_p1);
                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,121|49): port sizes differ in port connection (32/1).
DW02_mult #(32, 32) dwm7(rA_32bit_p1,rB_32bit_p1,0,ALU_32bit_mult_p1);
                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,121|67): port sizes differ in port connection (32/64).
DW02_mult #(8, 8) dwm8(rA_8bit_p1,rB_8bit_p1,0,ALU_8bit_mult_odd_p1);
                                             |
ncelab: *W,CUVMPW (./design/ALU.v,131|45): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm8(rA_8bit_p1,rB_8bit_p1,0,ALU_8bit_mult_odd_p1);
                                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,131|66): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm9(rA_8bit_p2,rB_8bit_p2,0,ALU_8bit_mult_odd_p2);
                                             |
ncelab: *W,CUVMPW (./design/ALU.v,132|45): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm9(rA_8bit_p2,rB_8bit_p2,0,ALU_8bit_mult_odd_p2);
                                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,132|66): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm10(rA_8bit_p3,rB_8bit_p3,0,ALU_8bit_mult_odd_p3);
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,133|46): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm10(rA_8bit_p3,rB_8bit_p3,0,ALU_8bit_mult_odd_p3);
                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,133|67): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm11(rA_8bit_p4,rB_8bit_p4,0,ALU_8bit_mult_odd_p4);	
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,134|46): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm11(rA_8bit_p4,rB_8bit_p4,0,ALU_8bit_mult_odd_p4);	
                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,134|67): port sizes differ in port connection (8/16).
DW02_mult #(16, 16) dwm12(rA_16bit_p1,rB_16bit_p1,0,ALU_16bit_mult_odd_p1);
                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,137|50): port sizes differ in port connection (32/1).
DW02_mult #(16, 16) dwm12(rA_16bit_p1,rB_16bit_p1,0,ALU_16bit_mult_odd_p1);
                                                                        |
ncelab: *W,CUVMPW (./design/ALU.v,137|72): port sizes differ in port connection (16/32).
DW02_mult #(16, 16) dwm13(rA_16bit_p2,rB_16bit_p2,0,ALU_16bit_mult_odd_p2);
                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,138|50): port sizes differ in port connection (32/1).
DW02_mult #(16, 16) dwm13(rA_16bit_p2,rB_16bit_p2,0,ALU_16bit_mult_odd_p2);
                                                                        |
ncelab: *W,CUVMPW (./design/ALU.v,138|72): port sizes differ in port connection (16/32).
DW02_mult #(32, 32) dwm14(rA_32bit_p1,rB_32bit_p1,0,ALU_32bit_mult_odd_p1);
                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,141|50): port sizes differ in port connection (32/1).
DW02_mult #(32, 32) dwm14(rA_32bit_p1,rB_32bit_p1,0,ALU_32bit_mult_odd_p1);
                                                                        |
ncelab: *W,CUVMPW (./design/ALU.v,141|72): port sizes differ in port connection (32/64).
DW02_mult #(8, 8) dwm15(rA_8bit_p1,rA_8bit_p1,0,ALU_8bit_sqe_p1);
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,183|46): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm15(rA_8bit_p1,rA_8bit_p1,0,ALU_8bit_sqe_p1);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,183|62): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm16(rA_8bit_p2,rA_8bit_p2,0,ALU_8bit_sqe_p2);
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,184|46): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm16(rA_8bit_p2,rA_8bit_p2,0,ALU_8bit_sqe_p2);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,184|62): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm17(rA_8bit_p3,rA_8bit_p3,0,ALU_8bit_sqe_p3);
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,185|46): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm17(rA_8bit_p3,rA_8bit_p3,0,ALU_8bit_sqe_p3);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,185|62): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm18(rA_8bit_p4,rA_8bit_p4,0,ALU_8bit_sqe_p4);
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,186|46): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm18(rA_8bit_p4,rA_8bit_p4,0,ALU_8bit_sqe_p4);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,186|62): port sizes differ in port connection (8/16).
DW02_mult #(16, 16) dwm19(rA_16bit_p1,rA_16bit_p1,0,ALU_16bit_sqe_p1);
                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,188|50): port sizes differ in port connection (32/1).
DW02_mult #(16, 16) dwm19(rA_16bit_p1,rA_16bit_p1,0,ALU_16bit_sqe_p1);
                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,188|67): port sizes differ in port connection (16/32).
DW02_mult #(16, 16) dwm20(rA_16bit_p2,rA_16bit_p2,0,ALU_16bit_sqe_p2);
                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,189|50): port sizes differ in port connection (32/1).
DW02_mult #(16, 16) dwm20(rA_16bit_p2,rA_16bit_p2,0,ALU_16bit_sqe_p2);
                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,189|67): port sizes differ in port connection (16/32).
DW02_mult #(32, 32) dwm21(rA_32bit_p1,rA_32bit_p1,0,ALU_32bit_sqe_p1);
                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,191|50): port sizes differ in port connection (32/1).
DW02_mult #(32, 32) dwm21(rA_32bit_p1,rA_32bit_p1,0,ALU_32bit_sqe_p1);
                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,191|67): port sizes differ in port connection (32/64).
DW02_mult #(8, 8) dwm22(rA_8bit_p1,rA_8bit_p1,0,ALU_8bit_sqo_p1);
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,200|46): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm22(rA_8bit_p1,rA_8bit_p1,0,ALU_8bit_sqo_p1);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,200|62): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm23(rA_8bit_p2,rA_8bit_p2,0,ALU_8bit_sqo_p2);
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,201|46): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm23(rA_8bit_p2,rA_8bit_p2,0,ALU_8bit_sqo_p2);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,201|62): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm24(rA_8bit_p3,rA_8bit_p3,0,ALU_8bit_sqo_p3);
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,202|46): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm24(rA_8bit_p3,rA_8bit_p3,0,ALU_8bit_sqo_p3);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,202|62): port sizes differ in port connection (8/16).
DW02_mult #(8, 8) dwm25(rA_8bit_p4,rA_8bit_p4,0,ALU_8bit_sqo_p4);
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,203|46): port sizes differ in port connection (32/1).
DW02_mult #(8, 8) dwm25(rA_8bit_p4,rA_8bit_p4,0,ALU_8bit_sqo_p4);
                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,203|62): port sizes differ in port connection (8/16).
DW02_mult #(16, 16) dwm26(rA_16bit_p1,rA_16bit_p1,0,ALU_16bit_sqo_p1);
                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,205|50): port sizes differ in port connection (32/1).
DW02_mult #(16, 16) dwm26(rA_16bit_p1,rA_16bit_p1,0,ALU_16bit_sqo_p1);
                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,205|67): port sizes differ in port connection (16/32).
DW02_mult #(16, 16) dwm27(rA_16bit_p2,rA_16bit_p2,0,ALU_16bit_sqo_p2);
                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,206|50): port sizes differ in port connection (32/1).
DW02_mult #(16, 16) dwm27(rA_16bit_p2,rA_16bit_p2,0,ALU_16bit_sqo_p2);
                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,206|67): port sizes differ in port connection (16/32).
DW02_mult #(32, 32) dwm28(rA_32bit_p1,rA_32bit_p1,0,ALU_32bit_sqo_p1);
                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,208|50): port sizes differ in port connection (32/1).
DW02_mult #(32, 32) dwm28(rA_32bit_p1,rA_32bit_p1,0,ALU_32bit_sqo_p1);
                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,208|67): port sizes differ in port connection (32/64).
DW_sqrt #(8, 0) dwsq7(rA_8bit_p7, ALU_8bit_sqrt_p7);
                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,229|49): port sizes differ in port connection (1/4).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift1(rA_8bit_p1, 0,(~((~amt_to_shift_8b_p1) + 1)), 0, 1, ALU_8bit_shift_p1);
                                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,290|78): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift1(rA_8bit_p1, 0,(~((~amt_to_shift_8b_p1) + 1)), 0, 1, ALU_8bit_shift_p1);
                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,290|81): port sizes differ in port connection (32/3).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift1(rA_8bit_p1, 0,(~((~amt_to_shift_8b_p1) + 1)), 0, 1, ALU_8bit_shift_p1);
                                                                                                                |
ncelab: *W,CUVMPW (./design/ALU.v,290|112): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift1(rA_8bit_p1, 0,(~((~amt_to_shift_8b_p1) + 1)), 0, 1, ALU_8bit_shift_p1);
                                                                                                                   |
ncelab: *W,CUVMPW (./design/ALU.v,290|115): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift2(rA_8bit_p2, 0, (~((~amt_to_shift_8b_p2) + 1)), 0, 1, ALU_8bit_shift_p2);
                                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,291|78): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift2(rA_8bit_p2, 0, (~((~amt_to_shift_8b_p2) + 1)), 0, 1, ALU_8bit_shift_p2);
                                                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,291|82): port sizes differ in port connection (32/3).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift2(rA_8bit_p2, 0, (~((~amt_to_shift_8b_p2) + 1)), 0, 1, ALU_8bit_shift_p2);
                                                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,291|113): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift2(rA_8bit_p2, 0, (~((~amt_to_shift_8b_p2) + 1)), 0, 1, ALU_8bit_shift_p2);
                                                                                                                    |
ncelab: *W,CUVMPW (./design/ALU.v,291|116): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift3(rA_8bit_p3, 0, (~((~amt_to_shift_8b_p3) + 1)), 0, 1, ALU_8bit_shift_p3);
                                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,292|78): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift3(rA_8bit_p3, 0, (~((~amt_to_shift_8b_p3) + 1)), 0, 1, ALU_8bit_shift_p3);
                                                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,292|82): port sizes differ in port connection (32/3).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift3(rA_8bit_p3, 0, (~((~amt_to_shift_8b_p3) + 1)), 0, 1, ALU_8bit_shift_p3);
                                                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,292|113): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift3(rA_8bit_p3, 0, (~((~amt_to_shift_8b_p3) + 1)), 0, 1, ALU_8bit_shift_p3);
                                                                                                                    |
ncelab: *W,CUVMPW (./design/ALU.v,292|116): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift4(rA_8bit_p4, 0, (~((~amt_to_shift_8b_p4) + 1)), 0, 1, ALU_8bit_shift_p4);
                                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,293|78): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift4(rA_8bit_p4, 0, (~((~amt_to_shift_8b_p4) + 1)), 0, 1, ALU_8bit_shift_p4);
                                                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,293|82): port sizes differ in port connection (32/3).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift4(rA_8bit_p4, 0, (~((~amt_to_shift_8b_p4) + 1)), 0, 1, ALU_8bit_shift_p4);
                                                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,293|113): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift4(rA_8bit_p4, 0, (~((~amt_to_shift_8b_p4) + 1)), 0, 1, ALU_8bit_shift_p4);
                                                                                                                    |
ncelab: *W,CUVMPW (./design/ALU.v,293|116): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift5(rA_8bit_p5, 0, (~((~amt_to_shift_8b_p5) + 1)), 0, 1, ALU_8bit_shift_p5);
                                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,294|78): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift5(rA_8bit_p5, 0, (~((~amt_to_shift_8b_p5) + 1)), 0, 1, ALU_8bit_shift_p5);
                                                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,294|82): port sizes differ in port connection (32/3).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift5(rA_8bit_p5, 0, (~((~amt_to_shift_8b_p5) + 1)), 0, 1, ALU_8bit_shift_p5);
                                                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,294|113): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift5(rA_8bit_p5, 0, (~((~amt_to_shift_8b_p5) + 1)), 0, 1, ALU_8bit_shift_p5);
                                                                                                                    |
ncelab: *W,CUVMPW (./design/ALU.v,294|116): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift6(rA_8bit_p6, 0, (~((~amt_to_shift_8b_p6) + 1)), 0, 1, ALU_8bit_shift_p6);
                                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,295|78): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift6(rA_8bit_p6, 0, (~((~amt_to_shift_8b_p6) + 1)), 0, 1, ALU_8bit_shift_p6);
                                                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,295|82): port sizes differ in port connection (32/3).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift6(rA_8bit_p6, 0, (~((~amt_to_shift_8b_p6) + 1)), 0, 1, ALU_8bit_shift_p6);
                                                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,295|113): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift6(rA_8bit_p6, 0, (~((~amt_to_shift_8b_p6) + 1)), 0, 1, ALU_8bit_shift_p6);
                                                                                                                    |
ncelab: *W,CUVMPW (./design/ALU.v,295|116): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift7(rA_8bit_p7, 0, (~((~amt_to_shift_8b_p7) + 1)), 0, 1, ALU_8bit_shift_p7);
                                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,296|78): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift7(rA_8bit_p7, 0, (~((~amt_to_shift_8b_p7) + 1)), 0, 1, ALU_8bit_shift_p7);
                                                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,296|82): port sizes differ in port connection (32/3).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift7(rA_8bit_p7, 0, (~((~amt_to_shift_8b_p7) + 1)), 0, 1, ALU_8bit_shift_p7);
                                                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,296|113): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift7(rA_8bit_p7, 0, (~((~amt_to_shift_8b_p7) + 1)), 0, 1, ALU_8bit_shift_p7);
                                                                                                                    |
ncelab: *W,CUVMPW (./design/ALU.v,296|116): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift8(rA_8bit_p8, 0, (~((~amt_to_shift_8b_p8) + 1)), 0, 1, ALU_8bit_shift_p8);
                                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,297|78): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift8(rA_8bit_p8, 0, (~((~amt_to_shift_8b_p8) + 1)), 0, 1, ALU_8bit_shift_p8);
                                                                                  |
ncelab: *W,CUVMPW (./design/ALU.v,297|82): port sizes differ in port connection (32/3).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift8(rA_8bit_p8, 0, (~((~amt_to_shift_8b_p8) + 1)), 0, 1, ALU_8bit_shift_p8);
                                                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,297|113): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(8), .sh_width(3), .inv_mode(2)) dwshift8(rA_8bit_p8, 0, (~((~amt_to_shift_8b_p8) + 1)), 0, 1, ALU_8bit_shift_p8);
                                                                                                                    |
ncelab: *W,CUVMPW (./design/ALU.v,297|116): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift9(rA_16bit_p1, 0, (~((~amt_to_shift_16b_p1) + 1)), 0, 1, ALU_16bit_shift_p1);
                                                                                |
ncelab: *W,CUVMPW (./design/ALU.v,307|80): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift9(rA_16bit_p1, 0, (~((~amt_to_shift_16b_p1) + 1)), 0, 1, ALU_16bit_shift_p1);
                                                                                    |
ncelab: *W,CUVMPW (./design/ALU.v,307|84): port sizes differ in port connection (32/4).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift9(rA_16bit_p1, 0, (~((~amt_to_shift_16b_p1) + 1)), 0, 1, ALU_16bit_shift_p1);
                                                                                                                    |
ncelab: *W,CUVMPW (./design/ALU.v,307|116): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift9(rA_16bit_p1, 0, (~((~amt_to_shift_16b_p1) + 1)), 0, 1, ALU_16bit_shift_p1);
                                                                                                                       |
ncelab: *W,CUVMPW (./design/ALU.v,307|119): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift10(rA_16bit_p2, 0, (~((~amt_to_shift_16b_p2) + 1)), 0, 1, ALU_16bit_shift_p2);
                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,308|81): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift10(rA_16bit_p2, 0, (~((~amt_to_shift_16b_p2) + 1)), 0, 1, ALU_16bit_shift_p2);
                                                                                     |
ncelab: *W,CUVMPW (./design/ALU.v,308|85): port sizes differ in port connection (32/4).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift10(rA_16bit_p2, 0, (~((~amt_to_shift_16b_p2) + 1)), 0, 1, ALU_16bit_shift_p2);
                                                                                                                     |
ncelab: *W,CUVMPW (./design/ALU.v,308|117): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift10(rA_16bit_p2, 0, (~((~amt_to_shift_16b_p2) + 1)), 0, 1, ALU_16bit_shift_p2);
                                                                                                                        |
ncelab: *W,CUVMPW (./design/ALU.v,308|120): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift11(rA_16bit_p3, 0, (~((~amt_to_shift_16b_p3) + 1)), 0, 1, ALU_16bit_shift_p3);
                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,309|81): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift11(rA_16bit_p3, 0, (~((~amt_to_shift_16b_p3) + 1)), 0, 1, ALU_16bit_shift_p3);
                                                                                     |
ncelab: *W,CUVMPW (./design/ALU.v,309|85): port sizes differ in port connection (32/4).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift11(rA_16bit_p3, 0, (~((~amt_to_shift_16b_p3) + 1)), 0, 1, ALU_16bit_shift_p3);
                                                                                                                     |
ncelab: *W,CUVMPW (./design/ALU.v,309|117): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift11(rA_16bit_p3, 0, (~((~amt_to_shift_16b_p3) + 1)), 0, 1, ALU_16bit_shift_p3);
                                                                                                                        |
ncelab: *W,CUVMPW (./design/ALU.v,309|120): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift12(rA_16bit_p4, 0, (~((~amt_to_shift_16b_p4) + 1)), 0, 1, ALU_16bit_shift_p4);
                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,310|81): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift12(rA_16bit_p4, 0, (~((~amt_to_shift_16b_p4) + 1)), 0, 1, ALU_16bit_shift_p4);
                                                                                     |
ncelab: *W,CUVMPW (./design/ALU.v,310|85): port sizes differ in port connection (32/4).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift12(rA_16bit_p4, 0, (~((~amt_to_shift_16b_p4) + 1)), 0, 1, ALU_16bit_shift_p4);
                                                                                                                     |
ncelab: *W,CUVMPW (./design/ALU.v,310|117): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(16), .sh_width(4), .inv_mode(2)) dwshift12(rA_16bit_p4, 0, (~((~amt_to_shift_16b_p4) + 1)), 0, 1, ALU_16bit_shift_p4);
                                                                                                                        |
ncelab: *W,CUVMPW (./design/ALU.v,310|120): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(32), .sh_width(5), .inv_mode(2)) dwshift13(rA_32bit_p1, 0, (~((~amt_to_shift_32b_p1) + 1)), 0, 1, ALU_32bit_shift_p1);
                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,317|81): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(32), .sh_width(5), .inv_mode(2)) dwshift13(rA_32bit_p1, 0, (~((~amt_to_shift_32b_p1) + 1)), 0, 1, ALU_32bit_shift_p1);
                                                                                     |
ncelab: *W,CUVMPW (./design/ALU.v,317|85): port sizes differ in port connection (32/5).
DW_shifter #(.data_width(32), .sh_width(5), .inv_mode(2)) dwshift13(rA_32bit_p1, 0, (~((~amt_to_shift_32b_p1) + 1)), 0, 1, ALU_32bit_shift_p1);
                                                                                                                     |
ncelab: *W,CUVMPW (./design/ALU.v,317|117): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(32), .sh_width(5), .inv_mode(2)) dwshift13(rA_32bit_p1, 0, (~((~amt_to_shift_32b_p1) + 1)), 0, 1, ALU_32bit_shift_p1);
                                                                                                                        |
ncelab: *W,CUVMPW (./design/ALU.v,317|120): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(32), .sh_width(5), .inv_mode(2)) dwshift14(rA_32bit_p2, 0, (~((~amt_to_shift_32b_p2) + 1)), 0, 1, ALU_32bit_shift_p2);
                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,318|81): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(32), .sh_width(5), .inv_mode(2)) dwshift14(rA_32bit_p2, 0, (~((~amt_to_shift_32b_p2) + 1)), 0, 1, ALU_32bit_shift_p2);
                                                                                     |
ncelab: *W,CUVMPW (./design/ALU.v,318|85): port sizes differ in port connection (32/5).
DW_shifter #(.data_width(32), .sh_width(5), .inv_mode(2)) dwshift14(rA_32bit_p2, 0, (~((~amt_to_shift_32b_p2) + 1)), 0, 1, ALU_32bit_shift_p2);
                                                                                                                     |
ncelab: *W,CUVMPW (./design/ALU.v,318|117): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(32), .sh_width(5), .inv_mode(2)) dwshift14(rA_32bit_p2, 0, (~((~amt_to_shift_32b_p2) + 1)), 0, 1, ALU_32bit_shift_p2);
                                                                                                                        |
ncelab: *W,CUVMPW (./design/ALU.v,318|120): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(64), .sh_width(6), .inv_mode(2)) dwshift15(rA_64bit_p1, 0, (~((~amt_to_shift) + 1)), 0, 1, ALU_64bit_shift_p1); //8 bit with rB
                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,324|81): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(64), .sh_width(6), .inv_mode(2)) dwshift15(rA_64bit_p1, 0, (~((~amt_to_shift) + 1)), 0, 1, ALU_64bit_shift_p1); //8 bit with rB
                                                                                     |
ncelab: *W,CUVMPW (./design/ALU.v,324|85): port sizes differ in port connection (32/6).
DW_shifter #(.data_width(64), .sh_width(6), .inv_mode(2)) dwshift15(rA_64bit_p1, 0, (~((~amt_to_shift) + 1)), 0, 1, ALU_64bit_shift_p1); //8 bit with rB
                                                                                                              |
ncelab: *W,CUVMPW (./design/ALU.v,324|110): port sizes differ in port connection (32/1).
DW_shifter #(.data_width(64), .sh_width(6), .inv_mode(2)) dwshift15(rA_64bit_p1, 0, (~((~amt_to_shift) + 1)), 0, 1, ALU_64bit_shift_p1); //8 bit with rB
                                                                                                                 |
ncelab: *W,CUVMPW (./design/ALU.v,324|113): port sizes differ in port connection (32/1).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		work.ALU:module <0x70175a3d>
			streams:  63, words: 105403
		work.DW01_add:module <0x3f15041c>
			streams:   3, words:  1756
		work.DW01_add:module <0x50c1220f>
			streams:   3, words:  2401
		work.DW01_add:module <0x65479435>
			streams:   3, words:  1645
		work.DW01_add:module <0x65d65f01>
			streams:   3, words:  1620
		work.DW02_mult:module <0x268a1a76>
			streams:   6, words:  2678
		work.DW02_mult:module <0x4622f04b>
			streams:   6, words:  2681
		work.DW02_mult:module <0x5c022270>
			streams:   6, words:  3282
		work.DW_shifter:module <0x0f1d5ae3>
			streams:  14, words: 24306
		work.DW_shifter:module <0x4de0475b>
			streams:  14, words: 24500
		work.DW_shifter:module <0x4f28a23f>
			streams:  14, words: 49298
		work.DW_shifter:module <0x5bd8b845>
			streams:  14, words: 28832
		work.DW_sqrt:module <0x51a05d73>
			streams:   4, words:  3130
		work.DW_sqrt:module <0x55913901>
			streams:   4, words:  3186
		work.DW_sqrt:module <0x5f83cfc3>
			streams:   4, words:  3930
		work.DW_sqrt:module <0x654f9680>
			streams:   4, words:  3335
		work.DW_sqrt:module <0x6f41a493>
			streams:   4, words:  3220
		work.tb_ALU:module <0x16d75fd2>
			streams:   7, words: 41239
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 90       6
		Registers:             1189     125
		Scalar wires:           181       -
		Expanded wires:         772      29
		Vectored wires:         384       -
		Always blocks:            1       1
		Initial blocks:          89       5
		Cont. assignments:      290      14
		Pseudo assignments:      67      67
		Simulation timescale:  10ps
	Writing initial simulation snapshot: work.tb_ALU:module
TOOL:	ncelab(64)	15.20-s079: Exiting on Nov 02, 2022 at 03:20:12 PDT  (total: 00:00:01)
