// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module two_mm_stream_jki_kij_mm2_stage_0_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        v13_address0,
        v13_ce0,
        v13_q0,
        v14_address0,
        v14_ce0,
        v14_we0,
        v14_d0,
        v591_dout,
        v591_empty_n,
        v591_read
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [11:0] v13_address0;
output   v13_ce0;
input  [31:0] v13_q0;
output  [11:0] v14_address0;
output   v14_ce0;
output   v14_we0;
output  [31:0] v14_d0;
input  [31:0] v591_dout;
input   v591_empty_n;
output   v591_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg v591_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] trunc_ln68_fu_107_p1;
reg   [5:0] trunc_ln68_reg_134;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln58_fu_95_p2;
wire   [11:0] tmp_4_cast_fu_116_p3;
reg   [11:0] tmp_4_cast_reg_139;
wire    ap_CS_fsm_state5;
reg   [11:0] out_buffer_address0;
reg    out_buffer_ce0;
reg    out_buffer_we0;
reg   [31:0] out_buffer_d0;
wire   [31:0] out_buffer_q0;
reg    out_buffer_ce1;
wire   [31:0] out_buffer_q1;
reg   [5:0] v20_address0;
reg    v20_ce0;
reg    v20_we0;
wire   [31:0] v20_q0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_ready;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_address0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_ce0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_d0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_ready;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v591_read;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_address0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_ce0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_d0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_ready;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_ce0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_d0;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_out_buffer_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_out_buffer_ce0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_ready;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v20_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v20_ce0;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v13_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v13_ce0;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_ce0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_d0;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_address1;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_ce1;
reg    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_start_reg;
reg    ap_block_state1_ignore_call4;
wire    ap_CS_fsm_state2;
reg    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_start_reg;
wire    ap_CS_fsm_state6;
reg   [6:0] k1_fu_46;
wire   [6:0] add_ln58_fu_101_p2;
reg    ap_block_state1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_start_reg = 1'b0;
#0 grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_start_reg = 1'b0;
#0 grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_start_reg = 1'b0;
#0 grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_start_reg = 1'b0;
end

two_mm_stream_jki_kij_mm2_stage_0_1_out_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
out_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_buffer_address0),
    .ce0(out_buffer_ce0),
    .we0(out_buffer_we0),
    .d0(out_buffer_d0),
    .q0(out_buffer_q0),
    .address1(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_address1),
    .ce1(out_buffer_ce1),
    .q1(out_buffer_q1)
);

two_mm_stream_jki_kij_mm2_stage_0_1_v20 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
v20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v20_address0),
    .ce0(v20_ce0),
    .we0(v20_we0),
    .d0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_d0),
    .q0(v20_q0)
);

two_mm_stream_jki_kij_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2 grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_ready),
    .out_buffer_address0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_address0),
    .out_buffer_ce0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_ce0),
    .out_buffer_we0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_we0),
    .out_buffer_d0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_d0)
);

two_mm_stream_jki_kij_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3 grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_ready),
    .v591_dout(v591_dout),
    .v591_empty_n(v591_empty_n),
    .v591_read(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v591_read),
    .v20_address0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_address0),
    .v20_ce0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_ce0),
    .v20_we0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_we0),
    .v20_d0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_d0)
);

two_mm_stream_jki_kij_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2 grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_ready),
    .v14_address0(grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_address0),
    .v14_ce0(grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_ce0),
    .v14_we0(grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_we0),
    .v14_d0(grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_d0),
    .out_buffer_address0(grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_out_buffer_address0),
    .out_buffer_ce0(grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_out_buffer_ce0),
    .out_buffer_q0(out_buffer_q0)
);

two_mm_stream_jki_kij_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1 grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_ready),
    .v20_address0(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v20_address0),
    .v20_ce0(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v20_ce0),
    .v20_q0(v20_q0),
    .zext_ln68(tmp_4_cast_reg_139),
    .v13_address0(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v13_address0),
    .v13_ce0(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v13_ce0),
    .v13_q0(v13_q0),
    .out_buffer_address0(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_address0),
    .out_buffer_ce0(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_ce0),
    .out_buffer_we0(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_we0),
    .out_buffer_d0(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_d0),
    .out_buffer_address1(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_address1),
    .out_buffer_ce1(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_ce1),
    .out_buffer_q1(out_buffer_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln58_fu_95_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln58_fu_95_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        k1_fu_46 <= 7'd0;
    end else if (((icmp_ln58_fu_95_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        k1_fu_46 <= add_ln58_fu_101_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_4_cast_reg_139[11 : 6] <= tmp_4_cast_fu_116_p3[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_fu_95_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln68_reg_134 <= trunc_ln68_fu_107_p1;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_buffer_address0 = grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_buffer_address0 = grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_out_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_buffer_address0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_address0;
    end else begin
        out_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_buffer_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_buffer_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_out_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_buffer_ce0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_ce0;
    end else begin
        out_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_buffer_ce1 = grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_ce1;
    end else begin
        out_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_buffer_d0 = grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_buffer_d0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_d0;
    end else begin
        out_buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_buffer_we0 = grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_out_buffer_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_buffer_we0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_out_buffer_we0;
    end else begin
        out_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v20_address0 = grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v20_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v20_address0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_address0;
    end else begin
        v20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v20_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v20_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v20_ce0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_ce0;
    end else begin
        v20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v20_we0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v20_we0;
    end else begin
        v20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v591_read = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_v591_read;
    end else begin
        v591_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln58_fu_95_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln58_fu_101_p2 = (k1_fu_46 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call4 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_start = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_start_reg;

assign grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_start = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_start_reg;

assign grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_start = grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_start_reg;

assign grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_start = grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_start_reg;

assign icmp_ln58_fu_95_p2 = ((k1_fu_46 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_4_cast_fu_116_p3 = {{trunc_ln68_reg_134}, {6'd0}};

assign trunc_ln68_fu_107_p1 = k1_fu_46[5:0];

assign v13_address0 = grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v13_address0;

assign v13_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_v13_ce0;

assign v14_address0 = grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_address0;

assign v14_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_ce0;

assign v14_d0 = grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_d0;

assign v14_we0 = grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_v14_we0;

always @ (posedge ap_clk) begin
    tmp_4_cast_reg_139[5:0] <= 6'b000000;
end

endmodule //two_mm_stream_jki_kij_mm2_stage_0_1
