// Seed: 1554923709
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output tri  id_0,
    input  wire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_3 (
    input wor id_0,
    output uwire id_1,
    output uwire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output tri1 id_7,
    output supply1 id_8,
    output tri id_9,
    output supply1 id_10
);
  wire id_12;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  id_13(
      .id_0(1), .id_1(id_5)
  );
endmodule
