
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version Q-2019.12 for linux64 - Nov 26, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#*  Set Libraries
#todo Select Needed Technology
#======================================================
# ? 40nm technology
set search_path { ./../01_RTL                                                            /usr/cad/synopsys/synthesis/2019.12/dw/sim_ver/      			        /usr/cad/synopsys/synthesis/2019.12/libraries/syn/   			        /usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/ }
 ./../01_RTL                                                            /usr/cad/synopsys/synthesis/2019.12/dw/sim_ver/                 /usr/cad/synopsys/synthesis/2019.12/libraries/syn/              /usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
#! Slow - 0.81v, 125C
# set link_library {* dw_foundation.sldb standard.sldb sc9_cln40g_base_rvt_ss_typical_max_0p81v_125c.db}
# set target_library {sc9_cln40g_base_rvt_ss_typical_max_0p81v_125c.db}
#! Typical - 0.9v, 25C
set link_library {* dw_foundation.sldb standard.sldb sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db}
* dw_foundation.sldb standard.sldb sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db
set target_library {sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db}
sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db
#======================================================
#*  Global Parameters
#todo Change Current Design & Clock Period 
#======================================================
set DESIGN "OR_base"
OR_base
set CLK_period 0.78125
0.78125
# set IN_DLY [expr 0.5*$CLK_period]
# set OUT_DLY [expr 0.5*$CLK_period]
# because don't have in_valid half cycle
set IN_DLY [expr 0*$CLK_period] 
0.0
set OUT_DLY [expr 0*$CLK_period]
0.0
set hdlin_ff_always_sync_set_reset true
true
#======================================================
#*  Read RTL Code
#todo Change Needed Design.sv, Package.sv, Interface.sv
#======================================================
set hdlin_auto_save_templates TRUE
TRUE
read_sverilog {$DESIGN\.v}
Loading db file '/usr/cad/synopsys/synthesis/2019.12/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2019.12/libraries/syn/standard.sldb'
Loading db file '/usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c'
  Loading link library 'gtech'
Loading sverilog file '/home/mark/Digital_Circuit/OR_base/01_RTL/OR_base.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/mark/Digital_Circuit/OR_base/01_RTL/OR_base.v

Inferred memory devices in process
	in routine OR_base line 47 in file
		'/home/mark/Digital_Circuit/OR_base/01_RTL/OR_base.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/mark/Digital_Circuit/OR_base/01_RTL/OR_base.db:OR_base'
Loaded 1 design.
Current design is 'OR_base'.
OR_base
current_design $DESIGN
Current design is 'OR_base'.
{OR_base}
#======================================================
#*  Global Setting
#======================================================
set_wire_load_mode top
1
#======================================================
#*  Set Design Constraints
#======================================================
create_clock -name "clk" -period $CLK_period clk
1
set_ideal_net clk
Information: It is recommended to use set_ideal_network command instead of set_ideal_net. (UID-604)
Warning: Replacing set_ideal_net command with set_ideal_network -no_propagate command. (UID-605)
Warning: Transferring ideal_net attribute onto the driver pin clk of net clk. (UID-606)
1
set_input_delay $IN_DLY -clock clk [all_inputs]
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
set_output_delay $OUT_DLY -clock clk [all_outputs]
1
set_load 0.05 [all_outputs]
1
#======================================================
#*  Optimization
#======================================================
uniquify
1
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
set_fix_hold [all_clocks]
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.0 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'OR_base'

Loaded alib file './alib-52/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'OR_base'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TR' in the library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TR' in the library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design OR_base. Delay-based auto_ungroup will not be performed. (OPT-780)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10     336.6      0.00       0.0       0.0                              2.9591      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9591      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9591      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9591      0.00  
MAPPED_RR: alt OR_base out of 729 cells,  passing 205 cells to ABO for mapped RR

  Beginning WLM Backend Optimization
  --------------------------------------
MAPPED_RR: alt OR_base out of 729 cells,  passing 205 cells to ABO for mapped RR
    0:00:10     336.6      0.00       0.0       0.0                              2.9349      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9349      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9349      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10     336.6      0.00       0.0       0.0                              2.9333      0.00  
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
    0:00:10     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:10     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
    0:00:11     336.6      0.00       0.0       0.0                              2.6069      0.00  
Loading db file '/usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#======================================================
#*  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#*  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#*  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/home/mark/Digital_Circuit/OR_base/02_SYN/Netlist/OR_base_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf
Information: Writing timing information to file '/home/mark/Digital_Circuit/OR_base/02_SYN/Netlist/OR_base_SYN.sdf'. (WT-3)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#*  Finish and Quit
#======================================================
report_resource
 
****************************************
Report : resources
Design : OR_base
Version: Q-2019.12
Date   : Thu Mar  7 19:10:08 2024
****************************************


No resource sharing information to report.

No implementations to report
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : OR_base
Version: Q-2019.12
Date   : Thu Mar  7 19:10:08 2024
****************************************

Operating Conditions: tt_typical_max_0p90v_25c   Library: sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c
Wire Load Model Mode: top

  Startpoint: out_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  OR_base            Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_0_/CK (DFFRPQ_X1M_A9TR)          0.00       0.00 r
  out_reg_0_/Q (DFFRPQ_X1M_A9TR)           0.24       0.24 r
  out[0] (out)                             0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    0.78       0.78
  clock network delay (ideal)              0.00       0.78
  output external delay                    0.00       0.78
  data required time                                  0.78
  -----------------------------------------------------------
  data required time                                  0.78
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.54


1
report_area
 
****************************************
Report : area
Design : OR_base
Version: Q-2019.12
Date   : Thu Mar  7 19:10:08 2024
****************************************

Library(s) Used:

    sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c (File: /usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db)

Number of ports:                          495
Number of nets:                           700
Number of cells:                          234
Number of combinational cells:            205
Number of sequential cells:                29
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                205.027200
Buf/Inv area:                        1.134000
Noncombinational area:             131.543993
Macro/Black Box area:                0.000000
Net Interconnect area:               0.000000

Total cell area:                   336.571193
Total area:                        336.571193
1
exit

Thank you...
