INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_TowerPeaks_top -prj TowerPeaks.prj --initfile /opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s TowerPeaks 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HCAlTowerCode/HCALTower/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HCAlTowerCode/HCALTower/solution1/sim/vhdl/TowerPeaks.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_TowerPeaks_top
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HCAlTowerCode/HCALTower/solution1/sim/vhdl/bitonic_1_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bitonic_1_16
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HCAlTowerCode/HCALTower/solution1/sim/vhdl/bitonic_1_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bitonic_1_8
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HCAlTowerCode/HCALTower/solution1/sim/vhdl/getTowerPeaks3x4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity getTowerPeaks3x4
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HCAlTowerCode/HCALTower/solution1/sim/vhdl/bitonic32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bitonic32
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HCAlTowerCode/HCALTower/solution1/sim/vhdl/bitonic16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bitonic16
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HCAlTowerCode/HCALTower/solution1/sim/vhdl/bitonic8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bitonic8
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HCAlTowerCode/HCALTower/solution1/sim/vhdl/bitonic4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bitonic4
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HCAlTowerCode/HCALTower/solution1/sim/vhdl/TowerPeaks.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TowerPeaks
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HCAlTowerCode/HCALTower/solution1/sim/vhdl/TowerPeaks_mux_68bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TowerPeaks_mux_68bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behav of entity xil_defaultlib.bitonic32 [bitonic32_default]
Compiling architecture behav of entity xil_defaultlib.bitonic16 [bitonic16_default]
Compiling architecture behav of entity xil_defaultlib.bitonic8 [bitonic8_default]
Compiling architecture behav of entity xil_defaultlib.bitonic4 [bitonic4_default]
Compiling architecture behav of entity xil_defaultlib.bitonic_1_16 [bitonic_1_16_default]
Compiling architecture behav of entity xil_defaultlib.bitonic_1_8 [bitonic_1_8_default]
Compiling architecture behav of entity xil_defaultlib.getTowerPeaks3x4 [gettowerpeaks3x4_default]
Compiling architecture rtl of entity xil_defaultlib.TowerPeaks_mux_68bkb [\TowerPeaks_mux_68bkb(id=1,din1_...]
Compiling architecture behav of entity xil_defaultlib.TowerPeaks [towerpeaks_default]
Compiling architecture behav of entity xil_defaultlib.apatb_towerpeaks_top
Built simulation snapshot TowerPeaks
