TimeQuest Timing Analyzer report for DE2_CCD
Tue Dec 12 17:05:44 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'CCD_MCLK~_Duplicate_2'
 15. Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 16. Slow 1200mV 85C Model Setup: 'GPIO[10]'
 17. Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'GPIO[10]'
 20. Slow 1200mV 85C Model Hold: 'CCD_MCLK~_Duplicate_2'
 21. Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 23. Slow 1200mV 85C Model Recovery: 'GPIO[10]'
 24. Slow 1200mV 85C Model Recovery: 'CCD_MCLK~_Duplicate_2'
 25. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'CCD_MCLK~_Duplicate_2'
 27. Slow 1200mV 85C Model Removal: 'GPIO[10]'
 28. Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO[10]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Slow 1200mV 85C Model Metastability Summary
 45. Slow 1200mV 0C Model Fmax Summary
 46. Slow 1200mV 0C Model Setup Summary
 47. Slow 1200mV 0C Model Hold Summary
 48. Slow 1200mV 0C Model Recovery Summary
 49. Slow 1200mV 0C Model Removal Summary
 50. Slow 1200mV 0C Model Minimum Pulse Width Summary
 51. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 52. Slow 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'
 53. Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 54. Slow 1200mV 0C Model Setup: 'GPIO[10]'
 55. Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 56. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 57. Slow 1200mV 0C Model Hold: 'GPIO[10]'
 58. Slow 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'
 59. Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 61. Slow 1200mV 0C Model Recovery: 'GPIO[10]'
 62. Slow 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'
 63. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 64. Slow 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'
 65. Slow 1200mV 0C Model Removal: 'GPIO[10]'
 66. Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Propagation Delay
 77. Minimum Propagation Delay
 78. Output Enable Times
 79. Minimum Output Enable Times
 80. Output Disable Times
 81. Minimum Output Disable Times
 82. Slow 1200mV 0C Model Metastability Summary
 83. Fast 1200mV 0C Model Setup Summary
 84. Fast 1200mV 0C Model Hold Summary
 85. Fast 1200mV 0C Model Recovery Summary
 86. Fast 1200mV 0C Model Removal Summary
 87. Fast 1200mV 0C Model Minimum Pulse Width Summary
 88. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 89. Fast 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'
 90. Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 91. Fast 1200mV 0C Model Setup: 'GPIO[10]'
 92. Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 94. Fast 1200mV 0C Model Hold: 'GPIO[10]'
 95. Fast 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'
 96. Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 97. Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 98. Fast 1200mV 0C Model Recovery: 'GPIO[10]'
 99. Fast 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'
100. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
101. Fast 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'
102. Fast 1200mV 0C Model Removal: 'GPIO[10]'
103. Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Propagation Delay
114. Minimum Propagation Delay
115. Output Enable Times
116. Minimum Output Enable Times
117. Output Disable Times
118. Minimum Output Disable Times
119. Fast 1200mV 0C Model Metastability Summary
120. Multicorner Timing Analysis Summary
121. Setup Times
122. Hold Times
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Propagation Delay
126. Minimum Propagation Delay
127. Board Trace Model Assignments
128. Input Transition Times
129. Signal Integrity Metrics (Slow 1200mv 0c Model)
130. Signal Integrity Metrics (Slow 1200mv 85c Model)
131. Signal Integrity Metrics (Fast 1200mv 0c Model)
132. Setup Transfers
133. Hold Transfers
134. Recovery Transfers
135. Removal Transfers
136. Report TCCS
137. Report RSKM
138. Unconstrained Paths
139. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE2_CCD                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------+
; SDC File List                                                  ;
+----------------------------+--------+--------------------------+
; SDC File Path              ; Status ; Read at                  ;
+----------------------------+--------+--------------------------+
; time_constraint_all_io.sdc ; OK     ; Tue Dec 12 17:05:32 2017 ;
+----------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; CCD_MCLK~_Duplicate_2                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CCD_MCLK~_Duplicate_2 }                     ;
; CLOCK_50                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK_50 }                                  ;
; GPIO[10]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { GPIO[10] }                                  ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { I2C_CCD_Config:u7|mI2C_CTRL_CLK }           ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                              ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 120.76 MHz ; 120.76 MHz      ; CCD_MCLK~_Duplicate_2                     ;      ;
; 125.53 MHz ; 125.53 MHz      ; CLOCK_50                                  ;      ;
; 135.83 MHz ; 135.83 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;      ;
; 187.44 MHz ; 187.44 MHz      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;      ;
; 224.82 MHz ; 224.82 MHz      ; GPIO[10]                                  ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; CLOCK_50                                  ; -20.348 ; -1621.614     ;
; CCD_MCLK~_Duplicate_2                     ; -7.281  ; -28308.755    ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -4.335  ; -105.545      ;
; GPIO[10]                                  ; -3.448  ; -600.167      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 1.614   ; 0.000         ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -2.757 ; -6.669        ;
; GPIO[10]                                  ; -0.405 ; -2.920        ;
; CCD_MCLK~_Duplicate_2                     ; 0.108  ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.341  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.407  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.235 ; -574.023      ;
; CCD_MCLK~_Duplicate_2                     ; -1.728 ; -164.087      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.912  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CCD_MCLK~_Duplicate_2                     ; 0.756 ; 0.000         ;
; GPIO[10]                                  ; 1.420 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.714 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.210 ; -581.881      ;
; CCD_MCLK~_Duplicate_2                     ; -2.693 ; -5855.813     ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.285 ; -65.535       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.708  ; 0.000         ;
; CLOCK_50                                  ; 9.658  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                  ;
+---------+------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                            ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -20.348 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 19.959     ;
; -20.268 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 19.878     ;
; -20.192 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][128] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.373     ; 19.807     ;
; -20.163 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 19.774     ;
; -20.141 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][178] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 19.747     ;
; -20.084 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][224] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 19.694     ;
; -20.038 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][76]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 19.649     ;
; -20.034 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][79]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 19.645     ;
; -20.020 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][219] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 19.630     ;
; -20.009 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][130] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.373     ; 19.624     ;
; -19.962 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][179] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 19.568     ;
; -19.953 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][222] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 19.563     ;
; -19.949 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][221] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 19.559     ;
; -19.929 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][78]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 19.540     ;
; -19.910 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][220] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 19.520     ;
; -19.879 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][129] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.373     ; 19.494     ;
; -19.851 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][77]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 19.462     ;
; -19.840 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 19.451     ;
; -19.837 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][176] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 19.443     ;
; -19.812 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][178] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 19.418     ;
; -19.806 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][177] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 19.412     ;
; -19.762 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][175] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 19.368     ;
; -19.704 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 19.314     ;
; -19.691 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][83]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.366     ; 19.313     ;
; -19.659 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][226] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.370     ; 19.277     ;
; -19.655 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][174] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 19.261     ;
; -19.655 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 19.266     ;
; -19.633 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][179] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 19.239     ;
; -19.626 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][126] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.379     ; 19.235     ;
; -19.617 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][267] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.368     ; 19.237     ;
; -19.605 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][128] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.373     ; 19.220     ;
; -19.566 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.366     ; 19.188     ;
; -19.558 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][84]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.366     ; 19.180     ;
; -19.544 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][85]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.395     ; 19.137     ;
; -19.541 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][87]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.395     ; 19.134     ;
; -19.530 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][76]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 19.141     ;
; -19.526 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][79]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 19.137     ;
; -19.523 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][127] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.379     ; 19.132     ;
; -19.520 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][224] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 19.130     ;
; -19.514 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][125] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.379     ; 19.123     ;
; -19.502 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][79]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.393     ; 19.097     ;
; -19.477 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][177] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 19.083     ;
; -19.456 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][219] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 19.066     ;
; -19.442 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][176] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 19.048     ;
; -19.433 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][175] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 19.039     ;
; -19.433 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][268] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.368     ; 19.053     ;
; -19.422 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][130] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.373     ; 19.037     ;
; -19.421 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][78]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 19.032     ;
; -19.389 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][222] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 18.999     ;
; -19.387 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][264] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.368     ; 19.007     ;
; -19.385 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][221] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 18.995     ;
; -19.362 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][181] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.383     ; 18.967     ;
; -19.355 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][83]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.366     ; 18.977     ;
; -19.355 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][220] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 18.965     ;
; -19.343 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][77]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 18.954     ;
; -19.341 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][86]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.395     ; 18.934     ;
; -19.322 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][180] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.385     ; 18.925     ;
; -19.317 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][128] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.403     ; 18.902     ;
; -19.307 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.393     ; 18.902     ;
; -19.302 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][224] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.366     ; 18.924     ;
; -19.300 ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][108] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.361     ; 18.927     ;
; -19.292 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][129] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.373     ; 18.907     ;
; -19.281 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][267] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.368     ; 18.901     ;
; -19.275 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][266] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.368     ; 18.895     ;
; -19.265 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][178] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 18.871     ;
; -19.246 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][226] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.366     ; 18.868     ;
; -19.239 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][132] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.379     ; 18.848     ;
; -19.233 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][82]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.366     ; 18.855     ;
; -19.226 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][263] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.368     ; 18.846     ;
; -19.222 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][174] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 18.828     ;
; -19.219 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 18.830     ;
; -19.213 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][225] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 18.823     ;
; -19.208 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][125] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.395     ; 18.801     ;
; -19.201 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][265] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.368     ; 18.821     ;
; -19.197 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][129] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.403     ; 18.782     ;
; -19.187 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][175] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.392     ; 18.783     ;
; -19.186 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][176] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.392     ; 18.782     ;
; -19.183 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][83]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.366     ; 18.805     ;
; -19.148 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][174] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.392     ; 18.744     ;
; -19.146 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][133] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.393     ; 18.741     ;
; -19.145 ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][105] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.348     ; 18.785     ;
; -19.143 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][82]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.371     ; 18.760     ;
; -19.139 ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][104] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.348     ; 18.779     ;
; -19.137 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.378     ; 18.747     ;
; -19.130 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][130] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.387     ; 18.731     ;
; -19.128 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][135] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.392     ; 18.724     ;
; -19.121 ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][109] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.359     ; 18.750     ;
; -19.097 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][268] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.368     ; 18.717     ;
; -19.095 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][226] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.370     ; 18.713     ;
; -19.086 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][179] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.382     ; 18.692     ;
; -19.058 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.366     ; 18.680     ;
; -19.051 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][264] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.368     ; 18.671     ;
; -19.050 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][84]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.366     ; 18.672     ;
; -19.039 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][126] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.379     ; 18.648     ;
; -19.037 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][227] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.366     ; 18.659     ;
; -19.034 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.377     ; 18.645     ;
; -19.033 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][181] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.383     ; 18.638     ;
; -19.027 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][37]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.380     ; 18.635     ;
; -19.024 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][36]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.380     ; 18.632     ;
; -19.021 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][32]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.376     ; 18.633     ;
+---------+------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                        ;
+--------+-----------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -7.281 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][154]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.185      ;
; -7.281 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.185      ;
; -7.280 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][172]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.184      ;
; -7.279 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][157]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.183      ;
; -7.278 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][156]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.182      ;
; -7.277 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][153]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.181      ;
; -7.240 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.119     ; 8.119      ;
; -7.233 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.117     ; 8.114      ;
; -7.198 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][179]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.127      ;
; -7.197 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][178]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.126      ;
; -7.196 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][177]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.125      ;
; -7.196 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][176]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.125      ;
; -7.186 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][138]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 8.088      ;
; -7.183 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][134]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 8.085      ;
; -7.182 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][136]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 8.084      ;
; -7.180 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][133]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 8.082      ;
; -7.180 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][135]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 8.082      ;
; -7.180 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][127]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.109      ;
; -7.179 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][132]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 8.081      ;
; -7.178 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 8.111      ;
; -7.159 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.067     ; 8.090      ;
; -7.136 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[114][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.091     ; 8.043      ;
; -7.135 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[43][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.078     ; 8.055      ;
; -7.135 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[113][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.091     ; 8.042      ;
; -7.130 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][123]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.059      ;
; -7.127 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][125]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.056      ;
; -7.126 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][126]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.055      ;
; -7.126 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][128]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.055      ;
; -7.120 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][154]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.024      ;
; -7.120 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.024      ;
; -7.119 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][124]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.048      ;
; -7.119 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][172]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.023      ;
; -7.118 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][157]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.022      ;
; -7.117 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][156]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.021      ;
; -7.116 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][153]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 8.020      ;
; -7.115 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[94][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.088     ; 8.025      ;
; -7.105 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 8.038      ;
; -7.104 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[58][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.057     ; 8.045      ;
; -7.098 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][108]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 8.024      ;
; -7.098 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][103]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 8.024      ;
; -7.098 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][104]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 8.024      ;
; -7.098 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][105]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 8.024      ;
; -7.098 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][106]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 8.024      ;
; -7.098 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][107]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 8.024      ;
; -7.092 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][216]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.021      ;
; -7.090 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.100     ; 7.988      ;
; -7.087 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[122][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.106     ; 7.979      ;
; -7.087 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.110     ; 7.975      ;
; -7.085 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[64][197]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.049     ; 8.034      ;
; -7.079 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.119     ; 7.958      ;
; -7.076 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.120     ; 7.954      ;
; -7.072 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][131]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 8.001      ;
; -7.072 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.117     ; 7.953      ;
; -7.066 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.118     ; 7.946      ;
; -7.062 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.049     ; 8.011      ;
; -7.057 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[43][135]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 7.990      ;
; -7.057 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][264]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.067     ; 7.988      ;
; -7.043 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[78][223]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.063     ; 7.978      ;
; -7.037 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][179]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 7.966      ;
; -7.036 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][178]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 7.965      ;
; -7.035 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][177]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 7.964      ;
; -7.035 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][176]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 7.964      ;
; -7.030 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[78][263]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.046     ; 7.982      ;
; -7.029 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[78][264]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.046     ; 7.981      ;
; -7.027 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[78][225]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.062     ; 7.963      ;
; -7.027 ; VGA_Controller:u1|H_Cont[5] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.119     ; 7.906      ;
; -7.026 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][159]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 7.952      ;
; -7.026 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[78][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.062     ; 7.962      ;
; -7.025 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][138]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 7.927      ;
; -7.024 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[78][224]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.062     ; 7.960      ;
; -7.022 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[94][175]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.086     ; 7.934      ;
; -7.022 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][134]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 7.924      ;
; -7.021 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][136]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 7.923      ;
; -7.019 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][133]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 7.921      ;
; -7.019 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][135]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 7.921      ;
; -7.019 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][127]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 7.948      ;
; -7.018 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][132]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.096     ; 7.920      ;
; -7.017 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 7.950      ;
; -7.017 ; VGA_Controller:u1|H_Cont[5] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.117     ; 7.898      ;
; -7.016 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][197] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.066     ; 7.948      ;
; -7.016 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][197] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 7.938      ;
; -7.013 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[46][264]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 7.957      ;
; -7.008 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][224]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 7.941      ;
; -7.008 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][228]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 7.941      ;
; -7.007 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][225]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 7.940      ;
; -7.006 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][223]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 7.939      ;
; -7.003 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][226]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 7.936      ;
; -7.002 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[78][181]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.061     ; 7.939      ;
; -7.002 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[127][205] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 7.924      ;
; -6.996 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[85][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 7.947      ;
; -6.994 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[94][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.089     ; 7.903      ;
; -6.992 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][154]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.095     ; 7.895      ;
; -6.992 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.095     ; 7.895      ;
; -6.991 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][154]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 7.895      ;
; -6.991 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 7.895      ;
; -6.991 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][172]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.095     ; 7.894      ;
; -6.990 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][262]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.066     ; 7.922      ;
; -6.990 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][172]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 7.894      ;
; -6.990 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][157]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.095     ; 7.893      ;
; -6.989 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][157]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 7.893      ;
+--------+-----------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                    ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -4.335 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 5.177      ;
; -4.229 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 5.071      ;
; -4.170 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 5.010      ;
; -3.985 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.825      ;
; -3.859 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.699      ;
; -3.790 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 4.632      ;
; -3.763 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.603      ;
; -3.686 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.526      ;
; -3.672 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.512      ;
; -3.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.507      ;
; -3.609 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.449      ;
; -3.591 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.431      ;
; -3.548 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 4.390      ;
; -3.484 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 4.326      ;
; -3.464 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.304      ;
; -3.434 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.274      ;
; -3.317 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.157      ;
; -3.265 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.105      ;
; -3.228 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.068      ;
; -2.492 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 3.334      ;
; -2.462 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 3.304      ;
; -2.460 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.382      ;
; -2.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.276      ;
; -2.331 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.253      ;
; -2.331 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.253      ;
; -2.331 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.253      ;
; -2.331 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.253      ;
; -2.331 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.253      ;
; -2.331 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.253      ;
; -2.295 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.215      ;
; -2.208 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.127      ;
; -2.208 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.127      ;
; -2.208 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.127      ;
; -2.187 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.106      ;
; -2.185 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.104      ;
; -2.148 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.076      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.047      ;
; -2.110 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.030      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.073 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.997      ;
; -2.067 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.991      ;
; -2.067 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.991      ;
; -2.067 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.991      ;
; -2.054 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.972      ;
; -2.054 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.972      ;
; -2.054 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.972      ;
; -2.045 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.963      ;
; -2.045 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.963      ;
; -2.045 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.963      ;
; -2.045 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.963      ;
; -2.045 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.963      ;
; -2.045 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.963      ;
; -2.033 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.960      ;
; -2.033 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.960      ;
; -2.033 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.960      ;
; -2.033 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.960      ;
; -2.033 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.960      ;
; -2.027 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.946      ;
; -2.027 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.946      ;
; -2.027 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.946      ;
; -2.020 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 2.941      ;
; -2.020 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 2.941      ;
; -2.020 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 2.941      ;
; -2.020 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 2.941      ;
; -2.020 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 2.941      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.938      ;
; -2.006 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.925      ;
; -2.004 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.923      ;
; -1.991 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.915      ;
; -1.991 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.915      ;
; -1.991 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.915      ;
; -1.991 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.915      ;
; -1.991 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.915      ;
; -1.991 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.915      ;
; -1.991 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.915      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.448 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.227      ; 4.693      ;
; -3.446 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.227      ; 4.691      ;
; -3.436 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.227      ; 4.681      ;
; -3.434 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.227      ; 4.679      ;
; -3.406 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.046     ; 4.378      ;
; -3.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.046     ; 4.376      ;
; -3.355 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.549      ; 5.807      ;
; -3.340 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.046     ; 4.312      ;
; -3.339 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.549      ; 5.791      ;
; -3.338 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.046     ; 4.310      ;
; -3.335 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.549      ; 5.787      ;
; -3.325 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.623      ; 5.851      ;
; -3.323 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.200     ; 4.181      ;
; -3.323 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.200     ; 4.181      ;
; -3.322 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.194     ; 4.186      ;
; -3.315 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.799      ;
; -3.315 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.799      ;
; -3.313 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.636      ; 5.852      ;
; -3.312 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.549      ; 5.764      ;
; -3.310 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.549      ; 5.762      ;
; -3.309 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.623      ; 5.835      ;
; -3.305 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.623      ; 5.831      ;
; -3.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.480     ; 3.842      ;
; -3.303 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.820      ;
; -3.303 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.820      ;
; -3.303 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.480     ; 3.841      ;
; -3.300 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.138      ; 4.496      ;
; -3.300 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.138      ; 4.496      ;
; -3.299 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.783      ;
; -3.299 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.783      ;
; -3.299 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.144      ; 4.501      ;
; -3.299 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.242      ; 4.559      ;
; -3.297 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.636      ; 5.836      ;
; -3.297 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.242      ; 4.557      ;
; -3.295 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.779      ;
; -3.295 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.779      ;
; -3.293 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.636      ; 5.832      ;
; -3.288 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.138      ; 4.484      ;
; -3.288 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.138      ; 4.484      ;
; -3.287 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.804      ;
; -3.287 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.804      ;
; -3.287 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.144      ; 4.489      ;
; -3.283 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.800      ;
; -3.283 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.800      ;
; -3.282 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.623      ; 5.808      ;
; -3.280 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.623      ; 5.806      ;
; -3.274 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.480     ; 3.812      ;
; -3.273 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.612      ; 5.788      ;
; -3.272 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.756      ;
; -3.272 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.756      ;
; -3.271 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.019     ; 4.270      ;
; -3.270 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.636      ; 5.809      ;
; -3.270 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.754      ;
; -3.270 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.754      ;
; -3.269 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.019     ; 4.268      ;
; -3.268 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.636      ; 5.807      ;
; -3.266 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.019     ; 4.265      ;
; -3.264 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.019     ; 4.263      ;
; -3.260 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.777      ;
; -3.260 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.777      ;
; -3.258 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.775      ;
; -3.258 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.775      ;
; -3.257 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.612      ; 5.772      ;
; -3.257 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.200     ; 4.115      ;
; -3.257 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.200     ; 4.115      ;
; -3.256 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.194     ; 4.120      ;
; -3.255 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.116     ; 4.157      ;
; -3.254 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.116     ; 4.156      ;
; -3.253 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.612      ; 5.768      ;
; -3.243 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.116     ; 4.145      ;
; -3.242 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.116     ; 4.144      ;
; -3.238 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.549      ; 5.690      ;
; -3.238 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.480     ; 3.776      ;
; -3.237 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.480     ; 3.775      ;
; -3.230 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.612      ; 5.745      ;
; -3.228 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.612      ; 5.743      ;
; -3.225 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.116     ; 4.127      ;
; -3.213 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.116     ; 4.115      ;
; -3.208 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.623      ; 5.734      ;
; -3.208 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.480     ; 3.746      ;
; -3.198 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.682      ;
; -3.198 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.682      ;
; -3.196 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.636      ; 5.735      ;
; -3.188 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.549      ; 5.640      ;
; -3.186 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.703      ;
; -3.186 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.703      ;
; -3.158 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.623      ; 5.684      ;
; -3.156 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.612      ; 5.671      ;
; -3.151 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.153      ; 4.362      ;
; -3.151 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.153      ; 4.362      ;
; -3.150 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.159      ; 4.367      ;
; -3.148 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.632      ;
; -3.148 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.581      ; 5.632      ;
; -3.146 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.636      ; 5.685      ;
; -3.136 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.653      ;
; -3.136 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.614      ; 5.653      ;
; -3.123 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.108     ; 4.073      ;
; -3.123 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.108     ; 4.073      ;
; -3.122 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.102     ; 4.078      ;
; -3.118 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.108     ; 4.068      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.614 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.353     ; 4.981      ;
; 1.614 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.353     ; 4.981      ;
; 1.614 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.353     ; 4.981      ;
; 1.614 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.353     ; 4.981      ;
; 1.614 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.353     ; 4.981      ;
; 1.652 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.342     ; 4.954      ;
; 1.652 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.342     ; 4.954      ;
; 1.652 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.342     ; 4.954      ;
; 1.652 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.342     ; 4.954      ;
; 1.664 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.347     ; 4.937      ;
; 1.664 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.347     ; 4.937      ;
; 1.664 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.347     ; 4.937      ;
; 1.664 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.347     ; 4.937      ;
; 1.664 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.347     ; 4.937      ;
; 1.664 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.347     ; 4.937      ;
; 1.779 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.336     ; 4.833      ;
; 1.779 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.336     ; 4.833      ;
; 1.779 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.336     ; 4.833      ;
; 1.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.336     ; 4.796      ;
; 1.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.336     ; 4.796      ;
; 1.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.336     ; 4.796      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.904 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.351     ; 4.693      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 1.935 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.349     ; 4.664      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.107 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.345     ; 4.496      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.212 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.344     ; 4.392      ;
; 2.638 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 7.191      ;
; 2.638 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 7.191      ;
; 2.638 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 7.191      ;
; 2.638 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 7.191      ;
; 2.638 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 7.191      ;
; 2.668 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 7.172      ;
; 2.668 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 7.172      ;
; 2.668 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 7.172      ;
; 2.668 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 7.172      ;
; 2.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.163     ; 7.157      ;
; 2.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[9]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.163     ; 7.157      ;
; 2.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.163     ; 7.157      ;
; 2.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.163     ; 7.157      ;
; 2.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.163     ; 7.157      ;
; 2.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.163     ; 7.157      ;
; 2.757 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 7.072      ;
; 2.757 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 7.072      ;
; 2.757 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 7.072      ;
; 2.757 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 7.072      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.757 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.007      ; 0.698      ;
; -2.753 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.981      ; 0.676      ;
; -2.281 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.007      ; 0.674      ;
; -2.260 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.981      ; 0.669      ;
; -0.812 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK                                                ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.015      ; 2.575      ;
; -0.347 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_1                                   ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.006      ; 3.031      ;
; -0.287 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK                                                ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.015      ; 2.600      ;
; 0.276  ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_1                                   ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.006      ; 3.154      ;
; 0.401  ; Reset_Delay:u2|oRST_0                                   ; Reset_Delay:u2|oRST_0                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; MaskLayer:myMaskLayer|state.startFirstMask              ; MaskLayer:myMaskLayer|state.startFirstMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|state.startSecondMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; Reset_Delay:u2|oRST_1                                   ; Reset_Delay:u2|oRST_1                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|state.startThirdMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; MaskLayer:myMaskLayer|state.startFifthMask              ; MaskLayer:myMaskLayer|state.startFifthMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; MaskLayer:myMaskLayer|state.startFourthMask             ; MaskLayer:myMaskLayer|state.startFourthMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.405  ; MaskLayer:myMaskLayer|state.waitState                   ; MaskLayer:myMaskLayer|state.waitState                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.406  ; Reset_Delay:u2|Cont[0]                                  ; Reset_Delay:u2|Cont[0]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.674      ;
; 0.433  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; MaskLayer:myMaskLayer|state.startSecondMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.701      ;
; 0.434  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.702      ;
; 0.434  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; MaskLayer:myMaskLayer|state.startThirdMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.701      ;
; 0.436  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.703      ;
; 0.436  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.703      ;
; 0.439  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.706      ;
; 0.442  ; Reset_Delay:u2|Cont[21]                                 ; Reset_Delay:u2|Cont[21]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.710      ;
; 0.444  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; MaskLayer:myMaskLayer|state.storeThirdConf              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.711      ;
; 0.451  ; Reset_Delay:u2|Cont[21]                                 ; Reset_Delay:u2|oRST_0                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.719      ;
; 0.451  ; Reset_Delay:u2|Cont[21]                                 ; Reset_Delay:u2|oRST_1                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.719      ;
; 0.457  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.724      ;
; 0.458  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.726      ;
; 0.458  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.726      ;
; 0.458  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|state.storeSecondConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.726      ;
; 0.458  ; MaskLayer:myMaskLayer|state.startFourthMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.725      ;
; 0.458  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.725      ;
; 0.458  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; MaskLayer:myMaskLayer|state.startFifthMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.725      ;
; 0.458  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.726      ;
; 0.458  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.725      ;
; 0.459  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; MaskLayer:myMaskLayer|state.storeFourthConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.726      ;
; 0.462  ; MaskLayer:myMaskLayer|state.startFourthMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.729      ;
; 0.564  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.waitState ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.831      ;
; 0.566  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; MaskLayer:myMaskLayer|state.storeFourthConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.833      ;
; 0.592  ; MaskLayer:myMaskLayer|state.storeThirdConf              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.859      ;
; 0.599  ; MaskLayer:myMaskLayer|state.storeSecondConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.867      ;
; 0.599  ; MaskLayer:myMaskLayer|state.storeSecondConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.867      ;
; 0.599  ; MaskLayer:myMaskLayer|state.storeFourthConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.866      ;
; 0.599  ; MaskLayer:myMaskLayer|state.startFifthMask              ; MaskLayer:myMaskLayer|state.storeThirdConf              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.866      ;
; 0.602  ; MaskLayer:myMaskLayer|state.storeFourthConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.869      ;
; 0.637  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.901      ;
; 0.638  ; Reset_Delay:u2|Cont[8]                                  ; Reset_Delay:u2|Cont[8]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.906      ;
; 0.638  ; Reset_Delay:u2|Cont[10]                                 ; Reset_Delay:u2|Cont[10]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.906      ;
; 0.639  ; Reset_Delay:u2|Cont[6]                                  ; Reset_Delay:u2|Cont[6]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.907      ;
; 0.639  ; Reset_Delay:u2|Cont[14]                                 ; Reset_Delay:u2|Cont[14]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.907      ;
; 0.640  ; Reset_Delay:u2|Cont[12]                                 ; Reset_Delay:u2|Cont[12]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.640  ; Reset_Delay:u2|Cont[16]                                 ; Reset_Delay:u2|Cont[16]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.642  ; Reset_Delay:u2|Cont[4]                                  ; Reset_Delay:u2|Cont[4]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.642  ; Reset_Delay:u2|Cont[17]                                 ; Reset_Delay:u2|Cont[17]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.643  ; Reset_Delay:u2|Cont[2]                                  ; Reset_Delay:u2|Cont[2]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.643  ; Reset_Delay:u2|Cont[9]                                  ; Reset_Delay:u2|Cont[9]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.644  ; Reset_Delay:u2|Cont[13]                                 ; Reset_Delay:u2|Cont[13]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
; 0.644  ; Reset_Delay:u2|Cont[18]                                 ; Reset_Delay:u2|Cont[18]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
; 0.645  ; Reset_Delay:u2|Cont[3]                                  ; Reset_Delay:u2|Cont[3]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.913      ;
; 0.645  ; Reset_Delay:u2|Cont[5]                                  ; Reset_Delay:u2|Cont[5]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.913      ;
; 0.645  ; Reset_Delay:u2|Cont[15]                                 ; Reset_Delay:u2|Cont[15]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.913      ;
; 0.645  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.913      ;
; 0.645  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.913      ;
; 0.646  ; Reset_Delay:u2|Cont[19]                                 ; Reset_Delay:u2|Cont[19]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.914      ;
; 0.646  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.652  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; MaskLayer:myMaskLayer|state.storeSecondConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.920      ;
; 0.658  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.922      ;
; 0.658  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.922      ;
; 0.658  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.922      ;
; 0.658  ; Reset_Delay:u2|Cont[11]                                 ; Reset_Delay:u2|Cont[11]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.926      ;
; 0.659  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.923      ;
; 0.659  ; Reset_Delay:u2|Cont[1]                                  ; Reset_Delay:u2|Cont[1]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659  ; Reset_Delay:u2|Cont[7]                                  ; Reset_Delay:u2|Cont[7]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659  ; Reset_Delay:u2|Cont[0]                                  ; Reset_Delay:u2|Cont[1]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.660  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.924      ;
; 0.660  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.924      ;
; 0.660  ; Reset_Delay:u2|Cont[20]                                 ; Reset_Delay:u2|Cont[20]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.661  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.925      ;
; 0.661  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.925      ;
; 0.663  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.663  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.663  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.664  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.928      ;
; 0.664  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.928      ;
; 0.664  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.928      ;
; 0.664  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.078      ; 0.928      ;
; 0.668  ; MaskLayer:myMaskLayer|state.storeFirstConf              ; MaskLayer:myMaskLayer|state.startSecondMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.936      ;
; 0.670  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|state.storeThirdConf              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.937      ;
; 0.671  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; MaskLayer:myMaskLayer|state.startFourthMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.938      ;
; 0.677  ; MaskLayer:myMaskLayer|state.storeThirdConf              ; MaskLayer:myMaskLayer|state.startFourthMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.944      ;
; 0.679  ; Reset_Delay:u2|Cont[20]                                 ; Reset_Delay:u2|oRST_1                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.947      ;
; 0.681  ; MaskLayer:myMaskLayer|state.storeFourthConf             ; MaskLayer:myMaskLayer|state.startFifthMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.948      ;
; 0.685  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.waitState ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.953      ;
; 0.686  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.waitState ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.953      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.588      ; 1.369      ;
; -0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.588      ; 1.369      ;
; -0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.308      ; 1.138      ;
; -0.348 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.572      ; 1.410      ;
; -0.306 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.252      ; 1.132      ;
; -0.241 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.308      ; 1.253      ;
; -0.219 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.231      ; 1.198      ;
; -0.151 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.231      ; 1.266      ;
; -0.142 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.252      ; 1.296      ;
; -0.125 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.252      ; 1.313      ;
; -0.120 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.079      ; 1.145      ;
; -0.026 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.588      ; 1.748      ;
; -0.019 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.588      ; 1.755      ;
; -0.018 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.588      ; 1.756      ;
; -0.015 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.144      ; 1.315      ;
; -0.012 ; rCCD_LVAL                                                                                                                                                    ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.190      ; 1.364      ;
; -0.012 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.144      ; 1.318      ;
; 0.000  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.892      ; 1.078      ;
; 0.002  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.892      ; 1.080      ;
; 0.014  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.144      ; 1.344      ;
; 0.141  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.393      ; 1.720      ;
; 0.143  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.393      ; 1.722      ;
; 0.166  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.423      ; 1.775      ;
; 0.168  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.423      ; 1.777      ;
; 0.247  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.838      ; 1.271      ;
; 0.262  ; rCCD_DATA[2]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.943      ; 1.391      ;
; 0.282  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.643      ; 1.111      ;
; 0.288  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.999      ; 1.473      ;
; 0.295  ; rCCD_DATA[3]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.943      ; 1.424      ;
; 0.298  ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.967      ; 1.451      ;
; 0.305  ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.856      ; 1.347      ;
; 0.329  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.588      ; 2.103      ;
; 0.330  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.588      ; 2.104      ;
; 0.341  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.892      ; 1.419      ;
; 0.360  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.892      ; 1.438      ;
; 0.361  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.892      ; 1.439      ;
; 0.370  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.999      ; 1.555      ;
; 0.374  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.690      ; 1.250      ;
; 0.379  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.690      ; 1.255      ;
; 0.389  ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.745      ; 1.320      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.424  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.420      ; 2.030      ;
; 0.426  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.480      ; 1.092      ;
; 0.429  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.480      ; 1.095      ;
; 0.438  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.088      ; 0.712      ;
; 0.440  ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.448  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.088      ; 0.722      ;
; 0.453  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.088      ; 0.727      ;
; 0.454  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.673      ; 1.313      ;
; 0.461  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.696      ;
; 0.464  ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                        ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.945      ; 1.595      ;
; 0.485  ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.690      ; 1.361      ;
; 0.488  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.393      ; 2.067      ;
; 0.490  ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.690      ; 1.366      ;
; 0.494  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.048      ; 0.728      ;
; 0.496  ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                        ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.167      ; 1.849      ;
; 0.500  ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.690      ; 1.376      ;
; 0.500  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.690      ; 1.376      ;
; 0.502  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.393      ; 2.081      ;
; 0.503  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.393      ; 2.082      ;
; 0.505  ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.690      ; 1.381      ;
; 0.505  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.690      ; 1.381      ;
; 0.507  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.423      ; 2.116      ;
; 0.510  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.718      ;
; 0.513  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.199      ; 0.898      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                        ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.108 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.doneState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.372      ; 1.696      ;
; 0.128 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.readNothing                     ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.372      ; 1.716      ;
; 0.129 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.waitState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.372      ; 1.717      ;
; 0.139 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.readData                        ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.372      ; 1.727      ;
; 0.146 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.doneState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.372      ; 1.734      ;
; 0.166 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.readNothing                     ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.372      ; 1.754      ;
; 0.167 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.waitState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.372      ; 1.755      ;
; 0.184 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.readData                        ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.372      ; 1.772      ;
; 0.402 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][241]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][241]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][227]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][226]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][226]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][245] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][245] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][224]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][224]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[85][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[85][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][245]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][245]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][245]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][245]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][225]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][225]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][224]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][224]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][221]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][221]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][223]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][223]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][245]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][245]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][241]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][241]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[67][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[67][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[67][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[67][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[67][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[67][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][245]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[65][245]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][201] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][201] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][199] ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][199] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[93][196]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[93][196]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[122][199] ; ImageRead:myImageRead|ImageReg:myImageArray|image[122][199] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[122][200] ; ImageRead:myImageRead|ImageReg:myImageArray|image[122][200] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][198]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][198]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][201]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][201]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][201]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][201]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][202]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][202]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][197]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][197]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][202]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][202]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][201]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][201]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][198]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][198]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][225]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][225]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][221]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][221]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][220]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][220]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][219]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][219]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][224]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][224]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][222]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][226]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][226]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][173]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][173]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][227]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][219]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][219]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][220]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][220]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][221]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][221]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][222]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][223]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][223]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][174]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][174]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][173]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][173]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][175]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][175]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][176]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][176]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[71][202]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[71][202]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[71][203]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[71][203]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[70][203]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[70][203]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[71][198]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[71][198]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[71][199]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[71][199]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[71][197]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[71][197]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][197]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][197]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][182]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][182]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][198]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][198]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][199]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][199]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][200]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][200]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.341 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.446      ; 1.009      ;
; 0.371 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.434      ; 1.027      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.434      ; 1.060      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.061      ;
; 0.408 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.422 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.687      ;
; 0.422 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.689      ;
; 0.422 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.689      ;
; 0.422 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.374      ; 1.018      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.375      ; 1.026      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.697      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.407 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.449 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.711      ;
; 0.456 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.718      ;
; 0.459 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.721      ;
; 0.493 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.756      ;
; 0.566 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.828      ;
; 0.577 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.839      ;
; 0.600 ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.857      ;
; 0.601 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.863      ;
; 0.613 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.876      ;
; 0.672 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.934      ;
; 0.680 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.942      ;
; 0.681 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.943      ;
; 0.682 ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.944      ;
; 0.683 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.945      ;
; 0.688 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.950      ;
; 0.692 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.955      ;
; 0.700 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.963      ;
; 0.701 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.964      ;
; 0.702 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.965      ;
; 0.704 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.966      ;
; 0.708 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.971      ;
; 0.710 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.972      ;
; 0.714 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.976      ;
; 0.728 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.991      ;
; 0.730 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.993      ;
; 0.732 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.995      ;
; 0.750 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.012      ;
; 0.803 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.064      ;
; 0.804 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.065      ;
; 0.806 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.067      ;
; 0.837 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.099      ;
; 0.852 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.120      ;
; 0.883 ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.140      ;
; 0.887 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.150      ;
; 0.896 ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.151      ;
; 0.911 ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.168      ;
; 0.928 ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.186      ;
; 0.994 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.256      ;
; 1.002 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.264      ;
; 1.011 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.274      ;
; 1.011 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.274      ;
; 1.014 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.277      ;
; 1.016 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.279      ;
; 1.019 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.282      ;
; 1.026 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.289      ;
; 1.027 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.288      ;
; 1.027 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.290      ;
; 1.032 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.295      ;
; 1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.295      ;
; 1.038 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.300      ;
; 1.041 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.303      ;
; 1.043 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.305      ;
; 1.044 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.306      ;
; 1.048 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.310      ;
; 1.055 ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.312      ;
; 1.055 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.318      ;
; 1.057 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.320      ;
; 1.059 ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.317      ;
; 1.060 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.322      ;
; 1.061 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.323      ;
; 1.069 ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.326      ;
; 1.072 ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.329      ;
; 1.088 ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.345      ;
; 1.096 ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.353      ;
; 1.103 ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.358      ;
; 1.119 ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.374      ;
; 1.123 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.385      ;
; 1.125 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.391      ;
; 1.128 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.390      ;
; 1.137 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.403      ;
; 1.137 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.400      ;
; 1.140 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.403      ;
; 1.142 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.405      ;
; 1.145 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.408      ;
; 1.156 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.417      ;
; 1.157 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.418      ;
; 1.158 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.419      ;
; 1.162 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.424      ;
; 1.167 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.429      ;
; 1.169 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.431      ;
; 1.172 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.438      ;
; 1.174 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.436      ;
; 1.178 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.444      ;
; 1.179 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.447      ;
; 1.213 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.479      ;
; 1.229 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.490      ;
; 1.230 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.491      ;
; 1.238 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.499      ;
; 1.245 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.506      ;
; 1.246 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.507      ;
; 1.247 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.513      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                          ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.335     ; 3.888      ;
; -3.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.335     ; 3.888      ;
; -3.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.335     ; 3.888      ;
; -3.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.335     ; 3.888      ;
; -3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.306     ; 3.888      ;
; -3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.306     ; 3.888      ;
; -3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.306     ; 3.888      ;
; -3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.306     ; 3.888      ;
; -3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.306     ; 3.888      ;
; -3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.306     ; 3.888      ;
; -3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.306     ; 3.888      ;
; -3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.306     ; 3.888      ;
; -3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.306     ; 3.888      ;
; -3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.306     ; 3.888      ;
; -3.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.227     ; 3.927      ;
; -3.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.227     ; 3.927      ;
; -3.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.227     ; 3.927      ;
; -3.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.227     ; 3.927      ;
; -3.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.227     ; 3.927      ;
; -3.118 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.616     ; 3.490      ;
; -3.118 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.616     ; 3.490      ;
; -3.118 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.616     ; 3.490      ;
; -3.118 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.616     ; 3.490      ;
; -3.118 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.616     ; 3.490      ;
; -3.118 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.616     ; 3.490      ;
; -3.118 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.616     ; 3.490      ;
; -3.118 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.616     ; 3.490      ;
; -3.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.587     ; 3.490      ;
; -3.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.587     ; 3.490      ;
; -3.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.587     ; 3.490      ;
; -3.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.587     ; 3.490      ;
; -3.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.587     ; 3.490      ;
; -3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.571     ; 3.492      ;
; -3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.571     ; 3.492      ;
; -3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.571     ; 3.492      ;
; -3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.571     ; 3.492      ;
; -3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.571     ; 3.492      ;
; -3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.571     ; 3.492      ;
; -3.018 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.540     ; 3.466      ;
; -3.018 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.540     ; 3.466      ;
; -3.018 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.540     ; 3.466      ;
; -3.018 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.540     ; 3.466      ;
; -3.018 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.540     ; 3.466      ;
; -3.018 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.540     ; 3.466      ;
; -3.018 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.540     ; 3.466      ;
; -3.018 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.540     ; 3.466      ;
; -3.018 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.540     ; 3.466      ;
; -2.831 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.340     ; 3.479      ;
; -2.831 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.340     ; 3.479      ;
; -2.831 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.340     ; 3.479      ;
; -2.831 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.340     ; 3.479      ;
; -2.831 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.340     ; 3.479      ;
; -2.831 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.340     ; 3.479      ;
; -2.831 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.340     ; 3.479      ;
; -2.831 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.340     ; 3.479      ;
; -2.831 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.340     ; 3.479      ;
; -2.831 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.340     ; 3.479      ;
; -2.831 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.340     ; 3.479      ;
; -2.817 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.290     ; 3.515      ;
; -2.817 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.290     ; 3.515      ;
; -2.817 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.290     ; 3.515      ;
; -2.814 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|mCCD_DVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.306     ; 3.496      ;
; -2.787 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.260     ; 3.515      ;
; -2.787 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.260     ; 3.515      ;
; -2.787 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.260     ; 3.515      ;
; -2.787 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.260     ; 3.515      ;
; -2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.239     ; 3.516      ;
; -2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.239     ; 3.516      ;
; -2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.239     ; 3.516      ;
; -2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.239     ; 3.516      ;
; -2.758 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.246     ; 3.500      ;
; -2.758 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.246     ; 3.500      ;
; -2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.247     ; 3.492      ;
; -2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.247     ; 3.492      ;
; -2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.247     ; 3.492      ;
; -2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.247     ; 3.492      ;
; -2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.247     ; 3.492      ;
; -2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.247     ; 3.492      ;
; -2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.247     ; 3.492      ;
; -2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.247     ; 3.492      ;
; -2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.247     ; 3.492      ;
; -2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.247     ; 3.492      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.227     ; 3.497      ;
; -2.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.205     ; 3.516      ;
; -2.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.205     ; 3.516      ;
; -2.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.205     ; 3.516      ;
; -2.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.205     ; 3.516      ;
; -2.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.205     ; 3.516      ;
; -2.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.205     ; 3.516      ;
; -2.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.205     ; 3.516      ;
; -2.672 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.234      ; 3.894      ;
; -2.672 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.234      ; 3.894      ;
; -2.672 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.234      ; 3.894      ;
; -2.672 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.234      ; 3.894      ;
; -2.672 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.234      ; 3.894      ;
; -2.672 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.234      ; 3.894      ;
; -2.672 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.234      ; 3.894      ;
; -2.672 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.234      ; 3.894      ;
; -2.672 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.234      ; 3.894      ;
; -2.672 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.234      ; 3.894      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -1.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.258      ; 3.898      ;
; -1.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.258      ; 3.898      ;
; -1.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.258      ; 3.898      ;
; -1.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.258      ; 3.898      ;
; -1.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.258      ; 3.898      ;
; -1.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.258      ; 3.898      ;
; -1.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.258      ; 3.898      ;
; -1.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.258      ; 3.898      ;
; -1.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.258      ; 3.898      ;
; -1.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.258      ; 3.898      ;
; -1.620 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.264      ; 3.912      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.988      ; 3.459      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.988      ; 3.459      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.988      ; 3.459      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.988      ; 3.459      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.987      ; 3.458      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.988      ; 3.459      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.987      ; 3.458      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.987      ; 3.458      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.987      ; 3.458      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.987      ; 3.458      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.981      ; 3.452      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.981      ; 3.452      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.987      ; 3.458      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.981      ; 3.452      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.981      ; 3.452      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.988      ; 3.459      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.987      ; 3.458      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.987      ; 3.458      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.988      ; 3.459      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.988      ; 3.459      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.988      ; 3.459      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.988      ; 3.459      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.987      ; 3.458      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.980      ; 3.451      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.980      ; 3.451      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.980      ; 3.451      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.980      ; 3.451      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.987      ; 3.458      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.986      ; 3.457      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.987      ; 3.458      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.979      ; 3.450      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.979      ; 3.450      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.965      ; 3.435      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.965      ; 3.435      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.965      ; 3.435      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.965      ; 3.435      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.965      ; 3.435      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.965      ; 3.435      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.965      ; 3.435      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.965      ; 3.435      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.965      ; 3.435      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.965      ; 3.435      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.965      ; 3.435      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.967      ; 3.437      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.955      ; 3.424      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.953      ; 3.422      ;
; -0.990 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.031      ; 2.894      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.995     ; 3.965      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 2.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.946      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 3.979      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.008     ; 3.960      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.297     ; 3.494      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.297     ; 3.494      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.297     ; 3.494      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.297     ; 3.494      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.297     ; 3.494      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.297     ; 3.494      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.297     ; 3.494      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.297     ; 3.494      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.297     ; 3.494      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.297     ; 3.494      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.493      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.493      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.493      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.297     ; 3.494      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.493      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.492      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.492      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.492      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.492      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.504      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.504      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.504      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.288     ; 3.503      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.504      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.504      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.504      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.492      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.492      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.493      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.493      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.492      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.492      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.493      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.493      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.493      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.492      ;
; 3.157 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.493      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.479      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.479      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.479      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.479      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.477      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.477      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.313     ; 3.477      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.479      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.479      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.479      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.479      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.479      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.315     ; 3.475      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.315     ; 3.475      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.479      ;
; 3.158 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.311     ; 3.479      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.756 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.332      ; 2.228      ;
; 0.835 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.311      ; 2.362      ;
; 0.835 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.311      ; 2.362      ;
; 0.835 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.311      ; 2.362      ;
; 0.835 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.311      ; 2.362      ;
; 0.835 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.311      ; 2.362      ;
; 0.835 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.311      ; 2.362      ;
; 0.835 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.311      ; 2.362      ;
; 0.835 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.311      ; 2.362      ;
; 0.837 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.312      ; 2.365      ;
; 0.837 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.312      ; 2.365      ;
; 0.837 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.312      ; 2.365      ;
; 0.876 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.311      ; 2.403      ;
; 0.876 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.311      ; 2.403      ;
; 0.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.304      ; 2.430      ;
; 0.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.304      ; 2.430      ;
; 0.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.304      ; 2.430      ;
; 0.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.304      ; 2.430      ;
; 0.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.304      ; 2.430      ;
; 0.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.304      ; 2.430      ;
; 0.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.304      ; 2.430      ;
; 0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.305      ; 2.454      ;
; 0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.305      ; 2.454      ;
; 0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.305      ; 2.454      ;
; 1.322 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.314      ; 2.776      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.256      ; 3.238      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.254      ; 3.236      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.290      ; 3.273      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.290      ; 3.273      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.290      ; 3.273      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.290      ; 3.273      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.290      ; 3.273      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.290      ; 3.273      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.290      ; 3.273      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.290      ; 3.273      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.290      ; 3.273      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.290      ; 3.273      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 3.271      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.268      ; 3.252      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.266      ; 3.250      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.266      ; 3.250      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.268      ; 3.252      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.266      ; 3.250      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.268      ; 3.252      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.266      ; 3.250      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.266      ; 3.250      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.268      ; 3.252      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.268      ; 3.252      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.268      ; 3.252      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.268      ; 3.252      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.268      ; 3.252      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.268      ; 3.252      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.266      ; 3.250      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.268      ; 3.252      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.266      ; 3.250      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.266      ; 3.250      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 3.273      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 3.273      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 3.273      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 3.273      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 3.273      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.283      ; 3.267      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.283      ; 3.267      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 3.273      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.283      ; 3.267      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.283      ; 3.267      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 3.273      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 3.273      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 3.273      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.282      ; 3.266      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.282      ; 3.266      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.282      ; 3.266      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.282      ; 3.266      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'GPIO[10]'                                                                                                                                                                                                                          ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.420 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.676      ; 3.312      ;
; 1.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.497      ; 3.332      ;
; 1.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.497      ; 3.332      ;
; 1.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.497      ; 3.332      ;
; 1.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.497      ; 3.332      ;
; 1.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.497      ; 3.332      ;
; 1.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.497      ; 3.332      ;
; 1.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.497      ; 3.332      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.810 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.288      ; 3.314      ;
; 1.913 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.677      ; 3.730      ;
; 1.914 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.653      ; 3.707      ;
; 1.922 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.655      ; 3.717      ;
; 1.922 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.655      ; 3.717      ;
; 1.929 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.664      ; 3.733      ;
; 1.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.183      ; 3.335      ;
; 1.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.183      ; 3.335      ;
; 1.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.183      ; 3.335      ;
; 1.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.183      ; 3.335      ;
; 1.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.183      ; 3.335      ;
; 1.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.183      ; 3.335      ;
; 1.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.183      ; 3.335      ;
; 1.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.183      ; 3.335      ;
; 1.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.183      ; 3.335      ;
; 1.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.183      ; 3.335      ;
; 1.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.183      ; 3.335      ;
; 1.939 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.631      ; 3.710      ;
; 1.957 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.621      ; 3.718      ;
; 1.957 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.621      ; 3.718      ;
; 1.994 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.588      ; 3.722      ;
; 2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.106      ; 3.334      ;
; 2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.106      ; 3.334      ;
; 2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.106      ; 3.334      ;
; 2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.106      ; 3.334      ;
; 2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.106      ; 3.334      ;
; 2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.106      ; 3.334      ;
; 2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.106      ; 3.334      ;
; 2.308 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[0]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 3.322      ;
; 2.308 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[1]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 3.322      ;
; 2.308 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 3.322      ;
; 2.308 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 3.322      ;
; 2.308 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 3.322      ;
; 2.308 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 3.322      ;
; 2.308 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[6]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 3.322      ;
; 2.308 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 3.322      ;
; 2.308 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 3.322      ;
; 2.308 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[8]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 3.322      ;
; 2.335 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.741      ; 3.292      ;
; 2.335 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.741      ; 3.292      ;
; 2.335 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.741      ; 3.292      ;
; 2.335 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.741      ; 3.292      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.358 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.739      ; 3.313      ;
; 2.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.747      ; 3.332      ;
; 2.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.747      ; 3.332      ;
; 2.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.747      ; 3.332      ;
; 2.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.747      ; 3.332      ;
; 2.375 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.698      ; 3.289      ;
; 2.375 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.698      ; 3.289      ;
; 2.375 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.698      ; 3.289      ;
; 2.375 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.698      ; 3.289      ;
; 2.425 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.672      ; 3.313      ;
; 2.460 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.616      ; 3.292      ;
; 2.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.616      ; 3.292      ;
; 2.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.616      ; 3.292      ;
; 2.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.616      ; 3.292      ;
; 2.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.616      ; 3.292      ;
; 2.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.616      ; 3.292      ;
; 2.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.616      ; 3.292      ;
; 2.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.616      ; 3.292      ;
; 2.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.616      ; 3.292      ;
; 2.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.616      ; 3.292      ;
; 2.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.616      ; 3.292      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.762     ; 3.238      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.244      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.244      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.244      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.244      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.244      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.729     ; 3.273      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.729     ; 3.273      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.735     ; 3.267      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.735     ; 3.267      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.729     ; 3.273      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.729     ; 3.273      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.736     ; 3.266      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.736     ; 3.266      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.737     ; 3.265      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.731     ; 3.271      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.729     ; 3.273      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.733     ; 3.269      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.733     ; 3.269      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.733     ; 3.269      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.733     ; 3.269      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.736     ; 3.266      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.736     ; 3.266      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.736     ; 3.266      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.736     ; 3.266      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.737     ; 3.265      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.737     ; 3.265      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.737     ; 3.265      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.737     ; 3.265      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.735     ; 3.267      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.735     ; 3.267      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.735     ; 3.267      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.735     ; 3.267      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.686     ; 3.316      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.242      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.242      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.242      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.242      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.246      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.242      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.244      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.244      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.242      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.242      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.244      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.242      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.244      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.244      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.244      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.734     ; 3.268      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.735     ; 3.267      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.735     ; 3.267      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.735     ; 3.267      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.735     ; 3.267      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.737     ; 3.265      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.737     ; 3.265      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.736     ; 3.266      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.736     ; 3.266      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.735     ; 3.267      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.736     ; 3.266      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO[10]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.210 ; 1.000        ; 4.210          ; Port Rate  ; GPIO[10] ; Rise       ; GPIO[10]                                                                                                                                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_datain_reg0                              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_we_reg                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~portb_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_datain_reg0                              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_we_reg                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~portb_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_datain_reg0                              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_we_reg                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~portb_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_datain_reg0                              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_we_reg                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~portb_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[6]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[8]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][119]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][120]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][141]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][142]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][168]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][169]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][186]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][187]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][213]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][214]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][230]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][231]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][257]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][258]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][43]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][44]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][70]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][71]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][92]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][93]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][118]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][119]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][120]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][141]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][142]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][143]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][167]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][168]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][169]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][186]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][187]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][188]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][212]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][213]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][214]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][230]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][231]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][232]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][256]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][257]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][258]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][43]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][44]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][45]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][69]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][70]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][71]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][92]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][93]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][94]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][117]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][118]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][119]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][120]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][141]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][142]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][143]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][144]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][166]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][167]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][168]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][169]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][186]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][187]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][188]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][189]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][211]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][212]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][213]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][214]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][230]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][231]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][232]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][233]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][255]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][256]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][257]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][258]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][43]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][44]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][45]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][46]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][68]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][69]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][70]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][71]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][92]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][93]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][94]                                                                                                ;
+--------+--------------+----------------+------------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                   ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.227  ; 0.385        ; 0.158          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                           ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------+
; 9.658 ; 9.816        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK                                                           ;
; 9.659 ; 9.817        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_1                                              ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[0] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[1] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[2] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[3] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[4] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[5] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[6] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[7] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[0] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[1] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[2] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[3] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[4] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[5] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[6] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[7] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[8] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[9] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[0] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[1] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[2] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[3] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[4] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[5] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[6] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[7] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[0] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[1] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[2] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[3] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[4] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[5] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[6] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[7] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[8] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|state.doneState                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|state.waitState                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                                              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2                                              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[0] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[1] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[2] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[3] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[4] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[5] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[6] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[7] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[8] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[9] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[0] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[1] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[2] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[3] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[4] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[5] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[6] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[7] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[8] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[9] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]                                            ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0                                              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                                              ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                                 ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                                 ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                                 ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                                 ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                                 ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                 ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                                    ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[0] ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[1] ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[2] ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[3] ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]     ; GPIO[10]                        ; -0.798 ; -0.620 ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]    ; GPIO[10]                        ; -1.717 ; -1.539 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]    ; GPIO[10]                        ; -1.582 ; -1.404 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]    ; GPIO[10]                        ; -1.403 ; -1.225 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]    ; GPIO[10]                        ; -1.422 ; -1.244 ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]    ; GPIO[10]                        ; -1.654 ; -1.476 ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]    ; GPIO[10]                        ; -1.412 ; -1.234 ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]    ; GPIO[10]                        ; -1.644 ; -1.466 ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]    ; GPIO[10]                        ; -1.489 ; -1.311 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]    ; GPIO[10]                        ; -1.582 ; -1.404 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]    ; GPIO[10]                        ; -1.562 ; -1.384 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]   ; GPIO[10]                        ; -0.798 ; -0.620 ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]   ; GPIO[10]                        ; -1.552 ; -1.374 ; Rise       ; GPIO[10]                                  ;
; KEY[*]      ; GPIO[10]                        ; 2.294  ; 2.762  ; Rise       ; GPIO[10]                                  ;
;  KEY[2]     ; GPIO[10]                        ; 2.294  ; 2.762  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]     ; GPIO[10]                        ; 1.653  ; 2.070  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.221  ; 1.745  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.221  ; 1.745  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.330  ; 4.735  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.330  ; 4.735  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.145  ; 2.581  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.647  ; 2.086  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.824  ; 1.244  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.113  ; 1.543  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.457  ; 1.877  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.145  ; 2.581  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.621  ; 1.979  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.908  ; 1.353  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.196  ; 1.616  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.510  ; 1.976  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.668  ; 1.050  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.427  ; 1.845  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.284  ; 1.692  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.326  ; 1.747  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.444  ; 0.815  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.579  ; 0.962  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.079  ; 1.448  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]  ; CLOCK_50                        ; 1.389  ; 1.568  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50                        ; 1.367  ; 1.546  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50                        ; 1.374  ; 1.553  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50                        ; 1.363  ; 1.542  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50                        ; 1.389  ; 1.568  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50                        ; 1.353  ; 1.532  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50                        ; 1.377  ; 1.556  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50                        ; 1.387  ; 1.566  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50                        ; 1.357  ; 1.536  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50                        ; 1.371  ; 1.550  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9] ; CLOCK_50                        ; 1.381  ; 1.560  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]     ; GPIO[10]                        ; 1.979  ; 1.801  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]    ; GPIO[10]                        ; 1.979  ; 1.801  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]    ; GPIO[10]                        ; 1.829  ; 1.651  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]    ; GPIO[10]                        ; 1.652  ; 1.474  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]    ; GPIO[10]                        ; 1.673  ; 1.495  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]    ; GPIO[10]                        ; 1.914  ; 1.736  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]    ; GPIO[10]                        ; 1.663  ; 1.485  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]    ; GPIO[10]                        ; 1.904  ; 1.726  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]    ; GPIO[10]                        ; 1.733  ; 1.555  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]    ; GPIO[10]                        ; 1.829  ; 1.651  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]    ; GPIO[10]                        ; 1.809  ; 1.631  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]   ; GPIO[10]                        ; 1.013  ; 0.835  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]   ; GPIO[10]                        ; 1.799  ; 1.621  ; Rise       ; GPIO[10]                                  ;
; KEY[*]      ; GPIO[10]                        ; -1.139 ; -1.550 ; Rise       ; GPIO[10]                                  ;
;  KEY[2]     ; GPIO[10]                        ; -1.694 ; -2.109 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]     ; GPIO[10]                        ; -1.139 ; -1.550 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.043 ; -0.476 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.043 ; -0.476 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.001 ; -3.378 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.001 ; -3.378 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.096  ; -0.251 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.062 ; -1.474 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.250 ; -0.635 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.489 ; -0.879 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.866 ; -1.250 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.481 ; -1.882 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.978 ; -1.301 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.293 ; -0.697 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.571 ; -0.951 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.927 ; -1.366 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.134 ; -0.501 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.862 ; -1.264 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.711 ; -1.095 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.752 ; -1.146 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.096  ; -0.251 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.047 ; -0.415 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.513 ; -0.858 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]  ; CLOCK_50                        ; -0.718 ; -0.897 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50                        ; -0.733 ; -0.912 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50                        ; -0.739 ; -0.918 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50                        ; -0.728 ; -0.907 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50                        ; -0.754 ; -0.933 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50                        ; -0.718 ; -0.897 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50                        ; -0.741 ; -0.920 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50                        ; -0.751 ; -0.930 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50                        ; -0.722 ; -0.901 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50                        ; -0.736 ; -0.915 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9] ; CLOCK_50                        ; -0.746 ; -0.925 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 20.537 ; 20.579 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 20.496 ; 20.486 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 20.506 ; 20.496 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 20.537 ; 20.579 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 20.488 ; 20.478 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 20.488 ; 20.478 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 19.961 ; 19.880 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 20.517 ; 20.559 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 19.487 ; 19.253 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK      ; CCD_MCLK~_Duplicate_2           ; 11.411 ; 11.458 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 21.995 ; 21.931 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 20.866 ; 20.898 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 20.507 ; 20.549 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 20.894 ; 20.927 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 20.497 ; 20.539 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 20.564 ; 20.607 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 20.574 ; 20.617 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 20.896 ; 20.928 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 21.995 ; 21.931 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 7.129  ; 7.031  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 21.946 ; 21.882 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 20.473 ; 20.466 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 20.467 ; 20.458 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 20.503 ; 20.496 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 20.473 ; 20.466 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 20.896 ; 20.928 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 20.452 ; 20.442 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 20.866 ; 20.898 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 21.946 ; 21.882 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 7.197  ; 7.099  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 19.676 ; 19.679 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 19.635 ; 19.586 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 19.645 ; 19.596 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 19.676 ; 19.679 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 19.627 ; 19.578 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 19.627 ; 19.578 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 19.100 ; 18.980 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 19.656 ; 19.659 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 18.587 ; 18.392 ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.927  ; 5.829  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 21.095 ; 21.070 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 20.005 ; 19.998 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 19.646 ; 19.649 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 20.033 ; 20.027 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 19.636 ; 19.639 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 19.703 ; 19.707 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 19.713 ; 19.717 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 20.035 ; 20.028 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 21.095 ; 21.070 ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 21.046 ; 21.021 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 19.612 ; 19.566 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 19.606 ; 19.558 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 19.642 ; 19.596 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 19.612 ; 19.566 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 20.035 ; 20.028 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 19.591 ; 19.542 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 20.005 ; 19.998 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 21.046 ; 21.021 ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 15.925 ; 15.866 ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 15.311 ; 15.189 ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 14.681 ; 14.753 ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 15.925 ; 15.866 ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 12.549 ; 12.514 ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 13.172 ; 13.083 ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 15.644 ; 15.609 ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 14.009 ; 14.085 ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 12.924 ; 12.869 ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 12.445 ; 12.443 ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 11.623 ; 11.537 ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 11.245 ; 11.206 ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 11.637 ; 11.632 ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 11.230 ; 11.266 ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 12.154 ; 12.276 ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 12.924 ; 12.869 ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 10.809 ; 10.790 ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 10.760 ; 10.695 ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 10.752 ; 10.724 ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 10.655 ; 10.618 ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 10.745 ; 10.678 ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 10.451 ; 10.380 ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 10.809 ; 10.742 ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 10.715 ; 10.790 ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 11.193 ; 11.102 ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 11.193 ; 11.102 ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 11.064 ; 11.045 ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 11.027 ; 10.564 ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 9.375  ; 9.230  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 9.186  ; 9.071  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 9.152  ; 9.018  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 9.041  ; 9.206  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 10.728 ; 10.497 ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 9.548  ; 9.362  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 10.113 ; 9.963  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 10.061 ; 9.983  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 10.728 ; 10.497 ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 10.093 ; 9.880  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 10.046 ; 9.849  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 10.082 ; 10.298 ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 11.874 ; 11.438 ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 9.800  ; 9.665  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 11.874 ; 11.438 ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 9.406  ; 9.233  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 10.539 ; 10.440 ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 10.599 ; 10.439 ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 10.308 ; 10.105 ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 10.603 ; 10.763 ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 13.037 ; 12.567 ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 9.511  ; 9.341  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 10.885 ; 10.732 ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 10.697 ; 10.541 ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 9.509  ; 9.339  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 10.174 ; 10.029 ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 13.037 ; 12.567 ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 10.332 ; 10.545 ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 11.518 ; 11.626 ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 11.161 ; 10.988 ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 10.679 ; 10.563 ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 11.249 ; 11.048 ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 11.300 ; 11.154 ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 10.717 ; 10.599 ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 10.735 ; 10.556 ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 11.518 ; 11.626 ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 7.643  ; 7.608  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 7.605  ; 7.570  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 7.592  ; 7.557  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 7.641  ; 7.606  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 7.629  ; 7.594  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 7.579  ; 7.544  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 7.643  ; 7.608  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 7.579  ; 7.544  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 7.643  ; 7.608  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 7.526  ; 7.491  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 11.541 ; 11.475 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 11.541 ; 11.475 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.301  ; 7.203  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.827  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.827  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 3.200  ; 3.102  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 3.036  ; 2.944  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 3.210  ; 3.112  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 3.225  ; 3.127  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 3.084  ; 2.992  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 3.097  ; 3.005  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 3.229  ; 3.131  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 3.223  ; 3.125  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 3.109  ; 3.017  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 3.240  ; 3.142  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 3.046  ; 2.954  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 3.217  ; 3.119  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 3.264  ; 3.166  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 13.015 ; 12.856 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 11.398 ; 11.310 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 10.363 ; 10.416 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 11.020 ; 10.877 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 11.544 ; 11.514 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 10.923 ; 10.743 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 13.015 ; 12.856 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 10.511 ; 10.498 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 12.195 ; 12.174 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 9.779  ; 9.724  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 9.824  ; 9.770  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 11.483 ; 11.407 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 11.550 ; 11.480 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 11.557 ; 11.543 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 11.422 ; 11.349 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 9.406  ; 9.423  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 12.931 ; 12.773 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 3.281  ; 3.183  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 3.222  ; 3.124  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 3.227  ; 3.129  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 3.201  ; 3.103  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.345 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.424 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 11.945 ; 11.704 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 12.951 ; 12.832 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 12.961 ; 12.842 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 12.990 ; 12.920 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 12.944 ; 12.824 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 12.944 ; 12.824 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 12.438 ; 12.250 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 12.970 ; 12.900 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 11.945 ; 11.704 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK      ; CCD_MCLK~_Duplicate_2           ; 10.569 ; 10.600 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 12.950 ; 12.880 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 13.305 ; 13.226 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 12.960 ; 12.890 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 13.333 ; 13.254 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 12.950 ; 12.880 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 13.017 ; 12.947 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 13.027 ; 12.957 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 13.334 ; 13.254 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 14.353 ; 14.275 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 6.941  ; 6.843  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 12.907 ; 12.788 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 12.927 ; 12.810 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 12.922 ; 12.803 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 12.957 ; 12.840 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 12.927 ; 12.810 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 13.334 ; 13.254 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 12.907 ; 12.788 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 13.305 ; 13.226 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 14.304 ; 14.227 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 7.008  ; 6.910  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.815  ; 5.717  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.815  ; 5.717  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 12.042 ; 11.779 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 12.987 ; 12.963 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 12.997 ; 12.973 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 13.026 ; 13.051 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 12.980 ; 12.955 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 12.980 ; 12.955 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 12.474 ; 12.381 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 13.006 ; 13.031 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 12.042 ; 11.779 ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.816  ; 5.718  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 12.986 ; 13.011 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 13.341 ; 13.357 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 12.996 ; 13.021 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 13.369 ; 13.385 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 12.986 ; 13.011 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 13.053 ; 13.078 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 13.063 ; 13.088 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 13.370 ; 13.385 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 14.450 ; 14.350 ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 12.943 ; 12.919 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 12.963 ; 12.941 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 12.958 ; 12.934 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 12.993 ; 12.971 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 12.963 ; 12.941 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 13.370 ; 13.385 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 12.943 ; 12.919 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 13.341 ; 13.357 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 14.401 ; 14.302 ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 9.907  ; 9.819  ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 12.506 ; 12.428 ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 11.983 ; 12.086 ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 13.126 ; 13.099 ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 9.907  ; 9.819  ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 10.623 ; 10.379 ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 12.874 ; 12.905 ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 11.323 ; 11.393 ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 9.982  ; 9.945  ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 11.167 ; 11.071 ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 10.343 ; 10.269 ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 9.982  ; 9.960  ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 10.358 ; 10.296 ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 10.034 ; 9.945  ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 10.963 ; 11.006 ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 11.595 ; 11.577 ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 9.916  ; 9.909  ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 10.211 ; 10.143 ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 10.208 ; 10.140 ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 10.123 ; 10.036 ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 10.198 ; 10.128 ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 9.916  ; 9.909  ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 10.253 ; 10.192 ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 10.172 ; 10.252 ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 8.344  ; 8.324  ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 10.448 ; 10.328 ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 10.290 ; 10.267 ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 10.326 ; 9.870  ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 8.700  ; 8.525  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 8.528  ; 8.360  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 8.492  ; 8.324  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 8.344  ; 8.510  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 8.777  ; 8.595  ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 8.777  ; 8.595  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 9.369  ; 9.171  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 9.342  ; 9.193  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 9.913  ; 9.688  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 9.302  ; 9.108  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 9.303  ; 9.111  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 9.286  ; 9.498  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 8.387  ; 8.201  ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 9.042  ; 8.872  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 11.143 ; 10.662 ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 8.387  ; 8.201  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 9.750  ; 9.616  ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 9.815  ; 9.616  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 9.542  ; 9.329  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 9.806  ; 9.971  ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 8.822  ; 8.653  ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 8.822  ; 8.653  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 10.155 ; 9.978  ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 9.984  ; 9.814  ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 8.822  ; 8.653  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 9.457  ; 9.330  ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 12.319 ; 11.834 ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 9.606  ; 9.825  ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 9.467  ; 9.305  ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 9.921  ; 9.708  ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 9.467  ; 9.305  ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 9.996  ; 9.814  ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 10.054 ; 9.867  ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 9.533  ; 9.332  ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 9.503  ; 9.343  ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 10.222 ; 10.361 ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 7.341  ; 7.306  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 7.418  ; 7.383  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 7.405  ; 7.370  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 7.454  ; 7.419  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 7.443  ; 7.408  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 7.393  ; 7.358  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 7.456  ; 7.421  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 7.393  ; 7.358  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 7.456  ; 7.421  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 7.341  ; 7.306  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.108  ; 5.482  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 9.302  ; 5.482  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.108  ; 7.010  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.620  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.620  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.553  ; 2.462  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.759  ; 2.662  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.716  ; 2.619  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.553  ; 2.462  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.782  ; 2.685  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.726  ; 2.629  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.740  ; 2.643  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.600  ; 2.509  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.612  ; 2.521  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.745  ; 2.648  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.739  ; 2.642  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.623  ; 2.532  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 2.755  ; 2.658  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 2.563  ; 2.472  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.758  ; 2.661  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.733  ; 2.636  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.778  ; 2.681  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 7.428  ; 7.452  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 9.056  ; 8.911  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 8.370  ; 8.389  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 9.025  ; 8.865  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 8.917  ; 8.914  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 8.328  ; 8.195  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 10.386 ; 10.263 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 8.170  ; 8.105  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 10.022 ; 9.997  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 8.037  ; 7.965  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 7.862  ; 7.820  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 9.105  ; 8.937  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 9.054  ; 9.038  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 9.275  ; 9.260  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 9.439  ; 9.356  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 7.428  ; 7.452  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 10.404 ; 10.300 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.795  ; 2.698  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.737  ; 2.640  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.743  ; 2.646  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.718  ; 2.621  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.804 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.884 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.677  ;    ;    ; 9.141  ;
; SW[1]      ; LEDR[1]     ; 8.186  ;    ;    ; 8.625  ;
; SW[2]      ; LEDR[2]     ; 8.577  ;    ;    ; 8.968  ;
; SW[3]      ; LEDR[3]     ; 8.508  ;    ;    ; 8.860  ;
; SW[4]      ; LEDR[4]     ; 8.411  ;    ;    ; 8.847  ;
; SW[5]      ; LEDR[5]     ; 8.576  ;    ;    ; 9.056  ;
; SW[6]      ; LEDR[6]     ; 8.953  ;    ;    ; 9.430  ;
; SW[7]      ; LEDR[7]     ; 8.623  ;    ;    ; 9.110  ;
; SW[8]      ; LEDR[8]     ; 8.892  ;    ;    ; 9.394  ;
; SW[9]      ; LEDR[9]     ; 9.824  ;    ;    ; 10.383 ;
; SW[10]     ; LEDR[10]    ; 9.259  ;    ;    ; 9.782  ;
; SW[11]     ; LEDR[11]    ; 9.225  ;    ;    ; 9.724  ;
; SW[12]     ; LEDR[12]    ; 9.368  ;    ;    ; 9.889  ;
; SW[13]     ; LEDR[13]    ; 8.882  ;    ;    ; 9.390  ;
; SW[14]     ; LEDR[14]    ; 8.901  ;    ;    ; 9.417  ;
; SW[15]     ; LEDR[15]    ; 10.507 ;    ;    ; 11.106 ;
; SW[16]     ; LEDR[16]    ; 8.886  ;    ;    ; 9.400  ;
; SW[17]     ; LEDR[17]    ; 8.823  ;    ;    ; 9.315  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.381  ;    ;    ; 8.825  ;
; SW[1]      ; LEDR[1]     ; 7.907  ;    ;    ; 8.328  ;
; SW[2]      ; LEDR[2]     ; 8.283  ;    ;    ; 8.658  ;
; SW[3]      ; LEDR[3]     ; 8.216  ;    ;    ; 8.553  ;
; SW[4]      ; LEDR[4]     ; 8.124  ;    ;    ; 8.540  ;
; SW[5]      ; LEDR[5]     ; 8.282  ;    ;    ; 8.742  ;
; SW[6]      ; LEDR[6]     ; 8.645  ;    ;    ; 9.102  ;
; SW[7]      ; LEDR[7]     ; 8.327  ;    ;    ; 8.794  ;
; SW[8]      ; LEDR[8]     ; 8.583  ;    ;    ; 9.065  ;
; SW[9]      ; LEDR[9]     ; 9.534  ;    ;    ; 10.073 ;
; SW[10]     ; LEDR[10]    ; 8.936  ;    ;    ; 9.437  ;
; SW[11]     ; LEDR[11]    ; 8.903  ;    ;    ; 9.382  ;
; SW[12]     ; LEDR[12]    ; 9.042  ;    ;    ; 9.541  ;
; SW[13]     ; LEDR[13]    ; 8.574  ;    ;    ; 9.062  ;
; SW[14]     ; LEDR[14]    ; 8.592  ;    ;    ; 9.087  ;
; SW[15]     ; LEDR[15]    ; 10.188 ;    ;    ; 10.766 ;
; SW[16]     ; LEDR[16]    ; 8.578  ;    ;    ; 9.070  ;
; SW[17]     ; LEDR[17]    ; 8.517  ;    ;    ; 8.988  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.129 ; 3.984 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.129 ; 3.984 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.916 ; 4.771 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.336 ; 5.191 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.915 ; 4.770 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.336 ; 5.191 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.282 ; 5.137 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.282 ; 5.137 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.657 ; 5.512 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.906 ; 4.761 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.906 ; 4.761 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.267 ; 5.122 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.507 ; 4.362 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.267 ; 5.122 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.889 ; 4.744 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.436 ; 4.298 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.906 ; 4.761 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.530 ; 3.385 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.530 ; 3.385 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.285 ; 4.140 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.689 ; 4.544 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.284 ; 4.139 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.689 ; 4.544 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.637 ; 4.492 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.637 ; 4.492 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.997 ; 4.852 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.276 ; 4.131 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.276 ; 4.131 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.622 ; 4.477 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.893 ; 3.748 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.622 ; 4.477 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.259 ; 4.114 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.819 ; 3.681 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.276 ; 4.131 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.021     ; 4.166     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.021     ; 4.166     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.812     ; 4.957     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.237     ; 5.382     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.811     ; 4.956     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.237     ; 5.382     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.179     ; 5.324     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.179     ; 5.324     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.552     ; 5.697     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.801     ; 4.946     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.801     ; 4.946     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.161     ; 5.306     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.400     ; 4.545     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.161     ; 5.306     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.782     ; 4.927     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.341     ; 4.479     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.801     ; 4.946     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.420     ; 3.565     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.420     ; 3.565     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.179     ; 4.324     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.587     ; 4.732     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.178     ; 4.323     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.587     ; 4.732     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.532     ; 4.677     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.532     ; 4.677     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.890     ; 5.035     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.169     ; 4.314     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.169     ; 4.314     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.515     ; 4.660     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.784     ; 3.929     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.515     ; 4.660     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.150     ; 4.295     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.722     ; 3.860     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.169     ; 4.314     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                        ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                                          ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; 131.34 MHz ; 131.34 MHz      ; CCD_MCLK~_Duplicate_2                     ;                                                               ;
; 136.61 MHz ; 136.61 MHz      ; CLOCK_50                                  ;                                                               ;
; 148.39 MHz ; 148.39 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;                                                               ;
; 202.96 MHz ; 202.96 MHz      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;                                                               ;
; 242.42 MHz ; 237.53 MHz      ; GPIO[10]                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; CLOCK_50                                  ; -18.322 ; -1463.204     ;
; CCD_MCLK~_Duplicate_2                     ; -6.614  ; -25348.426    ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -3.927  ; -92.572       ;
; GPIO[10]                                  ; -3.125  ; -522.634      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.462   ; 0.000         ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -2.509 ; -5.928        ;
; GPIO[10]                                  ; -0.403 ; -2.927        ;
; CCD_MCLK~_Duplicate_2                     ; 0.065  ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.340  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.357  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -2.736 ; -468.623      ;
; CCD_MCLK~_Duplicate_2                     ; -1.443 ; -135.227      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 3.697  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CCD_MCLK~_Duplicate_2                     ; 0.705 ; 0.000         ;
; GPIO[10]                                  ; 1.067 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.028 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.210 ; -578.053      ;
; CCD_MCLK~_Duplicate_2                     ; -2.649 ; -5855.329     ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.285 ; -65.535       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.709  ; 0.000         ;
; CLOCK_50                                  ; 9.665  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                   ;
+---------+------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                            ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -18.322 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 18.057     ;
; -18.261 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.990     ;
; -18.242 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][128] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.977     ;
; -18.153 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.888     ;
; -18.099 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][178] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.827     ;
; -18.093 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][224] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.822     ;
; -18.075 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][130] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.810     ;
; -18.046 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][76]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.781     ;
; -18.042 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][79]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.777     ;
; -18.015 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][219] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.744     ;
; -17.982 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][222] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.711     ;
; -17.975 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][220] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.704     ;
; -17.974 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][221] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.703     ;
; -17.965 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][129] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.700     ;
; -17.943 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][78]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.678     ;
; -17.943 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][179] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.671     ;
; -17.891 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.626     ;
; -17.881 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][176] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.609     ;
; -17.876 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][77]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.611     ;
; -17.811 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][177] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.539     ;
; -17.773 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][178] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.501     ;
; -17.762 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.491     ;
; -17.755 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][175] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.483     ;
; -17.732 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][83]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.242     ; 17.479     ;
; -17.722 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][128] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.457     ;
; -17.722 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.457     ;
; -17.709 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][174] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.437     ;
; -17.708 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][126] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.262     ; 17.435     ;
; -17.703 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][87]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.277     ; 17.415     ;
; -17.703 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][85]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.277     ; 17.415     ;
; -17.701 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][267] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.246     ; 17.444     ;
; -17.701 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][226] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.252     ; 17.438     ;
; -17.667 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.245     ; 17.411     ;
; -17.659 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][84]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.245     ; 17.403     ;
; -17.626 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][127] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.262     ; 17.353     ;
; -17.626 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][79]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.273     ; 17.342     ;
; -17.623 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][125] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.262     ; 17.350     ;
; -17.617 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][179] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.345     ;
; -17.615 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][76]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.350     ;
; -17.611 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][79]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.346     ;
; -17.594 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][224] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.323     ;
; -17.555 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][130] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.290     ;
; -17.540 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][268] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.246     ; 17.283     ;
; -17.518 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][86]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.277     ; 17.230     ;
; -17.516 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][219] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.245     ;
; -17.512 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][78]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.247     ;
; -17.507 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][264] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.246     ; 17.250     ;
; -17.487 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][128] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.283     ; 17.193     ;
; -17.483 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][177] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.211     ;
; -17.483 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][222] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.212     ;
; -17.483 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][83]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.245     ; 17.227     ;
; -17.476 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][220] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.205     ;
; -17.475 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][221] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.204     ;
; -17.452 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.273     ; 17.168     ;
; -17.445 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][129] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.180     ;
; -17.445 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][77]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.180     ;
; -17.436 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][176] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.164     ;
; -17.429 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][175] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.157     ;
; -17.414 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][180] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.264     ; 17.139     ;
; -17.407 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][125] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.277     ; 17.119     ;
; -17.402 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][224] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.247     ; 17.144     ;
; -17.402 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][266] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.246     ; 17.145     ;
; -17.393 ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][108] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.241     ; 17.141     ;
; -17.381 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 17.116     ;
; -17.377 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][181] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.262     ; 17.104     ;
; -17.375 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][129] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.283     ; 17.081     ;
; -17.371 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][82]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.245     ; 17.115     ;
; -17.368 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][132] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.262     ; 17.095     ;
; -17.355 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][226] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.247     ; 17.097     ;
; -17.352 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][263] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.246     ; 17.095     ;
; -17.343 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][178] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 17.071     ;
; -17.343 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][265] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.246     ; 17.086     ;
; -17.333 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][267] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.246     ; 17.076     ;
; -17.326 ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][105] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.230     ; 17.085     ;
; -17.323 ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][104] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.230     ; 17.082     ;
; -17.312 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][175] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.274     ; 17.027     ;
; -17.308 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][176] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.274     ; 17.023     ;
; -17.306 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][133] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.273     ; 17.022     ;
; -17.301 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][83]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.242     ; 17.048     ;
; -17.293 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.022     ;
; -17.273 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][174] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.273     ; 16.989     ;
; -17.272 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][225] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.260     ; 17.001     ;
; -17.253 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][135] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.273     ; 16.969     ;
; -17.247 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][174] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 16.975     ;
; -17.236 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.245     ; 16.980     ;
; -17.228 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][84]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.245     ; 16.972     ;
; -17.212 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 16.947     ;
; -17.202 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][226] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.252     ; 16.939     ;
; -17.199 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][128] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.254     ; 16.934     ;
; -17.199 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][82]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.247     ; 16.941     ;
; -17.196 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][130] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.266     ; 16.919     ;
; -17.188 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][126] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.262     ; 16.915     ;
; -17.187 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][179] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.261     ; 16.915     ;
; -17.183 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][87]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.277     ; 16.895     ;
; -17.183 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][85]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.277     ; 16.895     ;
; -17.174 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][227] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.247     ; 16.916     ;
; -17.174 ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][109] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.240     ; 16.923     ;
; -17.172 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][268] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.246     ; 16.915     ;
; -17.152 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][36]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.258     ; 16.883     ;
; -17.151 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][79]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.274     ; 16.866     ;
+---------+------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                         ;
+--------+-----------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -6.614 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][154]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.532      ;
; -6.613 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.531      ;
; -6.612 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][172]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.530      ;
; -6.611 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][157]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.529      ;
; -6.610 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][156]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.528      ;
; -6.609 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][153]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.527      ;
; -6.542 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.108     ; 7.433      ;
; -6.532 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.106     ; 7.425      ;
; -6.517 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][179]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.460      ;
; -6.516 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][178]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.459      ;
; -6.516 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][177]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.459      ;
; -6.515 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][176]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.458      ;
; -6.485 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.052     ; 7.432      ;
; -6.483 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][138]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.399      ;
; -6.481 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][134]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.397      ;
; -6.480 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][136]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.396      ;
; -6.478 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][133]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.394      ;
; -6.477 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][132]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.393      ;
; -6.477 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][135]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.393      ;
; -6.473 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][154]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.391      ;
; -6.472 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.390      ;
; -6.471 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][172]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.389      ;
; -6.470 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][157]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.388      ;
; -6.469 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][156]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.387      ;
; -6.468 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][153]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.386      ;
; -6.464 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[43][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.064     ; 7.399      ;
; -6.422 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][127]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.057     ; 7.364      ;
; -6.421 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][123]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.057     ; 7.363      ;
; -6.419 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[64][197]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.041     ; 7.377      ;
; -6.418 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][125]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.057     ; 7.360      ;
; -6.417 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][128]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.057     ; 7.359      ;
; -6.416 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][126]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.057     ; 7.358      ;
; -6.411 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][216]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.354      ;
; -6.410 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][124]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.057     ; 7.352      ;
; -6.404 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.109     ; 7.294      ;
; -6.401 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.108     ; 7.292      ;
; -6.399 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[114][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 7.319      ;
; -6.399 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[113][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 7.319      ;
; -6.394 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.107     ; 7.286      ;
; -6.391 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.106     ; 7.284      ;
; -6.382 ; VGA_Controller:u1|H_Cont[5] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.108     ; 7.273      ;
; -6.376 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][179]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.319      ;
; -6.375 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][178]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.318      ;
; -6.375 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][177]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.318      ;
; -6.374 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[122][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.095     ; 7.278      ;
; -6.374 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][176]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.317      ;
; -6.372 ; VGA_Controller:u1|H_Cont[5] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.106     ; 7.265      ;
; -6.362 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][154]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.082     ; 7.279      ;
; -6.361 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.082     ; 7.278      ;
; -6.360 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[94][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.077     ; 7.282      ;
; -6.360 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][172]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.082     ; 7.277      ;
; -6.359 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][154]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.277      ;
; -6.359 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][157]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.082     ; 7.276      ;
; -6.358 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.276      ;
; -6.358 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][156]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.082     ; 7.275      ;
; -6.357 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][172]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.275      ;
; -6.357 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][153]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.082     ; 7.274      ;
; -6.356 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.098     ; 7.257      ;
; -6.356 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][157]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.274      ;
; -6.355 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][156]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.273      ;
; -6.354 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.087     ; 7.266      ;
; -6.354 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][153]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.272      ;
; -6.345 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][108]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.060     ; 7.284      ;
; -6.345 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][103]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.060     ; 7.284      ;
; -6.345 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][104]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.060     ; 7.284      ;
; -6.345 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][106]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.060     ; 7.284      ;
; -6.345 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][107]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.060     ; 7.284      ;
; -6.344 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][105]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.060     ; 7.283      ;
; -6.344 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.052     ; 7.291      ;
; -6.342 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][138]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.258      ;
; -6.340 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][134]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.256      ;
; -6.339 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][136]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.255      ;
; -6.337 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][133]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.253      ;
; -6.336 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][132]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.252      ;
; -6.336 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][135]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 7.252      ;
; -6.335 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][197] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.062     ; 7.272      ;
; -6.331 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][197] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.052     ; 7.278      ;
; -6.327 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[78][263]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.033     ; 7.293      ;
; -6.326 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[78][264]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.033     ; 7.292      ;
; -6.323 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[43][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.064     ; 7.258      ;
; -6.322 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[129][197] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.037     ; 7.284      ;
; -6.322 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[63][200]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.038     ; 7.283      ;
; -6.321 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[85][200]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.039     ; 7.281      ;
; -6.314 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 7.259      ;
; -6.313 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[85][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.034     ; 7.278      ;
; -6.310 ; VGA_Controller:u1|H_Cont[5] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][154]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.228      ;
; -6.309 ; VGA_Controller:u1|H_Cont[5] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.227      ;
; -6.308 ; VGA_Controller:u1|H_Cont[5] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][172]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.226      ;
; -6.307 ; VGA_Controller:u1|H_Cont[5] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][157]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.225      ;
; -6.306 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.041     ; 7.264      ;
; -6.306 ; VGA_Controller:u1|H_Cont[5] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][156]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.224      ;
; -6.305 ; VGA_Controller:u1|H_Cont[5] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][153]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.081     ; 7.223      ;
; -6.301 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][159]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.059     ; 7.241      ;
; -6.300 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][139]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 7.285      ;
; -6.296 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][127]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.239      ;
; -6.294 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][130]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.237      ;
; -6.291 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][125]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.234      ;
; -6.291 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][173]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.234      ;
; -6.290 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][128]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 7.233      ;
; -6.290 ; VGA_Controller:u1|H_Cont[3] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.109     ; 7.180      ;
+--------+-----------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.927 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 4.774      ;
; -3.835 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 4.682      ;
; -3.781 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 4.626      ;
; -3.604 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 4.449      ;
; -3.457 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 4.302      ;
; -3.416 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 4.263      ;
; -3.353 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 4.198      ;
; -3.344 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 4.189      ;
; -3.289 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 4.134      ;
; -3.268 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 4.113      ;
; -3.252 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 4.097      ;
; -3.213 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 4.058      ;
; -3.202 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 4.049      ;
; -3.131 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 3.976      ;
; -3.126 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 3.973      ;
; -3.107 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 3.952      ;
; -3.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 3.855      ;
; -2.923 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 3.768      ;
; -2.919 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 3.764      ;
; -2.217 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 3.064      ;
; -2.190 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 3.037      ;
; -2.170 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.100      ;
; -2.078 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.008      ;
; -2.036 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 2.966      ;
; -2.036 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 2.966      ;
; -2.036 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 2.966      ;
; -2.036 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 2.966      ;
; -2.036 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 2.966      ;
; -2.036 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 2.966      ;
; -2.024 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.952      ;
; -1.932 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.860      ;
; -1.932 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.860      ;
; -1.932 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.860      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.831      ;
; -1.889 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.817      ;
; -1.888 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.816      ;
; -1.878 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.063     ; 2.814      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.790      ;
; -1.847 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.775      ;
; -1.815 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.747      ;
; -1.815 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.747      ;
; -1.815 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.747      ;
; -1.802 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.728      ;
; -1.802 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.728      ;
; -1.802 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.728      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.721      ;
; -1.770 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.696      ;
; -1.770 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.696      ;
; -1.770 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.696      ;
; -1.770 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.696      ;
; -1.770 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.696      ;
; -1.770 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.696      ;
; -1.766 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 2.701      ;
; -1.766 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 2.701      ;
; -1.766 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 2.701      ;
; -1.766 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 2.701      ;
; -1.766 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 2.701      ;
; -1.763 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.691      ;
; -1.763 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.691      ;
; -1.763 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.691      ;
; -1.753 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.682      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.125 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.200      ; 4.344      ;
; -3.123 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.200      ; 4.342      ;
; -3.114 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.200      ; 4.333      ;
; -3.112 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.200      ; 4.331      ;
; -3.089 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.044     ; 4.064      ;
; -3.087 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.044     ; 4.062      ;
; -3.026 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.044     ; 4.001      ;
; -3.024 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.044     ; 3.999      ;
; -2.997 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.204     ; 3.843      ;
; -2.997 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.199     ; 3.848      ;
; -2.997 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.204     ; 3.843      ;
; -2.979 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.439     ; 3.559      ;
; -2.977 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.439     ; 3.557      ;
; -2.975 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.098      ; 4.123      ;
; -2.975 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.098      ; 4.123      ;
; -2.975 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.103      ; 4.128      ;
; -2.974 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.218      ; 4.211      ;
; -2.972 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.218      ; 4.209      ;
; -2.964 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.098      ; 4.112      ;
; -2.964 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.098      ; 4.112      ;
; -2.964 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.103      ; 4.117      ;
; -2.950 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.439     ; 3.530      ;
; -2.940 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.024     ; 3.935      ;
; -2.938 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.024     ; 3.933      ;
; -2.934 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.204     ; 3.780      ;
; -2.934 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.199     ; 3.785      ;
; -2.934 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.204     ; 3.780      ;
; -2.934 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.024     ; 3.929      ;
; -2.934 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.114     ; 3.839      ;
; -2.932 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.024     ; 3.927      ;
; -2.932 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.114     ; 3.837      ;
; -2.923 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.114     ; 3.828      ;
; -2.921 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.456      ; 5.284      ;
; -2.921 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.114     ; 3.826      ;
; -2.917 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.456      ; 5.280      ;
; -2.916 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.439     ; 3.496      ;
; -2.914 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.439     ; 3.494      ;
; -2.905 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.114     ; 3.810      ;
; -2.894 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.114     ; 3.799      ;
; -2.890 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.521      ; 5.318      ;
; -2.889 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.482      ; 5.278      ;
; -2.889 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.482      ; 5.278      ;
; -2.887 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.439     ; 3.467      ;
; -2.886 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.521      ; 5.314      ;
; -2.885 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.482      ; 5.274      ;
; -2.885 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.482      ; 5.274      ;
; -2.884 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.527      ; 5.318      ;
; -2.884 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.456      ; 5.247      ;
; -2.880 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.527      ; 5.314      ;
; -2.875 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.293      ;
; -2.875 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.293      ;
; -2.871 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.289      ;
; -2.871 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.289      ;
; -2.853 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.521      ; 5.281      ;
; -2.852 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.482      ; 5.241      ;
; -2.852 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.482      ; 5.241      ;
; -2.848 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.266      ;
; -2.848 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.456      ; 5.211      ;
; -2.847 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.527      ; 5.281      ;
; -2.846 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.456      ; 5.209      ;
; -2.844 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.262      ;
; -2.838 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.256      ;
; -2.838 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.256      ;
; -2.824 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.116      ; 3.990      ;
; -2.824 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.116      ; 3.990      ;
; -2.824 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.121      ; 3.995      ;
; -2.817 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.521      ; 5.245      ;
; -2.816 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.482      ; 5.205      ;
; -2.816 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.482      ; 5.205      ;
; -2.815 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.521      ; 5.243      ;
; -2.814 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.482      ; 5.203      ;
; -2.814 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.482      ; 5.203      ;
; -2.811 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.527      ; 5.245      ;
; -2.811 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.229      ;
; -2.809 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.527      ; 5.243      ;
; -2.802 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.220      ;
; -2.802 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.220      ;
; -2.800 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.218      ;
; -2.800 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.218      ;
; -2.794 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.248      ; 4.061      ;
; -2.792 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.248      ; 4.059      ;
; -2.790 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.126     ; 3.714      ;
; -2.790 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.126     ; 3.714      ;
; -2.790 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.121     ; 3.719      ;
; -2.784 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.126     ; 3.708      ;
; -2.784 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.126     ; 3.708      ;
; -2.784 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.121     ; 3.713      ;
; -2.775 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.193      ;
; -2.773 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.511      ; 5.191      ;
; -2.770 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.200      ; 3.989      ;
; -2.770 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.083     ; 3.706      ;
; -2.768 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.456      ; 5.131      ;
; -2.768 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.054     ; 3.733      ;
; -2.768 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.083     ; 3.704      ;
; -2.766 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.054     ; 3.731      ;
; -2.759 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.200      ; 3.978      ;
; -2.749 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.338     ; 3.430      ;
; -2.747 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.338     ; 3.428      ;
; -2.743 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.338     ; 3.424      ;
; -2.741 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.338     ; 3.422      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.462 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.944     ; 4.543      ;
; 2.462 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.944     ; 4.543      ;
; 2.462 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.944     ; 4.543      ;
; 2.462 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.944     ; 4.543      ;
; 2.462 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.944     ; 4.543      ;
; 2.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.932     ; 4.521      ;
; 2.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.932     ; 4.521      ;
; 2.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.932     ; 4.521      ;
; 2.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.932     ; 4.521      ;
; 2.505 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.938     ; 4.506      ;
; 2.505 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.938     ; 4.506      ;
; 2.505 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.938     ; 4.506      ;
; 2.505 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.938     ; 4.506      ;
; 2.505 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.938     ; 4.506      ;
; 2.505 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.938     ; 4.506      ;
; 2.640 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.927     ; 4.382      ;
; 2.640 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.927     ; 4.382      ;
; 2.640 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.927     ; 4.382      ;
; 2.670 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.927     ; 4.352      ;
; 2.670 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.927     ; 4.352      ;
; 2.670 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.927     ; 4.352      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.942     ; 4.316      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.774 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.939     ; 4.236      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 2.945 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.936     ; 4.068      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.934     ; 3.988      ;
; 3.261 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.159     ; 6.579      ;
; 3.261 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.159     ; 6.579      ;
; 3.261 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.159     ; 6.579      ;
; 3.261 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.159     ; 6.579      ;
; 3.261 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.159     ; 6.579      ;
; 3.295 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.147     ; 6.557      ;
; 3.295 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.147     ; 6.557      ;
; 3.295 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.147     ; 6.557      ;
; 3.295 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.147     ; 6.557      ;
; 3.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.153     ; 6.542      ;
; 3.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[9]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.153     ; 6.542      ;
; 3.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.153     ; 6.542      ;
; 3.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.153     ; 6.542      ;
; 3.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.153     ; 6.542      ;
; 3.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.153     ; 6.542      ;
; 3.358 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.159     ; 6.482      ;
; 3.358 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.159     ; 6.482      ;
; 3.358 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.159     ; 6.482      ;
; 3.358 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.159     ; 6.482      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                               ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.509 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.720      ; 0.625      ;
; -2.495 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.693      ; 0.612      ;
; -2.026 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 2.720      ; 0.608      ;
; -2.010 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.693      ; 0.597      ;
; -0.679 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK                                                ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.728      ; 2.389      ;
; -0.245 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_1                                   ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.717      ; 2.812      ;
; -0.231 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK                                                ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 2.728      ; 2.337      ;
; 0.283  ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_1                                   ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 2.717      ; 2.840      ;
; 0.353  ; Reset_Delay:u2|oRST_0                                   ; Reset_Delay:u2|oRST_0                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; MaskLayer:myMaskLayer|state.startFirstMask              ; MaskLayer:myMaskLayer|state.startFirstMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|state.startSecondMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Reset_Delay:u2|oRST_1                                   ; Reset_Delay:u2|oRST_1                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|state.startThirdMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; MaskLayer:myMaskLayer|state.startFifthMask              ; MaskLayer:myMaskLayer|state.startFifthMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; MaskLayer:myMaskLayer|state.startFourthMask             ; MaskLayer:myMaskLayer|state.startFourthMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.356  ; MaskLayer:myMaskLayer|state.waitState                   ; MaskLayer:myMaskLayer|state.waitState                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.364  ; Reset_Delay:u2|Cont[0]                                  ; Reset_Delay:u2|Cont[0]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.392  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; MaskLayer:myMaskLayer|state.startSecondMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.636      ;
; 0.394  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; MaskLayer:myMaskLayer|state.startThirdMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.637      ;
; 0.400  ; Reset_Delay:u2|Cont[21]                                 ; Reset_Delay:u2|Cont[21]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.644      ;
; 0.401  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.645      ;
; 0.403  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.646      ;
; 0.403  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.646      ;
; 0.406  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.649      ;
; 0.411  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; MaskLayer:myMaskLayer|state.storeThirdConf              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.654      ;
; 0.416  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; MaskLayer:myMaskLayer|state.startFifthMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.416  ; Reset_Delay:u2|Cont[21]                                 ; Reset_Delay:u2|oRST_0                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.660      ;
; 0.416  ; Reset_Delay:u2|Cont[21]                                 ; Reset_Delay:u2|oRST_1                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.660      ;
; 0.417  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; MaskLayer:myMaskLayer|state.storeFourthConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.421  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.664      ;
; 0.422  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.666      ;
; 0.422  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.666      ;
; 0.422  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|state.storeSecondConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.666      ;
; 0.422  ; MaskLayer:myMaskLayer|state.startFourthMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.665      ;
; 0.422  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.665      ;
; 0.422  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.666      ;
; 0.422  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.665      ;
; 0.426  ; MaskLayer:myMaskLayer|state.startFourthMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.512  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.waitState ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.755      ;
; 0.520  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; MaskLayer:myMaskLayer|state.storeFourthConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.763      ;
; 0.543  ; MaskLayer:myMaskLayer|state.storeThirdConf              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.786      ;
; 0.546  ; MaskLayer:myMaskLayer|state.startFifthMask              ; MaskLayer:myMaskLayer|state.storeThirdConf              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.789      ;
; 0.550  ; MaskLayer:myMaskLayer|state.storeSecondConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.794      ;
; 0.550  ; MaskLayer:myMaskLayer|state.storeSecondConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.794      ;
; 0.551  ; MaskLayer:myMaskLayer|state.storeFourthConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.794      ;
; 0.554  ; MaskLayer:myMaskLayer|state.storeFourthConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.797      ;
; 0.583  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.824      ;
; 0.583  ; Reset_Delay:u2|Cont[8]                                  ; Reset_Delay:u2|Cont[8]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.827      ;
; 0.584  ; Reset_Delay:u2|Cont[6]                                  ; Reset_Delay:u2|Cont[6]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.584  ; Reset_Delay:u2|Cont[10]                                 ; Reset_Delay:u2|Cont[10]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.585  ; Reset_Delay:u2|Cont[14]                                 ; Reset_Delay:u2|Cont[14]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.585  ; Reset_Delay:u2|Cont[16]                                 ; Reset_Delay:u2|Cont[16]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.586  ; Reset_Delay:u2|Cont[12]                                 ; Reset_Delay:u2|Cont[12]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.587  ; Reset_Delay:u2|Cont[17]                                 ; Reset_Delay:u2|Cont[17]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.831      ;
; 0.588  ; Reset_Delay:u2|Cont[4]                                  ; Reset_Delay:u2|Cont[4]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588  ; Reset_Delay:u2|Cont[9]                                  ; Reset_Delay:u2|Cont[9]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.589  ; Reset_Delay:u2|Cont[2]                                  ; Reset_Delay:u2|Cont[2]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.589  ; Reset_Delay:u2|Cont[13]                                 ; Reset_Delay:u2|Cont[13]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.589  ; Reset_Delay:u2|Cont[18]                                 ; Reset_Delay:u2|Cont[18]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.590  ; Reset_Delay:u2|Cont[3]                                  ; Reset_Delay:u2|Cont[3]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.590  ; Reset_Delay:u2|Cont[5]                                  ; Reset_Delay:u2|Cont[5]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.590  ; Reset_Delay:u2|Cont[15]                                 ; Reset_Delay:u2|Cont[15]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.590  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.591  ; Reset_Delay:u2|Cont[19]                                 ; Reset_Delay:u2|Cont[19]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.835      ;
; 0.591  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.835      ;
; 0.591  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.597  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; MaskLayer:myMaskLayer|state.storeSecondConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.841      ;
; 0.601  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.602  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.843      ;
; 0.602  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.843      ;
; 0.602  ; Reset_Delay:u2|Cont[11]                                 ; Reset_Delay:u2|Cont[11]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.603  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.844      ;
; 0.603  ; Reset_Delay:u2|Cont[20]                                 ; Reset_Delay:u2|Cont[20]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603  ; Reset_Delay:u2|Cont[7]                                  ; Reset_Delay:u2|Cont[7]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.605  ; Reset_Delay:u2|Cont[0]                                  ; Reset_Delay:u2|Cont[1]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.849      ;
; 0.606  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.606  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.606  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.606  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.607  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.848      ;
; 0.607  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.848      ;
; 0.607  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.848      ;
; 0.607  ; Reset_Delay:u2|Cont[1]                                  ; Reset_Delay:u2|Cont[1]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.851      ;
; 0.611  ; MaskLayer:myMaskLayer|state.storeFirstConf              ; MaskLayer:myMaskLayer|state.startSecondMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.855      ;
; 0.612  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|state.storeThirdConf              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.855      ;
; 0.614  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; MaskLayer:myMaskLayer|state.startFourthMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.857      ;
; 0.620  ; MaskLayer:myMaskLayer|state.storeThirdConf              ; MaskLayer:myMaskLayer|state.startFourthMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.863      ;
; 0.622  ; Reset_Delay:u2|Cont[20]                                 ; Reset_Delay:u2|oRST_1                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.866      ;
; 0.622  ; MaskLayer:myMaskLayer|state.storeFourthConf             ; MaskLayer:myMaskLayer|state.startFifthMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.865      ;
; 0.627  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.waitState ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.871      ;
; 0.628  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.waitState ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.871      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.498      ; 1.266      ;
; -0.365 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.456      ; 1.262      ;
; -0.359 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.456      ; 1.268      ;
; -0.343 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.202      ; 1.030      ;
; -0.309 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.161      ; 1.023      ;
; -0.226 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.134      ; 1.079      ;
; -0.216 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.202      ; 1.157      ;
; -0.139 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.161      ; 1.193      ;
; -0.138 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.134      ; 1.167      ;
; -0.131 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.993      ; 1.033      ;
; -0.115 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.161      ; 1.217      ;
; -0.055 ; rCCD_LVAL                                                                                                                                                    ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.098      ; 1.214      ;
; -0.039 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.456      ; 1.588      ;
; -0.037 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.456      ; 1.590      ;
; -0.025 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.456      ; 1.602      ;
; -0.015 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.064      ; 1.220      ;
; -0.012 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.064      ; 1.223      ;
; 0.010  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.064      ; 1.245      ;
; 0.031  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.772      ; 0.974      ;
; 0.033  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.772      ; 0.976      ;
; 0.103  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.281      ; 1.555      ;
; 0.105  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.281      ; 1.557      ;
; 0.119  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.310      ; 1.600      ;
; 0.121  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.310      ; 1.602      ;
; 0.166  ; rCCD_DATA[2]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.897      ; 1.234      ;
; 0.178  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.817      ; 1.166      ;
; 0.194  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.642      ; 1.007      ;
; 0.195  ; rCCD_DATA[3]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.897      ; 1.263      ;
; 0.218  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.957      ; 1.346      ;
; 0.247  ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.913      ; 1.331      ;
; 0.269  ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.812      ; 1.252      ;
; 0.280  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.957      ; 1.408      ;
; 0.288  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.456      ; 1.915      ;
; 0.289  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.456      ; 1.916      ;
; 0.298  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.661      ; 1.130      ;
; 0.309  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.661      ; 1.141      ;
; 0.333  ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.712      ; 1.216      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.335  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.352      ; 1.858      ;
; 0.338  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.772      ; 1.281      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.772      ; 1.296      ;
; 0.355  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.772      ; 1.298      ;
; 0.365  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.671      ; 1.207      ;
; 0.387  ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.398  ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.661      ; 1.230      ;
; 0.399  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.083      ; 0.653      ;
; 0.400  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.439      ; 1.010      ;
; 0.401  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.083      ; 0.655      ;
; 0.401  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.439      ; 1.011      ;
; 0.408  ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.661      ; 1.240      ;
; 0.408  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.661      ; 1.240      ;
; 0.409  ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.661      ; 1.241      ;
; 0.409  ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                        ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.892      ; 1.472      ;
; 0.410  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.281      ; 1.862      ;
; 0.413  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.083      ; 0.667      ;
; 0.419  ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.661      ; 1.251      ;
; 0.419  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.661      ; 1.251      ;
; 0.423  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.045      ; 0.639      ;
; 0.425  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.281      ; 1.877      ;
; 0.427  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.281      ; 1.879      ;
; 0.439  ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                        ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.093      ; 1.703      ;
; 0.441  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.310      ; 1.922      ;
; 0.444  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.045      ; 0.660      ;
; 0.452  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.310      ; 1.933      ;
; 0.454  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.310      ; 1.935      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                         ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.065 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.doneState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.252      ; 1.518      ;
; 0.083 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.readNothing                     ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.252      ; 1.536      ;
; 0.084 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.waitState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.252      ; 1.537      ;
; 0.105 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.readData                        ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.252      ; 1.558      ;
; 0.110 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.doneState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.252      ; 1.563      ;
; 0.128 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.readNothing                     ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.252      ; 1.581      ;
; 0.129 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.waitState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.252      ; 1.582      ;
; 0.150 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.readData                        ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.252      ; 1.603      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][224]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][224]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][225]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][225]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][224]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][224]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][221]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][221]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][222]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][223]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][223]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[66][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[66][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[67][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[67][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[67][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[67][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[66][245]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[66][245]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[66][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[66][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[66][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[66][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][201]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][201]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][177]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][177]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][201]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][201]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][202]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][202]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][197]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][197]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][202]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][202]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][201]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][201]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][198]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][198]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][225]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][225]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][224]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][224]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][222]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][222]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[77][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][222]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][225]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][225]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][224]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][224]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[80][223]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[80][223]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[80][222]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[80][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[93][220]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[93][220]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][222]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][207] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][207] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][206] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][206] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][205] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][205] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][203] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][203] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][202] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][202] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][201] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][201] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[80][174]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[80][174]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][267]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][267]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][273]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][273]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][239] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][239] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][261] ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][261] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][243] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][243] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][242] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][242] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][241] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][241] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][240] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][240] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][225]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][225]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][264]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][264]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][267]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][267]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][266]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][266]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][268]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][268]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][270]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][270]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][269]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][269]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][245]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][245]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][263]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][263]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][262]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][262]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][261]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][261]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][241]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][241]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][227]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[85][241]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[85][241]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][245]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][245]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][266]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][266]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][268]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][268]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][267]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][267]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][264]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][264]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][265]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][265]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][262]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][262]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][263]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][263]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][265]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][265]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][264]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][264]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][263]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][263]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][269]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][269]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][268]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][268]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][267]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][267]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][266]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][266]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][241]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][241]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][245]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][245]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][261]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][261]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.597      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.340 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.400      ; 0.941      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.379 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.386      ; 0.966      ;
; 0.381 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.623      ;
; 0.381 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.625      ;
; 0.383 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.626      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.633      ;
; 0.393 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.636      ;
; 0.393 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.636      ;
; 0.394 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.357 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.405 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.645      ;
; 0.419 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.659      ;
; 0.422 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.662      ;
; 0.451 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.692      ;
; 0.513 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.753      ;
; 0.528 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.768      ;
; 0.553 ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 0.787      ;
; 0.553 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.794      ;
; 0.557 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.797      ;
; 0.612 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.852      ;
; 0.620 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.860      ;
; 0.620 ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.860      ;
; 0.621 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.861      ;
; 0.623 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.863      ;
; 0.627 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.867      ;
; 0.631 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.872      ;
; 0.637 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.878      ;
; 0.639 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.880      ;
; 0.642 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.882      ;
; 0.645 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.886      ;
; 0.649 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.889      ;
; 0.649 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.890      ;
; 0.650 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.890      ;
; 0.668 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.909      ;
; 0.670 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.911      ;
; 0.673 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.914      ;
; 0.681 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.921      ;
; 0.738 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 0.977      ;
; 0.739 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 0.978      ;
; 0.741 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 0.980      ;
; 0.771 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.017      ;
; 0.776 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.016      ;
; 0.807 ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.041      ;
; 0.816 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.057      ;
; 0.820 ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.062      ; 1.053      ;
; 0.826 ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.060      ;
; 0.839 ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.075      ;
; 0.905 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.145      ;
; 0.910 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.151      ;
; 0.912 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.152      ;
; 0.913 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.154      ;
; 0.913 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.154      ;
; 0.924 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.165      ;
; 0.925 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.166      ;
; 0.926 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.167      ;
; 0.931 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.171      ;
; 0.935 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.176      ;
; 0.936 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.177      ;
; 0.938 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.178      ;
; 0.942 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.182      ;
; 0.943 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.182      ;
; 0.945 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.185      ;
; 0.947 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.187      ;
; 0.949 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.189      ;
; 0.952 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.193      ;
; 0.954 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.195      ;
; 0.955 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.195      ;
; 0.955 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.195      ;
; 0.982 ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.216      ;
; 0.983 ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.219      ;
; 0.994 ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.228      ;
; 0.996 ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.062      ; 1.229      ;
; 0.996 ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.230      ;
; 1.011 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.251      ;
; 1.013 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.257      ;
; 1.015 ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.249      ;
; 1.022 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.262      ;
; 1.023 ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.257      ;
; 1.023 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.264      ;
; 1.025 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.266      ;
; 1.028 ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.062      ; 1.261      ;
; 1.034 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.275      ;
; 1.036 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.277      ;
; 1.044 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.284      ;
; 1.048 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.288      ;
; 1.050 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.055 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.295      ;
; 1.057 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.296      ;
; 1.059 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.298      ;
; 1.059 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.299      ;
; 1.067 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.311      ;
; 1.068 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.307      ;
; 1.070 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.316      ;
; 1.074 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.318      ;
; 1.093 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.337      ;
; 1.107 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.346      ;
; 1.113 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.352      ;
; 1.114 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.353      ;
; 1.115 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.354      ;
; 1.137 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.376      ;
; 1.146 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.390      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.217     ; 3.508      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.217     ; 3.508      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.217     ; 3.508      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.217     ; 3.508      ;
; -2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.188     ; 3.508      ;
; -2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.188     ; 3.508      ;
; -2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.188     ; 3.508      ;
; -2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.188     ; 3.508      ;
; -2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.188     ; 3.508      ;
; -2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.188     ; 3.508      ;
; -2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.188     ; 3.508      ;
; -2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.188     ; 3.508      ;
; -2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.188     ; 3.508      ;
; -2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.188     ; 3.508      ;
; -2.679 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.118     ; 3.550      ;
; -2.679 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.118     ; 3.550      ;
; -2.679 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.118     ; 3.550      ;
; -2.679 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.118     ; 3.550      ;
; -2.679 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.118     ; 3.550      ;
; -2.634 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.144      ;
; -2.634 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.144      ;
; -2.634 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.144      ;
; -2.634 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.144      ;
; -2.634 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.144      ;
; -2.634 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.144      ;
; -2.634 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.144      ;
; -2.634 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.144      ;
; -2.605 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.450     ; 3.144      ;
; -2.605 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.450     ; 3.144      ;
; -2.605 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.450     ; 3.144      ;
; -2.605 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.450     ; 3.144      ;
; -2.605 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.450     ; 3.144      ;
; -2.590 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.433     ; 3.146      ;
; -2.590 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.433     ; 3.146      ;
; -2.590 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.433     ; 3.146      ;
; -2.590 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.433     ; 3.146      ;
; -2.590 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.433     ; 3.146      ;
; -2.590 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.433     ; 3.146      ;
; -2.553 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.418     ; 3.124      ;
; -2.553 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.418     ; 3.124      ;
; -2.553 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.418     ; 3.124      ;
; -2.553 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.418     ; 3.124      ;
; -2.553 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.418     ; 3.124      ;
; -2.553 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.418     ; 3.124      ;
; -2.553 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.418     ; 3.124      ;
; -2.553 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.418     ; 3.124      ;
; -2.553 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.418     ; 3.124      ;
; -2.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.238     ; 3.138      ;
; -2.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.238     ; 3.138      ;
; -2.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.238     ; 3.138      ;
; -2.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.238     ; 3.138      ;
; -2.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.238     ; 3.138      ;
; -2.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.238     ; 3.138      ;
; -2.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.238     ; 3.138      ;
; -2.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.238     ; 3.138      ;
; -2.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.238     ; 3.138      ;
; -2.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.238     ; 3.138      ;
; -2.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.238     ; 3.138      ;
; -2.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.180     ; 3.171      ;
; -2.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.180     ; 3.171      ;
; -2.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.180     ; 3.171      ;
; -2.351 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|mCCD_DVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.188     ; 3.152      ;
; -2.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.151     ; 3.171      ;
; -2.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.151     ; 3.171      ;
; -2.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.151     ; 3.171      ;
; -2.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.151     ; 3.171      ;
; -2.310 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.141     ; 3.158      ;
; -2.310 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.141     ; 3.158      ;
; -2.307 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.124     ; 3.172      ;
; -2.307 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.124     ; 3.172      ;
; -2.307 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.124     ; 3.172      ;
; -2.307 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.124     ; 3.172      ;
; -2.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.142     ; 3.146      ;
; -2.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.142     ; 3.146      ;
; -2.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.142     ; 3.146      ;
; -2.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.142     ; 3.146      ;
; -2.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.142     ; 3.146      ;
; -2.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.142     ; 3.146      ;
; -2.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.142     ; 3.146      ;
; -2.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.142     ; 3.146      ;
; -2.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.142     ; 3.146      ;
; -2.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.142     ; 3.146      ;
; -2.282 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.118     ; 3.153      ;
; -2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.090     ; 3.172      ;
; -2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.090     ; 3.172      ;
; -2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.090     ; 3.172      ;
; -2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.090     ; 3.172      ;
; -2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.090     ; 3.172      ;
; -2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.090     ; 3.172      ;
; -2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.090     ; 3.172      ;
; -2.214 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.314      ; 3.517      ;
; -2.214 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.314      ; 3.517      ;
; -2.214 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.314      ; 3.517      ;
; -2.214 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.314      ; 3.517      ;
; -2.214 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.314      ; 3.517      ;
; -2.214 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.314      ; 3.517      ;
; -2.214 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.314      ; 3.517      ;
; -2.214 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.314      ; 3.517      ;
; -2.214 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.314      ; 3.517      ;
; -2.214 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.314      ; 3.517      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -1.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.133      ; 3.497      ;
; -1.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.133      ; 3.497      ;
; -1.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.133      ; 3.497      ;
; -1.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.133      ; 3.497      ;
; -1.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.133      ; 3.497      ;
; -1.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.133      ; 3.497      ;
; -1.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.133      ; 3.497      ;
; -1.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.133      ; 3.497      ;
; -1.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.133      ; 3.497      ;
; -1.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.133      ; 3.497      ;
; -1.339 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.138      ; 3.497      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.897      ; 3.115      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.897      ; 3.115      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.897      ; 3.115      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.897      ; 3.115      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.896      ; 3.114      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.897      ; 3.115      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.896      ; 3.114      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.896      ; 3.114      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.896      ; 3.114      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.896      ; 3.114      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.891      ; 3.109      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.891      ; 3.109      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.896      ; 3.114      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.891      ; 3.109      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.891      ; 3.109      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.897      ; 3.115      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.896      ; 3.114      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.896      ; 3.114      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.897      ; 3.115      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.897      ; 3.115      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.897      ; 3.115      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.897      ; 3.115      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.896      ; 3.114      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.896      ; 3.114      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.895      ; 3.113      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.896      ; 3.114      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.888      ; 3.106      ;
; -1.229 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.888      ; 3.106      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.873      ; 3.090      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.873      ; 3.090      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.873      ; 3.090      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.873      ; 3.090      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.873      ; 3.090      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.873      ; 3.090      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.873      ; 3.090      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.873      ; 3.090      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.890      ; 3.107      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.890      ; 3.107      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.890      ; 3.107      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.890      ; 3.107      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.873      ; 3.090      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.873      ; 3.090      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.873      ; 3.090      ;
; -1.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.875      ; 3.092      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.863      ; 3.079      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.861      ; 3.077      ;
; -0.849 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.936      ; 2.662      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.619     ; 3.565      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.637     ; 3.546      ;
; 3.801 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.565      ;
; 3.802 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.632     ; 3.546      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.906     ; 3.131      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.906     ; 3.131      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.160      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 3.159      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.902     ; 3.135      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.912 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.904     ; 3.133      ;
; 3.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 3.150      ;
; 3.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 3.150      ;
; 3.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 3.150      ;
; 3.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 3.150      ;
; 3.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 3.150      ;
; 3.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 3.150      ;
; 3.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.886     ; 3.150      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.705 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.207      ; 2.039      ;
; 0.746 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.189      ; 2.136      ;
; 0.746 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.189      ; 2.136      ;
; 0.746 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.189      ; 2.136      ;
; 0.746 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.189      ; 2.136      ;
; 0.746 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.189      ; 2.136      ;
; 0.746 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.189      ; 2.136      ;
; 0.746 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.189      ; 2.136      ;
; 0.746 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.189      ; 2.136      ;
; 0.749 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.190      ; 2.140      ;
; 0.749 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.190      ; 2.140      ;
; 0.749 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.190      ; 2.140      ;
; 0.793 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.188      ; 2.182      ;
; 0.793 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.188      ; 2.182      ;
; 0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.182      ; 2.213      ;
; 0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.182      ; 2.213      ;
; 0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.182      ; 2.213      ;
; 0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.182      ; 2.213      ;
; 0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.182      ; 2.213      ;
; 0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.182      ; 2.213      ;
; 0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.182      ; 2.213      ;
; 0.846 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.183      ; 2.230      ;
; 0.846 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.183      ; 2.230      ;
; 0.846 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.183      ; 2.230      ;
; 1.207 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.191      ; 2.525      ;
; 1.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.164      ; 2.907      ;
; 1.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.164      ; 2.907      ;
; 1.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.164      ; 2.907      ;
; 1.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.164      ; 2.907      ;
; 1.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.163      ; 2.906      ;
; 1.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.163      ; 2.906      ;
; 1.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.163      ; 2.906      ;
; 1.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.163      ; 2.906      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.170      ; 2.914      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.170      ; 2.914      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.170      ; 2.914      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.170      ; 2.914      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.170      ; 2.914      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.170      ; 2.914      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.170      ; 2.914      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.170      ; 2.914      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.170      ; 2.914      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.170      ; 2.914      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.161      ; 2.905      ;
; 1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.161      ; 2.905      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.145      ; 2.890      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.145      ; 2.890      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.145      ; 2.890      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.145      ; 2.890      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.145      ; 2.890      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.145      ; 2.890      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.145      ; 2.890      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.145      ; 2.890      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.169      ; 2.914      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.169      ; 2.914      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.169      ; 2.914      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.169      ; 2.914      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.169      ; 2.914      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.169      ; 2.914      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.169      ; 2.914      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.169      ; 2.914      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.169      ; 2.914      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.169      ; 2.914      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.168      ; 2.913      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.169      ; 2.914      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.145      ; 2.890      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.145      ; 2.890      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.145      ; 2.890      ;
; 1.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.147      ; 2.892      ;
; 1.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.135      ; 2.881      ;
; 1.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.133      ; 2.879      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'GPIO[10]'                                                                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.684      ; 2.952      ;
; 1.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.467      ; 2.966      ;
; 1.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.467      ; 2.966      ;
; 1.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.467      ; 2.966      ;
; 1.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.467      ; 2.966      ;
; 1.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.467      ; 2.966      ;
; 1.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.467      ; 2.966      ;
; 1.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.467      ; 2.966      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.437 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.312      ; 2.950      ;
; 1.585 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.617      ; 3.329      ;
; 1.592 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.179      ; 2.972      ;
; 1.592 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.179      ; 2.972      ;
; 1.592 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.179      ; 2.972      ;
; 1.592 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.179      ; 2.972      ;
; 1.592 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.179      ; 2.972      ;
; 1.592 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.179      ; 2.972      ;
; 1.592 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.179      ; 2.972      ;
; 1.592 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.179      ; 2.972      ;
; 1.592 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.179      ; 2.972      ;
; 1.592 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.179      ; 2.972      ;
; 1.592 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.179      ; 2.972      ;
; 1.594 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.633      ; 3.354      ;
; 1.595 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.617      ; 3.339      ;
; 1.595 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.617      ; 3.339      ;
; 1.600 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.628      ; 3.355      ;
; 1.605 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.602      ; 3.334      ;
; 1.626 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.587      ; 3.340      ;
; 1.626 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.587      ; 3.340      ;
; 1.658 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.560      ; 3.345      ;
; 1.659 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.111      ; 2.971      ;
; 1.659 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.111      ; 2.971      ;
; 1.659 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.111      ; 2.971      ;
; 1.659 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.111      ; 2.971      ;
; 1.659 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.111      ; 2.971      ;
; 1.659 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.111      ; 2.971      ;
; 1.659 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.111      ; 2.971      ;
; 1.921 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[0]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.836      ; 2.958      ;
; 1.921 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[1]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.836      ; 2.958      ;
; 1.921 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.836      ; 2.958      ;
; 1.921 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.836      ; 2.958      ;
; 1.921 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.836      ; 2.958      ;
; 1.921 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.836      ; 2.958      ;
; 1.921 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[6]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.836      ; 2.958      ;
; 1.921 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.836      ; 2.958      ;
; 1.921 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.836      ; 2.958      ;
; 1.921 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[8]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.836      ; 2.958      ;
; 1.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.828      ; 2.966      ;
; 1.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.828      ; 2.966      ;
; 1.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.828      ; 2.966      ;
; 1.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.828      ; 2.966      ;
; 1.957 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.776      ; 2.934      ;
; 1.957 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.776      ; 2.934      ;
; 1.957 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.776      ; 2.934      ;
; 1.957 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.776      ; 2.934      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.963 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.782      ; 2.946      ;
; 1.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.741      ; 2.929      ;
; 1.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.741      ; 2.929      ;
; 1.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.741      ; 2.929      ;
; 1.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.741      ; 2.929      ;
; 2.027 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.718      ; 2.946      ;
; 2.066 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.666      ; 2.933      ;
; 2.066 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.666      ; 2.933      ;
; 2.066 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.666      ; 2.933      ;
; 2.066 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.666      ; 2.933      ;
; 2.066 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.666      ; 2.933      ;
; 2.066 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.666      ; 2.933      ;
; 2.066 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.666      ; 2.933      ;
; 2.066 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.666      ; 2.933      ;
; 2.066 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.666      ; 2.933      ;
; 2.066 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.666      ; 2.933      ;
; 2.066 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.666      ; 2.933      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.399     ; 2.900      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.028 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.401     ; 2.899      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.386     ; 2.914      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.386     ; 2.914      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.393     ; 2.907      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.393     ; 2.907      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.386     ; 2.914      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.386     ; 2.914      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.394     ; 2.906      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.394     ; 2.906      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.386     ; 2.914      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.909      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.909      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.909      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.391     ; 2.909      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.394     ; 2.906      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.394     ; 2.906      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.394     ; 2.906      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.394     ; 2.906      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.393     ; 2.907      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.393     ; 2.907      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.393     ; 2.907      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.393     ; 2.907      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.343     ; 2.957      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.343     ; 2.957      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.343     ; 2.957      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.344     ; 2.956      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.343     ; 2.957      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.343     ; 2.957      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.343     ; 2.957      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.392     ; 2.908      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.393     ; 2.907      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.393     ; 2.907      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.393     ; 2.907      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.393     ; 2.907      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.394     ; 2.906      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.210 ; 1.000        ; 4.210          ; Port Rate  ; GPIO[10] ; Rise       ; GPIO[10]                                                                                                                                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_datain_reg0                              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_we_reg                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~portb_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_datain_reg0                              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_we_reg                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~portb_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_datain_reg0                              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_we_reg                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~portb_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_datain_reg0                              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_we_reg                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~portb_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[6]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[8]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][119]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][120]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][141]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][142]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][168]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][169]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][186]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][187]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][213]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][214]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][230]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][231]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][257]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][258]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][43]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][44]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][70]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][71]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][92]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][93]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][118]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][119]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][120]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][141]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][142]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][143]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][167]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][168]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][169]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][186]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][187]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][188]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][212]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][213]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][214]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][230]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][231]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][232]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][256]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][257]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][258]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][43]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][44]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][45]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][69]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][70]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][71]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][92]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][93]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][94]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][117]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][118]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][119]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][120]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][141]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][142]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][143]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][144]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][166]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][167]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][168]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][169]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][186]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][187]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][188]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][189]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][211]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][212]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][213]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][214]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][230]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][231]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][232]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][233]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][255]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][256]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][257]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][258]                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][43]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][44]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][45]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][46]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][68]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][69]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][70]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][71]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][92]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][93]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][94]                                                                                                ;
+--------+--------------+----------------+------------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; 0.246  ; 0.464        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------+
; 9.665 ; 9.821        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_1                                              ;
; 9.671 ; 9.827        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK                                                           ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[0] ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[1] ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[2] ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[3] ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[4] ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[5] ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[6] ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[7] ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[0] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[1] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[2] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[3] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[4] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[5] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[6] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[7] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                                    ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[0] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[1] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[2] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[3] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[4] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[5] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[6] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[7] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[0] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[1] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[2] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[3] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[4] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[5] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[6] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[7] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[0] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[1] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[2] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[3] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[4] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[5] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[6] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[7] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[8] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[9] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]                                            ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0                                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[0] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[1] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[2] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[3] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[4] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[5] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[6] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[7] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[8] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_BLK_out[9] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[0] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[1] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[2] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[3] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[4] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[5] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[6] ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]     ; GPIO[10]                        ; -0.753 ; -0.583 ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]    ; GPIO[10]                        ; -1.599 ; -1.429 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]    ; GPIO[10]                        ; -1.484 ; -1.314 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]    ; GPIO[10]                        ; -1.306 ; -1.136 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]    ; GPIO[10]                        ; -1.312 ; -1.142 ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]    ; GPIO[10]                        ; -1.526 ; -1.356 ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]    ; GPIO[10]                        ; -1.302 ; -1.132 ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]    ; GPIO[10]                        ; -1.516 ; -1.346 ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]    ; GPIO[10]                        ; -1.389 ; -1.219 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]    ; GPIO[10]                        ; -1.484 ; -1.314 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]    ; GPIO[10]                        ; -1.464 ; -1.294 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]   ; GPIO[10]                        ; -0.753 ; -0.583 ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]   ; GPIO[10]                        ; -1.454 ; -1.284 ; Rise       ; GPIO[10]                                  ;
; KEY[*]      ; GPIO[10]                        ; 1.945  ; 2.225  ; Rise       ; GPIO[10]                                  ;
;  KEY[2]     ; GPIO[10]                        ; 1.945  ; 2.225  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]     ; GPIO[10]                        ; 1.345  ; 1.619  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.031  ; 1.413  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.031  ; 1.413  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.960  ; 4.087  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.960  ; 4.087  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.902  ; 2.151  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.443  ; 1.709  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.685  ; 0.949  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.952  ; 1.214  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.266  ; 1.516  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.902  ; 2.151  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.426  ; 1.601  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.754  ; 1.047  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.022  ; 1.283  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.318  ; 1.603  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.536  ; 0.786  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.237  ; 1.506  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.110  ; 1.348  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.146  ; 1.397  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.336  ; 0.565  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.451  ; 0.707  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.921  ; 1.127  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]  ; CLOCK_50                        ; 1.207  ; 1.378  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50                        ; 1.187  ; 1.358  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50                        ; 1.193  ; 1.364  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50                        ; 1.183  ; 1.354  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50                        ; 1.207  ; 1.378  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50                        ; 1.173  ; 1.344  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50                        ; 1.196  ; 1.367  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50                        ; 1.206  ; 1.377  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50                        ; 1.175  ; 1.346  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50                        ; 1.191  ; 1.362  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9] ; CLOCK_50                        ; 1.201  ; 1.372  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]     ; GPIO[10]                        ; 1.838  ; 1.668  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]    ; GPIO[10]                        ; 1.838  ; 1.668  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]    ; GPIO[10]                        ; 1.712  ; 1.542  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]    ; GPIO[10]                        ; 1.533  ; 1.363  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]    ; GPIO[10]                        ; 1.540  ; 1.370  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]    ; GPIO[10]                        ; 1.763  ; 1.593  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]    ; GPIO[10]                        ; 1.530  ; 1.360  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]    ; GPIO[10]                        ; 1.753  ; 1.583  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]    ; GPIO[10]                        ; 1.615  ; 1.445  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]    ; GPIO[10]                        ; 1.712  ; 1.542  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]    ; GPIO[10]                        ; 1.692  ; 1.522  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]   ; GPIO[10]                        ; 0.952  ; 0.782  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]   ; GPIO[10]                        ; 1.682  ; 1.512  ; Rise       ; GPIO[10]                                  ;
; KEY[*]      ; GPIO[10]                        ; -0.883 ; -1.151 ; Rise       ; GPIO[10]                                  ;
;  KEY[2]     ; GPIO[10]                        ; -1.399 ; -1.639 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]     ; GPIO[10]                        ; -0.883 ; -1.151 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.040  ; -0.278 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.040  ; -0.278 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.720 ; -2.874 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.720 ; -2.874 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.150  ; -0.061 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.914 ; -1.161 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.165 ; -0.405 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.392 ; -0.619 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.735 ; -0.954 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.304 ; -1.523 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.847 ; -0.992 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.201 ; -0.459 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.461 ; -0.685 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.792 ; -1.055 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.058 ; -0.296 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.729 ; -0.986 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.593 ; -0.812 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.627 ; -0.860 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.150  ; -0.061 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.026  ; -0.218 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.411 ; -0.599 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]  ; CLOCK_50                        ; -0.605 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50                        ; -0.619 ; -0.790 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50                        ; -0.624 ; -0.795 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50                        ; -0.615 ; -0.786 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50                        ; -0.638 ; -0.809 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50                        ; -0.605 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50                        ; -0.628 ; -0.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50                        ; -0.638 ; -0.809 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50                        ; -0.606 ; -0.777 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50                        ; -0.623 ; -0.794 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9] ; CLOCK_50                        ; -0.633 ; -0.804 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 18.777 ; 18.617 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 18.735 ; 18.548 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 18.745 ; 18.558 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 18.777 ; 18.617 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 18.727 ; 18.540 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 18.727 ; 18.540 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 18.233 ; 17.994 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 18.757 ; 18.597 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 17.773 ; 17.462 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK      ; CCD_MCLK~_Duplicate_2           ; 10.445 ; 10.313 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 20.128 ; 19.862 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 19.080 ; 18.914 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 18.747 ; 18.587 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 19.110 ; 18.941 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 18.737 ; 18.577 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 18.805 ; 18.646 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 18.815 ; 18.656 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 19.104 ; 18.941 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 20.128 ; 19.862 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 6.416  ; 6.333  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 20.078 ; 19.815 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 18.711 ; 18.527 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 18.706 ; 18.520 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 18.741 ; 18.557 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 18.711 ; 18.527 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 19.104 ; 18.941 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 18.691 ; 18.503 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 19.080 ; 18.914 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 20.078 ; 19.815 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 6.482  ; 6.399  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.322  ; 5.239  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.322  ; 5.239  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 18.151 ; 17.688 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 18.109 ; 17.619 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 18.119 ; 17.629 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 18.151 ; 17.688 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 18.101 ; 17.611 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 18.101 ; 17.611 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 17.607 ; 17.065 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 18.131 ; 17.668 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 16.844 ; 16.836 ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.321  ; 5.238  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 19.199 ; 19.236 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 18.454 ; 17.985 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 18.121 ; 17.658 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 18.484 ; 18.012 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 18.111 ; 17.648 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 18.179 ; 17.717 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 18.189 ; 17.727 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 18.478 ; 18.012 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 19.199 ; 19.236 ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 19.149 ; 19.189 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 18.085 ; 17.598 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 18.080 ; 17.591 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 18.115 ; 17.628 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 18.085 ; 17.598 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 18.478 ; 18.012 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 18.065 ; 17.574 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 18.454 ; 17.985 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 19.149 ; 19.189 ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 14.624 ; 14.549 ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 14.213 ; 13.897 ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 13.499 ; 13.464 ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 14.624 ; 14.549 ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 11.592 ; 11.529 ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 12.171 ; 11.873 ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 14.404 ; 14.072 ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 12.880 ; 13.024 ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 11.788 ; 11.798 ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 11.488 ; 11.427 ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 10.735 ; 10.605 ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 10.378 ; 10.311 ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 10.752 ; 10.693 ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 10.229 ; 10.361 ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 11.130 ; 11.210 ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 11.788 ; 11.798 ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 9.977  ; 9.967  ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 9.932  ; 9.837  ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 9.933  ; 9.859  ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 9.848  ; 9.760  ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 9.912  ; 9.820  ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 9.639  ; 9.553  ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 9.977  ; 9.882  ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 9.858  ; 9.967  ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 10.324 ; 10.118 ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 10.324 ; 10.118 ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 10.151 ; 10.064 ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 10.010 ; 9.550  ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 8.646  ; 8.442  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 8.467  ; 8.281  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 8.441  ; 8.231  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 8.304  ; 8.435  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 9.945  ; 9.660  ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 8.775  ; 8.638  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 9.376  ; 9.108  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 9.326  ; 9.175  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 9.945  ; 9.660  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 9.307  ; 9.098  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 9.277  ; 9.076  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 9.274  ; 9.542  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 10.912 ; 10.380 ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 9.047  ; 8.945  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 10.912 ; 10.380 ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 8.723  ; 8.460  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 9.781  ; 9.642  ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 9.779  ; 9.639  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 9.593  ; 9.323  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 9.760  ; 10.024 ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 11.996 ; 11.405 ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 8.764  ; 8.632  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 10.086 ; 9.859  ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 9.935  ; 9.703  ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 8.764  ; 8.627  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 9.392  ; 9.248  ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 11.996 ; 11.405 ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 9.519  ; 9.789  ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 10.669 ; 10.841 ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 10.354 ; 10.194 ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 9.950  ; 9.813  ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 10.493 ; 10.229 ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 10.522 ; 10.344 ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 9.927  ; 9.844  ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 10.001 ; 9.807  ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 10.669 ; 10.841 ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 6.967  ; 6.960  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 6.923  ; 6.916  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 6.918  ; 6.911  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 6.967  ; 6.960  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 6.962  ; 6.955  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 6.907  ; 6.900  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 6.967  ; 6.960  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 6.907  ; 6.900  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 6.967  ; 6.960  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 6.860  ; 6.853  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 10.561 ; 10.350 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 10.561 ; 10.350 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.592  ; 6.509  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.288  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.288  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.973  ; 2.864  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.950  ; 2.841  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.903  ; 2.794  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.792  ; 2.714  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.973  ; 2.864  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.913  ; 2.804  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.928  ; 2.819  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.840  ; 2.762  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.855  ; 2.777  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.933  ; 2.824  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.927  ; 2.818  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.865  ; 2.787  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 2.943  ; 2.834  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 2.802  ; 2.724  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.949  ; 2.840  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.920  ; 2.811  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.969  ; 2.860  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 12.013 ; 11.600 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 10.508 ; 10.145 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 9.505  ; 9.367  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 10.152 ; 9.775  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 10.599 ; 10.402 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 10.030 ; 9.717  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 12.013 ; 11.600 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 9.627  ; 9.459  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 11.221 ; 10.961 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 8.962  ; 8.749  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 9.006  ; 8.800  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 10.562 ; 10.259 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 10.618 ; 10.356 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 10.612 ; 10.405 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 10.534 ; 10.202 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 8.669  ; 8.541  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 11.932 ; 11.523 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.984  ; 2.875  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.928  ; 2.819  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.930  ; 2.821  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.905  ; 2.796  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.277 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.352 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 10.943 ; 10.542 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 11.895 ; 11.544 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 11.905 ; 11.554 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 11.935 ; 11.609 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 11.888 ; 11.536 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 11.888 ; 11.536 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 11.412 ; 11.011 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 11.915 ; 11.589 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 10.943 ; 10.542 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK      ; CCD_MCLK~_Duplicate_2           ; 9.651  ; 9.522  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 11.895 ; 11.569 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 12.225 ; 11.893 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 11.905 ; 11.579 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 12.254 ; 11.920 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 11.895 ; 11.569 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 11.962 ; 11.637 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 11.972 ; 11.647 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 12.248 ; 11.919 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 13.204 ; 12.846 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 6.244  ; 6.161  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 11.851 ; 11.499 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 11.871 ; 11.521 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 11.866 ; 11.515 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 11.901 ; 11.551 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 11.871 ; 11.521 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 12.248 ; 11.919 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 11.851 ; 11.499 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 12.225 ; 11.893 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 13.154 ; 12.800 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 6.309  ; 6.226  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.224  ; 5.141  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.224  ; 5.141  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 10.937 ; 10.713 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 11.953 ; 11.644 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 11.963 ; 11.654 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 11.993 ; 11.709 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 11.946 ; 11.636 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 11.946 ; 11.636 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 11.470 ; 11.111 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 11.973 ; 11.689 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 10.937 ; 10.713 ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.223  ; 5.140  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 11.953 ; 11.669 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 12.283 ; 11.993 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 11.963 ; 11.679 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 12.312 ; 12.020 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 11.953 ; 11.669 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 12.020 ; 11.737 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 12.030 ; 11.747 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 12.306 ; 12.019 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 13.198 ; 13.017 ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 11.909 ; 11.599 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 11.929 ; 11.621 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 11.924 ; 11.615 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 11.959 ; 11.651 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 11.929 ; 11.621 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 12.306 ; 12.019 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 11.909 ; 11.599 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 12.283 ; 11.993 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 13.148 ; 12.971 ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 9.120  ; 9.010  ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 11.581 ; 11.349 ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 10.969 ; 10.975 ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 12.144 ; 11.944 ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 9.120  ; 9.010  ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 9.678  ; 9.515  ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 11.808 ; 11.709 ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 10.367 ; 10.502 ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 9.125  ; 9.045  ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 10.213 ; 10.069 ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 9.461  ; 9.337  ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 9.125  ; 9.056  ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 9.473  ; 9.365  ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 9.142  ; 9.045  ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 9.935  ; 9.935  ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 10.467 ; 10.510 ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 9.024  ; 8.987  ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 9.298  ; 9.201  ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 9.298  ; 9.199  ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 9.223  ; 9.103  ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 9.286  ; 9.187  ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 9.024  ; 8.987  ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 9.338  ; 9.246  ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 9.229  ; 9.339  ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 7.609  ; 7.592  ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 9.591  ; 9.374  ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 9.432  ; 9.300  ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 9.371  ; 8.861  ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 7.976  ; 7.758  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 7.808  ; 7.672  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 7.782  ; 7.592  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 7.609  ; 7.799  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 8.090  ; 7.877  ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 8.090  ; 7.877  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 8.650  ; 8.389  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 8.603  ; 8.465  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 9.193  ; 8.863  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 8.642  ; 8.322  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 8.645  ; 8.324  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 8.490  ; 8.792  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 7.715  ; 7.552  ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 8.299  ; 8.110  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 10.133 ; 9.605  ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 7.715  ; 7.552  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 8.965  ; 8.778  ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 9.132  ; 8.775  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 8.870  ; 8.520  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 8.948  ; 9.184  ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 8.094  ; 7.909  ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 8.094  ; 7.911  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 9.367  ; 9.092  ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 9.203  ; 8.950  ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 8.095  ; 7.909  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 8.695  ; 8.595  ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 11.260 ; 10.646 ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 8.761  ; 9.061  ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 8.714  ; 8.525  ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 9.136  ; 8.890  ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 8.714  ; 8.525  ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 9.224  ; 8.986  ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 9.278  ; 9.033  ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 8.738  ; 8.629  ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 8.749  ; 8.566  ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 9.346  ; 9.552  ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 6.692  ; 6.685  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 6.753  ; 6.746  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 6.747  ; 6.740  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 6.797  ; 6.790  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 6.793  ; 6.786  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 6.738  ; 6.731  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 6.797  ; 6.790  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 6.738  ; 6.731  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 6.797  ; 6.790  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 6.692  ; 6.685  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.416  ; 4.949  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 8.470  ; 4.949  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.416  ; 6.333  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.083  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.083  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.364  ; 2.285  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.520  ; 2.410  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.475  ; 2.365  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.364  ; 2.285  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.544  ; 2.434  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.485  ; 2.375  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.498  ; 2.388  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.411  ; 2.332  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.425  ; 2.346  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.504  ; 2.394  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.498  ; 2.388  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.435  ; 2.356  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 2.514  ; 2.404  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 2.374  ; 2.295  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.519  ; 2.409  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.492  ; 2.382  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.539  ; 2.429  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 6.932  ; 6.766  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 8.448  ; 7.988  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 7.753  ; 7.536  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 8.396  ; 7.958  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 8.277  ; 8.013  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 7.737  ; 7.372  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 9.683  ; 9.214  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 7.568  ; 7.304  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 9.304  ; 8.997  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 7.443  ; 7.163  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 7.275  ; 7.045  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 8.486  ; 8.028  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 8.418  ; 8.108  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 8.629  ; 8.319  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 8.783  ; 8.405  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 6.932  ; 6.766  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 9.694  ; 9.245  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.554  ; 2.444  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.498  ; 2.388  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.502  ; 2.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.477  ; 2.367  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.702 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.778 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.780 ;    ;    ; 8.083 ;
; SW[1]      ; LEDR[1]     ; 7.320 ;    ;    ; 7.614 ;
; SW[2]      ; LEDR[2]     ; 7.695 ;    ;    ; 7.916 ;
; SW[3]      ; LEDR[3]     ; 7.624 ;    ;    ; 7.815 ;
; SW[4]      ; LEDR[4]     ; 7.536 ;    ;    ; 7.806 ;
; SW[5]      ; LEDR[5]     ; 7.682 ;    ;    ; 8.004 ;
; SW[6]      ; LEDR[6]     ; 8.036 ;    ;    ; 8.343 ;
; SW[7]      ; LEDR[7]     ; 7.730 ;    ;    ; 8.047 ;
; SW[8]      ; LEDR[8]     ; 7.982 ;    ;    ; 8.298 ;
; SW[9]      ; LEDR[9]     ; 8.773 ;    ;    ; 9.121 ;
; SW[10]     ; LEDR[10]    ; 8.326 ;    ;    ; 8.646 ;
; SW[11]     ; LEDR[11]    ; 8.291 ;    ;    ; 8.597 ;
; SW[12]     ; LEDR[12]    ; 8.437 ;    ;    ; 8.757 ;
; SW[13]     ; LEDR[13]    ; 7.973 ;    ;    ; 8.297 ;
; SW[14]     ; LEDR[14]    ; 7.993 ;    ;    ; 8.321 ;
; SW[15]     ; LEDR[15]    ; 9.407 ;    ;    ; 9.768 ;
; SW[16]     ; LEDR[16]    ; 7.973 ;    ;    ; 8.297 ;
; SW[17]     ; LEDR[17]    ; 7.918 ;    ;    ; 8.225 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.500 ;    ;    ; 7.789 ;
; SW[1]      ; LEDR[1]     ; 7.057 ;    ;    ; 7.336 ;
; SW[2]      ; LEDR[2]     ; 7.416 ;    ;    ; 7.626 ;
; SW[3]      ; LEDR[3]     ; 7.348 ;    ;    ; 7.529 ;
; SW[4]      ; LEDR[4]     ; 7.263 ;    ;    ; 7.520 ;
; SW[5]      ; LEDR[5]     ; 7.403 ;    ;    ; 7.710 ;
; SW[6]      ; LEDR[6]     ; 7.745 ;    ;    ; 8.037 ;
; SW[7]      ; LEDR[7]     ; 7.450 ;    ;    ; 7.752 ;
; SW[8]      ; LEDR[8]     ; 7.690 ;    ;    ; 7.991 ;
; SW[9]      ; LEDR[9]     ; 8.498 ;    ;    ; 8.832 ;
; SW[10]     ; LEDR[10]    ; 8.020 ;    ;    ; 8.326 ;
; SW[11]     ; LEDR[11]    ; 7.988 ;    ;    ; 8.278 ;
; SW[12]     ; LEDR[12]    ; 8.128 ;    ;    ; 8.432 ;
; SW[13]     ; LEDR[13]    ; 7.682 ;    ;    ; 7.990 ;
; SW[14]     ; LEDR[14]    ; 7.701 ;    ;    ; 8.014 ;
; SW[15]     ; LEDR[15]    ; 9.105 ;    ;    ; 9.451 ;
; SW[16]     ; LEDR[16]    ; 7.681 ;    ;    ; 7.990 ;
; SW[17]     ; LEDR[17]    ; 7.629 ;    ;    ; 7.920 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.772 ; 3.607 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.772 ; 3.607 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.506 ; 4.341 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.898 ; 4.733 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.505 ; 4.340 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.898 ; 4.733 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.846 ; 4.681 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.846 ; 4.681 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.197 ; 5.032 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.496 ; 4.331 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.496 ; 4.331 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.831 ; 4.666 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.124 ; 3.959 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.831 ; 4.666 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.480 ; 4.315 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.099 ; 3.969 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.496 ; 4.331 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.239 ; 3.074 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.239 ; 3.074 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.944 ; 3.779 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.319 ; 4.154 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.943 ; 3.778 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.319 ; 4.154 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.270 ; 4.105 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.270 ; 4.105 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.607 ; 4.442 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.934 ; 3.769 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.934 ; 3.769 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.255 ; 4.090 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.577 ; 3.412 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.255 ; 4.090 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.918 ; 3.753 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.549 ; 3.419 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.934 ; 3.769 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.615     ; 3.780     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.615     ; 3.780     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.334     ; 4.499     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.718     ; 4.883     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.333     ; 4.498     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.718     ; 4.883     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.666     ; 4.831     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.666     ; 4.831     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.003     ; 5.168     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.323     ; 4.488     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.323     ; 4.488     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.649     ; 4.814     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.959     ; 4.124     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.649     ; 4.814     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.305     ; 4.470     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.969     ; 4.099     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.323     ; 4.488     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.081     ; 3.246     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.081     ; 3.246     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.771     ; 3.936     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.141     ; 4.306     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.770     ; 3.935     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.141     ; 4.306     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.090     ; 4.255     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.090     ; 4.255     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.414     ; 4.579     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.761     ; 3.926     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.761     ; 3.926     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.074     ; 4.239     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.412     ; 3.577     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.074     ; 4.239     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.744     ; 3.909     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.419     ; 3.549     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.761     ; 3.926     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -9.271 ; -749.050      ;
; CCD_MCLK~_Duplicate_2                     ; -3.278 ; -12201.350    ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.608 ; -25.521       ;
; GPIO[10]                                  ; -1.312 ; -147.023      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.496  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -1.413 ; -3.505        ;
; GPIO[10]                                  ; -0.211 ; -1.894        ;
; CCD_MCLK~_Duplicate_2                     ; -0.100 ; -0.374        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.139  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.183  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -1.402 ; -232.998      ;
; CCD_MCLK~_Duplicate_2                     ; -0.382 ; -30.792       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 6.189  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CCD_MCLK~_Duplicate_2                     ; 0.247 ; 0.000         ;
; GPIO[10]                                  ; 0.968 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 3.011 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.000 ; -548.096      ;
; CCD_MCLK~_Duplicate_2                     ; -1.000 ; -4545.000     ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.000 ; -51.000       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.755  ; 0.000         ;
; CLOCK_50                                  ; 9.265  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                  ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                            ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -9.271 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.759     ; 9.489      ;
; -9.245 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.760     ; 9.462      ;
; -9.224 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][128] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.762     ; 9.439      ;
; -9.177 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.759     ; 9.395      ;
; -9.174 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][178] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.386      ;
; -9.152 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][224] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.760     ; 9.369      ;
; -9.145 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][219] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.761     ; 9.361      ;
; -9.140 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][76]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.757     ; 9.360      ;
; -9.134 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][130] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.762     ; 9.349      ;
; -9.128 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][178] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.340      ;
; -9.102 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][79]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.759     ; 9.320      ;
; -9.096 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][220] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.761     ; 9.312      ;
; -9.087 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][221] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.761     ; 9.303      ;
; -9.078 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][179] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.290      ;
; -9.077 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][222] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.760     ; 9.294      ;
; -9.061 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][78]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.757     ; 9.281      ;
; -9.060 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][129] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.762     ; 9.275      ;
; -9.058 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][176] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.270      ;
; -9.048 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.759     ; 9.266      ;
; -9.045 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][77]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.757     ; 9.265      ;
; -9.032 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][179] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.244      ;
; -9.019 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][223] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.760     ; 9.236      ;
; -9.007 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][79]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.778     ; 9.206      ;
; -9.005 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][177] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.217      ;
; -9.000 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][128] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.762     ; 9.215      ;
; -8.996 ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][108] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.746     ; 9.227      ;
; -8.985 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][175] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.197      ;
; -8.971 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][87]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.786     ; 9.162      ;
; -8.969 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][85]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.786     ; 9.160      ;
; -8.962 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][174] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.174      ;
; -8.959 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][177] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.171      ;
; -8.957 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.750     ; 9.184      ;
; -8.957 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][176] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.169      ;
; -8.954 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.759     ; 9.172      ;
; -8.950 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][175] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.162      ;
; -8.948 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][84]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.750     ; 9.175      ;
; -8.947 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][267] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 9.173      ;
; -8.936 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][126] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.770     ; 9.143      ;
; -8.926 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][224] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.760     ; 9.143      ;
; -8.919 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][219] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.761     ; 9.135      ;
; -8.917 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][76]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.757     ; 9.137      ;
; -8.914 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.778     ; 9.113      ;
; -8.910 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][130] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.762     ; 9.125      ;
; -8.888 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][86]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.786     ; 9.079      ;
; -8.885 ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][109] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.750     ; 9.112      ;
; -8.880 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][83]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.748     ; 9.109      ;
; -8.879 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][128] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 9.067      ;
; -8.879 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][79]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.759     ; 9.097      ;
; -8.875 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][83]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.750     ; 9.102      ;
; -8.870 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][127] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.770     ; 9.077      ;
; -8.870 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][220] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.761     ; 9.086      ;
; -8.867 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][125] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.770     ; 9.074      ;
; -8.866 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][128] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 9.054      ;
; -8.864 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][226] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.756     ; 9.085      ;
; -8.861 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][221] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.761     ; 9.077      ;
; -8.858 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][267] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 9.084      ;
; -8.854 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][268] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 9.080      ;
; -8.851 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][222] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.760     ; 9.068      ;
; -8.850 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][174] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.062      ;
; -8.841 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][178] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 9.053      ;
; -8.841 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][264] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 9.067      ;
; -8.838 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][78]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.757     ; 9.058      ;
; -8.836 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][129] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.762     ; 9.051      ;
; -8.827 ; ImageRead:myImageRead|ImageReg:myImageArray|image[70][103] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 9.053      ;
; -8.823 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][180] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.768     ; 9.032      ;
; -8.822 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][77]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.757     ; 9.042      ;
; -8.819 ; ImageRead:myImageRead|ImageReg:myImageArray|image[69][104] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.747     ; 9.049      ;
; -8.815 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][133] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.778     ; 9.014      ;
; -8.812 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][125] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.786     ; 9.003      ;
; -8.803 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][129] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 8.991      ;
; -8.800 ; ImageRead:myImageRead|ImageReg:myImageArray|image[70][109] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 9.026      ;
; -8.798 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][224] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 9.024      ;
; -8.795 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][82]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.750     ; 9.022      ;
; -8.790 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][129] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 8.978      ;
; -8.783 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][79]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.778     ; 8.982      ;
; -8.781 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][175] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.780     ; 8.978      ;
; -8.777 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][180] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.768     ; 8.986      ;
; -8.777 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][266] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 9.003      ;
; -8.773 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][226] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 8.999      ;
; -8.773 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][176] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.780     ; 8.970      ;
; -8.772 ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][108] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.746     ; 9.003      ;
; -8.768 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][181] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.766     ; 8.979      ;
; -8.768 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][175] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.780     ; 8.965      ;
; -8.765 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][268] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 8.991      ;
; -8.763 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][174] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.779     ; 8.961      ;
; -8.760 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][176] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.780     ; 8.957      ;
; -8.759 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][263] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 8.985      ;
; -8.758 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][135] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.779     ; 8.956      ;
; -8.755 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][181] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.766     ; 8.966      ;
; -8.752 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][264] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 8.978      ;
; -8.750 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][174] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.779     ; 8.948      ;
; -8.748 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][80]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.759     ; 8.966      ;
; -8.747 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][87]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.786     ; 8.938      ;
; -8.747 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][265] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.751     ; 8.973      ;
; -8.745 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][179] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[7] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.765     ; 8.957      ;
; -8.745 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][135] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.779     ; 8.943      ;
; -8.745 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][85]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.786     ; 8.936      ;
; -8.734 ; ImageRead:myImageRead|ImageReg:myImageArray|image[52][81]  ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.750     ; 8.961      ;
; -8.730 ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][225] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.760     ; 8.947      ;
; -8.727 ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][133] ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.728     ; 8.976      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                         ;
+--------+-----------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.278 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 4.253      ;
; -3.271 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[43][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 4.232      ;
; -3.262 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 4.178      ;
; -3.255 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 4.173      ;
; -3.239 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][131]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.018     ; 4.208      ;
; -3.229 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.202      ;
; -3.227 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][159]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.024     ; 4.190      ;
; -3.225 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[43][135]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.197      ;
; -3.221 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][154]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.163      ;
; -3.221 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.163      ;
; -3.219 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][172]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.161      ;
; -3.218 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][157]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.160      ;
; -3.217 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][156]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.159      ;
; -3.216 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][153]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.158      ;
; -3.203 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 4.178      ;
; -3.202 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][139]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.014      ; 4.203      ;
; -3.196 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[94][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 4.140      ;
; -3.195 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 4.170      ;
; -3.192 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[64][197]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.164      ;
; -3.190 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][138]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 4.130      ;
; -3.188 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[43][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 4.149      ;
; -3.187 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][134]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 4.127      ;
; -3.187 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[114][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.044     ; 4.130      ;
; -3.187 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[113][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.044     ; 4.130      ;
; -3.185 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][136]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 4.125      ;
; -3.184 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][133]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 4.124      ;
; -3.184 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[58][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.003     ; 4.168      ;
; -3.183 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][132]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 4.123      ;
; -3.183 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][135]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 4.123      ;
; -3.183 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[127][205] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.029     ; 4.141      ;
; -3.181 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[122][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.060     ; 4.108      ;
; -3.180 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][135]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.017     ; 4.150      ;
; -3.179 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 4.095      ;
; -3.177 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][127]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.022     ; 4.142      ;
; -3.174 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[122][153] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.060     ; 4.101      ;
; -3.172 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 4.090      ;
; -3.168 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.051     ; 4.104      ;
; -3.164 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][197] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.025     ; 4.126      ;
; -3.161 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.062     ; 4.086      ;
; -3.157 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][197] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.130      ;
; -3.156 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[67][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.000      ; 4.143      ;
; -3.156 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[68][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.000      ; 4.143      ;
; -3.156 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][131]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.018     ; 4.125      ;
; -3.153 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][207] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.016     ; 4.124      ;
; -3.152 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][123]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.022     ; 4.117      ;
; -3.152 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[126][205] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.029     ; 4.110      ;
; -3.149 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][125]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.022     ; 4.114      ;
; -3.149 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.001      ; 4.137      ;
; -3.147 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][126]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.022     ; 4.112      ;
; -3.147 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][128]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.022     ; 4.112      ;
; -3.146 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[114][154] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.027     ; 4.106      ;
; -3.144 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[91][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.033     ; 4.098      ;
; -3.143 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][179]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.021     ; 4.109      ;
; -3.142 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][178]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.021     ; 4.108      ;
; -3.142 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[43][135]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.114      ;
; -3.141 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][177]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.021     ; 4.107      ;
; -3.141 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][176]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.021     ; 4.107      ;
; -3.140 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][124]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.022     ; 4.105      ;
; -3.139 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][151] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.032     ; 4.094      ;
; -3.139 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][216]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.017     ; 4.109      ;
; -3.138 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][154]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.080      ;
; -3.138 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.080      ;
; -3.136 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][172]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.078      ;
; -3.135 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][157]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.077      ;
; -3.134 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[93][158]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.036     ; 4.085      ;
; -3.134 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[115][158] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.049     ; 4.072      ;
; -3.134 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][156]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.076      ;
; -3.133 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][153]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.075      ;
; -3.131 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[128][205] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.004     ; 4.114      ;
; -3.130 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][108]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 4.091      ;
; -3.130 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][103]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 4.091      ;
; -3.130 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][104]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 4.091      ;
; -3.130 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][106]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 4.091      ;
; -3.130 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][107]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 4.091      ;
; -3.130 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[122][156] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.051     ; 4.066      ;
; -3.129 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[72][105]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 4.090      ;
; -3.128 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[114][197] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.017     ; 4.098      ;
; -3.128 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 4.103      ;
; -3.126 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[129][197] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.010     ; 4.103      ;
; -3.125 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[44][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.013     ; 4.099      ;
; -3.124 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[58][219]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.004     ; 4.107      ;
; -3.124 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][158] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.032     ; 4.079      ;
; -3.122 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[122][158] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.051     ; 4.058      ;
; -3.121 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][264]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.094      ;
; -3.121 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[43][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 4.082      ;
; -3.118 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[115][148] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.059     ; 4.046      ;
; -3.118 ; VGA_Controller:u1|H_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[43][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.027     ; 4.078      ;
; -3.117 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[92][153]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.069     ; 4.035      ;
; -3.117 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][219]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.010     ; 4.094      ;
; -3.116 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[82][156]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.045     ; 4.058      ;
; -3.116 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[126][158] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 4.077      ;
; -3.113 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][197]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.085      ;
; -3.113 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[78][223]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.009     ; 4.091      ;
; -3.113 ; VGA_Controller:u1|V_Cont[1] ; ImageRead:myImageRead|ImageReg:myImageArray|image[46][264]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.007     ; 4.093      ;
; -3.113 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[94][149]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 4.057      ;
; -3.112 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[113][159] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.036     ; 4.063      ;
; -3.112 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[113][151] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 4.087      ;
; -3.112 ; VGA_Controller:u1|H_Cont[2] ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][222]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.007     ; 4.092      ;
; -3.112 ; VGA_Controller:u1|H_Cont[6] ; ImageRead:myImageRead|ImageReg:myImageArray|image[120][149] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 4.028      ;
; -3.112 ; VGA_Controller:u1|H_Cont[4] ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.085      ;
+--------+-----------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.608 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.002     ; 2.545      ;
; -1.565 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.002     ; 2.502      ;
; -1.518 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.453      ;
; -1.436 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.371      ;
; -1.374 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.309      ;
; -1.361 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.002     ; 2.298      ;
; -1.335 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.270      ;
; -1.281 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.216      ;
; -1.280 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.215      ;
; -1.280 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.215      ;
; -1.255 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.190      ;
; -1.247 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.182      ;
; -1.214 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.002     ; 2.151      ;
; -1.184 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.119      ;
; -1.173 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.108      ;
; -1.155 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.002     ; 2.092      ;
; -1.107 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.042      ;
; -1.087 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.022      ;
; -1.076 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.011      ;
; -0.717 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.002     ; 1.654      ;
; -0.703 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.002     ; 1.640      ;
; -0.683 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.631      ;
; -0.640 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.588      ;
; -0.608 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.556      ;
; -0.608 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.556      ;
; -0.608 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.556      ;
; -0.608 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.556      ;
; -0.608 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.556      ;
; -0.608 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.556      ;
; -0.593 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.539      ;
; -0.558 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.503      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.507      ;
; -0.557 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.502      ;
; -0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 1.487      ;
; -0.534 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.534 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.534 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.523 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.473      ;
; -0.511 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.457      ;
; -0.489 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 1.442      ;
; -0.483 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.427      ;
; -0.483 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.427      ;
; -0.483 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.427      ;
; -0.483 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.427      ;
; -0.483 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.427      ;
; -0.483 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.427      ;
; -0.479 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.429      ;
; -0.479 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.429      ;
; -0.479 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.429      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.470 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.420      ;
; -0.465 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.410      ;
; -0.464 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.409      ;
; -0.463 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 1.416      ;
; -0.463 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 1.416      ;
; -0.463 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 1.416      ;
; -0.463 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 1.416      ;
; -0.463 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 1.416      ;
; -0.454 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.398      ;
; -0.454 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.398      ;
; -0.454 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.398      ;
; -0.453 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 1.406      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.312 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.794      ; 3.065      ;
; -1.293 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.794      ; 3.046      ;
; -1.292 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.794      ; 3.045      ;
; -1.290 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 3.059      ;
; -1.290 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 3.059      ;
; -1.287 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.072      ;
; -1.287 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.072      ;
; -1.286 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.794      ; 3.039      ;
; -1.285 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.794      ; 3.038      ;
; -1.284 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.846      ; 3.089      ;
; -1.277 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.853      ; 3.089      ;
; -1.271 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 3.040      ;
; -1.271 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 3.040      ;
; -1.270 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 3.039      ;
; -1.270 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 3.039      ;
; -1.268 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.053      ;
; -1.268 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.053      ;
; -1.267 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.052      ;
; -1.267 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.052      ;
; -1.265 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.846      ; 3.070      ;
; -1.264 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.846      ; 3.069      ;
; -1.264 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 3.033      ;
; -1.264 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 3.033      ;
; -1.263 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 3.032      ;
; -1.263 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 3.032      ;
; -1.261 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.046      ;
; -1.261 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.046      ;
; -1.260 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.045      ;
; -1.260 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.045      ;
; -1.258 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.846      ; 3.063      ;
; -1.258 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.853      ; 3.070      ;
; -1.257 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.853      ; 3.069      ;
; -1.257 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.846      ; 3.062      ;
; -1.255 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.830      ; 3.044      ;
; -1.251 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.853      ; 3.063      ;
; -1.250 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.853      ; 3.062      ;
; -1.241 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.794      ; 2.994      ;
; -1.236 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.830      ; 3.025      ;
; -1.235 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.830      ; 3.024      ;
; -1.230 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.794      ; 2.983      ;
; -1.229 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.830      ; 3.018      ;
; -1.228 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.830      ; 3.017      ;
; -1.219 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 2.988      ;
; -1.219 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 2.988      ;
; -1.216 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.001      ;
; -1.216 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 3.001      ;
; -1.213 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.846      ; 3.018      ;
; -1.208 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 2.977      ;
; -1.208 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 2.977      ;
; -1.206 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.853      ; 3.018      ;
; -1.205 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 2.990      ;
; -1.205 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 2.990      ;
; -1.202 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.846      ; 3.007      ;
; -1.195 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.853      ; 3.007      ;
; -1.184 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.830      ; 2.973      ;
; -1.176 ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1                                                                                                                        ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.880      ; 3.015      ;
; -1.173 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.830      ; 2.962      ;
; -1.172 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.119      ; 2.298      ;
; -1.171 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.119      ; 2.297      ;
; -1.170 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.119      ; 2.296      ;
; -1.169 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.119      ; 2.295      ;
; -1.155 ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                        ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.880      ; 2.994      ;
; -1.148 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.812      ; 2.919      ;
; -1.144 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.794      ; 2.897      ;
; -1.144 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.024     ; 2.127      ;
; -1.143 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.024     ; 2.126      ;
; -1.136 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.794      ; 2.889      ;
; -1.136 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.101     ; 2.064      ;
; -1.136 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.101     ; 2.064      ;
; -1.134 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.098     ; 2.065      ;
; -1.132 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.024     ; 2.115      ;
; -1.132 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.074      ; 2.235      ;
; -1.132 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.074      ; 2.235      ;
; -1.131 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.024     ; 2.114      ;
; -1.130 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.077      ; 2.236      ;
; -1.130 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.074      ; 2.233      ;
; -1.130 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.074      ; 2.233      ;
; -1.129 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.812      ; 2.900      ;
; -1.128 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.812      ; 2.899      ;
; -1.128 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.077      ; 2.234      ;
; -1.124 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.101     ; 2.052      ;
; -1.124 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.101     ; 2.052      ;
; -1.122 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.812      ; 2.893      ;
; -1.122 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 2.891      ;
; -1.122 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 2.891      ;
; -1.122 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.098     ; 2.053      ;
; -1.121 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.812      ; 2.892      ;
; -1.119 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 2.904      ;
; -1.119 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 2.904      ;
; -1.117 ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1                                                                                                                        ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.896      ; 2.972      ;
; -1.116 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.846      ; 2.921      ;
; -1.114 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 2.883      ;
; -1.114 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.810      ; 2.883      ;
; -1.111 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 2.896      ;
; -1.111 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.826      ; 2.896      ;
; -1.109 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.853      ; 2.921      ;
; -1.108 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.846      ; 2.913      ;
; -1.107 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.124      ; 2.238      ;
; -1.106 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.124      ; 2.237      ;
; -1.105 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.242     ; 1.870      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 5.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.885     ; 2.556      ;
; 5.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.885     ; 2.556      ;
; 5.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.885     ; 2.556      ;
; 5.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.885     ; 2.556      ;
; 5.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.885     ; 2.556      ;
; 5.528 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.878     ; 2.531      ;
; 5.528 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.878     ; 2.531      ;
; 5.528 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.878     ; 2.531      ;
; 5.528 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.878     ; 2.531      ;
; 5.528 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.878     ; 2.531      ;
; 5.528 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.878     ; 2.531      ;
; 5.532 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.872     ; 2.533      ;
; 5.532 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.872     ; 2.533      ;
; 5.532 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.872     ; 2.533      ;
; 5.532 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.872     ; 2.533      ;
; 5.624 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.867     ; 2.446      ;
; 5.624 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.867     ; 2.446      ;
; 5.624 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.867     ; 2.446      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.883     ; 2.421      ;
; 5.645 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.867     ; 2.425      ;
; 5.645 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.867     ; 2.425      ;
; 5.645 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.867     ; 2.425      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.698 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.880     ; 2.359      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.780 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.876     ; 2.281      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.874     ; 2.247      ;
; 6.160 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.126     ; 3.701      ;
; 6.160 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.126     ; 3.701      ;
; 6.160 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.126     ; 3.701      ;
; 6.160 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.126     ; 3.701      ;
; 6.160 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.126     ; 3.701      ;
; 6.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.119     ; 3.676      ;
; 6.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[9]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.119     ; 3.676      ;
; 6.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.119     ; 3.676      ;
; 6.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.119     ; 3.676      ;
; 6.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.119     ; 3.676      ;
; 6.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.119     ; 3.676      ;
; 6.196 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 3.678      ;
; 6.196 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 3.678      ;
; 6.196 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 3.678      ;
; 6.196 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 3.678      ;
; 6.226 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.126     ; 3.635      ;
; 6.226 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.126     ; 3.635      ;
; 6.226 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.126     ; 3.635      ;
; 6.226 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.126     ; 3.635      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                               ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.413 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.517      ; 0.323      ;
; -1.400 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.488      ; 0.307      ;
; -0.922 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 1.517      ; 0.314      ;
; -0.893 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.488      ; 0.314      ;
; -0.466 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK                                                ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.536      ; 1.261      ;
; -0.226 ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK~_Duplicate_1                                   ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.531      ; 1.496      ;
; 0.162  ; CCD_MCLK~_Duplicate_2                                   ; CCD_MCLK                                                ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 1.536      ; 1.389      ;
; 0.181  ; Reset_Delay:u2|oRST_0                                   ; Reset_Delay:u2|oRST_0                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; MaskLayer:myMaskLayer|state.startFirstMask              ; MaskLayer:myMaskLayer|state.startFirstMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|state.startSecondMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Reset_Delay:u2|oRST_1                                   ; Reset_Delay:u2|oRST_1                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|state.startThirdMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; MaskLayer:myMaskLayer|state.startFifthMask              ; MaskLayer:myMaskLayer|state.startFifthMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; MaskLayer:myMaskLayer|state.startFourthMask             ; MaskLayer:myMaskLayer|state.startFourthMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.184  ; MaskLayer:myMaskLayer|state.waitState                   ; MaskLayer:myMaskLayer|state.waitState                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.188  ; Reset_Delay:u2|Cont[0]                                  ; Reset_Delay:u2|Cont[0]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.191  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.317      ;
; 0.192  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.317      ;
; 0.193  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
; 0.196  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.321      ;
; 0.197  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; MaskLayer:myMaskLayer|state.storeThirdConf              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.322      ;
; 0.200  ; Reset_Delay:u2|Cont[21]                                 ; Reset_Delay:u2|Cont[21]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.326      ;
; 0.200  ; Reset_Delay:u2|Cont[21]                                 ; Reset_Delay:u2|oRST_0                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.326      ;
; 0.200  ; Reset_Delay:u2|Cont[21]                                 ; Reset_Delay:u2|oRST_1                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.326      ;
; 0.200  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; MaskLayer:myMaskLayer|state.startSecondMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.326      ;
; 0.202  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; MaskLayer:myMaskLayer|state.startThirdMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.327      ;
; 0.203  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.329      ;
; 0.203  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.329      ;
; 0.203  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|state.storeSecondConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.329      ;
; 0.203  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.328      ;
; 0.203  ; MaskLayer:myMaskLayer|state.startSecondMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.329      ;
; 0.205  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.330      ;
; 0.205  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.330      ;
; 0.206  ; MaskLayer:myMaskLayer|state.startFourthMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.331      ;
; 0.209  ; MaskLayer:myMaskLayer|state.startFourthMask             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.334      ;
; 0.214  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; MaskLayer:myMaskLayer|state.startFifthMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.339      ;
; 0.215  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState ; MaskLayer:myMaskLayer|state.storeFourthConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.340      ;
; 0.256  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; MaskLayer:myMaskLayer|state.storeFourthConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.381      ;
; 0.258  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.waitState ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.383      ;
; 0.268  ; MaskLayer:myMaskLayer|state.storeThirdConf              ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.393      ;
; 0.273  ; MaskLayer:myMaskLayer|state.storeSecondConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.399      ;
; 0.273  ; MaskLayer:myMaskLayer|state.storeSecondConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.399      ;
; 0.274  ; MaskLayer:myMaskLayer|state.storeFourthConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.waitState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.399      ;
; 0.277  ; MaskLayer:myMaskLayer|state.storeFourthConf             ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.402      ;
; 0.280  ; MaskLayer:myMaskLayer|state.startFifthMask              ; MaskLayer:myMaskLayer|state.storeThirdConf              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.405      ;
; 0.290  ; Reset_Delay:u2|Cont[10]                                 ; Reset_Delay:u2|Cont[10]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.416      ;
; 0.291  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.414      ;
; 0.291  ; Reset_Delay:u2|Cont[8]                                  ; Reset_Delay:u2|Cont[8]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291  ; Reset_Delay:u2|Cont[12]                                 ; Reset_Delay:u2|Cont[12]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292  ; Reset_Delay:u2|Cont[4]                                  ; Reset_Delay:u2|Cont[4]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; Reset_Delay:u2|Cont[6]                                  ; Reset_Delay:u2|Cont[6]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; Reset_Delay:u2|Cont[9]                                  ; Reset_Delay:u2|Cont[9]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; Reset_Delay:u2|Cont[14]                                 ; Reset_Delay:u2|Cont[14]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; Reset_Delay:u2|Cont[16]                                 ; Reset_Delay:u2|Cont[16]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293  ; Reset_Delay:u2|Cont[2]                                  ; Reset_Delay:u2|Cont[2]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; Reset_Delay:u2|Cont[13]                                 ; Reset_Delay:u2|Cont[13]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294  ; Reset_Delay:u2|Cont[3]                                  ; Reset_Delay:u2|Cont[3]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; Reset_Delay:u2|Cont[5]                                  ; Reset_Delay:u2|Cont[5]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; Reset_Delay:u2|Cont[15]                                 ; Reset_Delay:u2|Cont[15]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; Reset_Delay:u2|Cont[17]                                 ; Reset_Delay:u2|Cont[17]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; Reset_Delay:u2|Cont[18]                                 ; Reset_Delay:u2|Cont[18]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.295  ; Reset_Delay:u2|Cont[19]                                 ; Reset_Delay:u2|Cont[19]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.295  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.296  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.startAdd  ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.298  ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState ; MaskLayer:myMaskLayer|state.storeSecondConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299  ; Reset_Delay:u2|Cont[1]                                  ; Reset_Delay:u2|Cont[1]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299  ; Reset_Delay:u2|Cont[0]                                  ; Reset_Delay:u2|Cont[1]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300  ; Reset_Delay:u2|Cont[11]                                 ; Reset_Delay:u2|Cont[11]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.424      ;
; 0.301  ; Reset_Delay:u2|Cont[7]                                  ; Reset_Delay:u2|Cont[7]                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.303  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.303  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.303  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.303  ; Reset_Delay:u2|Cont[20]                                 ; Reset_Delay:u2|Cont[20]                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.429      ;
; 0.304  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.305  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.428      ;
; 0.305  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                      ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.428      ;
; 0.305  ; MaskLayer:myMaskLayer|state.storeFirstConf              ; MaskLayer:myMaskLayer|state.startSecondMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.431      ;
; 0.307  ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState ; MaskLayer:myMaskLayer|state.startFourthMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.432      ;
; 0.309  ; MaskLayer:myMaskLayer|state.startThirdMask              ; MaskLayer:myMaskLayer|state.storeThirdConf              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.434      ;
; 0.310  ; Reset_Delay:u2|Cont[20]                                 ; Reset_Delay:u2|oRST_1                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.436      ;
; 0.312  ; MaskLayer:myMaskLayer|state.storeThirdConf              ; MaskLayer:myMaskLayer|state.startFourthMask             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.437      ;
; 0.313  ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.waitState ; MaskLayer:myMaskLayer|MaskOnePath:Mask1|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.439      ;
; 0.313  ; MaskLayer:myMaskLayer|state.startFourthMask             ; MaskLayer:myMaskLayer|state.storeFourthConf             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.438      ;
; 0.314  ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.waitState ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.startAdd  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.439      ;
; 0.315  ; MaskLayer:myMaskLayer|state.storeFourthConf             ; MaskLayer:myMaskLayer|state.startFifthMask              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.440      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.211 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.752      ; 0.625      ;
; -0.210 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.752      ; 0.626      ;
; -0.202 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.635      ; 0.517      ;
; -0.197 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.626      ; 0.513      ;
; -0.173 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.739      ; 0.650      ;
; -0.150 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.635      ; 0.569      ;
; -0.139 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.593      ; 0.538      ;
; -0.121 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.626      ; 0.589      ;
; -0.121 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.552      ; 0.515      ;
; -0.109 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.626      ; 0.601      ;
; -0.101 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.593      ; 0.576      ;
; -0.034 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.558      ; 0.608      ;
; -0.033 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.558      ; 0.609      ;
; -0.024 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.752      ; 0.812      ;
; -0.024 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.450      ; 0.510      ;
; -0.023 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.752      ; 0.813      ;
; -0.023 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.752      ; 0.813      ;
; -0.023 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.558      ; 0.619      ;
; -0.021 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.450      ; 0.513      ;
; 0.011  ; rCCD_LVAL                                                                                                                                                    ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.605      ; 0.700      ;
; 0.015  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.684      ; 0.783      ;
; 0.017  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.684      ; 0.785      ;
; 0.043  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.698      ; 0.825      ;
; 0.046  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.698      ; 0.828      ;
; 0.103  ; rCCD_DATA[2]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.518      ; 0.705      ;
; 0.114  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.304      ; 0.502      ;
; 0.117  ; rCCD_DATA[3]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.518      ; 0.719      ;
; 0.121  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.489      ; 0.694      ;
; 0.122  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.372      ; 0.578      ;
; 0.133  ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.467      ; 0.684      ;
; 0.144  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.752      ; 0.980      ;
; 0.145  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.450      ; 0.679      ;
; 0.146  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.752      ; 0.982      ;
; 0.147  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.489      ; 0.720      ;
; 0.150  ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.415      ; 0.649      ;
; 0.153  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.450      ; 0.687      ;
; 0.154  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.450      ; 0.688      ;
; 0.170  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.684      ; 0.938      ;
; 0.172  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.242      ; 0.498      ;
; 0.173  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.242      ; 0.499      ;
; 0.175  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.684      ; 0.943      ;
; 0.176  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.684      ; 0.944      ;
; 0.196  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.318      ; 0.598      ;
; 0.197  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.118      ; 0.399      ;
; 0.197  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.042      ; 0.323      ;
; 0.201  ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.104      ; 0.389      ;
; 0.203  ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.331      ; 0.618      ;
; 0.206  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.314      ;
; 0.206  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.042      ; 0.332      ;
; 0.207  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.042      ; 0.333      ;
; 0.212  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.698      ; 0.994      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.448      ; 0.750      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.218  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.962      ;
; 0.220  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.698      ; 1.002      ;
; 0.221  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.698      ; 1.003      ;
; 0.228  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.014      ; 0.326      ;
; 0.228  ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.134      ; 0.446      ;
; 0.235  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.023      ; 0.342      ;
; 0.241  ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                        ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.550      ; 0.875      ;
; 0.242  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.256      ; 0.582      ;
; 0.242  ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.401      ; 0.727      ;
; 0.245  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.256      ; 0.585      ;
; 0.253  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.224      ; 0.561      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                          ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.100 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.doneState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.754      ; 0.768      ;
; -0.093 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.readNothing                     ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.754      ; 0.775      ;
; -0.093 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.waitState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.754      ; 0.775      ;
; -0.088 ; MaskLayer:myMaskLayer|state.doneState                       ; ImageRead:myImageRead|state.readData                        ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.754      ; 0.780      ;
; -0.043 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.doneState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.754      ; 0.825      ;
; -0.036 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.readNothing                     ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.754      ; 0.832      ;
; -0.036 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.waitState                       ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.754      ; 0.832      ;
; -0.031 ; MaskLayer:myMaskLayer|state.waitState                       ; ImageRead:myImageRead|state.readData                        ; CLOCK_50              ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.754      ; 0.837      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][221]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][221]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][220]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][220]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][219]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[51][219]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][174]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][174]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][173]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][173]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][175]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][175]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][176]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][176]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][219]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][219]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][221]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][221]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][220]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[81][220]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][79]   ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][79]   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][80]   ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][80]   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][81]   ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][81]   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][82]   ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][82]   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][267]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[59][267]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][239] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][239] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][261] ; ImageRead:myImageRead|ImageReg:myImageArray|image[116][261] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][243] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][243] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][242] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][242] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][241] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][241] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][240] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][240] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][266]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][266]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][268]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][268]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][267]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][267]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][265]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][265]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][262]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][262]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][263]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[83][263]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][195] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][195] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][192] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][192] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][199] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][199] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][198] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][198] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][197] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][197] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][196] ; ImageRead:myImageRead|ImageReg:myImageArray|image[121][196] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][89]   ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][89]   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][124]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][124]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][90]   ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][90]   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][89]   ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][89]   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][122]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][122]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][123]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][123]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][126]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[57][126]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][128]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][128]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][129]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[62][129]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][184]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][184]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[58][177]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[58][177]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[58][176]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[58][176]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[58][178]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[58][178]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[58][173]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[58][173]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][128]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][128]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][129]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[53][129]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][245] ; ImageRead:myImageRead|ImageReg:myImageArray|image[125][245] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[129][246] ; ImageRead:myImageRead|ImageReg:myImageArray|image[129][246] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[129][245] ; ImageRead:myImageRead|ImageReg:myImageArray|image[129][245] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[129][244] ; ImageRead:myImageRead|ImageReg:myImageArray|image[129][244] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[129][247] ; ImageRead:myImageRead|ImageReg:myImageArray|image[129][247] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][224]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[95][224]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][263]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][263]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][261]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][261]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][262]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][262]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][227]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][227]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][225]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][225]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][226]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][226]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][224]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][224]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][223]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[96][223]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[85][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[85][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[84][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][245]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][245]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][241]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][241]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[73][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][241]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][241]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][245]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][245]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[74][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][244]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][244]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[75][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[76][241]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[76][241]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[76][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[76][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[76][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[76][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][247]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[79][247]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][246]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[60][246]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][243]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][243]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][242]  ; ImageRead:myImageRead|ImageReg:myImageArray|image[61][242]  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.139 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.233      ; 0.476      ;
; 0.157 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.172 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.175 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.187      ; 0.481      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.186      ; 0.483      ;
; 0.194 ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.317      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.201 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.325      ;
; 0.204 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.328      ;
; 0.207 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.331      ;
; 0.233 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.357      ;
; 0.260 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.384      ;
; 0.261 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.385      ;
; 0.263 ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.381      ;
; 0.269 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.393      ;
; 0.286 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.410      ;
; 0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.431      ;
; 0.311 ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.435      ;
; 0.312 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.435      ;
; 0.313 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.437      ;
; 0.314 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.437      ;
; 0.317 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.440      ;
; 0.318 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.442      ;
; 0.323 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.447      ;
; 0.325 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.449      ;
; 0.326 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.450      ;
; 0.327 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.450      ;
; 0.331 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.455      ;
; 0.332 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.455      ;
; 0.333 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.456      ;
; 0.339 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.463      ;
; 0.339 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.463      ;
; 0.342 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.466      ;
; 0.348 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.471      ;
; 0.363 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.485      ;
; 0.364 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.486      ;
; 0.366 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.488      ;
; 0.375 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.499      ;
; 0.377 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.506      ;
; 0.399 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.523      ;
; 0.402 ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.520      ;
; 0.409 ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.527      ;
; 0.410 ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.032      ; 0.526      ;
; 0.414 ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.035      ; 0.533      ;
; 0.460 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.583      ;
; 0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.588      ;
; 0.474 ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.592      ;
; 0.475 ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.035      ; 0.594      ;
; 0.475 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.599      ;
; 0.475 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.599      ;
; 0.478 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.602      ;
; 0.480 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.604      ;
; 0.481 ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.599      ;
; 0.482 ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.600      ;
; 0.482 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.606      ;
; 0.483 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.607      ;
; 0.484 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.608      ;
; 0.484 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.608      ;
; 0.485 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.607      ;
; 0.485 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.608      ;
; 0.486 ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.604      ;
; 0.486 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.609      ;
; 0.486 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.610      ;
; 0.486 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.610      ;
; 0.488 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.611      ;
; 0.489 ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.607      ;
; 0.489 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.612      ;
; 0.492 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.615      ;
; 0.495 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.618      ;
; 0.496 ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.032      ; 0.612      ;
; 0.501 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.628      ;
; 0.502 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.626      ;
; 0.503 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.627      ;
; 0.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.631      ;
; 0.508 ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.032      ; 0.624      ;
; 0.519 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.641      ;
; 0.521 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.648      ;
; 0.526 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.653      ;
; 0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.651      ;
; 0.531 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.654      ;
; 0.537 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.659      ;
; 0.537 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 0.667      ;
; 0.538 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.660      ;
; 0.538 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.662      ;
; 0.541 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.665      ;
; 0.541 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.665      ;
; 0.544 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.671      ;
; 0.544 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.668      ;
; 0.548 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.671      ;
; 0.550 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.672      ;
; 0.551 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.673      ;
; 0.551 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.673      ;
; 0.551 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.674      ;
; 0.556 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.678      ;
; 0.558 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.681      ;
; 0.561 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.684      ;
; 0.563 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.685      ;
; 0.568 ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.035      ; 0.687      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.344     ; 2.035      ;
; -1.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.344     ; 2.035      ;
; -1.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.344     ; 2.035      ;
; -1.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.344     ; 2.035      ;
; -1.388 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.330     ; 2.035      ;
; -1.388 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.330     ; 2.035      ;
; -1.388 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.330     ; 2.035      ;
; -1.388 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.330     ; 2.035      ;
; -1.388 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.330     ; 2.035      ;
; -1.388 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.330     ; 2.035      ;
; -1.388 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.330     ; 2.035      ;
; -1.388 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.330     ; 2.035      ;
; -1.388 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.330     ; 2.035      ;
; -1.388 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.330     ; 2.035      ;
; -1.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.296     ; 2.068      ;
; -1.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.296     ; 2.068      ;
; -1.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.296     ; 2.068      ;
; -1.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.296     ; 2.068      ;
; -1.387 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.296     ; 2.068      ;
; -1.324 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.468     ; 1.833      ;
; -1.324 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.468     ; 1.833      ;
; -1.324 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.468     ; 1.833      ;
; -1.324 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.468     ; 1.833      ;
; -1.324 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.468     ; 1.833      ;
; -1.324 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.468     ; 1.833      ;
; -1.324 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.468     ; 1.833      ;
; -1.324 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.468     ; 1.833      ;
; -1.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.455     ; 1.833      ;
; -1.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.455     ; 1.833      ;
; -1.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.455     ; 1.833      ;
; -1.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.455     ; 1.833      ;
; -1.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.455     ; 1.833      ;
; -1.308 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.450     ; 1.835      ;
; -1.308 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.450     ; 1.835      ;
; -1.308 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.450     ; 1.835      ;
; -1.308 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.450     ; 1.835      ;
; -1.308 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.450     ; 1.835      ;
; -1.308 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.450     ; 1.835      ;
; -1.242 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.407     ; 1.812      ;
; -1.242 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.407     ; 1.812      ;
; -1.242 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.407     ; 1.812      ;
; -1.242 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.407     ; 1.812      ;
; -1.242 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.407     ; 1.812      ;
; -1.242 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.407     ; 1.812      ;
; -1.242 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.407     ; 1.812      ;
; -1.242 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.407     ; 1.812      ;
; -1.242 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]~_Duplicate_1                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.407     ; 1.812      ;
; -1.198 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.312     ; 1.863      ;
; -1.198 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.312     ; 1.863      ;
; -1.198 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.312     ; 1.863      ;
; -1.190 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|mCCD_DVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.330     ; 1.837      ;
; -1.184 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.298     ; 1.863      ;
; -1.184 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.298     ; 1.863      ;
; -1.184 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.298     ; 1.863      ;
; -1.184 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.298     ; 1.863      ;
; -1.178 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.310     ; 1.845      ;
; -1.178 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.310     ; 1.845      ;
; -1.173 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.324     ; 1.826      ;
; -1.173 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.324     ; 1.826      ;
; -1.173 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.324     ; 1.826      ;
; -1.173 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.324     ; 1.826      ;
; -1.173 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.324     ; 1.826      ;
; -1.173 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.324     ; 1.826      ;
; -1.173 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.324     ; 1.826      ;
; -1.173 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.324     ; 1.826      ;
; -1.173 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.324     ; 1.826      ;
; -1.173 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.324     ; 1.826      ;
; -1.173 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.324     ; 1.826      ;
; -1.163 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.296     ; 1.844      ;
; -1.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.265     ; 1.864      ;
; -1.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.265     ; 1.864      ;
; -1.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.265     ; 1.864      ;
; -1.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.265     ; 1.864      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.282     ; 1.835      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.282     ; 1.835      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.282     ; 1.835      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.282     ; 1.835      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.282     ; 1.835      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.282     ; 1.835      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.282     ; 1.835      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.282     ; 1.835      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.282     ; 1.835      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.282     ; 1.835      ;
; -1.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.250     ; 1.864      ;
; -1.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.250     ; 1.864      ;
; -1.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.250     ; 1.864      ;
; -1.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.250     ; 1.864      ;
; -1.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.250     ; 1.864      ;
; -1.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.250     ; 1.864      ;
; -1.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.250     ; 1.864      ;
; -1.085 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.017     ; 2.045      ;
; -1.085 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.017     ; 2.045      ;
; -1.085 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.017     ; 2.045      ;
; -1.085 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.017     ; 2.045      ;
; -1.085 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.017     ; 2.045      ;
; -1.085 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.017     ; 2.045      ;
; -1.085 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.017     ; 2.045      ;
; -1.085 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.017     ; 2.045      ;
; -1.085 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.017     ; 2.045      ;
; -1.085 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.017     ; 2.045      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -0.382 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.653      ; 1.980      ;
; -0.382 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.653      ; 1.980      ;
; -0.382 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.653      ; 1.980      ;
; -0.382 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.653      ; 1.980      ;
; -0.382 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.653      ; 1.980      ;
; -0.382 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.653      ; 1.980      ;
; -0.382 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.653      ; 1.980      ;
; -0.382 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.653      ; 1.980      ;
; -0.382 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.653      ; 1.980      ;
; -0.382 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.653      ; 1.980      ;
; -0.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.653      ; 1.998      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.527      ; 1.807      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.527      ; 1.807      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.527      ; 1.807      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.527      ; 1.807      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.526      ; 1.806      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.527      ; 1.807      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.526      ; 1.806      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.526      ; 1.806      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.526      ; 1.806      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.526      ; 1.806      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.520      ; 1.800      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.520      ; 1.800      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.526      ; 1.806      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.520      ; 1.800      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.520      ; 1.800      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.527      ; 1.807      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.526      ; 1.806      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.526      ; 1.806      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.527      ; 1.807      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.527      ; 1.807      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.527      ; 1.807      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.527      ; 1.807      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.526      ; 1.806      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.518      ; 1.798      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.518      ; 1.798      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.518      ; 1.798      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.518      ; 1.798      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.526      ; 1.806      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.524      ; 1.804      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.526      ; 1.806      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.517      ; 1.797      ;
; -0.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.517      ; 1.797      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.502      ; 1.781      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.502      ; 1.781      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.502      ; 1.781      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.502      ; 1.781      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.502      ; 1.781      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.492      ; 1.771      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.502      ; 1.781      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.502      ; 1.781      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.502      ; 1.781      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.502      ; 1.781      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.490      ; 1.769      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.502      ; 1.781      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.502      ; 1.781      ;
; -0.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.504      ; 1.783      ;
; -0.004 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.566      ; 1.499      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.049      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.189 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.029      ;
; 6.225 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.667     ; 2.067      ;
; 6.225 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.687     ; 2.047      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.842      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.842      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.842      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.842      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.842      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.842      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.842      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.842      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.842      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.842      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.828     ; 1.840      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.828     ; 1.840      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.828     ; 1.840      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.842      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.828     ; 1.840      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.839      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.839      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.839      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.839      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.851      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.851      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.851      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.851      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.851      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.851      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.855      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.812     ; 1.856      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.812     ; 1.856      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.812     ; 1.856      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.812     ; 1.856      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.812     ; 1.856      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.812     ; 1.856      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.851      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.839      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.839      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.828     ; 1.840      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.828     ; 1.840      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.839      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.839      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.828     ; 1.840      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.828     ; 1.840      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.828     ; 1.840      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.839      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.828     ; 1.840      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 1.826      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 1.826      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 1.826      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 1.826      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 1.824      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 1.824      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 1.824      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 1.826      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 1.826      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.247 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.726      ; 1.059      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.694      ; 1.110      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.694      ; 1.110      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.694      ; 1.110      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.694      ; 1.110      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.694      ; 1.110      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.694      ; 1.110      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.694      ; 1.110      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.694      ; 1.110      ;
; 0.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.694      ; 1.114      ;
; 0.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.694      ; 1.114      ;
; 0.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.694      ; 1.114      ;
; 0.328 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.693      ; 1.135      ;
; 0.328 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.693      ; 1.135      ;
; 0.360 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.690      ; 1.164      ;
; 0.360 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.690      ; 1.164      ;
; 0.360 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.690      ; 1.164      ;
; 0.360 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.690      ; 1.164      ;
; 0.360 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.690      ; 1.164      ;
; 0.360 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.690      ; 1.164      ;
; 0.360 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.690      ; 1.164      ;
; 0.365 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.691      ; 1.170      ;
; 0.365 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.691      ; 1.170      ;
; 0.365 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.691      ; 1.170      ;
; 0.526 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.716      ; 1.328      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.687      ; 1.662      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.687      ; 1.662      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.687      ; 1.662      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.687      ; 1.662      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.686      ; 1.661      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.687      ; 1.662      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.686      ; 1.661      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.686      ; 1.661      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.686      ; 1.661      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.686      ; 1.661      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.686      ; 1.661      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.687      ; 1.662      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.686      ; 1.661      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.686      ; 1.661      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.687      ; 1.662      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.687      ; 1.662      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.687      ; 1.662      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.687      ; 1.662      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.686      ; 1.661      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.686      ; 1.661      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.684      ; 1.659      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.686      ; 1.661      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.677      ; 1.652      ;
; 0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.677      ; 1.652      ;
; 0.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.679      ; 1.655      ;
; 0.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.679      ; 1.655      ;
; 0.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.679      ; 1.655      ;
; 0.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.679      ; 1.655      ;
; 0.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.678      ; 1.654      ;
; 0.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.678      ; 1.654      ;
; 0.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.678      ; 1.654      ;
; 0.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.678      ; 1.654      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.661      ; 1.638      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.661      ; 1.638      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.661      ; 1.638      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.661      ; 1.638      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.661      ; 1.638      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.650      ; 1.627      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.648      ; 1.625      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.661      ; 1.638      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.661      ; 1.638      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.648      ; 1.625      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.661      ; 1.638      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.661      ; 1.638      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.648      ; 1.625      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.648      ; 1.625      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.648      ; 1.625      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.648      ; 1.625      ;
; 0.863 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.663      ; 1.640      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'GPIO[10]'                                                                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.619      ; 1.701      ;
; 1.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.564      ; 1.711      ;
; 1.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.564      ; 1.711      ;
; 1.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.564      ; 1.711      ;
; 1.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.564      ; 1.711      ;
; 1.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.564      ; 1.711      ;
; 1.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.564      ; 1.711      ;
; 1.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.564      ; 1.711      ;
; 1.071 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.701      ; 1.858      ;
; 1.072 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.725      ; 1.883      ;
; 1.078 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.717      ; 1.881      ;
; 1.091 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.697      ; 1.874      ;
; 1.091 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.697      ; 1.874      ;
; 1.095 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.682      ; 1.863      ;
; 1.108 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.680      ; 1.874      ;
; 1.108 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.680      ; 1.874      ;
; 1.128 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.663      ; 1.877      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.166 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.412      ; 1.692      ;
; 1.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.432      ; 1.714      ;
; 1.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.432      ; 1.714      ;
; 1.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.432      ; 1.714      ;
; 1.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.432      ; 1.714      ;
; 1.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.432      ; 1.714      ;
; 1.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.432      ; 1.714      ;
; 1.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.432      ; 1.714      ;
; 1.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.432      ; 1.714      ;
; 1.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.432      ; 1.714      ;
; 1.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.432      ; 1.714      ;
; 1.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.432      ; 1.714      ;
; 1.209 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.390      ; 1.713      ;
; 1.209 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.390      ; 1.713      ;
; 1.209 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.390      ; 1.713      ;
; 1.209 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.390      ; 1.713      ;
; 1.209 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.390      ; 1.713      ;
; 1.209 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.390      ; 1.713      ;
; 1.209 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.390      ; 1.713      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.350 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.228      ; 1.692      ;
; 1.364 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.205      ; 1.683      ;
; 1.364 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.205      ; 1.683      ;
; 1.364 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.205      ; 1.683      ;
; 1.364 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.205      ; 1.683      ;
; 1.365 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[0]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.217      ; 1.696      ;
; 1.365 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[1]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.217      ; 1.696      ;
; 1.365 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.217      ; 1.696      ;
; 1.365 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.217      ; 1.696      ;
; 1.365 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.217      ; 1.696      ;
; 1.365 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.217      ; 1.696      ;
; 1.365 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[6]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.217      ; 1.696      ;
; 1.365 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.217      ; 1.696      ;
; 1.365 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.217      ; 1.696      ;
; 1.365 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[8]                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.217      ; 1.696      ;
; 1.378 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.200      ; 1.692      ;
; 1.385 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.175      ; 1.674      ;
; 1.385 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.175      ; 1.674      ;
; 1.385 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.175      ; 1.674      ;
; 1.385 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.175      ; 1.674      ;
; 1.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.184      ; 1.711      ;
; 1.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.184      ; 1.711      ;
; 1.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.184      ; 1.711      ;
; 1.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.184      ; 1.711      ;
; 1.422 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.153      ; 1.689      ;
; 1.422 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.153      ; 1.689      ;
; 1.422 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.153      ; 1.689      ;
; 1.422 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.153      ; 1.689      ;
; 1.422 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.153      ; 1.689      ;
; 1.422 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.153      ; 1.689      ;
; 1.422 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.153      ; 1.689      ;
; 1.422 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.153      ; 1.689      ;
; 1.422 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.153      ; 1.689      ;
; 1.422 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.153      ; 1.689      ;
; 1.422 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.153      ; 1.689      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.011 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.543     ; 1.652      ;
; 3.011 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.543     ; 1.652      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.548     ; 1.648      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.566     ; 1.630      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.566     ; 1.630      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.566     ; 1.630      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.566     ; 1.630      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.566     ; 1.630      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.566     ; 1.630      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.566     ; 1.630      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.566     ; 1.630      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.549     ; 1.647      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.632      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.634      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.566     ; 1.630      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.566     ; 1.630      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.566     ; 1.630      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.569     ; 1.627      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.491     ; 1.706      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.491     ; 1.706      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.491     ; 1.706      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.704      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.491     ; 1.706      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.491     ; 1.706      ;
; 3.013 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.491     ; 1.706      ;
; 3.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.706      ;
; 3.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.706      ;
; 3.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.706      ;
; 3.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.706      ;
; 3.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.706      ;
; 3.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.706      ;
; 3.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.706      ;
; 3.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.706      ;
; 3.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.706      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'                                                                                                                                                         ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; GPIO[10] ; Rise       ; GPIO[10]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[10]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[11]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[12]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[13]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[14]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[15]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[16]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[17]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[18]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[19]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[20]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[21]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[22]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[23]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[24]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[25]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[26]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[27]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[28]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[29]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[2]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[30]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[31]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[3]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[4]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[5]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[6]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[7]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[8]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[9]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Pre_FVAL                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[10]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[4]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[5]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[6]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[7]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[8]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[9]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[2]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[3]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[4]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[4]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[5]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[5]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[6]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[6]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[7]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[7]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[8]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[8]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_FVAL                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_LVAL                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mSTART                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~portb_address_reg0 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][119] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][120] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][141] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][142] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][168] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][169] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][186] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][187] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][213] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][214] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][230] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][231] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][257] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][258] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][43]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][44]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][70]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][71]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][92]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[102][93]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][118] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][119] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][120] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][141] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][142] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][143] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][167] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][168] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][169] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][186] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][187] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][188] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][212] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][213] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][214] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][230] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][231] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][232] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][256] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][257] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][258] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][43]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][44]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][45]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][69]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][70]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][71]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][92]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][93]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[103][94]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][117] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][118] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][119] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][120] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][141] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][142] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][143] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][144] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][166] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][167] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][168] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][169] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][186] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][187] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][188] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][189] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][211] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][212] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][213] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][214] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][230] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][231] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][232] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][233] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][255] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][256] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][257] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][258] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][43]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][44]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][45]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][46]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][68]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][69]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][70]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][71]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][92]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][93]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][94]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[104][95]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[105][117] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[105][118] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[105][119] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[105][120] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[105][141] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[105][142] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[105][143] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[105][144] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[105][166] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; ImageRead:myImageRead|ImageReg:myImageArray|image[105][167] ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                    ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------+
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[0] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[1] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[2] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[3] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[4] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[5] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[6] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[7] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[8] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1|confidence_WHT_out[9] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[0] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[1] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[2] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[3] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[4] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[5] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[6] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[7] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[8] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_WHT_out[9] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[0] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[1] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[2] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[3] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[4] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[5] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[6] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[7] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[8] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_BLK_out[9] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[0] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[1] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[2] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[3] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[4] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[5] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[6] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[7] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[8] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4|confidence_WHT_out[9] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[0] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[1] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[2] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[3] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[4] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[5] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[6] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[7] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[8] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5|confidence_BLK_out[9] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.doneState            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.startAdd             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask3|state.waitState            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.doneState            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.startAdd             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask4|state.waitState            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.doneState            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.startAdd             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask5|state.waitState            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|state.startFifthMask                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|state.startFourthMask                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|state.startThirdMask                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|state.storeFourthConf                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|state.storeThirdConf                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]                                             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]                                            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]                                             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]                                             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]                                             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]                                             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]                                             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]                                             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]                                             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]                                             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]                                             ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2                                              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[0] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[1] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[2] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[3] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[4] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[5] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[6] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[7] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[8] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2|confidence_BLK_out[9] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[0] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[1] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[2] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[3] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[4] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[5] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[6] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[7] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[8] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3|confidence_BLK_out[9] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.doneState            ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.startAdd             ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; MaskLayer:myMaskLayer|MaskOnePath:Mask2|state.waitState            ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]     ; GPIO[10]                        ; -0.360 ; 0.189  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]    ; GPIO[10]                        ; -0.836 ; -0.287 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]    ; GPIO[10]                        ; -0.785 ; -0.236 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]    ; GPIO[10]                        ; -0.684 ; -0.135 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]    ; GPIO[10]                        ; -0.683 ; -0.134 ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]    ; GPIO[10]                        ; -0.795 ; -0.246 ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]    ; GPIO[10]                        ; -0.673 ; -0.124 ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]    ; GPIO[10]                        ; -0.785 ; -0.236 ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]    ; GPIO[10]                        ; -0.707 ; -0.158 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]    ; GPIO[10]                        ; -0.785 ; -0.236 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]    ; GPIO[10]                        ; -0.765 ; -0.216 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]   ; GPIO[10]                        ; -0.360 ; 0.189  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]   ; GPIO[10]                        ; -0.755 ; -0.206 ; Rise       ; GPIO[10]                                  ;
; KEY[*]      ; GPIO[10]                        ; 1.298  ; 2.017  ; Rise       ; GPIO[10]                                  ;
;  KEY[2]     ; GPIO[10]                        ; 1.298  ; 2.017  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]     ; GPIO[10]                        ; 1.005  ; 1.657  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.492  ; 1.363  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.492  ; 1.363  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.038  ; 2.866  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.038  ; 2.866  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.997  ; 1.718  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.765  ; 1.462  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.397  ; 1.055  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.529  ; 1.214  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.651  ; 1.341  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.997  ; 1.718  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.748  ; 1.403  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.442  ; 1.118  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.562  ; 1.225  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.711  ; 1.423  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.299  ; 0.927  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.691  ; 1.379  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.569  ; 1.252  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.598  ; 1.292  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.201  ; 0.828  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.247  ; 0.864  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.497  ; 1.167  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]  ; CLOCK_50                        ; 0.729  ; 1.280  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50                        ; 0.713  ; 1.264  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50                        ; 0.715  ; 1.266  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50                        ; 0.706  ; 1.257  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50                        ; 0.729  ; 1.280  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50                        ; 0.696  ; 1.247  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50                        ; 0.718  ; 1.269  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50                        ; 0.728  ; 1.279  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50                        ; 0.697  ; 1.248  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50                        ; 0.715  ; 1.266  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9] ; CLOCK_50                        ; 0.725  ; 1.276  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]     ; GPIO[10]                        ; 0.956  ; 0.407  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]    ; GPIO[10]                        ; 0.956  ; 0.407  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]    ; GPIO[10]                        ; 0.898  ; 0.349  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]    ; GPIO[10]                        ; 0.797  ; 0.248  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]    ; GPIO[10]                        ; 0.797  ; 0.248  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]    ; GPIO[10]                        ; 0.914  ; 0.365  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]    ; GPIO[10]                        ; 0.787  ; 0.238  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]    ; GPIO[10]                        ; 0.904  ; 0.355  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]    ; GPIO[10]                        ; 0.819  ; 0.270  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]    ; GPIO[10]                        ; 0.898  ; 0.349  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]    ; GPIO[10]                        ; 0.878  ; 0.329  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]   ; GPIO[10]                        ; 0.457  ; -0.092 ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]   ; GPIO[10]                        ; 0.868  ; 0.319  ; Rise       ; GPIO[10]                                  ;
; KEY[*]      ; GPIO[10]                        ; -0.749 ; -1.399 ; Rise       ; GPIO[10]                                  ;
;  KEY[2]     ; GPIO[10]                        ; -1.004 ; -1.688 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]     ; GPIO[10]                        ; -0.749 ; -1.399 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.066  ; -0.726 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.066  ; -0.726 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.419 ; -2.181 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.419 ; -2.181 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.068  ; -0.544 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.477 ; -1.154 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.114 ; -0.748 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.220 ; -0.884 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.361 ; -1.031 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.670 ; -1.371 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.430 ; -1.065 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.137 ; -0.791 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.252 ; -0.894 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.422 ; -1.117 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.031 ; -0.651 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.408 ; -1.085 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.287 ; -0.952 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.314 ; -0.990 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.068  ; -0.544 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.020  ; -0.589 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.216 ; -0.869 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]  ; CLOCK_50                        ; -0.374 ; -0.925 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50                        ; -0.393 ; -0.944 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50                        ; -0.394 ; -0.945 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50                        ; -0.384 ; -0.935 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50                        ; -0.408 ; -0.959 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50                        ; -0.374 ; -0.925 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50                        ; -0.396 ; -0.947 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50                        ; -0.406 ; -0.957 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50                        ; -0.375 ; -0.926 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50                        ; -0.394 ; -0.945 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9] ; CLOCK_50                        ; -0.404 ; -0.955 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 10.406 ; 10.579 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 10.396 ; 10.561 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 10.406 ; 10.571 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 10.401 ; 10.579 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 10.390 ; 10.554 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 10.390 ; 10.554 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 10.075 ; 10.186 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 10.381 ; 10.559 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 9.815  ; 9.928  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK      ; CCD_MCLK~_Duplicate_2           ; 5.947  ; 6.205  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 11.108 ; 11.444 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 10.578 ; 10.781 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 10.371 ; 10.549 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 10.596 ; 10.801 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 10.361 ; 10.539 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 10.427 ; 10.607 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 10.437 ; 10.617 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 10.576 ; 10.788 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 11.108 ; 11.444 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 3.893  ; 3.838  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 11.066 ; 11.402 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 10.365 ; 10.534 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 10.366 ; 10.533 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 10.395 ; 10.564 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 10.365 ; 10.534 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 10.576 ; 10.788 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 10.352 ; 10.519 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 10.578 ; 10.781 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 11.066 ; 11.402 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 3.953  ; 3.898  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 3.249  ; 3.194  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 3.249  ; 3.194  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 10.052 ; 10.499 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 10.042 ; 10.481 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 10.052 ; 10.491 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 10.047 ; 10.499 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 10.036 ; 10.474 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 10.036 ; 10.474 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 9.721  ; 10.106 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 10.027 ; 10.479 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 9.735  ; 9.574  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 3.254  ; 3.199  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 11.028 ; 11.090 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 10.224 ; 10.701 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 10.017 ; 10.469 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 10.242 ; 10.721 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 10.007 ; 10.459 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 10.073 ; 10.527 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 10.083 ; 10.537 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 10.222 ; 10.708 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 11.028 ; 11.090 ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 10.986 ; 11.048 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 10.011 ; 10.454 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 10.012 ; 10.453 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 10.041 ; 10.484 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 10.011 ; 10.454 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 10.222 ; 10.708 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 9.998  ; 10.439 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 10.224 ; 10.701 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 10.986 ; 11.048 ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 8.251  ; 8.530  ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 7.888  ; 8.146  ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 7.907  ; 8.079  ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 8.251  ; 8.413  ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 6.579  ; 6.627  ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 6.752  ; 6.961  ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 8.213  ; 8.530  ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 7.503  ; 7.348  ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 6.915  ; 6.831  ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 6.408  ; 6.483  ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 5.952  ; 6.048  ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 5.756  ; 5.836  ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 5.994  ; 6.043  ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 5.806  ; 5.721  ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 6.480  ; 6.544  ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 6.915  ; 6.831  ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 5.604  ; 5.610  ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 5.511  ; 5.577  ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 5.526  ; 5.565  ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 5.472  ; 5.484  ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 5.501  ; 5.576  ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 5.341  ; 5.415  ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 5.527  ; 5.610  ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 5.604  ; 5.525  ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 6.108  ; 5.820  ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 5.623  ; 5.820  ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 5.541  ; 5.712  ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 6.108  ; 5.801  ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 4.762  ; 4.766  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 4.698  ; 4.724  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 4.675  ; 4.690  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 4.681  ; 4.715  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 5.384  ; 5.380  ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 4.780  ; 4.711  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 5.054  ; 5.070  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 5.085  ; 5.128  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 5.384  ; 5.380  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 5.048  ; 5.018  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 5.024  ; 5.007  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 5.127  ; 5.144  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 6.443  ; 6.188  ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 4.943  ; 4.852  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 6.443  ; 6.188  ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 4.624  ; 4.667  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 5.342  ; 5.335  ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 5.352  ; 5.293  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 5.152  ; 5.154  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 5.459  ; 5.416  ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 7.003  ; 6.816  ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 4.773  ; 4.706  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 5.448  ; 5.500  ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 5.346  ; 5.388  ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 4.774  ; 4.712  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 5.110  ; 5.099  ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 7.003  ; 6.816  ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 5.270  ; 5.269  ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 5.915  ; 5.891  ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 5.654  ; 5.615  ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 5.433  ; 5.393  ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 5.732  ; 5.691  ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 5.759  ; 5.730  ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 5.471  ; 5.412  ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 5.478  ; 5.419  ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 5.915  ; 5.891  ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 3.919  ; 3.922  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 3.875  ; 3.878  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 3.883  ; 3.886  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 3.919  ; 3.922  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 3.910  ; 3.913  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 3.868  ; 3.871  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 3.915  ; 3.918  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 3.868  ; 3.871  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 3.915  ; 3.918  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 3.831  ; 3.834  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.948  ; 6.123  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.948  ; 6.123  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.990  ; 3.935  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.158  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.158  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.776  ; 1.704  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 1.749  ; 1.677  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 1.697  ; 1.625  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 1.603  ; 1.552  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 1.776  ; 1.704  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.707  ; 1.635  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.723  ; 1.651  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.648  ; 1.597  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.666  ; 1.615  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.728  ; 1.656  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.721  ; 1.649  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 1.676  ; 1.625  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.740  ; 1.668  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 1.613  ; 1.562  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 1.748  ; 1.676  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.714  ; 1.642  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.768  ; 1.696  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 6.733  ; 7.049  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 5.870  ; 6.133  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 5.437  ; 5.692  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 5.684  ; 5.929  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 6.034  ; 6.292  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 5.705  ; 5.880  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 6.733  ; 7.049  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 5.520  ; 5.749  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 6.340  ; 6.704  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 5.136  ; 5.306  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 5.166  ; 5.344  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 5.961  ; 6.231  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 6.005  ; 6.242  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 6.050  ; 6.327  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 5.951  ; 6.236  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 4.957  ; 5.158  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 6.660  ; 6.982  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 1.782  ; 1.710  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.726  ; 1.654  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 1.724  ; 1.652  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.703  ; 1.631  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.647 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.700 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 6.102  ; 6.278  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 6.629  ; 6.911  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 6.639  ; 6.921  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 6.633  ; 6.928  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 6.624  ; 6.905  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 6.624  ; 6.905  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 6.320  ; 6.550  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 6.613  ; 6.908  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 6.102  ; 6.278  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK      ; CCD_MCLK~_Duplicate_2           ; 5.543  ; 5.771  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 6.593  ; 6.888  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 6.803  ; 7.120  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 6.603  ; 6.898  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 6.820  ; 7.141  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 6.593  ; 6.888  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 6.659  ; 6.954  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 6.669  ; 6.964  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 6.800  ; 7.127  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 7.344  ; 7.734  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 3.796  ; 3.741  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 6.585  ; 6.869  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 6.597  ; 6.883  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 6.599  ; 6.882  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 6.627  ; 6.913  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 6.597  ; 6.883  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 6.800  ; 7.127  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 6.585  ; 6.869  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 6.803  ; 7.120  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 7.302  ; 7.692  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 3.855  ; 3.800  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 6.201  ; 6.169  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 6.625  ; 6.916  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 6.635  ; 6.926  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 6.629  ; 6.933  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 6.620  ; 6.910  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 6.620  ; 6.910  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 6.316  ; 6.555  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 6.609  ; 6.913  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 6.201  ; 6.169  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 3.195  ; 3.140  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 6.589  ; 6.893  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 6.799  ; 7.125  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 6.599  ; 6.903  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 6.816  ; 7.146  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 6.589  ; 6.893  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 6.655  ; 6.959  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 6.665  ; 6.969  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 6.796  ; 7.132  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 7.443  ; 7.625  ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 6.581  ; 6.874  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 6.593  ; 6.888  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 6.595  ; 6.887  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 6.623  ; 6.918  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 6.593  ; 6.888  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 6.796  ; 7.132  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 6.581  ; 6.874  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 6.799  ; 7.125  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 7.401  ; 7.583  ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 4.945  ; 4.973  ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 6.214  ; 6.446  ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 6.245  ; 6.427  ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 6.538  ; 6.830  ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 4.945  ; 4.973  ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 5.422  ; 5.295  ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 6.651  ; 6.868  ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 5.843  ; 5.695  ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 4.954  ; 5.028  ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 5.550  ; 5.658  ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 5.140  ; 5.215  ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 4.954  ; 5.028  ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 5.155  ; 5.236  ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 4.982  ; 5.031  ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 5.684  ; 5.757  ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 6.098  ; 5.994  ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 4.951  ; 4.979  ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 5.070  ; 5.144  ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 5.072  ; 5.146  ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 5.022  ; 5.076  ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 5.066  ; 5.134  ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 4.951  ; 4.979  ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 5.109  ; 5.172  ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 5.172  ; 5.104  ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 4.284  ; 4.283  ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 5.185  ; 5.373  ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 5.084  ; 5.280  ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 5.683  ; 5.423  ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 4.354  ; 4.354  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 4.365  ; 4.303  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 4.300  ; 4.283  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 4.284  ; 4.292  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 4.327  ; 4.295  ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 4.327  ; 4.295  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 4.616  ; 4.614  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 4.724  ; 4.672  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 4.910  ; 4.939  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 4.586  ; 4.653  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 4.589  ; 4.652  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 4.683  ; 4.677  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 4.179  ; 4.097  ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 4.466  ; 4.429  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 5.993  ; 5.718  ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 4.179  ; 4.097  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 4.847  ; 4.869  ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 4.858  ; 4.920  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 4.692  ; 4.742  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 4.973  ; 4.942  ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 4.348  ; 4.312  ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 4.348  ; 4.312  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 5.001  ; 5.052  ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 4.905  ; 4.957  ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 4.350  ; 4.312  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 4.718  ; 4.688  ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 6.562  ; 6.382  ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 4.842  ; 4.826  ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 4.672  ; 4.635  ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 4.880  ; 4.858  ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 4.672  ; 4.635  ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 4.955  ; 4.942  ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 4.981  ; 4.971  ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 4.849  ; 4.664  ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 4.712  ; 4.675  ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 5.147  ; 5.112  ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 3.740  ; 3.743  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 3.782  ; 3.785  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 3.789  ; 3.792  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 3.826  ; 3.829  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 3.818  ; 3.821  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 3.776  ; 3.779  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 3.822  ; 3.825  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 3.776  ; 3.779  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 3.822  ; 3.825  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 3.740  ; 3.743  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.890  ; 3.022  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.914  ; 3.022  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.890  ; 3.835  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.055  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.055  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 1.492  ; 1.421  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 1.442  ; 1.371  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 1.519  ; 1.448  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.452  ; 1.381  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.467  ; 1.396  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.392  ; 1.342  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.410  ; 1.360  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.472  ; 1.401  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.466  ; 1.395  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 1.419  ; 1.369  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.484  ; 1.413  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 1.359  ; 1.309  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 1.491  ; 1.420  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.459  ; 1.388  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.511  ; 1.440  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 3.804  ; 4.076  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 4.521  ; 4.835  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 4.264  ; 4.572  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 4.513  ; 4.821  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 4.545  ; 4.887  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 4.237  ; 4.508  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 5.238  ; 5.647  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 4.174  ; 4.453  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 5.084  ; 5.502  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 4.081  ; 4.338  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 4.017  ; 4.274  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 4.579  ; 4.892  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 4.601  ; 4.940  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 4.709  ; 5.068  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 4.797  ; 5.143  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 3.804  ; 4.076  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 5.237  ; 5.664  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 1.525  ; 1.454  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.470  ; 1.399  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 1.469  ; 1.398  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.449  ; 1.378  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.887 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.941 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.627 ;    ;    ; 5.360 ;
; SW[1]      ; LEDR[1]     ; 4.338 ;    ;    ; 5.039 ;
; SW[2]      ; LEDR[2]     ; 4.505 ;    ;    ; 5.216 ;
; SW[3]      ; LEDR[3]     ; 4.454 ;    ;    ; 5.151 ;
; SW[4]      ; LEDR[4]     ; 4.437 ;    ;    ; 5.147 ;
; SW[5]      ; LEDR[5]     ; 4.541 ;    ;    ; 5.281 ;
; SW[6]      ; LEDR[6]     ; 4.747 ;    ;    ; 5.513 ;
; SW[7]      ; LEDR[7]     ; 4.575 ;    ;    ; 5.318 ;
; SW[8]      ; LEDR[8]     ; 4.690 ;    ;    ; 5.455 ;
; SW[9]      ; LEDR[9]     ; 5.396 ;    ;    ; 6.178 ;
; SW[10]     ; LEDR[10]    ; 4.878 ;    ;    ; 5.673 ;
; SW[11]     ; LEDR[11]    ; 4.858 ;    ;    ; 5.651 ;
; SW[12]     ; LEDR[12]    ; 4.963 ;    ;    ; 5.776 ;
; SW[13]     ; LEDR[13]    ; 4.684 ;    ;    ; 5.455 ;
; SW[14]     ; LEDR[14]    ; 4.696 ;    ;    ; 5.473 ;
; SW[15]     ; LEDR[15]    ; 5.733 ;    ;    ; 6.574 ;
; SW[16]     ; LEDR[16]    ; 4.672 ;    ;    ; 5.447 ;
; SW[17]     ; LEDR[17]    ; 4.642 ;    ;    ; 5.404 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.470 ;    ;    ; 5.191 ;
; SW[1]      ; LEDR[1]     ; 4.190 ;    ;    ; 4.881 ;
; SW[2]      ; LEDR[2]     ; 4.351 ;    ;    ; 5.051 ;
; SW[3]      ; LEDR[3]     ; 4.302 ;    ;    ; 4.988 ;
; SW[4]      ; LEDR[4]     ; 4.285 ;    ;    ; 4.984 ;
; SW[5]      ; LEDR[5]     ; 4.386 ;    ;    ; 5.113 ;
; SW[6]      ; LEDR[6]     ; 4.584 ;    ;    ; 5.337 ;
; SW[7]      ; LEDR[7]     ; 4.419 ;    ;    ; 5.148 ;
; SW[8]      ; LEDR[8]     ; 4.527 ;    ;    ; 5.279 ;
; SW[9]      ; LEDR[9]     ; 5.243 ;    ;    ; 6.013 ;
; SW[10]     ; LEDR[10]    ; 4.708 ;    ;    ; 5.488 ;
; SW[11]     ; LEDR[11]    ; 4.689 ;    ;    ; 5.467 ;
; SW[12]     ; LEDR[12]    ; 4.790 ;    ;    ; 5.587 ;
; SW[13]     ; LEDR[13]    ; 4.521 ;    ;    ; 5.279 ;
; SW[14]     ; LEDR[14]    ; 4.532 ;    ;    ; 5.295 ;
; SW[15]     ; LEDR[15]    ; 5.564 ;    ;    ; 6.392 ;
; SW[16]     ; LEDR[16]    ; 4.509 ;    ;    ; 5.270 ;
; SW[17]     ; LEDR[17]    ; 4.480 ;    ;    ; 5.229 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.149 ; 2.056 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.149 ; 2.056 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.563 ; 2.470 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.776 ; 2.683 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.562 ; 2.469 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.776 ; 2.683 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.747 ; 2.654 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.747 ; 2.654 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.942 ; 2.849 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.553 ; 2.460 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.553 ; 2.460 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.733 ; 2.640 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.343 ; 2.250 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.733 ; 2.640 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.538 ; 2.445 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.305 ; 2.240 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.553 ; 2.460 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.839 ; 1.746 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.839 ; 1.746 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.237 ; 2.144 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.442 ; 2.349 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.236 ; 2.143 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.442 ; 2.349 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.414 ; 2.321 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.414 ; 2.321 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.601 ; 2.508 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.227 ; 2.134 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.227 ; 2.134 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.401 ; 2.308 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.026 ; 1.933 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.401 ; 2.308 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.213 ; 2.120 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.986 ; 1.921 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.227 ; 2.134 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.118     ; 2.211     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.118     ; 2.211     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.592     ; 2.685     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.839     ; 2.932     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.591     ; 2.684     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.839     ; 2.932     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.805     ; 2.898     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.805     ; 2.898     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.023     ; 3.116     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.582     ; 2.675     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.582     ; 2.675     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.789     ; 2.882     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.341     ; 2.434     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.789     ; 2.882     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.564     ; 2.657     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.338     ; 2.403     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.582     ; 2.675     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.806     ; 1.899     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.806     ; 1.899     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.262     ; 2.355     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.499     ; 2.592     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.261     ; 2.354     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.499     ; 2.592     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.465     ; 2.558     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.465     ; 2.558     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.675     ; 2.768     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.251     ; 2.344     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.251     ; 2.344     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.450     ; 2.543     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.020     ; 2.113     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.450     ; 2.543     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.234     ; 2.327     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.015     ; 2.080     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.251     ; 2.344     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+--------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                      ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                           ; -20.348    ; -2.757 ; -3.235   ; 0.247   ; -3.210              ;
;  CCD_MCLK~_Duplicate_2                     ; -7.281     ; -0.100 ; -1.728   ; 0.247   ; -2.693              ;
;  CLOCK_50                                  ; -20.348    ; -2.757 ; N/A      ; N/A     ; 9.265               ;
;  GPIO[10]                                  ; -3.448     ; -0.405 ; -3.235   ; 0.968   ; -3.210              ;
;  I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -4.335     ; 0.183  ; N/A      ; N/A     ; -1.285              ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; 1.614      ; 0.139  ; 2.912    ; 3.011   ; 4.708               ;
; Design-wide TNS                            ; -30636.081 ; -9.589 ; -738.11  ; 0.0     ; -6503.229           ;
;  CCD_MCLK~_Duplicate_2                     ; -28308.755 ; -0.374 ; -164.087 ; 0.000   ; -5855.813           ;
;  CLOCK_50                                  ; -1621.614  ; -6.669 ; N/A      ; N/A     ; 0.000               ;
;  GPIO[10]                                  ; -600.167   ; -2.927 ; -574.023 ; 0.000   ; -581.881            ;
;  I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -105.545   ; 0.000  ; N/A      ; N/A     ; -65.535             ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000      ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------+------------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]     ; GPIO[10]                        ; -0.360 ; 0.189  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]    ; GPIO[10]                        ; -0.836 ; -0.287 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]    ; GPIO[10]                        ; -0.785 ; -0.236 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]    ; GPIO[10]                        ; -0.684 ; -0.135 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]    ; GPIO[10]                        ; -0.683 ; -0.134 ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]    ; GPIO[10]                        ; -0.795 ; -0.246 ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]    ; GPIO[10]                        ; -0.673 ; -0.124 ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]    ; GPIO[10]                        ; -0.785 ; -0.236 ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]    ; GPIO[10]                        ; -0.707 ; -0.158 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]    ; GPIO[10]                        ; -0.785 ; -0.236 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]    ; GPIO[10]                        ; -0.765 ; -0.216 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]   ; GPIO[10]                        ; -0.360 ; 0.189  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]   ; GPIO[10]                        ; -0.755 ; -0.206 ; Rise       ; GPIO[10]                                  ;
; KEY[*]      ; GPIO[10]                        ; 2.294  ; 2.762  ; Rise       ; GPIO[10]                                  ;
;  KEY[2]     ; GPIO[10]                        ; 2.294  ; 2.762  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]     ; GPIO[10]                        ; 1.653  ; 2.070  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.221  ; 1.745  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.221  ; 1.745  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.330  ; 4.735  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.330  ; 4.735  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.145  ; 2.581  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.647  ; 2.086  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.824  ; 1.244  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.113  ; 1.543  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.457  ; 1.877  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.145  ; 2.581  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.621  ; 1.979  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.908  ; 1.353  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.196  ; 1.616  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.510  ; 1.976  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.668  ; 1.050  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.427  ; 1.845  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.284  ; 1.692  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.326  ; 1.747  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.444  ; 0.828  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.579  ; 0.962  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.079  ; 1.448  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]  ; CLOCK_50                        ; 1.389  ; 1.568  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50                        ; 1.367  ; 1.546  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50                        ; 1.374  ; 1.553  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50                        ; 1.363  ; 1.542  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50                        ; 1.389  ; 1.568  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50                        ; 1.353  ; 1.532  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50                        ; 1.377  ; 1.556  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50                        ; 1.387  ; 1.566  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50                        ; 1.357  ; 1.536  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50                        ; 1.371  ; 1.550  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9] ; CLOCK_50                        ; 1.381  ; 1.560  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]     ; GPIO[10]                        ; 1.979  ; 1.801  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]    ; GPIO[10]                        ; 1.979  ; 1.801  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]    ; GPIO[10]                        ; 1.829  ; 1.651  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]    ; GPIO[10]                        ; 1.652  ; 1.474  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]    ; GPIO[10]                        ; 1.673  ; 1.495  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]    ; GPIO[10]                        ; 1.914  ; 1.736  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]    ; GPIO[10]                        ; 1.663  ; 1.485  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]    ; GPIO[10]                        ; 1.904  ; 1.726  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]    ; GPIO[10]                        ; 1.733  ; 1.555  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]    ; GPIO[10]                        ; 1.829  ; 1.651  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]    ; GPIO[10]                        ; 1.809  ; 1.631  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]   ; GPIO[10]                        ; 1.013  ; 0.835  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]   ; GPIO[10]                        ; 1.799  ; 1.621  ; Rise       ; GPIO[10]                                  ;
; KEY[*]      ; GPIO[10]                        ; -0.749 ; -1.151 ; Rise       ; GPIO[10]                                  ;
;  KEY[2]     ; GPIO[10]                        ; -1.004 ; -1.639 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]     ; GPIO[10]                        ; -0.749 ; -1.151 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.066  ; -0.278 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.066  ; -0.278 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.419 ; -2.181 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.419 ; -2.181 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.150  ; -0.061 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.477 ; -1.154 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.114 ; -0.405 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.220 ; -0.619 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.361 ; -0.954 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.670 ; -1.371 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.430 ; -0.992 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.137 ; -0.459 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.252 ; -0.685 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.422 ; -1.055 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.031 ; -0.296 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.408 ; -0.986 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.287 ; -0.812 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.314 ; -0.860 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.150  ; -0.061 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.026  ; -0.218 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.216 ; -0.599 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]  ; CLOCK_50                        ; -0.374 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50                        ; -0.393 ; -0.790 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50                        ; -0.394 ; -0.795 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50                        ; -0.384 ; -0.786 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50                        ; -0.408 ; -0.809 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50                        ; -0.374 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50                        ; -0.396 ; -0.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50                        ; -0.406 ; -0.809 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50                        ; -0.375 ; -0.777 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50                        ; -0.394 ; -0.794 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9] ; CLOCK_50                        ; -0.404 ; -0.804 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 20.537 ; 20.579 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 20.496 ; 20.486 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 20.506 ; 20.496 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 20.537 ; 20.579 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 20.488 ; 20.478 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 20.488 ; 20.478 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 19.961 ; 19.880 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 20.517 ; 20.559 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 19.487 ; 19.253 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK      ; CCD_MCLK~_Duplicate_2           ; 11.411 ; 11.458 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 21.995 ; 21.931 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 20.866 ; 20.898 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 20.507 ; 20.549 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 20.894 ; 20.927 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 20.497 ; 20.539 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 20.564 ; 20.607 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 20.574 ; 20.617 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 20.896 ; 20.928 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 21.995 ; 21.931 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 7.129  ; 7.031  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 21.946 ; 21.882 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 20.473 ; 20.466 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 20.467 ; 20.458 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 20.503 ; 20.496 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 20.473 ; 20.466 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 20.896 ; 20.928 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 20.452 ; 20.442 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 20.866 ; 20.898 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 21.946 ; 21.882 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 7.197  ; 7.099  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 19.676 ; 19.679 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 19.635 ; 19.586 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 19.645 ; 19.596 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 19.676 ; 19.679 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 19.627 ; 19.578 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 19.627 ; 19.578 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 19.100 ; 18.980 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 19.656 ; 19.659 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 18.587 ; 18.392 ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.927  ; 5.829  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 21.095 ; 21.070 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 20.005 ; 19.998 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 19.646 ; 19.649 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 20.033 ; 20.027 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 19.636 ; 19.639 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 19.703 ; 19.707 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 19.713 ; 19.717 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 20.035 ; 20.028 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 21.095 ; 21.070 ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 21.046 ; 21.021 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 19.612 ; 19.566 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 19.606 ; 19.558 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 19.642 ; 19.596 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 19.612 ; 19.566 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 20.035 ; 20.028 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 19.591 ; 19.542 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 20.005 ; 19.998 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 21.046 ; 21.021 ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 15.925 ; 15.866 ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 15.311 ; 15.189 ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 14.681 ; 14.753 ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 15.925 ; 15.866 ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 12.549 ; 12.514 ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 13.172 ; 13.083 ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 15.644 ; 15.609 ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 14.009 ; 14.085 ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 12.924 ; 12.869 ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 12.445 ; 12.443 ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 11.623 ; 11.537 ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 11.245 ; 11.206 ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 11.637 ; 11.632 ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 11.230 ; 11.266 ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 12.154 ; 12.276 ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 12.924 ; 12.869 ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 10.809 ; 10.790 ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 10.760 ; 10.695 ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 10.752 ; 10.724 ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 10.655 ; 10.618 ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 10.745 ; 10.678 ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 10.451 ; 10.380 ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 10.809 ; 10.742 ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 10.715 ; 10.790 ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 11.193 ; 11.102 ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 11.193 ; 11.102 ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 11.064 ; 11.045 ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 11.027 ; 10.564 ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 9.375  ; 9.230  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 9.186  ; 9.071  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 9.152  ; 9.018  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 9.041  ; 9.206  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 10.728 ; 10.497 ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 9.548  ; 9.362  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 10.113 ; 9.963  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 10.061 ; 9.983  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 10.728 ; 10.497 ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 10.093 ; 9.880  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 10.046 ; 9.849  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 10.082 ; 10.298 ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 11.874 ; 11.438 ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 9.800  ; 9.665  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 11.874 ; 11.438 ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 9.406  ; 9.233  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 10.539 ; 10.440 ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 10.599 ; 10.439 ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 10.308 ; 10.105 ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 10.603 ; 10.763 ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 13.037 ; 12.567 ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 9.511  ; 9.341  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 10.885 ; 10.732 ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 10.697 ; 10.541 ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 9.509  ; 9.339  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 10.174 ; 10.029 ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 13.037 ; 12.567 ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 10.332 ; 10.545 ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 11.518 ; 11.626 ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 11.161 ; 10.988 ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 10.679 ; 10.563 ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 11.249 ; 11.048 ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 11.300 ; 11.154 ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 10.717 ; 10.599 ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 10.735 ; 10.556 ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 11.518 ; 11.626 ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 7.643  ; 7.608  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 7.605  ; 7.570  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 7.592  ; 7.557  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 7.641  ; 7.606  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 7.629  ; 7.594  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 7.579  ; 7.544  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 7.643  ; 7.608  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 7.579  ; 7.544  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 7.643  ; 7.608  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 7.526  ; 7.491  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 11.541 ; 11.475 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 11.541 ; 11.475 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.301  ; 7.203  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.827  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.827  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 3.200  ; 3.102  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 3.036  ; 2.944  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 3.210  ; 3.112  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 3.225  ; 3.127  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 3.084  ; 2.992  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 3.097  ; 3.005  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 3.229  ; 3.131  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 3.223  ; 3.125  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 3.109  ; 3.017  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 3.240  ; 3.142  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 3.046  ; 2.954  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 3.217  ; 3.119  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 3.264  ; 3.166  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 13.015 ; 12.856 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 11.398 ; 11.310 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 10.363 ; 10.416 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 11.020 ; 10.877 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 11.544 ; 11.514 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 10.923 ; 10.743 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 13.015 ; 12.856 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 10.511 ; 10.498 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 12.195 ; 12.174 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 9.779  ; 9.724  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 9.824  ; 9.770  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 11.483 ; 11.407 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 11.550 ; 11.480 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 11.557 ; 11.543 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 11.422 ; 11.349 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 9.406  ; 9.423  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 12.931 ; 12.773 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 3.281  ; 3.183  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 3.222  ; 3.124  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 3.227  ; 3.129  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 3.201  ; 3.103  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.277 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.352 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 6.102  ; 6.278  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 6.629  ; 6.911  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 6.639  ; 6.921  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 6.633  ; 6.928  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 6.624  ; 6.905  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 6.624  ; 6.905  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 6.320  ; 6.550  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 6.613  ; 6.908  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 6.102  ; 6.278  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK      ; CCD_MCLK~_Duplicate_2           ; 5.543  ; 5.771  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 6.593  ; 6.888  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 6.803  ; 7.120  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 6.603  ; 6.898  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 6.820  ; 7.141  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 6.593  ; 6.888  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 6.659  ; 6.954  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 6.669  ; 6.964  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 6.800  ; 7.127  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 7.344  ; 7.734  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 3.796  ; 3.741  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 6.585  ; 6.869  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 6.597  ; 6.883  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 6.599  ; 6.882  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 6.627  ; 6.913  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 6.597  ; 6.883  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 6.800  ; 7.127  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 6.585  ; 6.869  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 6.803  ; 7.120  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 7.302  ; 7.692  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 3.855  ; 3.800  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 6.201  ; 6.169  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 6.625  ; 6.916  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 6.635  ; 6.926  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 6.629  ; 6.933  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 6.620  ; 6.910  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 6.620  ; 6.910  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 6.316  ; 6.555  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 6.609  ; 6.913  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 6.201  ; 6.169  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 3.195  ; 3.140  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 6.589  ; 6.893  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 6.799  ; 7.125  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 6.599  ; 6.903  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 6.816  ; 7.146  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 6.589  ; 6.893  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 6.655  ; 6.959  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 6.665  ; 6.969  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 6.796  ; 7.132  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 7.443  ; 7.625  ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 6.581  ; 6.874  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 6.593  ; 6.888  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 6.595  ; 6.887  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 6.623  ; 6.918  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 6.593  ; 6.888  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 6.796  ; 7.132  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 6.581  ; 6.874  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 6.799  ; 7.125  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 7.401  ; 7.583  ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 4.945  ; 4.973  ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 6.214  ; 6.446  ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 6.245  ; 6.427  ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 6.538  ; 6.830  ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 4.945  ; 4.973  ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 5.422  ; 5.295  ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 6.651  ; 6.868  ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 5.843  ; 5.695  ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 4.954  ; 5.028  ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 5.550  ; 5.658  ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 5.140  ; 5.215  ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 4.954  ; 5.028  ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 5.155  ; 5.236  ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 4.982  ; 5.031  ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 5.684  ; 5.757  ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 6.098  ; 5.994  ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 4.951  ; 4.979  ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 5.070  ; 5.144  ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 5.072  ; 5.146  ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 5.022  ; 5.076  ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 5.066  ; 5.134  ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 4.951  ; 4.979  ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 5.109  ; 5.172  ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 5.172  ; 5.104  ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 4.284  ; 4.283  ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 5.185  ; 5.373  ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 5.084  ; 5.280  ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 5.683  ; 5.423  ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 4.354  ; 4.354  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 4.365  ; 4.303  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 4.300  ; 4.283  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 4.284  ; 4.292  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 4.327  ; 4.295  ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 4.327  ; 4.295  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 4.616  ; 4.614  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 4.724  ; 4.672  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 4.910  ; 4.939  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 4.586  ; 4.653  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 4.589  ; 4.652  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 4.683  ; 4.677  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 4.179  ; 4.097  ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 4.466  ; 4.429  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 5.993  ; 5.718  ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 4.179  ; 4.097  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 4.847  ; 4.869  ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 4.858  ; 4.920  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 4.692  ; 4.742  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 4.973  ; 4.942  ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 4.348  ; 4.312  ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 4.348  ; 4.312  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 5.001  ; 5.052  ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 4.905  ; 4.957  ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 4.350  ; 4.312  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 4.718  ; 4.688  ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 6.562  ; 6.382  ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 4.842  ; 4.826  ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 4.672  ; 4.635  ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 4.880  ; 4.858  ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 4.672  ; 4.635  ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 4.955  ; 4.942  ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 4.981  ; 4.971  ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 4.849  ; 4.664  ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 4.712  ; 4.675  ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 5.147  ; 5.112  ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 3.740  ; 3.743  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 3.782  ; 3.785  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 3.789  ; 3.792  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 3.826  ; 3.829  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 3.818  ; 3.821  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 3.776  ; 3.779  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 3.822  ; 3.825  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 3.776  ; 3.779  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 3.822  ; 3.825  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 3.740  ; 3.743  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.890  ; 3.022  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.914  ; 3.022  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.890  ; 3.835  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.055  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.055  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 1.492  ; 1.421  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 1.442  ; 1.371  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 1.519  ; 1.448  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.452  ; 1.381  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.467  ; 1.396  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.392  ; 1.342  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.410  ; 1.360  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.472  ; 1.401  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.466  ; 1.395  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 1.419  ; 1.369  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.484  ; 1.413  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 1.359  ; 1.309  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 1.491  ; 1.420  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.459  ; 1.388  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.511  ; 1.440  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 3.804  ; 4.076  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 4.521  ; 4.835  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 4.264  ; 4.572  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 4.513  ; 4.821  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 4.545  ; 4.887  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 4.237  ; 4.508  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 5.238  ; 5.647  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 4.174  ; 4.453  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 5.084  ; 5.502  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 4.081  ; 4.338  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 4.017  ; 4.274  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 4.579  ; 4.892  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 4.601  ; 4.940  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 4.709  ; 5.068  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 4.797  ; 5.143  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 3.804  ; 4.076  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 5.237  ; 5.664  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 1.525  ; 1.454  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.470  ; 1.399  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 1.469  ; 1.398  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.449  ; 1.378  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.887 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.941 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.677  ;    ;    ; 9.141  ;
; SW[1]      ; LEDR[1]     ; 8.186  ;    ;    ; 8.625  ;
; SW[2]      ; LEDR[2]     ; 8.577  ;    ;    ; 8.968  ;
; SW[3]      ; LEDR[3]     ; 8.508  ;    ;    ; 8.860  ;
; SW[4]      ; LEDR[4]     ; 8.411  ;    ;    ; 8.847  ;
; SW[5]      ; LEDR[5]     ; 8.576  ;    ;    ; 9.056  ;
; SW[6]      ; LEDR[6]     ; 8.953  ;    ;    ; 9.430  ;
; SW[7]      ; LEDR[7]     ; 8.623  ;    ;    ; 9.110  ;
; SW[8]      ; LEDR[8]     ; 8.892  ;    ;    ; 9.394  ;
; SW[9]      ; LEDR[9]     ; 9.824  ;    ;    ; 10.383 ;
; SW[10]     ; LEDR[10]    ; 9.259  ;    ;    ; 9.782  ;
; SW[11]     ; LEDR[11]    ; 9.225  ;    ;    ; 9.724  ;
; SW[12]     ; LEDR[12]    ; 9.368  ;    ;    ; 9.889  ;
; SW[13]     ; LEDR[13]    ; 8.882  ;    ;    ; 9.390  ;
; SW[14]     ; LEDR[14]    ; 8.901  ;    ;    ; 9.417  ;
; SW[15]     ; LEDR[15]    ; 10.507 ;    ;    ; 11.106 ;
; SW[16]     ; LEDR[16]    ; 8.886  ;    ;    ; 9.400  ;
; SW[17]     ; LEDR[17]    ; 8.823  ;    ;    ; 9.315  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.470 ;    ;    ; 5.191 ;
; SW[1]      ; LEDR[1]     ; 4.190 ;    ;    ; 4.881 ;
; SW[2]      ; LEDR[2]     ; 4.351 ;    ;    ; 5.051 ;
; SW[3]      ; LEDR[3]     ; 4.302 ;    ;    ; 4.988 ;
; SW[4]      ; LEDR[4]     ; 4.285 ;    ;    ; 4.984 ;
; SW[5]      ; LEDR[5]     ; 4.386 ;    ;    ; 5.113 ;
; SW[6]      ; LEDR[6]     ; 4.584 ;    ;    ; 5.337 ;
; SW[7]      ; LEDR[7]     ; 4.419 ;    ;    ; 5.148 ;
; SW[8]      ; LEDR[8]     ; 4.527 ;    ;    ; 5.279 ;
; SW[9]      ; LEDR[9]     ; 5.243 ;    ;    ; 6.013 ;
; SW[10]     ; LEDR[10]    ; 4.708 ;    ;    ; 5.488 ;
; SW[11]     ; LEDR[11]    ; 4.689 ;    ;    ; 5.467 ;
; SW[12]     ; LEDR[12]    ; 4.790 ;    ;    ; 5.587 ;
; SW[13]     ; LEDR[13]    ; 4.521 ;    ;    ; 5.279 ;
; SW[14]     ; LEDR[14]    ; 4.532 ;    ;    ; 5.295 ;
; SW[15]     ; LEDR[15]    ; 5.564 ;    ;    ; 6.392 ;
; SW[16]     ; LEDR[16]    ; 4.509 ;    ;    ; 5.270 ;
; SW[17]     ; LEDR[17]    ; 4.480 ;    ;    ; 5.229 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[34]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[35]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXT_CLOCK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[34]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[35]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_LDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_UDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA_0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA_1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; TD_RESET      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[34]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[35]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_LDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_UDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA_0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA_1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; TD_RESET      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; GPIO_0[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_0[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[34]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[35]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_LDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_UDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA_0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA_1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TD_RESET      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[34]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[35]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+-----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+-----------+----------+----------+----------+
; CCD_MCLK~_Duplicate_2                     ; CCD_MCLK~_Duplicate_2                     ; 470596    ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; CCD_MCLK~_Duplicate_2                     ; 8         ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; CCD_MCLK~_Duplicate_2                     ; 20        ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; CLOCK_50                                  ; 432012721 ; 3        ; 0        ; 0        ;
; CLOCK_50                                  ; CLOCK_50                                  ; 1496      ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; CLOCK_50                                  ; 1         ; 1        ; 0        ; 0        ;
; GPIO[10]                                  ; GPIO[10]                                  ; 4133      ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; GPIO[10]                                  ; 20        ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 672       ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20        ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 141       ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20        ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 11597     ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                     ;
+-------------------------------------------+-------------------------------------------+-----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+-----------+----------+----------+----------+
; CCD_MCLK~_Duplicate_2                     ; CCD_MCLK~_Duplicate_2                     ; 470596    ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; CCD_MCLK~_Duplicate_2                     ; 8         ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; CCD_MCLK~_Duplicate_2                     ; 20        ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; CLOCK_50                                  ; 432012721 ; 3        ; 0        ; 0        ;
; CLOCK_50                                  ; CLOCK_50                                  ; 1496      ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; CLOCK_50                                  ; 1         ; 1        ; 0        ; 0        ;
; GPIO[10]                                  ; GPIO[10]                                  ; 4133      ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; GPIO[10]                                  ; 20        ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 672       ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20        ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 141       ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20        ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 11597     ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                 ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CCD_MCLK~_Duplicate_2                     ; 124      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; GPIO[10]                                  ; 245      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                  ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CCD_MCLK~_Duplicate_2                     ; 124      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; GPIO[10]                                  ; 245      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 45    ; 45   ;
; Unconstrained Input Port Paths  ; 154   ; 154  ;
; Unconstrained Output Ports      ; 151   ; 151  ;
; Unconstrained Output Port Paths ; 3471  ; 3471 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Dec 12 17:05:30 2017
Info: Command: quartus_sta DE2_CCD -c DE2_CCD
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_87o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'time_constraint_all_io.sdc'
Warning (332174): Ignored filter at time_constraint_all_io.sdc(1): Clk could not be matched with a port
Warning (332049): Ignored create_clock at time_constraint_all_io.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -name {Clk} -period 20ns -waveform {0.000 5.000} [get_ports {Clk}]
Warning (332174): Ignored filter at time_constraint_all_io.sdc(2): Clk could not be matched with a clock
Warning (332049): Ignored set_input_delay at time_constraint_all_io.sdc(2): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock {Clk} -max 3 [all_inputs]
Warning (332049): Ignored set_input_delay at time_constraint_all_io.sdc(3): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock {Clk} -min 3 [all_inputs]
Warning (332049): Ignored set_output_delay at time_constraint_all_io.sdc(4): Argument -clock is not an object ID
    Info (332050): set_output_delay -clock {Clk} 2 [all_outputs]
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[0]} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[1]} {u6|sdram_pll1|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GPIO[10] GPIO[10]
    Info (332105): create_clock -period 1.000 -name CCD_MCLK~_Duplicate_2 CCD_MCLK~_Duplicate_2
    Info (332105): create_clock -period 1.000 -name I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -20.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -20.348           -1621.614 CLOCK_50 
    Info (332119):    -7.281          -28308.755 CCD_MCLK~_Duplicate_2 
    Info (332119):    -4.335            -105.545 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -3.448            -600.167 GPIO[10] 
    Info (332119):     1.614               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.757
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.757              -6.669 CLOCK_50 
    Info (332119):    -0.405              -2.920 GPIO[10] 
    Info (332119):     0.108               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.341               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.407               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is -3.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.235            -574.023 GPIO[10] 
    Info (332119):    -1.728            -164.087 CCD_MCLK~_Duplicate_2 
    Info (332119):     2.912               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.756               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     1.420               0.000 GPIO[10] 
    Info (332119):     5.714               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -581.881 GPIO[10] 
    Info (332119):    -2.693           -5855.813 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.285             -65.535 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.708               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.658               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -18.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -18.322           -1463.204 CLOCK_50 
    Info (332119):    -6.614          -25348.426 CCD_MCLK~_Duplicate_2 
    Info (332119):    -3.927             -92.572 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -3.125            -522.634 GPIO[10] 
    Info (332119):     2.462               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.509
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.509              -5.928 CLOCK_50 
    Info (332119):    -0.403              -2.927 GPIO[10] 
    Info (332119):     0.065               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.340               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.357               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is -2.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.736            -468.623 GPIO[10] 
    Info (332119):    -1.443            -135.227 CCD_MCLK~_Duplicate_2 
    Info (332119):     3.697               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.705               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     1.067               0.000 GPIO[10] 
    Info (332119):     5.028               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -578.053 GPIO[10] 
    Info (332119):    -2.649           -5855.329 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.285             -65.535 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.709               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.665               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.271            -749.050 CLOCK_50 
    Info (332119):    -3.278          -12201.350 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.608             -25.521 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -1.312            -147.023 GPIO[10] 
    Info (332119):     5.496               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.413              -3.505 CLOCK_50 
    Info (332119):    -0.211              -1.894 GPIO[10] 
    Info (332119):    -0.100              -0.374 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.139               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.183               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is -1.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.402            -232.998 GPIO[10] 
    Info (332119):    -0.382             -30.792 CCD_MCLK~_Duplicate_2 
    Info (332119):     6.189               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.247               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.968               0.000 GPIO[10] 
    Info (332119):     3.011               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -548.096 GPIO[10] 
    Info (332119):    -1.000           -4545.000 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.000             -51.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.755               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.265               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 982 megabytes
    Info: Processing ended: Tue Dec 12 17:05:44 2017
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:13


