;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 7, <20
	DJN <1, 0
	ADD 380, 90
	JMP 1, 23
	ADD @0, @2
	MOV @10, 359
	SUB @827, 1
	ADD #0, <-2
	DJN -500, -609
	SUB -1, <-20
	SPL 7, @20
	SPL 7, @20
	SPL 3, 20
	SPL <-167, #-120
	DJN <-127, #100
	MOV 7, <20
	ADD #15, 6
	JMN <27, 6
	SLT <300, 90
	ADD 270, 62
	SUB @0, @2
	SLT <300, 90
	SUB @0, -0
	ADD -100, -100
	ADD -500, -609
	ADD @0, @2
	DJN 300, 90
	SUB <300, 90
	SUB @27, 6
	SUB @0, -0
	SPL 100, 60
	ADD @-917, -520
	SUB @121, 103
	SUB 100, 60
	SUB 100, 60
	ADD 270, 62
	JMN <27, 6
	SPL -100, -602
	MOV -1, <-20
	MOV 7, <20
	MOV -1, <-20
	SPL 0, <332
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <332
	DJN -500, -609
	MOV -1, <-20
	MOV -7, <-20
