// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/03/2018 13:07:51"

// 
// Device: Altera EP4CE115F29C8 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module diagrama_de_blocos_relogio (
	reg_US_enable,
	CLOCK_50,
	comp_out_DH,
	comp_out_UH,
	comp_out_DM,
	comp_out_UM,
	comp_out_DS,
	comp_out_US,
	reg_UH_enable,
	reg_DH_enable,
	reg_UM_enable,
	reg_DS_enable,
	reg_DM_enable,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	out_mux_reg,
	out_ula,
	palavra_out,
	reg_dh,
	reg_dm,
	reg_ds,
	reg_uh,
	reg_um,
	reg_us);
output 	reg_US_enable;
input 	CLOCK_50;
output 	comp_out_DH;
output 	comp_out_UH;
output 	comp_out_DM;
output 	comp_out_UM;
output 	comp_out_DS;
output 	comp_out_US;
output 	reg_UH_enable;
output 	reg_DH_enable;
output 	reg_UM_enable;
output 	reg_DS_enable;
output 	reg_DM_enable;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[3:0] out_mux_reg;
output 	[3:0] out_ula;
output 	[12:0] palavra_out;
output 	[3:0] reg_dh;
output 	[3:0] reg_dm;
output 	[3:0] reg_ds;
output 	[3:0] reg_uh;
output 	[3:0] reg_um;
output 	[3:0] reg_us;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \reg_US_enable~output_o ;
wire \comp_out_DH~output_o ;
wire \comp_out_UH~output_o ;
wire \comp_out_DM~output_o ;
wire \comp_out_UM~output_o ;
wire \comp_out_DS~output_o ;
wire \comp_out_US~output_o ;
wire \reg_UH_enable~output_o ;
wire \reg_DH_enable~output_o ;
wire \reg_UM_enable~output_o ;
wire \reg_DS_enable~output_o ;
wire \reg_DM_enable~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX7[6]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[0]~output_o ;
wire \out_mux_reg[3]~output_o ;
wire \out_mux_reg[2]~output_o ;
wire \out_mux_reg[1]~output_o ;
wire \out_mux_reg[0]~output_o ;
wire \out_ula[3]~output_o ;
wire \out_ula[2]~output_o ;
wire \out_ula[1]~output_o ;
wire \out_ula[0]~output_o ;
wire \palavra_out[12]~output_o ;
wire \palavra_out[11]~output_o ;
wire \palavra_out[10]~output_o ;
wire \palavra_out[9]~output_o ;
wire \palavra_out[8]~output_o ;
wire \palavra_out[7]~output_o ;
wire \palavra_out[6]~output_o ;
wire \palavra_out[5]~output_o ;
wire \palavra_out[4]~output_o ;
wire \palavra_out[3]~output_o ;
wire \palavra_out[2]~output_o ;
wire \palavra_out[1]~output_o ;
wire \palavra_out[0]~output_o ;
wire \reg_dh[3]~output_o ;
wire \reg_dh[2]~output_o ;
wire \reg_dh[1]~output_o ;
wire \reg_dh[0]~output_o ;
wire \reg_dm[3]~output_o ;
wire \reg_dm[2]~output_o ;
wire \reg_dm[1]~output_o ;
wire \reg_dm[0]~output_o ;
wire \reg_ds[3]~output_o ;
wire \reg_ds[2]~output_o ;
wire \reg_ds[1]~output_o ;
wire \reg_ds[0]~output_o ;
wire \reg_uh[3]~output_o ;
wire \reg_uh[2]~output_o ;
wire \reg_uh[1]~output_o ;
wire \reg_uh[0]~output_o ;
wire \reg_um[3]~output_o ;
wire \reg_um[2]~output_o ;
wire \reg_um[1]~output_o ;
wire \reg_um[0]~output_o ;
wire \reg_us[3]~output_o ;
wire \reg_us[2]~output_o ;
wire \reg_us[1]~output_o ;
wire \reg_us[0]~output_o ;
wire \CLOCK_50~input_o ;
wire \ROM|fstate.incrementa_DH_parte_II~q ;
wire \ROM|WideOr9~0_combout ;
wire \demux_reg_enable|Equal1~3_combout ;
wire \ROM|WideOr13~combout ;
wire \ROM|WideOr12~0_combout ;
wire \inst8|contador~1_combout ;
wire \inst8|contador~0_combout ;
wire \inst8|Equal0~0_combout ;
wire \inst8|tick~q ;
wire \mux_das_constantes|Mux3~0_combout ;
wire \demux_reg_enable|Equal1~4_combout ;
wire \demux_reg_enable|Equal1~5_combout ;
wire \ROM|WideOr10~combout ;
wire \mux_dos_registradores|Mux3~1_combout ;
wire \mux_dos_registradores|Mux3~2_combout ;
wire \demux_reg_enable|Equal1~6_combout ;
wire \demux_reg_enable|Equal1~1_combout ;
wire \mux_dos_registradores|Mux3~0_combout ;
wire \ROM|fstate.incrementa_DS_parteII~q ;
wire \ROM|WideOr7~combout ;
wire \inst|Add0~3_combout ;
wire \inst|Add0~5_cout ;
wire \inst|Add0~6_combout ;
wire \mux_dos_registradores|Mux1~1_combout ;
wire \mux_dos_registradores|Mux1~2_combout ;
wire \mux_dos_registradores|Mux1~0_combout ;
wire \inst|Add0~1_combout ;
wire \mux_das_constantes|Mux1~2_combout ;
wire \mux_dos_registradores|Mux2~1_combout ;
wire \mux_dos_registradores|Mux2~2_combout ;
wire \mux_dos_registradores|Mux2~0_combout ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~7 ;
wire \inst|Add0~9 ;
wire \inst|Add0~10_combout ;
wire \comp_UM|eq~0_combout ;
wire \comp_UH|eq~0_combout ;
wire \ROM|Selector0~0_combout ;
wire \ROM|Selector0~1_combout ;
wire \ROM|Selector0~2_combout ;
wire \ROM|fstate.conta_segundo~q ;
wire \ROM|WideOr7~0_combout ;
wire \demux_reg_enable|Equal1~2_combout ;
wire \comp_DH|eq~0_combout ;
wire \ROM|fstate.zera_DH~0_combout ;
wire \ROM|fstate.zera_DH~q ;
wire \ROM|WideOr8~0_combout ;
wire \mux_dos_registradores|Mux0~1_combout ;
wire \mux_dos_registradores|Mux0~2_combout ;
wire \mux_dos_registradores|Mux0~0_combout ;
wire \inst|Add0~0_combout ;
wire \mux_das_constantes|Mux0~2_combout ;
wire \inst|Add0~11 ;
wire \inst|Add0~12_combout ;
wire \comp_US|eq~0_combout ;
wire \ROM|reg_fstate~1_combout ;
wire \ROM|fstate.Incrementa_DS_parte_I~q ;
wire \ROM|WideOr11~combout ;
wire \mux_das_constantes|Mux2~0_combout ;
wire \inst|Add0~8_combout ;
wire \conversor_7Seg_DS|Equal15~0_combout ;
wire \ROM|reg_fstate~4_combout ;
wire \ROM|fstate.zera_DS~q ;
wire \conversor_7Seg_DM|Equal15~0_combout ;
wire \ROM|Selector2~0_combout ;
wire \ROM|fstate.conta_minuto~q ;
wire \ROM|reg_fstate~2_combout ;
wire \ROM|fstate.incrementa_DM_parte_I~q ;
wire \ROM|fstate.incrementa_DM_parte_II~q ;
wire \ROM|reg_fstate~3_combout ;
wire \ROM|fstate.zera_DM~q ;
wire \ROM|Selector4~0_combout ;
wire \ROM|fstate.conta_hora~q ;
wire \ROM|reg_fstate~0_combout ;
wire \ROM|fstate.incrementa_DH_parte_I~q ;
wire \ROM|WideOr10~0_combout ;
wire \demux_reg_enable|Equal1~0_combout ;
wire \conversor_7Seg_US|rascSaida7seg[6]~0_combout ;
wire \conversor_7Seg_US|rascSaida7seg[5]~1_combout ;
wire \conversor_7Seg_US|rascSaida7seg[4]~2_combout ;
wire \conversor_7Seg_US|rascSaida7seg[3]~3_combout ;
wire \conversor_7Seg_US|rascSaida7seg[2]~4_combout ;
wire \conversor_7Seg_US|rascSaida7seg[1]~5_combout ;
wire \conversor_7Seg_US|rascSaida7seg[0]~6_combout ;
wire \conversor_7Seg_DS|rascSaida7seg[6]~0_combout ;
wire \conversor_7Seg_DS|rascSaida7seg[5]~1_combout ;
wire \conversor_7Seg_DS|rascSaida7seg[4]~2_combout ;
wire \conversor_7Seg_DS|rascSaida7seg[3]~3_combout ;
wire \conversor_7Seg_DS|rascSaida7seg[2]~4_combout ;
wire \conversor_7Seg_DS|rascSaida7seg[1]~5_combout ;
wire \conversor_7Seg_DS|rascSaida7seg[0]~6_combout ;
wire \conversor_7Seg_UM|rascSaida7seg[6]~0_combout ;
wire \conversor_7Seg_UM|rascSaida7seg[5]~1_combout ;
wire \conversor_7Seg_UM|rascSaida7seg[4]~2_combout ;
wire \conversor_7Seg_UM|rascSaida7seg[3]~3_combout ;
wire \conversor_7Seg_UM|rascSaida7seg[2]~4_combout ;
wire \conversor_7Seg_UM|rascSaida7seg[1]~5_combout ;
wire \conversor_7Seg_UM|rascSaida7seg[0]~6_combout ;
wire \conversor_7Seg_DM|rascSaida7seg[6]~0_combout ;
wire \conversor_7Seg_DM|rascSaida7seg[5]~1_combout ;
wire \conversor_7Seg_DM|rascSaida7seg[4]~2_combout ;
wire \conversor_7Seg_DM|rascSaida7seg[3]~3_combout ;
wire \conversor_7Seg_DM|rascSaida7seg[2]~4_combout ;
wire \conversor_7Seg_DM|rascSaida7seg[1]~5_combout ;
wire \conversor_7Seg_DM|rascSaida7seg[0]~6_combout ;
wire \conversor_7Seg_UH|rascSaida7seg[6]~0_combout ;
wire \conversor_7Seg_UH|rascSaida7seg[5]~1_combout ;
wire \conversor_7Seg_UH|rascSaida7seg[4]~2_combout ;
wire \conversor_7Seg_UH|rascSaida7seg[3]~3_combout ;
wire \conversor_7Seg_UH|rascSaida7seg[2]~4_combout ;
wire \conversor_7Seg_UH|rascSaida7seg[1]~5_combout ;
wire \conversor_7Seg_UH|rascSaida7seg[0]~6_combout ;
wire \conversor_7Seg_DH|rascSaida7seg[6]~0_combout ;
wire \conversor_7Seg_DH|rascSaida7seg[5]~1_combout ;
wire \conversor_7Seg_DH|rascSaida7seg[4]~2_combout ;
wire \conversor_7Seg_DH|rascSaida7seg[3]~3_combout ;
wire \conversor_7Seg_DH|rascSaida7seg[2]~4_combout ;
wire \conversor_7Seg_DH|rascSaida7seg[1]~5_combout ;
wire \conversor_7Seg_DH|rascSaida7seg[0]~6_combout ;
wire \mux_dos_registradores|Mux0~3_combout ;
wire \mux_dos_registradores|Mux1~3_combout ;
wire \mux_dos_registradores|Mux2~3_combout ;
wire \mux_dos_registradores|Mux3~3_combout ;
wire [3:0] \DH|q ;
wire [3:0] \UH|q ;
wire [1:0] \inst8|contador ;
wire [3:0] \DM|q ;
wire [3:0] \UM|q ;
wire [3:0] \US|q ;
wire [3:0] \DS|q ;


cycloneive_io_obuf \reg_US_enable~output (
	.i(\demux_reg_enable|Equal1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_US_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_US_enable~output .bus_hold = "false";
defparam \reg_US_enable~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \comp_out_DH~output (
	.i(\comp_DH|eq~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_DH~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_DH~output .bus_hold = "false";
defparam \comp_out_DH~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \comp_out_UH~output (
	.i(\comp_UH|eq~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_UH~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_UH~output .bus_hold = "false";
defparam \comp_out_UH~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \comp_out_DM~output (
	.i(\conversor_7Seg_DM|Equal15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_DM~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_DM~output .bus_hold = "false";
defparam \comp_out_DM~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \comp_out_UM~output (
	.i(\comp_UM|eq~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_UM~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_UM~output .bus_hold = "false";
defparam \comp_out_UM~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \comp_out_DS~output (
	.i(\conversor_7Seg_DS|Equal15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_DS~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_DS~output .bus_hold = "false";
defparam \comp_out_DS~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \comp_out_US~output (
	.i(\comp_US|eq~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_US~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_US~output .bus_hold = "false";
defparam \comp_out_US~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_UH_enable~output (
	.i(\demux_reg_enable|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_UH_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_UH_enable~output .bus_hold = "false";
defparam \reg_UH_enable~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_DH_enable~output (
	.i(\demux_reg_enable|Equal1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_DH_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_DH_enable~output .bus_hold = "false";
defparam \reg_DH_enable~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_UM_enable~output (
	.i(\demux_reg_enable|Equal1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_UM_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_UM_enable~output .bus_hold = "false";
defparam \reg_UM_enable~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_DS_enable~output (
	.i(\demux_reg_enable|Equal1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_DS_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_DS_enable~output .bus_hold = "false";
defparam \reg_DS_enable~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_DM_enable~output (
	.i(\demux_reg_enable|Equal1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_DM_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_DM_enable~output .bus_hold = "false";
defparam \reg_DM_enable~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[6]~output (
	.i(\conversor_7Seg_US|rascSaida7seg[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[5]~output (
	.i(\conversor_7Seg_US|rascSaida7seg[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[4]~output (
	.i(\conversor_7Seg_US|rascSaida7seg[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[3]~output (
	.i(\conversor_7Seg_US|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[2]~output (
	.i(!\conversor_7Seg_US|rascSaida7seg[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[1]~output (
	.i(\conversor_7Seg_US|rascSaida7seg[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[0]~output (
	.i(\conversor_7Seg_US|rascSaida7seg[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[6]~output (
	.i(\conversor_7Seg_DS|rascSaida7seg[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[5]~output (
	.i(\conversor_7Seg_DS|rascSaida7seg[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[4]~output (
	.i(\conversor_7Seg_DS|rascSaida7seg[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[3]~output (
	.i(\conversor_7Seg_DS|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[2]~output (
	.i(!\conversor_7Seg_DS|rascSaida7seg[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[1]~output (
	.i(\conversor_7Seg_DS|rascSaida7seg[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[0]~output (
	.i(\conversor_7Seg_DS|rascSaida7seg[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[6]~output (
	.i(\conversor_7Seg_UM|rascSaida7seg[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[5]~output (
	.i(\conversor_7Seg_UM|rascSaida7seg[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[4]~output (
	.i(\conversor_7Seg_UM|rascSaida7seg[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[3]~output (
	.i(\conversor_7Seg_UM|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[2]~output (
	.i(!\conversor_7Seg_UM|rascSaida7seg[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[1]~output (
	.i(\conversor_7Seg_UM|rascSaida7seg[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[0]~output (
	.i(\conversor_7Seg_UM|rascSaida7seg[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[6]~output (
	.i(\conversor_7Seg_DM|rascSaida7seg[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[5]~output (
	.i(\conversor_7Seg_DM|rascSaida7seg[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[4]~output (
	.i(\conversor_7Seg_DM|rascSaida7seg[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[3]~output (
	.i(\conversor_7Seg_DM|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[2]~output (
	.i(!\conversor_7Seg_DM|rascSaida7seg[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[1]~output (
	.i(\conversor_7Seg_DM|rascSaida7seg[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[0]~output (
	.i(\conversor_7Seg_DM|rascSaida7seg[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[6]~output (
	.i(\conversor_7Seg_UH|rascSaida7seg[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[5]~output (
	.i(\conversor_7Seg_UH|rascSaida7seg[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[4]~output (
	.i(\conversor_7Seg_UH|rascSaida7seg[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[3]~output (
	.i(\conversor_7Seg_UH|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[2]~output (
	.i(!\conversor_7Seg_UH|rascSaida7seg[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[1]~output (
	.i(\conversor_7Seg_UH|rascSaida7seg[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[0]~output (
	.i(\conversor_7Seg_UH|rascSaida7seg[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[6]~output (
	.i(\conversor_7Seg_DH|rascSaida7seg[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[5]~output (
	.i(\conversor_7Seg_DH|rascSaida7seg[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[4]~output (
	.i(\conversor_7Seg_DH|rascSaida7seg[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[3]~output (
	.i(\conversor_7Seg_DH|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[2]~output (
	.i(!\conversor_7Seg_DH|rascSaida7seg[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[1]~output (
	.i(\conversor_7Seg_DH|rascSaida7seg[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[0]~output (
	.i(\conversor_7Seg_DH|rascSaida7seg[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \out_mux_reg[3]~output (
	.i(\mux_dos_registradores|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_mux_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_mux_reg[3]~output .bus_hold = "false";
defparam \out_mux_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \out_mux_reg[2]~output (
	.i(\mux_dos_registradores|Mux1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_mux_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_mux_reg[2]~output .bus_hold = "false";
defparam \out_mux_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \out_mux_reg[1]~output (
	.i(\mux_dos_registradores|Mux2~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_mux_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_mux_reg[1]~output .bus_hold = "false";
defparam \out_mux_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \out_mux_reg[0]~output (
	.i(\mux_dos_registradores|Mux3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_mux_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_mux_reg[0]~output .bus_hold = "false";
defparam \out_mux_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \out_ula[3]~output (
	.i(\inst|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ula[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ula[3]~output .bus_hold = "false";
defparam \out_ula[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \out_ula[2]~output (
	.i(\inst|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ula[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ula[2]~output .bus_hold = "false";
defparam \out_ula[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \out_ula[1]~output (
	.i(\inst|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ula[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ula[1]~output .bus_hold = "false";
defparam \out_ula[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \out_ula[0]~output (
	.i(\inst|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ula[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ula[0]~output .bus_hold = "false";
defparam \out_ula[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[12]~output .bus_hold = "false";
defparam \palavra_out[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[11]~output .bus_hold = "false";
defparam \palavra_out[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[10]~output (
	.i(!\ROM|WideOr7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[10]~output .bus_hold = "false";
defparam \palavra_out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[9]~output .bus_hold = "false";
defparam \palavra_out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[8]~output (
	.i(\ROM|WideOr8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[8]~output .bus_hold = "false";
defparam \palavra_out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[7]~output (
	.i(\ROM|WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[7]~output .bus_hold = "false";
defparam \palavra_out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[6]~output (
	.i(!\ROM|WideOr10~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[6]~output .bus_hold = "false";
defparam \palavra_out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[5]~output (
	.i(\ROM|WideOr11~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[5]~output .bus_hold = "false";
defparam \palavra_out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[4]~output (
	.i(\ROM|WideOr12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[4]~output .bus_hold = "false";
defparam \palavra_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[3]~output (
	.i(\ROM|WideOr13~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[3]~output .bus_hold = "false";
defparam \palavra_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[2]~output (
	.i(\ROM|WideOr8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[2]~output .bus_hold = "false";
defparam \palavra_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[1]~output (
	.i(\ROM|WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[1]~output .bus_hold = "false";
defparam \palavra_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \palavra_out[0]~output (
	.i(!\ROM|WideOr10~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[0]~output .bus_hold = "false";
defparam \palavra_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_dh[3]~output (
	.i(\DH|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dh[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dh[3]~output .bus_hold = "false";
defparam \reg_dh[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_dh[2]~output (
	.i(\DH|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dh[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dh[2]~output .bus_hold = "false";
defparam \reg_dh[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_dh[1]~output (
	.i(\DH|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dh[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dh[1]~output .bus_hold = "false";
defparam \reg_dh[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_dh[0]~output (
	.i(\DH|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dh[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dh[0]~output .bus_hold = "false";
defparam \reg_dh[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_dm[3]~output (
	.i(\DM|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dm[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dm[3]~output .bus_hold = "false";
defparam \reg_dm[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_dm[2]~output (
	.i(\DM|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dm[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dm[2]~output .bus_hold = "false";
defparam \reg_dm[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_dm[1]~output (
	.i(\DM|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dm[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dm[1]~output .bus_hold = "false";
defparam \reg_dm[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_dm[0]~output (
	.i(\DM|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dm[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dm[0]~output .bus_hold = "false";
defparam \reg_dm[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_ds[3]~output (
	.i(\DS|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_ds[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_ds[3]~output .bus_hold = "false";
defparam \reg_ds[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_ds[2]~output (
	.i(\DS|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_ds[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_ds[2]~output .bus_hold = "false";
defparam \reg_ds[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_ds[1]~output (
	.i(\DS|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_ds[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_ds[1]~output .bus_hold = "false";
defparam \reg_ds[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_ds[0]~output (
	.i(\DS|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_ds[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_ds[0]~output .bus_hold = "false";
defparam \reg_ds[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_uh[3]~output (
	.i(\UH|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_uh[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_uh[3]~output .bus_hold = "false";
defparam \reg_uh[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_uh[2]~output (
	.i(\UH|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_uh[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_uh[2]~output .bus_hold = "false";
defparam \reg_uh[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_uh[1]~output (
	.i(\UH|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_uh[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_uh[1]~output .bus_hold = "false";
defparam \reg_uh[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_uh[0]~output (
	.i(\UH|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_uh[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_uh[0]~output .bus_hold = "false";
defparam \reg_uh[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_um[3]~output (
	.i(\UM|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_um[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_um[3]~output .bus_hold = "false";
defparam \reg_um[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_um[2]~output (
	.i(\UM|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_um[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_um[2]~output .bus_hold = "false";
defparam \reg_um[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_um[1]~output (
	.i(\UM|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_um[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_um[1]~output .bus_hold = "false";
defparam \reg_um[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_um[0]~output (
	.i(\UM|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_um[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_um[0]~output .bus_hold = "false";
defparam \reg_um[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_us[3]~output (
	.i(\US|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_us[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_us[3]~output .bus_hold = "false";
defparam \reg_us[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_us[2]~output (
	.i(\US|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_us[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_us[2]~output .bus_hold = "false";
defparam \reg_us[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_us[1]~output (
	.i(\US|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_us[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_us[1]~output .bus_hold = "false";
defparam \reg_us[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg_us[0]~output (
	.i(\US|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_us[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_us[0]~output .bus_hold = "false";
defparam \reg_us[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \US|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\US|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \US|q[1] .is_wysiwyg = "true";
defparam \US|q[1] .power_up = "low";
// synopsys translate_on

dffeas \ROM|fstate.incrementa_DH_parte_II (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|fstate.incrementa_DH_parte_I~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.incrementa_DH_parte_II~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.incrementa_DH_parte_II .is_wysiwyg = "true";
defparam \ROM|fstate.incrementa_DH_parte_II .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|WideOr9~0 (
// Equation(s):
// \ROM|WideOr9~0_combout  = (\ROM|fstate.incrementa_DM_parte_I~q ) # ((\ROM|fstate.conta_minuto~q ) # ((\ROM|fstate.incrementa_DM_parte_II~q ) # (\ROM|fstate.zera_DM~q )))

	.dataa(\ROM|fstate.incrementa_DM_parte_I~q ),
	.datab(\ROM|fstate.conta_minuto~q ),
	.datac(\ROM|fstate.incrementa_DM_parte_II~q ),
	.datad(\ROM|fstate.zera_DM~q ),
	.cin(gnd),
	.combout(\ROM|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr9~0 .lut_mask = 16'hFFFE;
defparam \ROM|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \demux_reg_enable|Equal1~3 (
// Equation(s):
// \demux_reg_enable|Equal1~3_combout  = (\ROM|WideOr9~0_combout  & (!\ROM|WideOr8~0_combout  & ((!\ROM|WideOr7~0_combout ) # (!\ROM|WideOr10~0_combout ))))

	.dataa(\ROM|WideOr9~0_combout ),
	.datab(\ROM|WideOr10~0_combout ),
	.datac(\ROM|WideOr7~0_combout ),
	.datad(\ROM|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~3 .lut_mask = 16'h002A;
defparam \demux_reg_enable|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \UM|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UM|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UM|q[1] .is_wysiwyg = "true";
defparam \UM|q[1] .power_up = "low";
// synopsys translate_on

dffeas \UM|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UM|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UM|q[3] .is_wysiwyg = "true";
defparam \UM|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|WideOr13 (
// Equation(s):
// \ROM|WideOr13~combout  = (\ROM|fstate.zera_DM~q ) # ((\ROM|fstate.zera_DS~q ) # (!\ROM|WideOr10~0_combout ))

	.dataa(\ROM|fstate.zera_DM~q ),
	.datab(\ROM|fstate.zera_DS~q ),
	.datac(gnd),
	.datad(\ROM|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\ROM|WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr13 .lut_mask = 16'hEEFF;
defparam \ROM|WideOr13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ROM|WideOr12~0 (
// Equation(s):
// \ROM|WideOr12~0_combout  = (\ROM|fstate.zera_DH~q ) # ((\ROM|fstate.zera_DM~q ) # ((\ROM|fstate.zera_DS~q ) # (!\ROM|fstate.conta_segundo~q )))

	.dataa(\ROM|fstate.zera_DH~q ),
	.datab(\ROM|fstate.zera_DM~q ),
	.datac(\ROM|fstate.zera_DS~q ),
	.datad(\ROM|fstate.conta_segundo~q ),
	.cin(gnd),
	.combout(\ROM|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr12~0 .lut_mask = 16'hFEFF;
defparam \ROM|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|contador~1 (
// Equation(s):
// \inst8|contador~1_combout  = (!\inst8|contador [0] & !\inst8|contador [1])

	.dataa(\inst8|contador [0]),
	.datab(\inst8|contador [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|contador~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|contador~1 .lut_mask = 16'h1111;
defparam \inst8|contador~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|contador[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst8|contador~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|contador[0] .is_wysiwyg = "true";
defparam \inst8|contador[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|contador~0 (
// Equation(s):
// \inst8|contador~0_combout  = (!\inst8|contador [1] & \inst8|contador [0])

	.dataa(\inst8|contador [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|contador [0]),
	.cin(gnd),
	.combout(\inst8|contador~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|contador~0 .lut_mask = 16'h5500;
defparam \inst8|contador~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|contador[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst8|contador~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|contador[1] .is_wysiwyg = "true";
defparam \inst8|contador[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|Equal0~0 (
// Equation(s):
// \inst8|Equal0~0_combout  = (\inst8|contador [1] & !\inst8|contador [0])

	.dataa(\inst8|contador [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|contador [0]),
	.cin(gnd),
	.combout(\inst8|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Equal0~0 .lut_mask = 16'h00AA;
defparam \inst8|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|tick (
	.clk(\CLOCK_50~input_o ),
	.d(\inst8|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|tick .is_wysiwyg = "true";
defparam \inst8|tick .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_das_constantes|Mux3~0 (
// Equation(s):
// \mux_das_constantes|Mux3~0_combout  = (\ROM|WideOr13~combout ) # ((\ROM|WideOr11~combout  & ((!\inst8|tick~q ) # (!\ROM|WideOr12~0_combout ))) # (!\ROM|WideOr11~combout  & (\ROM|WideOr12~0_combout )))

	.dataa(\ROM|WideOr13~combout ),
	.datab(\ROM|WideOr11~combout ),
	.datac(\ROM|WideOr12~0_combout ),
	.datad(\inst8|tick~q ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux3~0 .lut_mask = 16'hBEFE;
defparam \mux_das_constantes|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \US|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\US|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \US|q[0] .is_wysiwyg = "true";
defparam \US|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \demux_reg_enable|Equal1~4 (
// Equation(s):
// \demux_reg_enable|Equal1~4_combout  = (\ROM|WideOr10~0_combout  & (\ROM|WideOr7~0_combout  & (!\ROM|WideOr8~0_combout  & !\ROM|WideOr9~0_combout )))

	.dataa(\ROM|WideOr10~0_combout ),
	.datab(\ROM|WideOr7~0_combout ),
	.datac(\ROM|WideOr8~0_combout ),
	.datad(\ROM|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~4 .lut_mask = 16'h0008;
defparam \demux_reg_enable|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \DS|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DS|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DS|q[0] .is_wysiwyg = "true";
defparam \DS|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \demux_reg_enable|Equal1~5 (
// Equation(s):
// \demux_reg_enable|Equal1~5_combout  = (\ROM|WideOr10~0_combout  & (\ROM|WideOr7~0_combout  & (\ROM|WideOr9~0_combout  & !\ROM|WideOr8~0_combout )))

	.dataa(\ROM|WideOr10~0_combout ),
	.datab(\ROM|WideOr7~0_combout ),
	.datac(\ROM|WideOr9~0_combout ),
	.datad(\ROM|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~5 .lut_mask = 16'h0080;
defparam \demux_reg_enable|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \DM|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DM|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DM|q[0] .is_wysiwyg = "true";
defparam \DM|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|WideOr10 (
// Equation(s):
// \ROM|WideOr10~combout  = (\ROM|fstate.conta_minuto~q ) # ((\ROM|fstate.conta_hora~q ) # ((!\ROM|fstate.conta_segundo~q ) # (!\ROM|WideOr10~0_combout )))

	.dataa(\ROM|fstate.conta_minuto~q ),
	.datab(\ROM|fstate.conta_hora~q ),
	.datac(\ROM|WideOr10~0_combout ),
	.datad(\ROM|fstate.conta_segundo~q ),
	.cin(gnd),
	.combout(\ROM|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr10 .lut_mask = 16'hEFFF;
defparam \ROM|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux3~1 (
// Equation(s):
// \mux_dos_registradores|Mux3~1_combout  = (\ROM|WideOr9~0_combout  & ((\ROM|WideOr10~combout  & (\UM|q [0])) # (!\ROM|WideOr10~combout  & ((\DM|q [0]))))) # (!\ROM|WideOr9~0_combout  & (((\ROM|WideOr10~combout ))))

	.dataa(\UM|q [0]),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\DM|q [0]),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux3~1 .lut_mask = 16'hBBC0;
defparam \mux_dos_registradores|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux3~2 (
// Equation(s):
// \mux_dos_registradores|Mux3~2_combout  = (\ROM|WideOr9~0_combout  & (((\mux_dos_registradores|Mux3~1_combout )))) # (!\ROM|WideOr9~0_combout  & ((\mux_dos_registradores|Mux3~1_combout  & (\US|q [0])) # (!\mux_dos_registradores|Mux3~1_combout  & ((\DS|q 
// [0])))))

	.dataa(\US|q [0]),
	.datab(\DS|q [0]),
	.datac(\ROM|WideOr9~0_combout ),
	.datad(\mux_dos_registradores|Mux3~1_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux3~2 .lut_mask = 16'hFA0C;
defparam \mux_dos_registradores|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \demux_reg_enable|Equal1~6 (
// Equation(s):
// \demux_reg_enable|Equal1~6_combout  = (\ROM|WideOr8~0_combout  & !\ROM|WideOr9~0_combout )

	.dataa(\ROM|WideOr8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~6 .lut_mask = 16'h00AA;
defparam \demux_reg_enable|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \demux_reg_enable|Equal1~1 (
// Equation(s):
// \demux_reg_enable|Equal1~1_combout  = (\ROM|WideOr8~0_combout  & (!\ROM|WideOr9~0_combout  & ((!\ROM|WideOr7~0_combout ) # (!\ROM|WideOr10~0_combout ))))

	.dataa(\ROM|WideOr8~0_combout ),
	.datab(\ROM|WideOr10~0_combout ),
	.datac(\ROM|WideOr7~0_combout ),
	.datad(\ROM|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~1 .lut_mask = 16'h002A;
defparam \demux_reg_enable|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \UH|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UH|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UH|q[0] .is_wysiwyg = "true";
defparam \UH|q[0] .power_up = "low";
// synopsys translate_on

dffeas \DH|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DH|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DH|q[0] .is_wysiwyg = "true";
defparam \DH|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux3~0 (
// Equation(s):
// \mux_dos_registradores|Mux3~0_combout  = (\demux_reg_enable|Equal1~6_combout  & ((\ROM|WideOr10~combout  & (\UH|q [0])) # (!\ROM|WideOr10~combout  & ((\DH|q [0])))))

	.dataa(\demux_reg_enable|Equal1~6_combout ),
	.datab(\UH|q [0]),
	.datac(\DH|q [0]),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux3~0 .lut_mask = 16'h88A0;
defparam \mux_dos_registradores|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ROM|fstate.incrementa_DS_parteII (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|fstate.Incrementa_DS_parte_I~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.incrementa_DS_parteII~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.incrementa_DS_parteII .is_wysiwyg = "true";
defparam \ROM|fstate.incrementa_DS_parteII .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|WideOr7 (
// Equation(s):
// \ROM|WideOr7~combout  = (\ROM|fstate.incrementa_DH_parte_II~q ) # ((\ROM|fstate.incrementa_DM_parte_II~q ) # ((\ROM|fstate.incrementa_DS_parteII~q ) # (!\ROM|WideOr7~0_combout )))

	.dataa(\ROM|fstate.incrementa_DH_parte_II~q ),
	.datab(\ROM|fstate.incrementa_DM_parte_II~q ),
	.datac(\ROM|fstate.incrementa_DS_parteII~q ),
	.datad(\ROM|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\ROM|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr7 .lut_mask = 16'hFEFF;
defparam \ROM|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|Add0~3 (
// Equation(s):
// \inst|Add0~3_combout  = \ROM|WideOr7~combout  $ (((\mux_dos_registradores|Mux3~0_combout ) # ((!\ROM|WideOr8~0_combout  & \mux_dos_registradores|Mux3~2_combout ))))

	.dataa(\ROM|WideOr8~0_combout ),
	.datab(\mux_dos_registradores|Mux3~2_combout ),
	.datac(\mux_dos_registradores|Mux3~0_combout ),
	.datad(\ROM|WideOr7~combout ),
	.cin(gnd),
	.combout(\inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~3 .lut_mask = 16'h0BF4;
defparam \inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_cout  = CARRY(!\ROM|WideOr7~combout )

	.dataa(\ROM|WideOr7~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add0~5_cout ));
// synopsys translate_off
defparam \inst|Add0~5 .lut_mask = 16'h0055;
defparam \inst|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\mux_das_constantes|Mux3~0_combout  & ((\inst|Add0~3_combout  & ((\inst|Add0~5_cout ) # (GND))) # (!\inst|Add0~3_combout  & (!\inst|Add0~5_cout )))) # (!\mux_das_constantes|Mux3~0_combout  & ((\inst|Add0~3_combout  & 
// (!\inst|Add0~5_cout )) # (!\inst|Add0~3_combout  & (\inst|Add0~5_cout  & VCC))))
// \inst|Add0~7  = CARRY((\mux_das_constantes|Mux3~0_combout  & ((\inst|Add0~3_combout ) # (!\inst|Add0~5_cout ))) # (!\mux_das_constantes|Mux3~0_combout  & (\inst|Add0~3_combout  & !\inst|Add0~5_cout )))

	.dataa(\mux_das_constantes|Mux3~0_combout ),
	.datab(\inst|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~5_cout ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h968E;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \UM|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UM|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UM|q[0] .is_wysiwyg = "true";
defparam \UM|q[0] .power_up = "low";
// synopsys translate_on

dffeas \US|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\US|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \US|q[2] .is_wysiwyg = "true";
defparam \US|q[2] .power_up = "low";
// synopsys translate_on

dffeas \DM|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DM|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DM|q[2] .is_wysiwyg = "true";
defparam \DM|q[2] .power_up = "low";
// synopsys translate_on

dffeas \DS|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DS|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DS|q[2] .is_wysiwyg = "true";
defparam \DS|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux1~1 (
// Equation(s):
// \mux_dos_registradores|Mux1~1_combout  = (\ROM|WideOr10~combout  & (((\ROM|WideOr9~0_combout )))) # (!\ROM|WideOr10~combout  & ((\ROM|WideOr9~0_combout  & (\DM|q [2])) # (!\ROM|WideOr9~0_combout  & ((\DS|q [2])))))

	.dataa(\ROM|WideOr10~combout ),
	.datab(\DM|q [2]),
	.datac(\ROM|WideOr9~0_combout ),
	.datad(\DS|q [2]),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux1~1 .lut_mask = 16'hE5E0;
defparam \mux_dos_registradores|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux1~2 (
// Equation(s):
// \mux_dos_registradores|Mux1~2_combout  = (\ROM|WideOr10~combout  & ((\mux_dos_registradores|Mux1~1_combout  & ((\UM|q [2]))) # (!\mux_dos_registradores|Mux1~1_combout  & (\US|q [2])))) # (!\ROM|WideOr10~combout  & (((\mux_dos_registradores|Mux1~1_combout 
// ))))

	.dataa(\US|q [2]),
	.datab(\ROM|WideOr10~combout ),
	.datac(\mux_dos_registradores|Mux1~1_combout ),
	.datad(\UM|q [2]),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux1~2 .lut_mask = 16'hF838;
defparam \mux_dos_registradores|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \UH|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UH|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UH|q[2] .is_wysiwyg = "true";
defparam \UH|q[2] .power_up = "low";
// synopsys translate_on

dffeas \DH|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DH|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DH|q[2] .is_wysiwyg = "true";
defparam \DH|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux1~0 (
// Equation(s):
// \mux_dos_registradores|Mux1~0_combout  = (\demux_reg_enable|Equal1~6_combout  & ((\ROM|WideOr10~combout  & (\UH|q [2])) # (!\ROM|WideOr10~combout  & ((\DH|q [2])))))

	.dataa(\demux_reg_enable|Equal1~6_combout ),
	.datab(\UH|q [2]),
	.datac(\DH|q [2]),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux1~0 .lut_mask = 16'h88A0;
defparam \mux_dos_registradores|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = \ROM|WideOr7~combout  $ (((\mux_dos_registradores|Mux1~0_combout ) # ((!\ROM|WideOr8~0_combout  & \mux_dos_registradores|Mux1~2_combout ))))

	.dataa(\ROM|WideOr8~0_combout ),
	.datab(\mux_dos_registradores|Mux1~2_combout ),
	.datac(\mux_dos_registradores|Mux1~0_combout ),
	.datad(\ROM|WideOr7~combout ),
	.cin(gnd),
	.combout(\inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = 16'h0BF4;
defparam \inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_das_constantes|Mux1~2 (
// Equation(s):
// \mux_das_constantes|Mux1~2_combout  = (!\ROM|fstate.Incrementa_DS_parte_I~q  & (!\ROM|fstate.incrementa_DM_parte_I~q  & (\ROM|fstate.conta_segundo~q  & \ROM|WideOr12~0_combout )))

	.dataa(\ROM|fstate.Incrementa_DS_parte_I~q ),
	.datab(\ROM|fstate.incrementa_DM_parte_I~q ),
	.datac(\ROM|fstate.conta_segundo~q ),
	.datad(\ROM|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux1~2 .lut_mask = 16'h1000;
defparam \mux_das_constantes|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \DM|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DM|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DM|q[1] .is_wysiwyg = "true";
defparam \DM|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux2~1 (
// Equation(s):
// \mux_dos_registradores|Mux2~1_combout  = (\ROM|WideOr9~0_combout  & (((\ROM|WideOr10~combout )))) # (!\ROM|WideOr9~0_combout  & ((\ROM|WideOr10~combout  & (\US|q [1])) # (!\ROM|WideOr10~combout  & ((\DS|q [1])))))

	.dataa(\ROM|WideOr9~0_combout ),
	.datab(\US|q [1]),
	.datac(\ROM|WideOr10~combout ),
	.datad(\DS|q [1]),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux2~1 .lut_mask = 16'hE5E0;
defparam \mux_dos_registradores|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux2~2 (
// Equation(s):
// \mux_dos_registradores|Mux2~2_combout  = (\ROM|WideOr9~0_combout  & ((\mux_dos_registradores|Mux2~1_combout  & ((\UM|q [1]))) # (!\mux_dos_registradores|Mux2~1_combout  & (\DM|q [1])))) # (!\ROM|WideOr9~0_combout  & 
// (((\mux_dos_registradores|Mux2~1_combout ))))

	.dataa(\DM|q [1]),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\mux_dos_registradores|Mux2~1_combout ),
	.datad(\UM|q [1]),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux2~2 .lut_mask = 16'hF838;
defparam \mux_dos_registradores|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \UH|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UH|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UH|q[1] .is_wysiwyg = "true";
defparam \UH|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux2~0 (
// Equation(s):
// \mux_dos_registradores|Mux2~0_combout  = (\demux_reg_enable|Equal1~6_combout  & ((\ROM|WideOr10~combout  & (\UH|q [1])) # (!\ROM|WideOr10~combout  & ((\DH|q [1])))))

	.dataa(\demux_reg_enable|Equal1~6_combout ),
	.datab(\UH|q [1]),
	.datac(\DH|q [1]),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux2~0 .lut_mask = 16'h88A0;
defparam \mux_dos_registradores|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = \ROM|WideOr7~combout  $ (((\mux_dos_registradores|Mux2~0_combout ) # ((!\ROM|WideOr8~0_combout  & \mux_dos_registradores|Mux2~2_combout ))))

	.dataa(\ROM|WideOr8~0_combout ),
	.datab(\mux_dos_registradores|Mux2~2_combout ),
	.datac(\mux_dos_registradores|Mux2~0_combout ),
	.datad(\ROM|WideOr7~combout ),
	.cin(gnd),
	.combout(\inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h0BF4;
defparam \inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = ((\mux_das_constantes|Mux2~0_combout  $ (\inst|Add0~2_combout  $ (!\inst|Add0~7 )))) # (GND)
// \inst|Add0~9  = CARRY((\mux_das_constantes|Mux2~0_combout  & (!\inst|Add0~2_combout  & !\inst|Add0~7 )) # (!\mux_das_constantes|Mux2~0_combout  & ((!\inst|Add0~7 ) # (!\inst|Add0~2_combout ))))

	.dataa(\mux_das_constantes|Mux2~0_combout ),
	.datab(\inst|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~8_combout ),
	.cout(\inst|Add0~9 ));
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'h6917;
defparam \inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst|Add0~1_combout  & ((\mux_das_constantes|Mux1~2_combout  & (!\inst|Add0~9 )) # (!\mux_das_constantes|Mux1~2_combout  & ((\inst|Add0~9 ) # (GND))))) # (!\inst|Add0~1_combout  & ((\mux_das_constantes|Mux1~2_combout  & 
// (\inst|Add0~9  & VCC)) # (!\mux_das_constantes|Mux1~2_combout  & (!\inst|Add0~9 ))))
// \inst|Add0~11  = CARRY((\inst|Add0~1_combout  & ((!\inst|Add0~9 ) # (!\mux_das_constantes|Mux1~2_combout ))) # (!\inst|Add0~1_combout  & (!\mux_das_constantes|Mux1~2_combout  & !\inst|Add0~9 )))

	.dataa(\inst|Add0~1_combout ),
	.datab(\mux_das_constantes|Mux1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~9 ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h692B;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \UM|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UM|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UM|q[2] .is_wysiwyg = "true";
defparam \UM|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \comp_UM|eq~0 (
// Equation(s):
// \comp_UM|eq~0_combout  = (\UM|q [1] & (\UM|q [3] & (!\UM|q [0] & !\UM|q [2])))

	.dataa(\UM|q [1]),
	.datab(\UM|q [3]),
	.datac(\UM|q [0]),
	.datad(\UM|q [2]),
	.cin(gnd),
	.combout(\comp_UM|eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UM|eq~0 .lut_mask = 16'h0008;
defparam \comp_UM|eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \UH|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UH|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UH|q[3] .is_wysiwyg = "true";
defparam \UH|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \comp_UH|eq~0 (
// Equation(s):
// \comp_UH|eq~0_combout  = (\UH|q [2] & (!\UH|q [1] & (!\UH|q [0] & !\UH|q [3])))

	.dataa(\UH|q [2]),
	.datab(\UH|q [1]),
	.datac(\UH|q [0]),
	.datad(\UH|q [3]),
	.cin(gnd),
	.combout(\comp_UH|eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UH|eq~0 .lut_mask = 16'h0002;
defparam \comp_UH|eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ROM|Selector0~0 (
// Equation(s):
// \ROM|Selector0~0_combout  = (\ROM|fstate.conta_minuto~q  & (((\ROM|fstate.conta_hora~q  & !\comp_UH|eq~0_combout )) # (!\comp_UM|eq~0_combout ))) # (!\ROM|fstate.conta_minuto~q  & (\ROM|fstate.conta_hora~q  & ((!\comp_UH|eq~0_combout ))))

	.dataa(\ROM|fstate.conta_minuto~q ),
	.datab(\ROM|fstate.conta_hora~q ),
	.datac(\comp_UM|eq~0_combout ),
	.datad(\comp_UH|eq~0_combout ),
	.cin(gnd),
	.combout(\ROM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|Selector0~0 .lut_mask = 16'h0ACE;
defparam \ROM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ROM|Selector0~1 (
// Equation(s):
// \ROM|Selector0~1_combout  = (\ROM|fstate.incrementa_DS_parteII~q  & (((!\ROM|fstate.conta_segundo~q  & !\comp_US|eq~0_combout )) # (!\conversor_7Seg_DS|Equal15~0_combout ))) # (!\ROM|fstate.incrementa_DS_parteII~q  & (!\ROM|fstate.conta_segundo~q  & 
// (!\comp_US|eq~0_combout )))

	.dataa(\ROM|fstate.incrementa_DS_parteII~q ),
	.datab(\ROM|fstate.conta_segundo~q ),
	.datac(\comp_US|eq~0_combout ),
	.datad(\conversor_7Seg_DS|Equal15~0_combout ),
	.cin(gnd),
	.combout(\ROM|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|Selector0~1 .lut_mask = 16'h03AB;
defparam \ROM|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ROM|Selector0~2 (
// Equation(s):
// \ROM|Selector0~2_combout  = (!\ROM|Selector0~0_combout  & !\ROM|Selector0~1_combout )

	.dataa(\ROM|Selector0~0_combout ),
	.datab(\ROM|Selector0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|Selector0~2 .lut_mask = 16'h1111;
defparam \ROM|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ROM|fstate.conta_segundo (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.conta_segundo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.conta_segundo .is_wysiwyg = "true";
defparam \ROM|fstate.conta_segundo .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|WideOr7~0 (
// Equation(s):
// \ROM|WideOr7~0_combout  = (\ROM|fstate.conta_segundo~q  & (!\ROM|fstate.conta_minuto~q  & !\ROM|fstate.conta_hora~q ))

	.dataa(\ROM|fstate.conta_segundo~q ),
	.datab(gnd),
	.datac(\ROM|fstate.conta_minuto~q ),
	.datad(\ROM|fstate.conta_hora~q ),
	.cin(gnd),
	.combout(\ROM|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr7~0 .lut_mask = 16'h000A;
defparam \ROM|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \demux_reg_enable|Equal1~2 (
// Equation(s):
// \demux_reg_enable|Equal1~2_combout  = (\ROM|WideOr10~0_combout  & (\ROM|WideOr7~0_combout  & (\ROM|WideOr8~0_combout  & !\ROM|WideOr9~0_combout )))

	.dataa(\ROM|WideOr10~0_combout ),
	.datab(\ROM|WideOr7~0_combout ),
	.datac(\ROM|WideOr8~0_combout ),
	.datad(\ROM|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~2 .lut_mask = 16'h0080;
defparam \demux_reg_enable|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \DH|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DH|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DH|q[1] .is_wysiwyg = "true";
defparam \DH|q[1] .power_up = "low";
// synopsys translate_on

dffeas \DH|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DH|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DH|q[3] .is_wysiwyg = "true";
defparam \DH|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \comp_DH|eq~0 (
// Equation(s):
// \comp_DH|eq~0_combout  = (\DH|q [1] & (!\DH|q [3] & (!\DH|q [2] & !\DH|q [0])))

	.dataa(\DH|q [1]),
	.datab(\DH|q [3]),
	.datac(\DH|q [2]),
	.datad(\DH|q [0]),
	.cin(gnd),
	.combout(\comp_DH|eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DH|eq~0 .lut_mask = 16'h0002;
defparam \comp_DH|eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ROM|fstate.zera_DH~0 (
// Equation(s):
// \ROM|fstate.zera_DH~0_combout  = (\ROM|fstate.zera_DH~q ) # ((\ROM|fstate.incrementa_DH_parte_II~q  & \comp_DH|eq~0_combout ))

	.dataa(\ROM|fstate.zera_DH~q ),
	.datab(\ROM|fstate.incrementa_DH_parte_II~q ),
	.datac(\comp_DH|eq~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM|fstate.zera_DH~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|fstate.zera_DH~0 .lut_mask = 16'hEAEA;
defparam \ROM|fstate.zera_DH~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ROM|fstate.zera_DH (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|fstate.zera_DH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.zera_DH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.zera_DH .is_wysiwyg = "true";
defparam \ROM|fstate.zera_DH .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|WideOr8~0 (
// Equation(s):
// \ROM|WideOr8~0_combout  = (\ROM|fstate.incrementa_DH_parte_I~q ) # ((\ROM|fstate.conta_hora~q ) # ((\ROM|fstate.incrementa_DH_parte_II~q ) # (\ROM|fstate.zera_DH~q )))

	.dataa(\ROM|fstate.incrementa_DH_parte_I~q ),
	.datab(\ROM|fstate.conta_hora~q ),
	.datac(\ROM|fstate.incrementa_DH_parte_II~q ),
	.datad(\ROM|fstate.zera_DH~q ),
	.cin(gnd),
	.combout(\ROM|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr8~0 .lut_mask = 16'hFFFE;
defparam \ROM|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \DM|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DM|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DM|q[3] .is_wysiwyg = "true";
defparam \DM|q[3] .power_up = "low";
// synopsys translate_on

dffeas \DS|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DS|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DS|q[3] .is_wysiwyg = "true";
defparam \DS|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux0~1 (
// Equation(s):
// \mux_dos_registradores|Mux0~1_combout  = (\ROM|WideOr9~0_combout  & (((\ROM|WideOr10~combout )))) # (!\ROM|WideOr9~0_combout  & ((\ROM|WideOr10~combout  & (\US|q [3])) # (!\ROM|WideOr10~combout  & ((\DS|q [3])))))

	.dataa(\ROM|WideOr9~0_combout ),
	.datab(\US|q [3]),
	.datac(\ROM|WideOr10~combout ),
	.datad(\DS|q [3]),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux0~1 .lut_mask = 16'hE5E0;
defparam \mux_dos_registradores|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux0~2 (
// Equation(s):
// \mux_dos_registradores|Mux0~2_combout  = (\ROM|WideOr9~0_combout  & ((\mux_dos_registradores|Mux0~1_combout  & ((\UM|q [3]))) # (!\mux_dos_registradores|Mux0~1_combout  & (\DM|q [3])))) # (!\ROM|WideOr9~0_combout  & 
// (((\mux_dos_registradores|Mux0~1_combout ))))

	.dataa(\DM|q [3]),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\mux_dos_registradores|Mux0~1_combout ),
	.datad(\UM|q [3]),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux0~2 .lut_mask = 16'hF838;
defparam \mux_dos_registradores|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux0~0 (
// Equation(s):
// \mux_dos_registradores|Mux0~0_combout  = (\demux_reg_enable|Equal1~6_combout  & ((\ROM|WideOr10~combout  & (\UH|q [3])) # (!\ROM|WideOr10~combout  & ((\DH|q [3])))))

	.dataa(\demux_reg_enable|Equal1~6_combout ),
	.datab(\UH|q [3]),
	.datac(\DH|q [3]),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux0~0 .lut_mask = 16'h88A0;
defparam \mux_dos_registradores|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \ROM|WideOr7~combout  $ (((\mux_dos_registradores|Mux0~0_combout ) # ((!\ROM|WideOr8~0_combout  & \mux_dos_registradores|Mux0~2_combout ))))

	.dataa(\ROM|WideOr8~0_combout ),
	.datab(\mux_dos_registradores|Mux0~2_combout ),
	.datac(\mux_dos_registradores|Mux0~0_combout ),
	.datad(\ROM|WideOr7~combout ),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h0BF4;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_das_constantes|Mux0~2 (
// Equation(s):
// \mux_das_constantes|Mux0~2_combout  = (!\ROM|WideOr12~0_combout  & ((\ROM|fstate.Incrementa_DS_parte_I~q ) # ((\ROM|fstate.incrementa_DM_parte_I~q ) # (!\ROM|fstate.conta_segundo~q ))))

	.dataa(\ROM|fstate.Incrementa_DS_parte_I~q ),
	.datab(\ROM|fstate.incrementa_DM_parte_I~q ),
	.datac(\ROM|fstate.conta_segundo~q ),
	.datad(\ROM|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux0~2 .lut_mask = 16'h00EF;
defparam \mux_das_constantes|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = \inst|Add0~0_combout  $ (\mux_das_constantes|Mux0~2_combout  $ (\inst|Add0~11 ))

	.dataa(\inst|Add0~0_combout ),
	.datab(\mux_das_constantes|Mux0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'h9696;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \US|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\US|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \US|q[3] .is_wysiwyg = "true";
defparam \US|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \comp_US|eq~0 (
// Equation(s):
// \comp_US|eq~0_combout  = (\US|q [1] & (\US|q [3] & (!\US|q [0] & !\US|q [2])))

	.dataa(\US|q [1]),
	.datab(\US|q [3]),
	.datac(\US|q [0]),
	.datad(\US|q [2]),
	.cin(gnd),
	.combout(\comp_US|eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_US|eq~0 .lut_mask = 16'h0008;
defparam \comp_US|eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ROM|reg_fstate~1 (
// Equation(s):
// \ROM|reg_fstate~1_combout  = (\comp_US|eq~0_combout  & !\ROM|fstate.conta_segundo~q )

	.dataa(\comp_US|eq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|fstate.conta_segundo~q ),
	.cin(gnd),
	.combout(\ROM|reg_fstate~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|reg_fstate~1 .lut_mask = 16'h00AA;
defparam \ROM|reg_fstate~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ROM|fstate.Incrementa_DS_parte_I (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|reg_fstate~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.Incrementa_DS_parte_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.Incrementa_DS_parte_I .is_wysiwyg = "true";
defparam \ROM|fstate.Incrementa_DS_parte_I .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|WideOr11 (
// Equation(s):
// \ROM|WideOr11~combout  = (\ROM|fstate.Incrementa_DS_parte_I~q ) # ((\ROM|fstate.incrementa_DM_parte_I~q ) # (!\ROM|fstate.conta_segundo~q ))

	.dataa(\ROM|fstate.Incrementa_DS_parte_I~q ),
	.datab(\ROM|fstate.incrementa_DM_parte_I~q ),
	.datac(gnd),
	.datad(\ROM|fstate.conta_segundo~q ),
	.cin(gnd),
	.combout(\ROM|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr11 .lut_mask = 16'hEEFF;
defparam \ROM|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_das_constantes|Mux2~0 (
// Equation(s):
// \mux_das_constantes|Mux2~0_combout  = ((\ROM|WideOr11~combout  & \ROM|WideOr12~0_combout )) # (!\ROM|WideOr13~combout )

	.dataa(\ROM|WideOr11~combout ),
	.datab(\ROM|WideOr12~0_combout ),
	.datac(gnd),
	.datad(\ROM|WideOr13~combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux2~0 .lut_mask = 16'h88FF;
defparam \mux_das_constantes|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \DS|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DS|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DS|q[1] .is_wysiwyg = "true";
defparam \DS|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DS|Equal15~0 (
// Equation(s):
// \conversor_7Seg_DS|Equal15~0_combout  = (\DS|q [1] & (\DS|q [2] & (!\DS|q [0] & !\DS|q [3])))

	.dataa(\DS|q [1]),
	.datab(\DS|q [2]),
	.datac(\DS|q [0]),
	.datad(\DS|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DS|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DS|Equal15~0 .lut_mask = 16'h0008;
defparam \conversor_7Seg_DS|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ROM|reg_fstate~4 (
// Equation(s):
// \ROM|reg_fstate~4_combout  = (\conversor_7Seg_DS|Equal15~0_combout  & \ROM|fstate.incrementa_DS_parteII~q )

	.dataa(\conversor_7Seg_DS|Equal15~0_combout ),
	.datab(\ROM|fstate.incrementa_DS_parteII~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM|reg_fstate~4_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|reg_fstate~4 .lut_mask = 16'h8888;
defparam \ROM|reg_fstate~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ROM|fstate.zera_DS (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|reg_fstate~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.zera_DS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.zera_DS .is_wysiwyg = "true";
defparam \ROM|fstate.zera_DS .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DM|Equal15~0 (
// Equation(s):
// \conversor_7Seg_DM|Equal15~0_combout  = (\DM|q [1] & (\DM|q [2] & (!\DM|q [0] & !\DM|q [3])))

	.dataa(\DM|q [1]),
	.datab(\DM|q [2]),
	.datac(\DM|q [0]),
	.datad(\DM|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DM|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DM|Equal15~0 .lut_mask = 16'h0008;
defparam \conversor_7Seg_DM|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ROM|Selector2~0 (
// Equation(s):
// \ROM|Selector2~0_combout  = (\ROM|fstate.zera_DS~q ) # ((\ROM|fstate.incrementa_DM_parte_II~q  & !\conversor_7Seg_DM|Equal15~0_combout ))

	.dataa(\ROM|fstate.zera_DS~q ),
	.datab(\ROM|fstate.incrementa_DM_parte_II~q ),
	.datac(gnd),
	.datad(\conversor_7Seg_DM|Equal15~0_combout ),
	.cin(gnd),
	.combout(\ROM|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|Selector2~0 .lut_mask = 16'hAAEE;
defparam \ROM|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ROM|fstate.conta_minuto (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.conta_minuto~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.conta_minuto .is_wysiwyg = "true";
defparam \ROM|fstate.conta_minuto .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|reg_fstate~2 (
// Equation(s):
// \ROM|reg_fstate~2_combout  = (\ROM|fstate.conta_minuto~q  & \comp_UM|eq~0_combout )

	.dataa(\ROM|fstate.conta_minuto~q ),
	.datab(\comp_UM|eq~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM|reg_fstate~2_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|reg_fstate~2 .lut_mask = 16'h8888;
defparam \ROM|reg_fstate~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ROM|fstate.incrementa_DM_parte_I (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|reg_fstate~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.incrementa_DM_parte_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.incrementa_DM_parte_I .is_wysiwyg = "true";
defparam \ROM|fstate.incrementa_DM_parte_I .power_up = "low";
// synopsys translate_on

dffeas \ROM|fstate.incrementa_DM_parte_II (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|fstate.incrementa_DM_parte_I~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.incrementa_DM_parte_II~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.incrementa_DM_parte_II .is_wysiwyg = "true";
defparam \ROM|fstate.incrementa_DM_parte_II .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|reg_fstate~3 (
// Equation(s):
// \ROM|reg_fstate~3_combout  = (\ROM|fstate.incrementa_DM_parte_II~q  & \conversor_7Seg_DM|Equal15~0_combout )

	.dataa(\ROM|fstate.incrementa_DM_parte_II~q ),
	.datab(\conversor_7Seg_DM|Equal15~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM|reg_fstate~3_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|reg_fstate~3 .lut_mask = 16'h8888;
defparam \ROM|reg_fstate~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ROM|fstate.zera_DM (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|reg_fstate~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.zera_DM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.zera_DM .is_wysiwyg = "true";
defparam \ROM|fstate.zera_DM .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|Selector4~0 (
// Equation(s):
// \ROM|Selector4~0_combout  = (\ROM|fstate.zera_DM~q ) # ((\ROM|fstate.incrementa_DH_parte_II~q  & !\comp_DH|eq~0_combout ))

	.dataa(\ROM|fstate.zera_DM~q ),
	.datab(\ROM|fstate.incrementa_DH_parte_II~q ),
	.datac(gnd),
	.datad(\comp_DH|eq~0_combout ),
	.cin(gnd),
	.combout(\ROM|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|Selector4~0 .lut_mask = 16'hAAEE;
defparam \ROM|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ROM|fstate.conta_hora (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.conta_hora~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.conta_hora .is_wysiwyg = "true";
defparam \ROM|fstate.conta_hora .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|reg_fstate~0 (
// Equation(s):
// \ROM|reg_fstate~0_combout  = (\ROM|fstate.conta_hora~q  & \comp_UH|eq~0_combout )

	.dataa(\ROM|fstate.conta_hora~q ),
	.datab(\comp_UH|eq~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM|reg_fstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|reg_fstate~0 .lut_mask = 16'h8888;
defparam \ROM|reg_fstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ROM|fstate.incrementa_DH_parte_I (
	.clk(\CLOCK_50~input_o ),
	.d(\ROM|reg_fstate~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.incrementa_DH_parte_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.incrementa_DH_parte_I .is_wysiwyg = "true";
defparam \ROM|fstate.incrementa_DH_parte_I .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ROM|WideOr10~0 (
// Equation(s):
// \ROM|WideOr10~0_combout  = (!\ROM|fstate.incrementa_DH_parte_I~q  & (!\ROM|fstate.Incrementa_DS_parte_I~q  & !\ROM|fstate.incrementa_DM_parte_I~q ))

	.dataa(gnd),
	.datab(\ROM|fstate.incrementa_DH_parte_I~q ),
	.datac(\ROM|fstate.Incrementa_DS_parte_I~q ),
	.datad(\ROM|fstate.incrementa_DM_parte_I~q ),
	.cin(gnd),
	.combout(\ROM|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr10~0 .lut_mask = 16'h0003;
defparam \ROM|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \demux_reg_enable|Equal1~0 (
// Equation(s):
// \demux_reg_enable|Equal1~0_combout  = (!\ROM|WideOr8~0_combout  & (!\ROM|WideOr9~0_combout  & ((!\ROM|WideOr7~0_combout ) # (!\ROM|WideOr10~0_combout ))))

	.dataa(\ROM|WideOr10~0_combout ),
	.datab(\ROM|WideOr7~0_combout ),
	.datac(\ROM|WideOr8~0_combout ),
	.datad(\ROM|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~0 .lut_mask = 16'h0007;
defparam \demux_reg_enable|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_US|rascSaida7seg[6]~0 (
// Equation(s):
// \conversor_7Seg_US|rascSaida7seg[6]~0_combout  = (\US|q [0] & (!\US|q [3] & (\US|q [2] $ (!\US|q [1])))) # (!\US|q [0] & (!\US|q [1] & (\US|q [2] $ (!\US|q [3]))))

	.dataa(\US|q [2]),
	.datab(\US|q [0]),
	.datac(\US|q [1]),
	.datad(\US|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_US|rascSaida7seg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_US|rascSaida7seg[6]~0 .lut_mask = 16'h0285;
defparam \conversor_7Seg_US|rascSaida7seg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_US|rascSaida7seg[5]~1 (
// Equation(s):
// \conversor_7Seg_US|rascSaida7seg[5]~1_combout  = (\US|q [0] & (\US|q [3] $ (((\US|q [1]) # (!\US|q [2]))))) # (!\US|q [0] & (!\US|q [2] & (\US|q [1] & !\US|q [3])))

	.dataa(\US|q [0]),
	.datab(\US|q [2]),
	.datac(\US|q [1]),
	.datad(\US|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_US|rascSaida7seg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_US|rascSaida7seg[5]~1 .lut_mask = 16'h08B2;
defparam \conversor_7Seg_US|rascSaida7seg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_US|rascSaida7seg[4]~2 (
// Equation(s):
// \conversor_7Seg_US|rascSaida7seg[4]~2_combout  = (\US|q [1] & (!\US|q [3] & (\US|q [0]))) # (!\US|q [1] & ((\US|q [2] & (!\US|q [3])) # (!\US|q [2] & ((\US|q [0])))))

	.dataa(\US|q [3]),
	.datab(\US|q [0]),
	.datac(\US|q [1]),
	.datad(\US|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_US|rascSaida7seg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_US|rascSaida7seg[4]~2 .lut_mask = 16'h454C;
defparam \conversor_7Seg_US|rascSaida7seg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_US|rascSaida7seg[3]~3 (
// Equation(s):
// \conversor_7Seg_US|rascSaida7seg[3]~3_combout  = (\US|q [1] & ((\US|q [0] & (\US|q [2])) # (!\US|q [0] & (!\US|q [2] & \US|q [3])))) # (!\US|q [1] & (!\US|q [3] & (\US|q [0] $ (\US|q [2]))))

	.dataa(\US|q [0]),
	.datab(\US|q [1]),
	.datac(\US|q [2]),
	.datad(\US|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_US|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_US|rascSaida7seg[3]~3 .lut_mask = 16'h8492;
defparam \conversor_7Seg_US|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_US|rascSaida7seg[2]~4 (
// Equation(s):
// \conversor_7Seg_US|rascSaida7seg[2]~4_combout  = (\US|q [3] & (((\US|q [0] & !\US|q [1])) # (!\US|q [2]))) # (!\US|q [3] & ((\US|q [0]) # ((\US|q [2]) # (!\US|q [1]))))

	.dataa(\US|q [0]),
	.datab(\US|q [1]),
	.datac(\US|q [3]),
	.datad(\US|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_US|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_US|rascSaida7seg[2]~4 .lut_mask = 16'h2FFB;
defparam \conversor_7Seg_US|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_US|rascSaida7seg[1]~5 (
// Equation(s):
// \conversor_7Seg_US|rascSaida7seg[1]~5_combout  = (\US|q [1] & ((\US|q [0] & (\US|q [3])) # (!\US|q [0] & ((\US|q [2]))))) # (!\US|q [1] & (\US|q [2] & (\US|q [3] $ (\US|q [0]))))

	.dataa(\US|q [1]),
	.datab(\US|q [3]),
	.datac(\US|q [2]),
	.datad(\US|q [0]),
	.cin(gnd),
	.combout(\conversor_7Seg_US|rascSaida7seg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_US|rascSaida7seg[1]~5 .lut_mask = 16'h98E0;
defparam \conversor_7Seg_US|rascSaida7seg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_US|rascSaida7seg[0]~6 (
// Equation(s):
// \conversor_7Seg_US|rascSaida7seg[0]~6_combout  = (\US|q [2] & (!\US|q [1] & (\US|q [0] $ (!\US|q [3])))) # (!\US|q [2] & (\US|q [0] & (\US|q [1] $ (!\US|q [3]))))

	.dataa(\US|q [2]),
	.datab(\US|q [0]),
	.datac(\US|q [1]),
	.datad(\US|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_US|rascSaida7seg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_US|rascSaida7seg[0]~6 .lut_mask = 16'h4806;
defparam \conversor_7Seg_US|rascSaida7seg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DS|rascSaida7seg[6]~0 (
// Equation(s):
// \conversor_7Seg_DS|rascSaida7seg[6]~0_combout  = (\DS|q [0] & (!\DS|q [3] & (\DS|q [2] $ (!\DS|q [1])))) # (!\DS|q [0] & (!\DS|q [1] & (\DS|q [2] $ (!\DS|q [3]))))

	.dataa(\DS|q [2]),
	.datab(\DS|q [0]),
	.datac(\DS|q [1]),
	.datad(\DS|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DS|rascSaida7seg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DS|rascSaida7seg[6]~0 .lut_mask = 16'h0285;
defparam \conversor_7Seg_DS|rascSaida7seg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DS|rascSaida7seg[5]~1 (
// Equation(s):
// \conversor_7Seg_DS|rascSaida7seg[5]~1_combout  = (\DS|q [0] & (\DS|q [3] $ (((\DS|q [1]) # (!\DS|q [2]))))) # (!\DS|q [0] & (!\DS|q [2] & (\DS|q [1] & !\DS|q [3])))

	.dataa(\DS|q [0]),
	.datab(\DS|q [2]),
	.datac(\DS|q [1]),
	.datad(\DS|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DS|rascSaida7seg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DS|rascSaida7seg[5]~1 .lut_mask = 16'h08B2;
defparam \conversor_7Seg_DS|rascSaida7seg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DS|rascSaida7seg[4]~2 (
// Equation(s):
// \conversor_7Seg_DS|rascSaida7seg[4]~2_combout  = (\DS|q [1] & (!\DS|q [3] & (\DS|q [0]))) # (!\DS|q [1] & ((\DS|q [2] & (!\DS|q [3])) # (!\DS|q [2] & ((\DS|q [0])))))

	.dataa(\DS|q [3]),
	.datab(\DS|q [0]),
	.datac(\DS|q [1]),
	.datad(\DS|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_DS|rascSaida7seg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DS|rascSaida7seg[4]~2 .lut_mask = 16'h454C;
defparam \conversor_7Seg_DS|rascSaida7seg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DS|rascSaida7seg[3]~3 (
// Equation(s):
// \conversor_7Seg_DS|rascSaida7seg[3]~3_combout  = (\DS|q [1] & ((\DS|q [0] & (\DS|q [2])) # (!\DS|q [0] & (!\DS|q [2] & \DS|q [3])))) # (!\DS|q [1] & (!\DS|q [3] & (\DS|q [0] $ (\DS|q [2]))))

	.dataa(\DS|q [0]),
	.datab(\DS|q [1]),
	.datac(\DS|q [2]),
	.datad(\DS|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DS|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DS|rascSaida7seg[3]~3 .lut_mask = 16'h8492;
defparam \conversor_7Seg_DS|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DS|rascSaida7seg[2]~4 (
// Equation(s):
// \conversor_7Seg_DS|rascSaida7seg[2]~4_combout  = (\DS|q [3] & (((\DS|q [0] & !\DS|q [1])) # (!\DS|q [2]))) # (!\DS|q [3] & ((\DS|q [0]) # ((\DS|q [2]) # (!\DS|q [1]))))

	.dataa(\DS|q [0]),
	.datab(\DS|q [1]),
	.datac(\DS|q [3]),
	.datad(\DS|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_DS|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DS|rascSaida7seg[2]~4 .lut_mask = 16'h2FFB;
defparam \conversor_7Seg_DS|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DS|rascSaida7seg[1]~5 (
// Equation(s):
// \conversor_7Seg_DS|rascSaida7seg[1]~5_combout  = (\DS|q [1] & ((\DS|q [0] & (\DS|q [3])) # (!\DS|q [0] & ((\DS|q [2]))))) # (!\DS|q [1] & (\DS|q [2] & (\DS|q [3] $ (\DS|q [0]))))

	.dataa(\DS|q [1]),
	.datab(\DS|q [3]),
	.datac(\DS|q [2]),
	.datad(\DS|q [0]),
	.cin(gnd),
	.combout(\conversor_7Seg_DS|rascSaida7seg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DS|rascSaida7seg[1]~5 .lut_mask = 16'h98E0;
defparam \conversor_7Seg_DS|rascSaida7seg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DS|rascSaida7seg[0]~6 (
// Equation(s):
// \conversor_7Seg_DS|rascSaida7seg[0]~6_combout  = (\DS|q [2] & (!\DS|q [1] & (\DS|q [0] $ (!\DS|q [3])))) # (!\DS|q [2] & (\DS|q [0] & (\DS|q [1] $ (!\DS|q [3]))))

	.dataa(\DS|q [2]),
	.datab(\DS|q [0]),
	.datac(\DS|q [1]),
	.datad(\DS|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DS|rascSaida7seg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DS|rascSaida7seg[0]~6 .lut_mask = 16'h4806;
defparam \conversor_7Seg_DS|rascSaida7seg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UM|rascSaida7seg[6]~0 (
// Equation(s):
// \conversor_7Seg_UM|rascSaida7seg[6]~0_combout  = (\UM|q [0] & (!\UM|q [3] & (\UM|q [2] $ (!\UM|q [1])))) # (!\UM|q [0] & (!\UM|q [1] & (\UM|q [2] $ (!\UM|q [3]))))

	.dataa(\UM|q [2]),
	.datab(\UM|q [0]),
	.datac(\UM|q [1]),
	.datad(\UM|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_UM|rascSaida7seg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UM|rascSaida7seg[6]~0 .lut_mask = 16'h0285;
defparam \conversor_7Seg_UM|rascSaida7seg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UM|rascSaida7seg[5]~1 (
// Equation(s):
// \conversor_7Seg_UM|rascSaida7seg[5]~1_combout  = (\UM|q [0] & (\UM|q [3] $ (((\UM|q [1]) # (!\UM|q [2]))))) # (!\UM|q [0] & (!\UM|q [2] & (\UM|q [1] & !\UM|q [3])))

	.dataa(\UM|q [0]),
	.datab(\UM|q [2]),
	.datac(\UM|q [1]),
	.datad(\UM|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_UM|rascSaida7seg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UM|rascSaida7seg[5]~1 .lut_mask = 16'h08B2;
defparam \conversor_7Seg_UM|rascSaida7seg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UM|rascSaida7seg[4]~2 (
// Equation(s):
// \conversor_7Seg_UM|rascSaida7seg[4]~2_combout  = (\UM|q [1] & (!\UM|q [3] & (\UM|q [0]))) # (!\UM|q [1] & ((\UM|q [2] & (!\UM|q [3])) # (!\UM|q [2] & ((\UM|q [0])))))

	.dataa(\UM|q [3]),
	.datab(\UM|q [0]),
	.datac(\UM|q [1]),
	.datad(\UM|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_UM|rascSaida7seg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UM|rascSaida7seg[4]~2 .lut_mask = 16'h454C;
defparam \conversor_7Seg_UM|rascSaida7seg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UM|rascSaida7seg[3]~3 (
// Equation(s):
// \conversor_7Seg_UM|rascSaida7seg[3]~3_combout  = (\UM|q [1] & ((\UM|q [0] & (\UM|q [2])) # (!\UM|q [0] & (!\UM|q [2] & \UM|q [3])))) # (!\UM|q [1] & (!\UM|q [3] & (\UM|q [0] $ (\UM|q [2]))))

	.dataa(\UM|q [0]),
	.datab(\UM|q [1]),
	.datac(\UM|q [2]),
	.datad(\UM|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_UM|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UM|rascSaida7seg[3]~3 .lut_mask = 16'h8492;
defparam \conversor_7Seg_UM|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UM|rascSaida7seg[2]~4 (
// Equation(s):
// \conversor_7Seg_UM|rascSaida7seg[2]~4_combout  = (\UM|q [3] & (((\UM|q [0] & !\UM|q [1])) # (!\UM|q [2]))) # (!\UM|q [3] & ((\UM|q [0]) # ((\UM|q [2]) # (!\UM|q [1]))))

	.dataa(\UM|q [0]),
	.datab(\UM|q [1]),
	.datac(\UM|q [3]),
	.datad(\UM|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_UM|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UM|rascSaida7seg[2]~4 .lut_mask = 16'h2FFB;
defparam \conversor_7Seg_UM|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UM|rascSaida7seg[1]~5 (
// Equation(s):
// \conversor_7Seg_UM|rascSaida7seg[1]~5_combout  = (\UM|q [1] & ((\UM|q [0] & (\UM|q [3])) # (!\UM|q [0] & ((\UM|q [2]))))) # (!\UM|q [1] & (\UM|q [2] & (\UM|q [3] $ (\UM|q [0]))))

	.dataa(\UM|q [1]),
	.datab(\UM|q [3]),
	.datac(\UM|q [2]),
	.datad(\UM|q [0]),
	.cin(gnd),
	.combout(\conversor_7Seg_UM|rascSaida7seg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UM|rascSaida7seg[1]~5 .lut_mask = 16'h98E0;
defparam \conversor_7Seg_UM|rascSaida7seg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UM|rascSaida7seg[0]~6 (
// Equation(s):
// \conversor_7Seg_UM|rascSaida7seg[0]~6_combout  = (\UM|q [2] & (!\UM|q [1] & (\UM|q [0] $ (!\UM|q [3])))) # (!\UM|q [2] & (\UM|q [0] & (\UM|q [1] $ (!\UM|q [3]))))

	.dataa(\UM|q [2]),
	.datab(\UM|q [0]),
	.datac(\UM|q [1]),
	.datad(\UM|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_UM|rascSaida7seg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UM|rascSaida7seg[0]~6 .lut_mask = 16'h4806;
defparam \conversor_7Seg_UM|rascSaida7seg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DM|rascSaida7seg[6]~0 (
// Equation(s):
// \conversor_7Seg_DM|rascSaida7seg[6]~0_combout  = (\DM|q [0] & (!\DM|q [3] & (\DM|q [2] $ (!\DM|q [1])))) # (!\DM|q [0] & (!\DM|q [1] & (\DM|q [2] $ (!\DM|q [3]))))

	.dataa(\DM|q [2]),
	.datab(\DM|q [0]),
	.datac(\DM|q [1]),
	.datad(\DM|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DM|rascSaida7seg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DM|rascSaida7seg[6]~0 .lut_mask = 16'h0285;
defparam \conversor_7Seg_DM|rascSaida7seg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DM|rascSaida7seg[5]~1 (
// Equation(s):
// \conversor_7Seg_DM|rascSaida7seg[5]~1_combout  = (\DM|q [0] & (\DM|q [3] $ (((\DM|q [1]) # (!\DM|q [2]))))) # (!\DM|q [0] & (!\DM|q [2] & (\DM|q [1] & !\DM|q [3])))

	.dataa(\DM|q [0]),
	.datab(\DM|q [2]),
	.datac(\DM|q [1]),
	.datad(\DM|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DM|rascSaida7seg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DM|rascSaida7seg[5]~1 .lut_mask = 16'h08B2;
defparam \conversor_7Seg_DM|rascSaida7seg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DM|rascSaida7seg[4]~2 (
// Equation(s):
// \conversor_7Seg_DM|rascSaida7seg[4]~2_combout  = (\DM|q [1] & (!\DM|q [3] & (\DM|q [0]))) # (!\DM|q [1] & ((\DM|q [2] & (!\DM|q [3])) # (!\DM|q [2] & ((\DM|q [0])))))

	.dataa(\DM|q [3]),
	.datab(\DM|q [0]),
	.datac(\DM|q [1]),
	.datad(\DM|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_DM|rascSaida7seg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DM|rascSaida7seg[4]~2 .lut_mask = 16'h454C;
defparam \conversor_7Seg_DM|rascSaida7seg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DM|rascSaida7seg[3]~3 (
// Equation(s):
// \conversor_7Seg_DM|rascSaida7seg[3]~3_combout  = (\DM|q [1] & ((\DM|q [0] & (\DM|q [2])) # (!\DM|q [0] & (!\DM|q [2] & \DM|q [3])))) # (!\DM|q [1] & (!\DM|q [3] & (\DM|q [0] $ (\DM|q [2]))))

	.dataa(\DM|q [0]),
	.datab(\DM|q [1]),
	.datac(\DM|q [2]),
	.datad(\DM|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DM|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DM|rascSaida7seg[3]~3 .lut_mask = 16'h8492;
defparam \conversor_7Seg_DM|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DM|rascSaida7seg[2]~4 (
// Equation(s):
// \conversor_7Seg_DM|rascSaida7seg[2]~4_combout  = (\DM|q [3] & (((\DM|q [0] & !\DM|q [1])) # (!\DM|q [2]))) # (!\DM|q [3] & ((\DM|q [0]) # ((\DM|q [2]) # (!\DM|q [1]))))

	.dataa(\DM|q [0]),
	.datab(\DM|q [1]),
	.datac(\DM|q [3]),
	.datad(\DM|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_DM|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DM|rascSaida7seg[2]~4 .lut_mask = 16'h2FFB;
defparam \conversor_7Seg_DM|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DM|rascSaida7seg[1]~5 (
// Equation(s):
// \conversor_7Seg_DM|rascSaida7seg[1]~5_combout  = (\DM|q [1] & ((\DM|q [0] & (\DM|q [3])) # (!\DM|q [0] & ((\DM|q [2]))))) # (!\DM|q [1] & (\DM|q [2] & (\DM|q [3] $ (\DM|q [0]))))

	.dataa(\DM|q [1]),
	.datab(\DM|q [3]),
	.datac(\DM|q [2]),
	.datad(\DM|q [0]),
	.cin(gnd),
	.combout(\conversor_7Seg_DM|rascSaida7seg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DM|rascSaida7seg[1]~5 .lut_mask = 16'h98E0;
defparam \conversor_7Seg_DM|rascSaida7seg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DM|rascSaida7seg[0]~6 (
// Equation(s):
// \conversor_7Seg_DM|rascSaida7seg[0]~6_combout  = (\DM|q [2] & (!\DM|q [1] & (\DM|q [0] $ (!\DM|q [3])))) # (!\DM|q [2] & (\DM|q [0] & (\DM|q [1] $ (!\DM|q [3]))))

	.dataa(\DM|q [2]),
	.datab(\DM|q [0]),
	.datac(\DM|q [1]),
	.datad(\DM|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DM|rascSaida7seg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DM|rascSaida7seg[0]~6 .lut_mask = 16'h4806;
defparam \conversor_7Seg_DM|rascSaida7seg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UH|rascSaida7seg[6]~0 (
// Equation(s):
// \conversor_7Seg_UH|rascSaida7seg[6]~0_combout  = (\UH|q [0] & (!\UH|q [3] & (\UH|q [2] $ (!\UH|q [1])))) # (!\UH|q [0] & (!\UH|q [1] & (\UH|q [2] $ (!\UH|q [3]))))

	.dataa(\UH|q [2]),
	.datab(\UH|q [0]),
	.datac(\UH|q [1]),
	.datad(\UH|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_UH|rascSaida7seg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UH|rascSaida7seg[6]~0 .lut_mask = 16'h0285;
defparam \conversor_7Seg_UH|rascSaida7seg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UH|rascSaida7seg[5]~1 (
// Equation(s):
// \conversor_7Seg_UH|rascSaida7seg[5]~1_combout  = (\UH|q [0] & (\UH|q [3] $ (((\UH|q [1]) # (!\UH|q [2]))))) # (!\UH|q [0] & (!\UH|q [2] & (\UH|q [1] & !\UH|q [3])))

	.dataa(\UH|q [0]),
	.datab(\UH|q [2]),
	.datac(\UH|q [1]),
	.datad(\UH|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_UH|rascSaida7seg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UH|rascSaida7seg[5]~1 .lut_mask = 16'h08B2;
defparam \conversor_7Seg_UH|rascSaida7seg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UH|rascSaida7seg[4]~2 (
// Equation(s):
// \conversor_7Seg_UH|rascSaida7seg[4]~2_combout  = (\UH|q [1] & (!\UH|q [3] & (\UH|q [0]))) # (!\UH|q [1] & ((\UH|q [2] & (!\UH|q [3])) # (!\UH|q [2] & ((\UH|q [0])))))

	.dataa(\UH|q [3]),
	.datab(\UH|q [0]),
	.datac(\UH|q [1]),
	.datad(\UH|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_UH|rascSaida7seg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UH|rascSaida7seg[4]~2 .lut_mask = 16'h454C;
defparam \conversor_7Seg_UH|rascSaida7seg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UH|rascSaida7seg[3]~3 (
// Equation(s):
// \conversor_7Seg_UH|rascSaida7seg[3]~3_combout  = (\UH|q [1] & ((\UH|q [0] & (\UH|q [2])) # (!\UH|q [0] & (!\UH|q [2] & \UH|q [3])))) # (!\UH|q [1] & (!\UH|q [3] & (\UH|q [0] $ (\UH|q [2]))))

	.dataa(\UH|q [0]),
	.datab(\UH|q [1]),
	.datac(\UH|q [2]),
	.datad(\UH|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_UH|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UH|rascSaida7seg[3]~3 .lut_mask = 16'h8492;
defparam \conversor_7Seg_UH|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UH|rascSaida7seg[2]~4 (
// Equation(s):
// \conversor_7Seg_UH|rascSaida7seg[2]~4_combout  = (\UH|q [3] & (((\UH|q [0] & !\UH|q [1])) # (!\UH|q [2]))) # (!\UH|q [3] & ((\UH|q [0]) # ((\UH|q [2]) # (!\UH|q [1]))))

	.dataa(\UH|q [0]),
	.datab(\UH|q [1]),
	.datac(\UH|q [3]),
	.datad(\UH|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_UH|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UH|rascSaida7seg[2]~4 .lut_mask = 16'h2FFB;
defparam \conversor_7Seg_UH|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UH|rascSaida7seg[1]~5 (
// Equation(s):
// \conversor_7Seg_UH|rascSaida7seg[1]~5_combout  = (\UH|q [1] & ((\UH|q [0] & (\UH|q [3])) # (!\UH|q [0] & ((\UH|q [2]))))) # (!\UH|q [1] & (\UH|q [2] & (\UH|q [3] $ (\UH|q [0]))))

	.dataa(\UH|q [1]),
	.datab(\UH|q [3]),
	.datac(\UH|q [2]),
	.datad(\UH|q [0]),
	.cin(gnd),
	.combout(\conversor_7Seg_UH|rascSaida7seg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UH|rascSaida7seg[1]~5 .lut_mask = 16'h98E0;
defparam \conversor_7Seg_UH|rascSaida7seg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_UH|rascSaida7seg[0]~6 (
// Equation(s):
// \conversor_7Seg_UH|rascSaida7seg[0]~6_combout  = (\UH|q [2] & (!\UH|q [1] & (\UH|q [0] $ (!\UH|q [3])))) # (!\UH|q [2] & (\UH|q [0] & (\UH|q [1] $ (!\UH|q [3]))))

	.dataa(\UH|q [2]),
	.datab(\UH|q [0]),
	.datac(\UH|q [1]),
	.datad(\UH|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_UH|rascSaida7seg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_UH|rascSaida7seg[0]~6 .lut_mask = 16'h4806;
defparam \conversor_7Seg_UH|rascSaida7seg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DH|rascSaida7seg[6]~0 (
// Equation(s):
// \conversor_7Seg_DH|rascSaida7seg[6]~0_combout  = (\DH|q [0] & (!\DH|q [3] & (\DH|q [2] $ (!\DH|q [1])))) # (!\DH|q [0] & (!\DH|q [1] & (\DH|q [2] $ (!\DH|q [3]))))

	.dataa(\DH|q [2]),
	.datab(\DH|q [0]),
	.datac(\DH|q [1]),
	.datad(\DH|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DH|rascSaida7seg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DH|rascSaida7seg[6]~0 .lut_mask = 16'h0285;
defparam \conversor_7Seg_DH|rascSaida7seg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DH|rascSaida7seg[5]~1 (
// Equation(s):
// \conversor_7Seg_DH|rascSaida7seg[5]~1_combout  = (\DH|q [0] & (\DH|q [3] $ (((\DH|q [1]) # (!\DH|q [2]))))) # (!\DH|q [0] & (!\DH|q [2] & (\DH|q [1] & !\DH|q [3])))

	.dataa(\DH|q [0]),
	.datab(\DH|q [2]),
	.datac(\DH|q [1]),
	.datad(\DH|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DH|rascSaida7seg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DH|rascSaida7seg[5]~1 .lut_mask = 16'h08B2;
defparam \conversor_7Seg_DH|rascSaida7seg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DH|rascSaida7seg[4]~2 (
// Equation(s):
// \conversor_7Seg_DH|rascSaida7seg[4]~2_combout  = (\DH|q [1] & (!\DH|q [3] & (\DH|q [0]))) # (!\DH|q [1] & ((\DH|q [2] & (!\DH|q [3])) # (!\DH|q [2] & ((\DH|q [0])))))

	.dataa(\DH|q [3]),
	.datab(\DH|q [0]),
	.datac(\DH|q [1]),
	.datad(\DH|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_DH|rascSaida7seg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DH|rascSaida7seg[4]~2 .lut_mask = 16'h454C;
defparam \conversor_7Seg_DH|rascSaida7seg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DH|rascSaida7seg[3]~3 (
// Equation(s):
// \conversor_7Seg_DH|rascSaida7seg[3]~3_combout  = (\DH|q [1] & ((\DH|q [0] & (\DH|q [2])) # (!\DH|q [0] & (!\DH|q [2] & \DH|q [3])))) # (!\DH|q [1] & (!\DH|q [3] & (\DH|q [0] $ (\DH|q [2]))))

	.dataa(\DH|q [0]),
	.datab(\DH|q [1]),
	.datac(\DH|q [2]),
	.datad(\DH|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DH|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DH|rascSaida7seg[3]~3 .lut_mask = 16'h8492;
defparam \conversor_7Seg_DH|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DH|rascSaida7seg[2]~4 (
// Equation(s):
// \conversor_7Seg_DH|rascSaida7seg[2]~4_combout  = (\DH|q [3] & (((\DH|q [0] & !\DH|q [1])) # (!\DH|q [2]))) # (!\DH|q [3] & ((\DH|q [0]) # ((\DH|q [2]) # (!\DH|q [1]))))

	.dataa(\DH|q [0]),
	.datab(\DH|q [1]),
	.datac(\DH|q [3]),
	.datad(\DH|q [2]),
	.cin(gnd),
	.combout(\conversor_7Seg_DH|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DH|rascSaida7seg[2]~4 .lut_mask = 16'h2FFB;
defparam \conversor_7Seg_DH|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DH|rascSaida7seg[1]~5 (
// Equation(s):
// \conversor_7Seg_DH|rascSaida7seg[1]~5_combout  = (\DH|q [3] & ((\DH|q [0] & (\DH|q [1])) # (!\DH|q [0] & ((\DH|q [2]))))) # (!\DH|q [3] & (\DH|q [2] & (\DH|q [1] $ (\DH|q [0]))))

	.dataa(\DH|q [3]),
	.datab(\DH|q [1]),
	.datac(\DH|q [2]),
	.datad(\DH|q [0]),
	.cin(gnd),
	.combout(\conversor_7Seg_DH|rascSaida7seg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DH|rascSaida7seg[1]~5 .lut_mask = 16'h98E0;
defparam \conversor_7Seg_DH|rascSaida7seg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \conversor_7Seg_DH|rascSaida7seg[0]~6 (
// Equation(s):
// \conversor_7Seg_DH|rascSaida7seg[0]~6_combout  = (\DH|q [2] & (!\DH|q [1] & (\DH|q [0] $ (!\DH|q [3])))) # (!\DH|q [2] & (\DH|q [0] & (\DH|q [1] $ (!\DH|q [3]))))

	.dataa(\DH|q [2]),
	.datab(\DH|q [0]),
	.datac(\DH|q [1]),
	.datad(\DH|q [3]),
	.cin(gnd),
	.combout(\conversor_7Seg_DH|rascSaida7seg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \conversor_7Seg_DH|rascSaida7seg[0]~6 .lut_mask = 16'h4806;
defparam \conversor_7Seg_DH|rascSaida7seg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux0~3 (
// Equation(s):
// \mux_dos_registradores|Mux0~3_combout  = (\mux_dos_registradores|Mux0~0_combout ) # ((\mux_dos_registradores|Mux0~2_combout  & !\ROM|WideOr8~0_combout ))

	.dataa(\mux_dos_registradores|Mux0~0_combout ),
	.datab(\mux_dos_registradores|Mux0~2_combout ),
	.datac(gnd),
	.datad(\ROM|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux0~3 .lut_mask = 16'hAAEE;
defparam \mux_dos_registradores|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux1~3 (
// Equation(s):
// \mux_dos_registradores|Mux1~3_combout  = (\mux_dos_registradores|Mux1~0_combout ) # ((\mux_dos_registradores|Mux1~2_combout  & !\ROM|WideOr8~0_combout ))

	.dataa(\mux_dos_registradores|Mux1~0_combout ),
	.datab(\mux_dos_registradores|Mux1~2_combout ),
	.datac(gnd),
	.datad(\ROM|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux1~3 .lut_mask = 16'hAAEE;
defparam \mux_dos_registradores|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux2~3 (
// Equation(s):
// \mux_dos_registradores|Mux2~3_combout  = (\mux_dos_registradores|Mux2~0_combout ) # ((\mux_dos_registradores|Mux2~2_combout  & !\ROM|WideOr8~0_combout ))

	.dataa(\mux_dos_registradores|Mux2~0_combout ),
	.datab(\mux_dos_registradores|Mux2~2_combout ),
	.datac(gnd),
	.datad(\ROM|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux2~3 .lut_mask = 16'hAAEE;
defparam \mux_dos_registradores|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_dos_registradores|Mux3~3 (
// Equation(s):
// \mux_dos_registradores|Mux3~3_combout  = (\mux_dos_registradores|Mux3~0_combout ) # ((\mux_dos_registradores|Mux3~2_combout  & !\ROM|WideOr8~0_combout ))

	.dataa(\mux_dos_registradores|Mux3~0_combout ),
	.datab(\mux_dos_registradores|Mux3~2_combout ),
	.datac(gnd),
	.datad(\ROM|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux3~3 .lut_mask = 16'hAAEE;
defparam \mux_dos_registradores|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

assign reg_US_enable = \reg_US_enable~output_o ;

assign comp_out_DH = \comp_out_DH~output_o ;

assign comp_out_UH = \comp_out_UH~output_o ;

assign comp_out_DM = \comp_out_DM~output_o ;

assign comp_out_UM = \comp_out_UM~output_o ;

assign comp_out_DS = \comp_out_DS~output_o ;

assign comp_out_US = \comp_out_US~output_o ;

assign reg_UH_enable = \reg_UH_enable~output_o ;

assign reg_DH_enable = \reg_DH_enable~output_o ;

assign reg_UM_enable = \reg_UM_enable~output_o ;

assign reg_DS_enable = \reg_DS_enable~output_o ;

assign reg_DM_enable = \reg_DM_enable~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign out_mux_reg[3] = \out_mux_reg[3]~output_o ;

assign out_mux_reg[2] = \out_mux_reg[2]~output_o ;

assign out_mux_reg[1] = \out_mux_reg[1]~output_o ;

assign out_mux_reg[0] = \out_mux_reg[0]~output_o ;

assign out_ula[3] = \out_ula[3]~output_o ;

assign out_ula[2] = \out_ula[2]~output_o ;

assign out_ula[1] = \out_ula[1]~output_o ;

assign out_ula[0] = \out_ula[0]~output_o ;

assign palavra_out[12] = \palavra_out[12]~output_o ;

assign palavra_out[11] = \palavra_out[11]~output_o ;

assign palavra_out[10] = \palavra_out[10]~output_o ;

assign palavra_out[9] = \palavra_out[9]~output_o ;

assign palavra_out[8] = \palavra_out[8]~output_o ;

assign palavra_out[7] = \palavra_out[7]~output_o ;

assign palavra_out[6] = \palavra_out[6]~output_o ;

assign palavra_out[5] = \palavra_out[5]~output_o ;

assign palavra_out[4] = \palavra_out[4]~output_o ;

assign palavra_out[3] = \palavra_out[3]~output_o ;

assign palavra_out[2] = \palavra_out[2]~output_o ;

assign palavra_out[1] = \palavra_out[1]~output_o ;

assign palavra_out[0] = \palavra_out[0]~output_o ;

assign reg_dh[3] = \reg_dh[3]~output_o ;

assign reg_dh[2] = \reg_dh[2]~output_o ;

assign reg_dh[1] = \reg_dh[1]~output_o ;

assign reg_dh[0] = \reg_dh[0]~output_o ;

assign reg_dm[3] = \reg_dm[3]~output_o ;

assign reg_dm[2] = \reg_dm[2]~output_o ;

assign reg_dm[1] = \reg_dm[1]~output_o ;

assign reg_dm[0] = \reg_dm[0]~output_o ;

assign reg_ds[3] = \reg_ds[3]~output_o ;

assign reg_ds[2] = \reg_ds[2]~output_o ;

assign reg_ds[1] = \reg_ds[1]~output_o ;

assign reg_ds[0] = \reg_ds[0]~output_o ;

assign reg_uh[3] = \reg_uh[3]~output_o ;

assign reg_uh[2] = \reg_uh[2]~output_o ;

assign reg_uh[1] = \reg_uh[1]~output_o ;

assign reg_uh[0] = \reg_uh[0]~output_o ;

assign reg_um[3] = \reg_um[3]~output_o ;

assign reg_um[2] = \reg_um[2]~output_o ;

assign reg_um[1] = \reg_um[1]~output_o ;

assign reg_um[0] = \reg_um[0]~output_o ;

assign reg_us[3] = \reg_us[3]~output_o ;

assign reg_us[2] = \reg_us[2]~output_o ;

assign reg_us[1] = \reg_us[1]~output_o ;

assign reg_us[0] = \reg_us[0]~output_o ;

endmodule
