// Seed: 977732930
module module_0 (
    output wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    input uwire id_5,
    output supply1 id_6,
    output tri id_7
);
  wire id_9;
  wire id_10;
  wire id_11, id_12;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wor id_6,
    input tri id_7,
    output wor id_8,
    output tri1 id_9,
    input tri id_10,
    input wand id_11,
    output supply1 id_12
);
  id_14(
      .id_0(1), .id_1({id_0, id_3})
  );
  assign id_8 = 1'b0;
  wire id_15;
  module_0(
      id_8, id_6, id_4, id_6, id_9, id_4, id_2, id_8
  );
endmodule
