--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml cam.twx cam.ncd -o cam.twr cam.pcf

Design file:              cam.ncd
Physical constraint file: cam.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
key<0>      |    4.948(R)|   -1.272(R)|clk_BUFGP         |   0.000|
key<1>      |    4.510(R)|   -0.882(R)|clk_BUFGP         |   0.000|
key<2>      |    5.118(R)|   -1.118(R)|clk_BUFGP         |   0.000|
key<3>      |    5.221(R)|   -1.450(R)|clk_BUFGP         |   0.000|
key<4>      |    4.269(R)|   -0.910(R)|clk_BUFGP         |   0.000|
key<5>      |    5.564(R)|   -1.785(R)|clk_BUFGP         |   0.000|
key<6>      |    5.580(R)|   -1.798(R)|clk_BUFGP         |   0.000|
key<7>      |    5.126(R)|   -1.435(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_out<0> |    9.685(R)|clk_BUFGP         |   0.000|
data_out<1> |    8.456(R)|clk_BUFGP         |   0.000|
data_out<2> |    9.037(R)|clk_BUFGP         |   0.000|
data_out<3> |    8.906(R)|clk_BUFGP         |   0.000|
data_out<4> |    8.366(R)|clk_BUFGP         |   0.000|
data_out<5> |    8.753(R)|clk_BUFGP         |   0.000|
data_out<6> |    8.502(R)|clk_BUFGP         |   0.000|
data_out<7> |    8.829(R)|clk_BUFGP         |   0.000|
data_out<8> |    8.659(R)|clk_BUFGP         |   0.000|
data_out<9> |    8.617(R)|clk_BUFGP         |   0.000|
data_out<10>|    8.631(R)|clk_BUFGP         |   0.000|
data_out<11>|    8.235(R)|clk_BUFGP         |   0.000|
data_out<12>|    8.768(R)|clk_BUFGP         |   0.000|
data_out<13>|    8.663(R)|clk_BUFGP         |   0.000|
data_out<14>|    8.478(R)|clk_BUFGP         |   0.000|
data_out<15>|    8.605(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
key<0>         |error          |    8.262|
key<1>         |error          |    8.117|
key<2>         |error          |    8.429|
key<3>         |error          |    8.252|
key<4>         |error          |    8.179|
key<5>         |error          |    7.617|
key<6>         |error          |    7.554|
key<7>         |error          |    7.113|
read_enable    |data_out<0>    |    9.311|
read_enable    |data_out<1>    |    8.540|
read_enable    |data_out<2>    |    8.587|
read_enable    |data_out<3>    |    8.248|
read_enable    |data_out<4>    |    9.040|
read_enable    |data_out<5>    |    8.852|
read_enable    |data_out<6>    |    8.862|
read_enable    |data_out<7>    |    9.403|
read_enable    |data_out<8>    |    9.328|
read_enable    |data_out<9>    |    8.710|
read_enable    |data_out<10>   |    8.371|
read_enable    |data_out<11>   |    9.104|
read_enable    |data_out<12>   |    9.316|
read_enable    |data_out<13>   |    9.408|
read_enable    |data_out<14>   |    9.210|
read_enable    |data_out<15>   |    8.692|
---------------+---------------+---------+


Analysis completed Fri Jan 10 20:24:53 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



