Flow report for module_design
Fri Apr 01 13:27:20 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Fri Apr 01 13:27:20 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; module_design                               ;
; Top-level Entity Name           ; datapath_design                             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC7C7F23C8                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 31 / 56,480 ( < 1 % )                       ;
; Total registers                 ; 16                                          ;
; Total pins                      ; 30 / 268 ( 11 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 7,024,640 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 156 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 0 / 13 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/01/2022 13:19:46 ;
; Main task         ; Compilation         ;
; Revision Name     ; module_design       ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                     ;
+--------------------------------------+----------------------------------------+---------------+-----------------+--------------------+
; Assignment Name                      ; Value                                  ; Default Value ; Entity Name     ; Section Id         ;
+--------------------------------------+----------------------------------------+---------------+-----------------+--------------------+
; COMPILER_SIGNATURE_ID                ; 18121611495722.164880838606312         ; --            ; --              ; --                 ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --              ; decoder_test_bench ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --              ; mux_2x1_test_bench ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; mux_2x1_test_bench                     ; --            ; --              ; eda_simulation     ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                            ; --            ; --              ; eda_simulation     ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)              ; <None>        ; --              ; --                 ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                        ; --            ; --              ; eda_simulation     ;
; EDA_TEST_BENCH_FILE                  ; decoder_test_bench.v                   ; --            ; --              ; decoder_test_bench ;
; EDA_TEST_BENCH_FILE                  ; mux_2x1_test_bench.v                   ; --            ; --              ; mux_2x1_test_bench ;
; EDA_TEST_BENCH_MODULE_NAME           ; decoder_test_bench                     ; --            ; --              ; decoder_test_bench ;
; EDA_TEST_BENCH_MODULE_NAME           ; mux_2x1_test_bench                     ; --            ; --              ; mux_2x1_test_bench ;
; EDA_TEST_BENCH_NAME                  ; decoder_test_bench                     ; --            ; --              ; eda_simulation     ;
; EDA_TEST_BENCH_NAME                  ; mux_2x1_test_bench                     ; --            ; --              ; eda_simulation     ;
; EDA_TIME_SCALE                       ; 1 ps                                   ; --            ; --              ; eda_simulation     ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                     ; --            ; --              ; --                 ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                      ; --            ; --              ; --                 ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --            ; datapath_design ; Top                ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --            ; datapath_design ; Top                ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --            ; datapath_design ; Top                ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                    ; --            ; --              ; --                 ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --              ; --                 ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                           ; --            ; --              ; --                 ;
; TOP_LEVEL_ENTITY                     ; datapath_design                        ; module_design ; --              ; --                 ;
+--------------------------------------+----------------------------------------+---------------+-----------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:09     ; 1.0                     ; 4824 MB             ; 00:00:22                           ;
; Fitter               ; 00:00:35     ; 1.0                     ; 6725 MB             ; 00:01:08                           ;
; Assembler            ; 00:00:07     ; 1.0                     ; 4831 MB             ; 00:00:08                           ;
; Timing Analyzer      ; 00:00:06     ; 1.1                     ; 5193 MB             ; 00:00:06                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4725 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4713 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4714 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4725 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4716 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4725 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4716 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4722 MB             ; 00:00:01                           ;
; Total                ; 00:01:05     ; --                      ; --                  ; 00:01:52                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-24KR4DJ  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off module_design -c module_design
quartus_fit --read_settings_files=off --write_settings_files=off module_design -c module_design
quartus_asm --read_settings_files=off --write_settings_files=off module_design -c module_design
quartus_sta module_design -c module_design
quartus_eda --read_settings_files=off --write_settings_files=off module_design -c module_design
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off module_design -c module_design --vector_source=D:/OKUL/4-2/446/LAB/EXP1/Waveform.vwf --testbench_file=D:/OKUL/4-2/446/LAB/EXP1/simulation/qsim/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off module_design -c module_design --vector_source=D:/OKUL/4-2/446/LAB/EXP1/Waveform_acc_output_added.vwf --testbench_file=D:/OKUL/4-2/446/LAB/EXP1/simulation/qsim/Waveform_acc_output_added.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=D:/OKUL/4-2/446/LAB/EXP1/simulation/qsim/ module_design -c module_design
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off module_design -c module_design --vector_source=D:/OKUL/4-2/446/LAB/EXP1/Waveform_acc_output_added.vwf --testbench_file=D:/OKUL/4-2/446/LAB/EXP1/simulation/qsim/Waveform_acc_output_added.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=D:/OKUL/4-2/446/LAB/EXP1/simulation/qsim/ module_design -c module_design
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off module_design -c module_design --vector_source=D:/OKUL/4-2/446/LAB/EXP1/Waveform_acc_output_added.vwf --testbench_file=D:/OKUL/4-2/446/LAB/EXP1/simulation/qsim/Waveform_acc_output_added.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=D:/OKUL/4-2/446/LAB/EXP1/simulation/qsim/ module_design -c module_design



