V 000044 55 29373         1557997302079 rtl
(_unit VHDL (a_table 0 35 (rtl 0 41 ))
	(_version v98)
	(_time 1557997302080 2019.05.16 12:01:42)
	(_source (\./src/a_table.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a4a1f3f6f1f7b1a6a3f4f7e4fdf3a1a6a2f1a0a3a1a6)
	(_entity
		(_time 1557997302060)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33751811 50528771 33686018 33686018 )
		(33751811 50463235 33686018 33686018 )
		(50529027 50529027 33751811 33686018 )
		(50529027 50529027 33751554 33751810 )
		(50529027 50529027 33751554 33686018 )
		(50529027 50529027 33751810 33686018 )
		(50529027 50529027 33751555 33686018 )
		(33751811 33751555 33686018 33686018 )
		(50529027 50529027 33751554 33751811 )
		(50529027 50529027 33751554 33686019 )
		(50529027 50529027 33751810 33686019 )
		(50529027 50529027 33751555 33686019 )
		(33751811 33686019 33686018 33686018 )
		(50529027 50529027 50463491 33686018 )
		(50529027 50529027 50463234 33751810 )
		(50529027 50529027 50463234 33686018 )
		(50529027 50529027 50463490 33686018 )
		(50529027 50529027 50463235 33686018 )
		(50463235 33751555 33686018 33686018 )
		(50529027 50529027 50463234 33751811 )
		(50529027 50529027 50463234 33686019 )
		(50529027 50529027 50463490 33686019 )
		(50529027 50529027 50463235 33686019 )
		(33686275 50528770 33686018 33686018 )
		(33686275 33751554 33686018 33686018 )
		(33686275 50528771 33686018 33686018 )
		(33686275 33751555 33686018 33686018 )
		(50529026 33686274 33686018 33686018 )
		(50529026 33686275 33686018 33686018 )
		(50529026 33751811 33686018 33686018 )
		(50529026 33751554 33686018 33686018 )
		(50529026 33751810 33686018 33686018 )
		(50529026 33751555 33686018 33686018 )
		(50529026 33686018 33686018 33686018 )
		(50529026 33686019 33686018 33686018 )
		(50529026 50463490 33686018 33686018 )
		(50529026 50463491 33686018 33686018 )
		(50529026 50529027 33686018 33686018 )
		(50529026 50528770 33686018 33686018 )
		(50529026 50529026 33686018 33686018 )
		(50529026 50528771 33686018 33686018 )
		(50529026 50463234 33686018 33686018 )
		(50529026 50463235 33686018 33686018 )
		(33751811 50528770 33686018 33686018 )
		(33751811 33751554 33686018 33686018 )
		(33751811 50463234 33686018 33686018 )
		(33751811 33686018 33686018 33686018 )
		(33686275 50463491 33686018 33686018 )
		(33686275 33686275 33686018 33686018 )
		(33686275 33751811 33686018 33686018 )
		(33686275 50529027 33686018 33686018 )
		(50529027 33686019 33686018 33686018 )
		(50529027 50463490 33686018 33686018 )
		(50529027 50463235 33686018 33686018 )
		(50529027 33686275 33686018 33686018 )
		(50529027 50463491 33686018 33686018 )
		(50529027 33751555 33686018 33686018 )
		(50529027 50528771 33686018 33686018 )
		(50529027 33686274 33686018 33686018 )
		(50463235 50528771 33686018 33686018 )
		(50529027 33686018 33686018 33686018 )
		(50463235 33686018 33686018 33686018 )
		(33751554 33751810 33686018 33686018 )
		(33751554 33751811 33686018 33686018 )
		(50528770 33751810 33686018 33686018 )
		(50528770 33751811 33686018 33686018 )
		(33686019 33686019 33686275 33686018 )
		(33686019 33686019 33686018 33686018 )
		(33686019 33686019 33686274 33686018 )
		(33686019 33686019 33686019 33686018 )
		(33686019 33686019 33686018 33751810 )
		(33686019 50463235 33686275 33686018 )
		(33686019 50463235 33686018 33686018 )
		(33686019 50463235 33686274 33686018 )
		(33686019 50463235 33686019 33686018 )
		(33686019 50463235 33686018 33751810 )
		(33686019 33751555 33686275 33686018 )
		(33686019 33751555 33686018 33686018 )
		(33686019 33751555 33686274 33686018 )
		(33686019 33751555 33686019 33686018 )
		(33686019 33751555 33686018 33751810 )
		(33686019 50528771 33686275 33686018 )
		(33686019 50528771 33686018 33686018 )
		(33686019 50528771 33686274 33686018 )
		(33686019 50528771 33686019 33686018 )
		(33686019 50528771 33686018 33751810 )
		(33686275 33751810 33686018 33686018 )
		(33686275 33751810 33686274 33686018 )
		(33686275 33751810 33686019 33686018 )
		(33686275 33751810 33686018 33751810 )
		(33686275 50529026 33686018 33686018 )
		(33686275 50529026 33686274 33686018 )
		(33686275 50529026 33686019 33686018 )
		(33686275 50529026 33686018 33751810 )
		(50528771 33686018 33686018 33686018 )
		(50528771 50463234 33686018 33686018 )
		(50528771 33751554 33686018 33686018 )
		(50528771 50528770 33686018 33686018 )
		(50528771 33686274 33686018 33686018 )
		(50528771 50463490 33686018 33686018 )
		(50528771 33751810 33686018 33686018 )
		(50528771 50529026 33686018 33686018 )
		(50528771 33686019 33686018 33686018 )
		(50528771 50463235 33686018 33686018 )
		(50528771 33751555 33686018 33686018 )
		(50528771 50528771 33686018 33686018 )
		(50528771 33686275 33686018 33686018 )
		(50528771 50463491 33686018 33686018 )
		(50528771 33751811 33686018 33686018 )
		(50528771 50529027 33686018 33686018 )
		(33751555 33686018 33686018 33686018 )
		(33751555 50463234 33686018 33686018 )
		(33751555 33751554 33686018 33686018 )
		(33751555 50528770 33686018 33686018 )
		(33686019 33751811 33686275 33686018 )
		(33686019 33751811 33686018 33686018 )
		(33686019 33751811 33686274 33686018 )
		(33686019 33751811 33686019 33686018 )
		(33686019 33751811 33686018 33751810 )
		(33686019 33686275 33686275 33686018 )
		(33686019 33686275 33686018 33686018 )
		(33686019 33686275 33686274 33686018 )
		(33686019 33686275 33686019 33686018 )
		(33686019 33686275 33686018 33751810 )
		(50529027 50529027 50528770 33686018 )
		(50529027 50529027 50529026 33686018 )
		(50529027 50529027 50528771 33686018 )
		(50529027 50529027 50528770 33751810 )
		(50463490 33686018 33686018 33686018 )
		(50463490 50463234 33686018 33686018 )
		(50463490 33751554 33686018 33686018 )
		(50463490 50528770 33686018 33686018 )
		(50463490 33686274 33686018 33686018 )
		(50463490 50463490 33686018 33686018 )
		(50463490 33751810 33686018 33686018 )
		(50463490 50529026 33686018 33686018 )
		(33686018 33751810 33686018 33686018 )
		(33686018 33751811 33686018 33686018 )
		(50463234 33751810 33686018 33686018 )
		(50463234 33751811 33686018 33686018 )
		(33686019 50529027 33686018 33686018 )
		(33686019 50529027 33686274 33686018 )
		(33686019 50529027 33686019 33686018 )
		(33686019 50529027 33686018 33751810 )
		(33686019 50529027 33686275 33686018 )
		(50463490 33686019 33686018 33686018 )
		(50463490 50463235 33686018 33686018 )
		(50463490 33751555 33686018 33686018 )
		(50463490 50528771 33686018 33686018 )
		(50463490 33686275 33686018 33686018 )
		(50463490 50463491 33686018 33686018 )
		(50463490 33751811 33686018 33686018 )
		(50463490 50529027 33686018 33686018 )
		(33686018 50529026 33686018 33686018 )
		(50463234 50529026 33686018 33686018 )
		(50463234 50529027 33686018 33686018 )
		(33686019 33751810 33686275 33686018 )
		(33686019 33751810 33686018 33686018 )
		(33686019 33751810 33686274 33686018 )
		(33686019 33751810 33686019 33686018 )
		(33686019 33751810 33686018 33751810 )
		(33686019 50529026 33686275 33686018 )
		(33686019 50529026 33686018 33686018 )
		(33686019 50529026 33686274 33686018 )
		(33686019 50529026 33686019 33686018 )
		(33686019 50529026 33686018 33751810 )
		(50463235 50463234 33686018 33686018 )
		(50463235 33751554 33686018 33686018 )
		(50463235 50528770 33686018 33686018 )
		(50463235 33686274 33686018 33686018 )
		(50463235 50463490 33686018 33686018 )
		(50463235 33751810 33686018 33686018 )
		(50463235 50529026 33686018 33686018 )
		(33751811 33686274 33686018 33686018 )
		(33751811 50463490 33686018 33686018 )
		(33751811 33686275 33686018 33686018 )
		(33751811 50463491 33686018 33686018 )
		(33751811 33751810 33686018 33686018 )
		(33751811 50529026 33686018 33686018 )
		(33751811 50529027 33686018 33686018 )
		(33751811 33751811 33686018 33686018 )
		(50463491 50529026 33686018 33686018 )
		(50463235 50529027 33686018 33686018 )
		(50463235 33751811 33686018 33686018 )
		(50463235 33686275 33686018 33686018 )
		(50463235 50463491 33686018 33686018 )
		(33686019 50463491 33686018 33751810 )
		(33686019 50463491 33686275 33686018 )
		(33686019 50463491 33686018 33686018 )
		(33686019 50463491 33686274 33686018 )
		(33686019 50463491 33686019 33686018 )
		(33686275 50463490 33686018 33751810 )
		(33686275 50463490 33686018 33686018 )
		(33686275 50463490 33686274 33686018 )
		(33686275 50463490 33686019 33686018 )
		(33686275 33686274 33686018 33751810 )
		(33686275 33686274 33686018 33686018 )
		(33686275 33686274 33686274 33686018 )
		(33686275 33686274 33686019 33686018 )
		(33686018 33686018 33686275 33686018 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686274 33686018 )
		(33686018 33686018 33686019 33686018 )
		(33686018 50463234 33686275 33686018 )
		(33686018 50463234 33686018 33751810 )
		(33686018 50463234 33686018 33686018 )
		(33686018 50463234 33686274 33686018 )
		(33686018 50463234 33686019 33686018 )
		(33686018 33751554 33686275 33686018 )
		(33686018 33751554 33686018 33751810 )
		(33686018 33751554 33686018 33686018 )
		(33686018 33751554 33686274 33686018 )
		(33686018 33751554 33686019 33686018 )
		(33686018 50528770 33686275 33686018 )
		(33686018 50528770 33686018 33751810 )
		(33686018 50528770 33686018 33686018 )
		(33686018 50528770 33686274 33686018 )
		(33686018 50528770 33686019 33686018 )
		(33686019 33686018 33686275 33686018 )
		(33686019 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686019 33686018 33686274 33686018 )
		(33686019 33686018 33686019 33686018 )
		(33686019 50463234 33686275 33686018 )
		(33686019 50463234 33686018 33751810 )
		(33686019 50463234 33686018 33686018 )
		(33686019 50463234 33686274 33686018 )
		(33686019 50463234 33686019 33686018 )
		(33686019 50528770 33686275 33686018 )
		(33686019 50528770 33686018 33751810 )
		(33686019 50528770 33686018 33686018 )
		(33686019 50528770 33686274 33686018 )
		(33686019 50528770 33686019 33686018 )
		(33686018 33686274 33686018 33686018 )
		(33686018 50463490 33686018 33686018 )
		(50463234 33686018 33686275 33686018 )
		(50463234 33686018 33686018 33751810 )
		(50463234 33686018 33686018 33686018 )
		(50463234 33686018 33686274 33686018 )
		(50463234 33686018 33686019 33686018 )
		(50463234 50463234 33686275 33686018 )
		(50463234 50463234 33686018 33751810 )
		(50463234 50463234 33686018 33686018 )
		(50463234 50463234 33686274 33686018 )
		(50463234 50463234 33686019 33686018 )
		(50463234 33751554 33686275 33686018 )
		(50463234 33751554 33686018 33751810 )
		(50463234 33751554 33686018 33686018 )
		(50463234 33751554 33686274 33686018 )
		(50463234 33751554 33686019 33686018 )
		(50463234 50528770 33686275 33686018 )
		(50463234 50528770 33686018 33751810 )
		(50463234 50528770 33686018 33686018 )
		(50463234 50528770 33686274 33686018 )
		(50463234 50528770 33686019 33686018 )
		(33686019 33686018 50463491 33686018 )
		(33686019 33686018 50463234 33751810 )
		(33686019 33686018 50463234 33686018 )
		(33686019 33686018 50463490 33686018 )
		(33686019 33686018 50463235 33686018 )
		(33686019 50463234 50463491 33686018 )
		(33686019 50463234 50463234 33751810 )
		(33686019 50463234 50463234 33686018 )
		(33686019 50463234 50463490 33686018 )
		(33686019 50463234 50463235 33686018 )
		(33686019 50528770 50463491 33686018 )
		(33686019 50528770 50463234 33751810 )
		(33686019 50528770 50463234 33686018 )
		(33686019 50528770 50463490 33686018 )
		(33686019 50528770 50463235 33686018 )
		(50463234 33686274 33686018 33686018 )
		(50463234 50463490 33686018 33686018 )
		(33751554 33686019 33686275 33686018 )
		(33751554 33686019 33686018 33751810 )
		(33751554 33686019 33686018 33686018 )
		(33751554 33686019 33686274 33686018 )
		(33751554 33686019 33686019 33686018 )
		(33751554 50463235 33686275 33686018 )
		(33751554 50463235 33686018 33751810 )
		(33751554 50463235 33686018 33686018 )
		(33751554 50463235 33686274 33686018 )
		(33751554 50463235 33686019 33686018 )
		(33751554 33751555 33686275 33686018 )
		(33751554 33751555 33686018 33751810 )
		(33751554 33751555 33686018 33686018 )
		(33751554 33751555 33686274 33686018 )
		(33751554 33751555 33686019 33686018 )
		(33751554 50528771 33686275 33686018 )
		(33751554 50528771 33686018 33751810 )
		(33751554 50528771 33686018 33686018 )
		(33751554 50528771 33686274 33686018 )
		(33751554 50528771 33686019 33686018 )
		(33686019 33686018 33751811 33686019 )
		(33686019 33686018 33751554 33751811 )
		(33686019 33686018 33751554 33686019 )
		(33686019 33686018 33751810 33686019 )
		(33686019 33686018 33751555 33686019 )
		(33686019 50463234 33751811 33686019 )
		(33686019 50463234 33751554 33751811 )
		(33686019 50463234 33751554 33686019 )
		(33686019 50463234 33751810 33686019 )
		(33686019 50463234 33751555 33686019 )
		(33686019 50528770 33751811 33686019 )
		(33686019 50528770 33751554 33751811 )
		(33686019 50528770 33751554 33686019 )
		(33686019 50528770 33751810 33686019 )
		(33686019 50528770 33751555 33686019 )
		(33751554 33686275 33686018 33686018 )
		(33751554 50463491 33686018 33686018 )
		(50463234 33686019 33686275 33686018 )
		(50463234 33686019 33686018 33751810 )
		(50463234 33686019 33686018 33686018 )
		(50463234 33686019 33686274 33686018 )
		(50463234 33686019 33686019 33686018 )
		(50463234 50463235 33686275 33686018 )
		(50463234 50463235 33686018 33751810 )
		(50463234 50463235 33686018 33686018 )
		(50463234 50463235 33686274 33686018 )
		(50463234 50463235 33686019 33686018 )
		(50463234 33751555 33686275 33686018 )
		(50463234 33751555 33686018 33751810 )
		(50463234 33751555 33686018 33686018 )
		(50463234 33751555 33686274 33686018 )
		(50463234 33751555 33686019 33686018 )
		(50463234 50528771 33686275 33686018 )
		(50463234 50528771 33686018 33751810 )
		(50463234 50528771 33686018 33686018 )
		(50463234 50528771 33686274 33686018 )
		(50463234 50528771 33686019 33686018 )
		(33686019 33686018 50463491 33686019 )
		(33686019 33686018 50463234 33751811 )
		(33686019 33686018 50463234 33686019 )
		(33686019 33686018 50463490 33686019 )
		(33686019 33686018 50463235 33686019 )
		(33686019 50463234 50463491 33686019 )
		(33686019 50463234 50463234 33751811 )
		(33686019 50463234 50463234 33686019 )
		(33686019 50463234 50463490 33686019 )
		(33686019 50463234 50463235 33686019 )
		(33686019 50528770 50463491 33686019 )
		(33686019 50528770 50463234 33751811 )
		(33686019 50528770 50463234 33686019 )
		(33686019 50528770 50463490 33686019 )
		(33686019 50528770 50463235 33686019 )
		(50463234 33686275 33686018 33686018 )
		(50463234 50463491 33686018 33686018 )
		(50529027 33751811 33686275 33686018 )
		(50529027 33751811 33686018 33751810 )
		(50529027 33751811 33686018 33686018 )
		(50529027 33751811 33686274 33686018 )
		(50529027 33751811 33686019 33686018 )
		(50529027 50529027 33686018 33751810 )
		(50529027 50529027 33686018 33686018 )
		(50529027 50529027 33686274 33686018 )
		(50529027 50529027 33686019 33686018 )
		(33686274 33686018 33686018 33686018 )
		(33686274 50463234 33686018 33686018 )
		(33686274 33751554 33686018 33686018 )
		(33686274 50528770 33686018 33686018 )
		(33686274 33686274 33686018 33686018 )
		(33686274 50463490 33686018 33686018 )
		(33686274 33751810 33686018 33686018 )
		(33686274 50529026 33686018 33686018 )
		(50529027 33751811 33686275 33686019 )
		(50529027 33751811 33686018 33751811 )
		(50529027 33751811 33686018 33686019 )
		(50529027 33751811 33686274 33686019 )
		(50529027 33751811 33686019 33686019 )
		(50529027 50529027 33686018 33751811 )
		(50529027 50529027 33686018 33686019 )
		(50529027 50529027 33686274 33686019 )
		(50529027 50529027 33686019 33686019 )
		(33686274 33686019 33686018 33686018 )
		(33686274 50463235 33686018 33686018 )
		(33686274 33751555 33686018 33686018 )
		(33686274 50528771 33686018 33686018 )
		(33686274 33686275 33686018 33686018 )
		(33686274 50463491 33686018 33686018 )
		(33686274 33751811 33686018 33686018 )
		(33686274 50529027 33686018 33686018 )
		(50528770 33751555 33686275 33686018 )
		(50528770 33751555 33686018 33751810 )
		(50528770 33751555 33686018 33686018 )
		(50528770 33751555 33686274 33686018 )
		(50528770 33751555 33686019 33686018 )
		(50528770 50528771 33686275 33686018 )
		(50528770 50528771 33686018 33751810 )
		(50528770 50528771 33686018 33686018 )
		(50528770 50528771 33686274 33686018 )
		(50528770 50528771 33686019 33686018 )
		(50528770 33686019 33686018 33751810 )
		(50528770 33686019 33686018 33686018 )
		(50528770 33686019 33686274 33686018 )
		(50528770 33686019 33686019 33686018 )
		(50528770 33686019 33686275 33686018 )
		(50528770 50463235 33686018 33751810 )
		(50528770 50463235 33686018 33686018 )
		(50528770 50463235 33686274 33686018 )
		(50528770 50463235 33686019 33686018 )
		(50528770 50463235 33686275 33686018 )
		(33686019 33686018 50529027 33686019 )
		(33686019 33686018 50528770 33751811 )
		(33686019 33686018 50528770 33686019 )
		(33686019 33686018 50529026 33686019 )
		(33686019 33686018 50528771 33686019 )
		(33686019 50463234 50529027 33686019 )
		(33686019 50463234 50528770 33751811 )
		(33686019 50463234 50528770 33686019 )
		(33686019 50463234 50529026 33686019 )
		(33686019 50463234 50528771 33686019 )
		(33686019 50528770 50529027 33686019 )
		(33686019 50528770 50528770 33751811 )
		(33686019 50528770 50528770 33686019 )
		(33686019 50528770 50529026 33686019 )
		(33686019 50528770 50528771 33686019 )
		(50528770 33686275 33686018 33686018 )
		(50528770 50463491 33686018 33686018 )
		(50529027 33751810 50463491 33686019 )
		(50529027 33751810 50463234 33751811 )
		(50529027 33751810 50463234 33686019 )
		(50529027 33751810 50463490 33686019 )
		(50529027 33751810 50463235 33686019 )
		(50529027 50529026 50463491 33686019 )
		(50529027 50529026 50463234 33751811 )
		(50529027 50529026 50463234 33686019 )
		(50529027 50529026 50463490 33686019 )
		(50529027 50529026 50463235 33686019 )
		(50528770 50529026 33686018 33686018 )
		(33751554 50529026 33686018 33686018 )
		(50528770 50529027 33686018 33686018 )
		(33751554 50529027 33686018 33686018 )
		(50529027 33751810 33751811 33686018 )
		(50529027 33751810 33751554 33751810 )
		(50529027 33751810 33751554 33686018 )
		(50529027 33751810 33751810 33686018 )
		(50529027 33751810 33751555 33686018 )
		(50529027 50529026 33751811 33686018 )
		(50529027 50529026 33751554 33751810 )
		(50529027 50529026 33751554 33686018 )
		(50529027 50529026 33751810 33686018 )
		(50529027 50529026 33751555 33686018 )
		(50529027 33751810 33751811 33686019 )
		(50529027 33751810 33751554 33751811 )
		(50529027 33751810 33751554 33686019 )
		(50529027 33751810 33751810 33686019 )
		(50529027 33751810 33751555 33686019 )
		(50529027 50529026 33751811 33686019 )
		(50529027 50529026 33751554 33751811 )
		(50529027 50529026 33751554 33686019 )
		(50529027 50529026 33751810 33686019 )
		(50529027 50529026 33751555 33686019 )
		(50529027 33751810 50529027 33686018 )
		(50529027 33751810 50528770 33751810 )
		(50529027 33751810 50528770 33686018 )
		(50529027 33751810 50529026 33686018 )
		(50529027 33751810 50528771 33686018 )
		(50529027 50529026 50529027 33686018 )
		(50529027 50529026 50528770 33751810 )
		(50529027 50529026 50528770 33686018 )
		(50529027 50529026 50529026 33686018 )
		(50529027 50529026 50528771 33686018 )
		(50529027 33751810 50529027 33686019 )
		(50529027 33751810 50528770 33751811 )
		(50529027 33751810 50528770 33686019 )
		(50529027 33751810 50529026 33686019 )
		(50529027 33751810 50528771 33686019 )
		(50529027 50529026 50529027 33686019 )
		(50529027 50529026 50528770 33751811 )
		(50529027 50529026 50528770 33686019 )
		(50529027 50529026 50529026 33686019 )
		(50529027 50529026 50528771 33686019 )
		(50463491 33686274 33686018 33686018 )
		(50463491 50463490 33686018 33686018 )
		(50463235 33686019 33686018 33686018 )
		(50463235 50463235 33686018 33686018 )
		(50463491 33686018 33686275 33686018 )
		(50463491 33686018 33686018 33751810 )
		(50463491 33686018 33686018 33686018 )
		(50463491 33686018 33686274 33686018 )
		(50463491 33686018 33686019 33686018 )
		(50463491 50463234 33686275 33686018 )
		(50463491 50463234 33686018 33751810 )
		(50463491 50463234 33686018 33686018 )
		(50463491 50463234 33686274 33686018 )
		(50463491 50463234 33686019 33686018 )
		(50463491 33751554 33686275 33686018 )
		(50463491 33751554 33686018 33751810 )
		(50463491 33751554 33686018 33686018 )
		(50463491 33751554 33686274 33686018 )
		(50463491 33751554 33686019 33686018 )
		(50463491 50528770 33686275 33686018 )
		(50463491 50528770 33686018 33751810 )
		(50463491 50528770 33686018 33686018 )
		(50463491 50528770 33686274 33686018 )
		(50463491 50528770 33686019 33686018 )
		(33751554 33686018 33686275 33686018 )
		(33751554 33686018 33686018 33751810 )
		(33751554 33686018 33686018 33686018 )
		(33751554 33686018 33686274 33686018 )
		(33751554 33686018 33686019 33686018 )
		(33751554 50463234 33686275 33686018 )
		(33751554 50463234 33686018 33751810 )
		(33751554 50463234 33686018 33686018 )
		(33751554 50463234 33686274 33686018 )
		(33751554 50463234 33686019 33686018 )
		(33751554 33751554 33686275 33686018 )
		(33751554 33751554 33686018 33751810 )
		(33751554 33751554 33686018 33686018 )
		(33751554 33751554 33686274 33686018 )
		(33751554 33751554 33686019 33686018 )
		(33751554 50528770 33686275 33686018 )
		(33751554 50528770 33686018 33751810 )
		(33751554 50528770 33686018 33686018 )
		(33751554 50528770 33686274 33686018 )
		(33751554 50528770 33686019 33686018 )
		(33686019 33686018 33751811 33686018 )
		(33686019 33686018 33751554 33751810 )
		(33686019 33686018 33751554 33686018 )
		(33686019 33686018 33751810 33686018 )
		(33686019 33686018 33751555 33686018 )
		(33686019 50463234 33751811 33686018 )
		(33686019 50463234 33751554 33751810 )
		(33686019 50463234 33751554 33686018 )
		(33686019 50463234 33751810 33686018 )
		(33686019 50463234 33751555 33686018 )
		(33686019 50528770 33751811 33686018 )
		(33686019 50528770 33751554 33751810 )
		(33686019 50528770 33751554 33686018 )
		(33686019 50528770 33751810 33686018 )
		(33686019 50528770 33751555 33686018 )
		(33751554 33686274 33686018 33686018 )
		(33751554 50463490 33686018 33686018 )
		(33686018 33686019 33686018 33751810 )
		(33686018 33686019 33686018 33686018 )
		(33686018 33686019 33686274 33686018 )
		(33686018 33686019 33686019 33686018 )
		(33686018 33686019 33686275 33686018 )
		(33686018 50463235 33686018 33751810 )
		(33686018 50463235 33686018 33686018 )
		(33686018 50463235 33686274 33686018 )
		(33686018 50463235 33686019 33686018 )
		(33686018 50463235 33686275 33686018 )
		(33686018 33751555 33686275 33686018 )
		(33686018 33751555 33686018 33751810 )
		(33686018 33751555 33686018 33686018 )
		(33686018 33751555 33686274 33686018 )
		(33686018 33751555 33686019 33686018 )
		(33686018 50528771 33686275 33686018 )
		(33686018 50528771 33686018 33751810 )
		(33686018 50528771 33686018 33686018 )
		(33686018 50528771 33686274 33686018 )
		(33686018 50528771 33686019 33686018 )
		(33686019 33686018 33686275 33686019 )
		(33686019 33686018 33686018 33751811 )
		(33686019 33686018 33686018 33686019 )
		(33686019 33686018 33686274 33686019 )
		(33686019 33686018 33686019 33686019 )
		(33686019 50463234 33686275 33686019 )
		(33686019 50463234 33686018 33751811 )
		(33686019 50463234 33686018 33686019 )
		(33686019 50463234 33686274 33686019 )
		(33686019 50463234 33686019 33686019 )
		(33686019 50528770 33686275 33686019 )
		(33686019 50528770 33686018 33751811 )
		(33686019 50528770 33686018 33686019 )
		(33686019 50528770 33686274 33686019 )
		(33686019 50528770 33686019 33686019 )
		(33686018 33686275 33686018 33686018 )
		(33686018 50463491 33686018 33686018 )
		(33686019 33686274 33686018 33751810 )
		(33686019 33686274 33686018 33686018 )
		(33686019 33686274 33686274 33686018 )
		(33686019 33686274 33686019 33686018 )
		(33686019 50463490 33686018 33751810 )
		(33686019 50463490 33686018 33686018 )
		(33686019 50463490 33686274 33686018 )
		(33686019 50463490 33686019 33686018 )
		(33686019 33686274 33686275 33686018 )
		(33686019 50463490 33686275 33686018 )
		(50529027 33751810 33686275 33686018 )
		(50529027 33751810 33686018 33751810 )
		(50529027 33751810 33686018 33686018 )
		(50529027 33751810 33686274 33686018 )
		(50529027 33751810 33686019 33686018 )
		(50529027 50529026 33686275 33686018 )
		(50529027 50529026 33686018 33751810 )
		(50529027 50529026 33686018 33686018 )
		(50529027 50529026 33686274 33686018 )
		(50529027 50529026 33686019 33686018 )
		(33751555 33686019 33686018 33686018 )
		(33751555 50463235 33686018 33686018 )
		(50528770 33686018 33686018 33751810 )
		(50528770 33686018 33686018 33686018 )
		(50528770 33686018 33686274 33686018 )
		(50528770 33686018 33686019 33686018 )
		(50528770 33686018 33686275 33686018 )
		(50528770 50463234 33686018 33751810 )
		(50528770 50463234 33686018 33686018 )
		(50528770 50463234 33686274 33686018 )
		(50528770 50463234 33686019 33686018 )
		(50528770 50463234 33686275 33686018 )
		(50528770 33751554 33686275 33686018 )
		(50528770 33751554 33686018 33751810 )
		(50528770 33751554 33686018 33686018 )
		(50528770 33751554 33686274 33686018 )
		(50528770 33751554 33686019 33686018 )
		(50528770 50528770 33686275 33686018 )
		(50528770 50528770 33686018 33751810 )
		(50528770 50528770 33686018 33686018 )
		(50528770 50528770 33686274 33686018 )
		(50528770 50528770 33686019 33686018 )
		(33686019 33686018 50529027 33686018 )
		(33686019 33686018 50528770 33751810 )
		(33686019 33686018 50528770 33686018 )
		(33686019 33686018 50529026 33686018 )
		(33686019 33686018 50528771 33686018 )
		(33686019 50463234 50529027 33686018 )
		(33686019 50463234 50528770 33751810 )
		(33686019 50463234 50528770 33686018 )
		(33686019 50463234 50529026 33686018 )
		(33686019 50463234 50528771 33686018 )
		(33686019 50528770 50529027 33686018 )
		(33686019 50528770 50528770 33751810 )
		(33686019 50528770 50528770 33686018 )
		(33686019 50528770 50529026 33686018 )
		(33686019 50528770 50528771 33686018 )
		(50528770 33686274 33686018 33686018 )
		(50528770 50463490 33686018 33686018 )
		(50529027 33751810 50463491 33686018 )
		(50529027 33751810 50463234 33751810 )
		(50529027 33751810 50463234 33686018 )
		(50529027 33751810 50463490 33686018 )
		(50529027 33751810 50463235 33686018 )
		(50529027 50529026 50463491 33686018 )
		(50529027 50529026 50463234 33751810 )
		(50529027 50529026 50463234 33686018 )
		(50529027 50529026 50463490 33686018 )
		(50529027 50529026 50463235 33686018 )
		(33751555 33686274 33686018 33686018 )
		(33751555 50463490 33686018 33686018 )
		(33751555 33751810 33686018 33686018 )
		(33751555 50529026 33686018 33686018 )
		(33751555 33751811 33686018 33686018 )
		(33751555 50529027 33686018 33686018 )
		(33751555 33686275 33686018 33686018 )
		(33751555 50463491 33686018 33686018 )
		(33751555 33751555 33686018 33686018 )
		(33751555 50528771 33686018 33686018 )
		(50529027 33751554 33686018 33686018 )
		(50529027 50528770 33686018 33686018 )
		(33751810 33686018 33686018 33686018 )
		(33751810 50463234 33686018 33686018 )
		(33686275 33686019 33686018 33686018 )
		(33686275 50463235 33686018 33686018 )
		(33751810 33751554 33686018 33686018 )
		(33751810 33686275 33686018 33686018 )
		(33751810 50463491 33686018 33686018 )
		(33751810 33751811 33686018 33686018 )
		(33751810 50529027 33686018 33686018 )
		(33686018 50529027 33686018 33686018 )
		(33751810 50528770 33686018 33686018 )
		(33751810 33686274 33686018 33686018 )
		(33751810 50463490 33686018 33686018 )
		(33751810 33751810 33686018 33686018 )
		(33751810 50529026 33686018 33686018 )
		(33686019 33751554 33686018 33686018 )
		(50463491 33751810 33686018 33686018 )
		(50529027 50463234 33686018 33686018 )
		(33686275 33686018 33686018 33686018 )
		(33686275 50463234 33686018 33686018 )
		(197122 )
		(131842 )
		(131586 )
		(131587 )
		(197378 )
		(197123 )
		(131843 )
		(197379 )
		(526344 )
	)
	(_model . rtl 1 -1
	)
)
V 000044 55 1202          1557997302452 rtl
(_unit VHDL (bootstrap 0 9 (rtl 0 14 ))
	(_version v98)
	(_time 1557997302453 2019.05.16 12:01:42)
	(_source (\./src/Bootstrap_rtl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e1d15191d491c091a181d1e0a454d181f191e181c1848)
	(_entity
		(_time 1557997302446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal abus ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463235 33686018 )
		(33751811 33751555 )
		(33686018 33686018 )
		(33686018 33686274 )
		(134744072 134744072 )
	)
	(_model . rtl 1 -1
	)
)
V 000031 55 53750 0 cpu86instr
(_unit VHDL (cpu86instr 0 35 )
	(_version v98)
	(_time 1557997302816 2019.05.16 12:01:42)
	(_source (\./src/cpu86instr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8685d48980d0d7958e8488d19fdc828185818281848085)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INCREG0 ~STD_LOGIC_VECTOR{7~downto~0}~15 0 40 (_entity (_string \"01000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INCREG1 ~STD_LOGIC_VECTOR{7~downto~0}~152 0 41 (_entity (_string \"01000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INCREG2 ~STD_LOGIC_VECTOR{7~downto~0}~154 0 42 (_entity (_string \"01000010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INCREG3 ~STD_LOGIC_VECTOR{7~downto~0}~156 0 43 (_entity (_string \"01000011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~158 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INCREG4 ~STD_LOGIC_VECTOR{7~downto~0}~158 0 44 (_entity (_string \"01000100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1510 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INCREG5 ~STD_LOGIC_VECTOR{7~downto~0}~1510 0 45 (_entity (_string \"01000101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1512 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INCREG6 ~STD_LOGIC_VECTOR{7~downto~0}~1512 0 46 (_entity (_string \"01000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1514 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INCREG7 ~STD_LOGIC_VECTOR{7~downto~0}~1514 0 47 (_entity (_string \"01000111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1516 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DECREG0 ~STD_LOGIC_VECTOR{7~downto~0}~1516 0 48 (_entity (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1518 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DECREG1 ~STD_LOGIC_VECTOR{7~downto~0}~1518 0 49 (_entity (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1520 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DECREG2 ~STD_LOGIC_VECTOR{7~downto~0}~1520 0 50 (_entity (_string \"01001010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1522 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DECREG3 ~STD_LOGIC_VECTOR{7~downto~0}~1522 0 51 (_entity (_string \"01001011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1524 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DECREG4 ~STD_LOGIC_VECTOR{7~downto~0}~1524 0 52 (_entity (_string \"01001100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1526 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DECREG5 ~STD_LOGIC_VECTOR{7~downto~0}~1526 0 53 (_entity (_string \"01001101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1528 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DECREG6 ~STD_LOGIC_VECTOR{7~downto~0}~1528 0 54 (_entity (_string \"01001110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1530 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DECREG7 ~STD_LOGIC_VECTOR{7~downto~0}~1530 0 55 (_entity (_string \"01001111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1532 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INFIXED0 ~STD_LOGIC_VECTOR{7~downto~0}~1532 0 60 (_entity (_string \"11100100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1534 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INFIXED1 ~STD_LOGIC_VECTOR{7~downto~0}~1534 0 61 (_entity (_string \"11100101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1536 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INDX0 ~STD_LOGIC_VECTOR{7~downto~0}~1536 0 62 (_entity (_string \"11101100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1538 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INDX1 ~STD_LOGIC_VECTOR{7~downto~0}~1538 0 63 (_entity (_string \"11101101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1540 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OUTFIXED0 ~STD_LOGIC_VECTOR{7~downto~0}~1540 0 68 (_entity (_string \"11100110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1542 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OUTFIXED1 ~STD_LOGIC_VECTOR{7~downto~0}~1542 0 69 (_entity (_string \"11100111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1544 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OUTDX0 ~STD_LOGIC_VECTOR{7~downto~0}~1544 0 70 (_entity (_string \"11101110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1546 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OUTDX1 ~STD_LOGIC_VECTOR{7~downto~0}~1546 0 71 (_entity (_string \"11101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1548 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R0 ~STD_LOGIC_VECTOR{7~downto~0}~1548 0 76 (_entity (_string \"10110000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1550 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R1 ~STD_LOGIC_VECTOR{7~downto~0}~1550 0 77 (_entity (_string \"10110001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1552 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R2 ~STD_LOGIC_VECTOR{7~downto~0}~1552 0 78 (_entity (_string \"10110010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1554 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R3 ~STD_LOGIC_VECTOR{7~downto~0}~1554 0 79 (_entity (_string \"10110011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1556 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R4 ~STD_LOGIC_VECTOR{7~downto~0}~1556 0 80 (_entity (_string \"10110100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1558 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R5 ~STD_LOGIC_VECTOR{7~downto~0}~1558 0 81 (_entity (_string \"10110101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1560 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R6 ~STD_LOGIC_VECTOR{7~downto~0}~1560 0 82 (_entity (_string \"10110110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1562 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R7 ~STD_LOGIC_VECTOR{7~downto~0}~1562 0 83 (_entity (_string \"10110111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1564 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R8 ~STD_LOGIC_VECTOR{7~downto~0}~1564 0 84 (_entity (_string \"10111000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1566 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R9 ~STD_LOGIC_VECTOR{7~downto~0}~1566 0 85 (_entity (_string \"10111001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1568 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R10 ~STD_LOGIC_VECTOR{7~downto~0}~1568 0 86 (_entity (_string \"10111010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1570 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R11 ~STD_LOGIC_VECTOR{7~downto~0}~1570 0 87 (_entity (_string \"10111011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1572 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R12 ~STD_LOGIC_VECTOR{7~downto~0}~1572 0 88 (_entity (_string \"10111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1574 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R13 ~STD_LOGIC_VECTOR{7~downto~0}~1574 0 89 (_entity (_string \"10111101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1576 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R14 ~STD_LOGIC_VECTOR{7~downto~0}~1576 0 90 (_entity (_string \"10111110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1578 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2R15 ~STD_LOGIC_VECTOR{7~downto~0}~1578 0 91 (_entity (_string \"10111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1580 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2RM0 ~STD_LOGIC_VECTOR{7~downto~0}~1580 0 96 (_entity (_string \"11000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1582 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVI2RM1 ~STD_LOGIC_VECTOR{7~downto~0}~1582 0 97 (_entity (_string \"11000111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1584 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVS2RM ~STD_LOGIC_VECTOR{7~downto~0}~1584 0 102 (_entity (_string \"10001100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1586 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVRM2S ~STD_LOGIC_VECTOR{7~downto~0}~1586 0 107 (_entity (_string \"10001110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1588 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVM2A0 ~STD_LOGIC_VECTOR{7~downto~0}~1588 0 112 (_entity (_string \"10100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1590 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVM2A1 ~STD_LOGIC_VECTOR{7~downto~0}~1590 0 113 (_entity (_string \"10100001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1592 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVA2M0 ~STD_LOGIC_VECTOR{7~downto~0}~1592 0 118 (_entity (_string \"10100010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1594 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVA2M1 ~STD_LOGIC_VECTOR{7~downto~0}~1594 0 119 (_entity (_string \"10100011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1596 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVRM2R0 ~STD_LOGIC_VECTOR{7~downto~0}~1596 0 124 (_entity (_string \"10001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1598 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVRM2R1 ~STD_LOGIC_VECTOR{7~downto~0}~1598 0 125 (_entity (_string \"10001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15100 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVRM2R2 ~STD_LOGIC_VECTOR{7~downto~0}~15100 0 126 (_entity (_string \"10001010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15102 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVRM2R3 ~STD_LOGIC_VECTOR{7~downto~0}~15102 0 127 (_entity (_string \"10001011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15104 0 132 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SEGOPES ~STD_LOGIC_VECTOR{7~downto~0}~15104 0 132 (_entity (_string \"00100110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15106 0 133 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SEGOPCS ~STD_LOGIC_VECTOR{7~downto~0}~15106 0 133 (_entity (_string \"00101110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15108 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SEGOPSS ~STD_LOGIC_VECTOR{7~downto~0}~15108 0 134 (_entity (_string \"00110110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15110 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SEGOPDS ~STD_LOGIC_VECTOR{7~downto~0}~15110 0 135 (_entity (_string \"00111110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15112 0 140 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADDRM2R0 ~STD_LOGIC_VECTOR{7~downto~0}~15112 0 140 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15114 0 141 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADDRM2R1 ~STD_LOGIC_VECTOR{7~downto~0}~15114 0 141 (_entity (_string \"00000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15116 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADDRM2R2 ~STD_LOGIC_VECTOR{7~downto~0}~15116 0 142 (_entity (_string \"00000010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15118 0 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADDRM2R3 ~STD_LOGIC_VECTOR{7~downto~0}~15118 0 143 (_entity (_string \"00000011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15120 0 145 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADCRM2R0 ~STD_LOGIC_VECTOR{7~downto~0}~15120 0 145 (_entity (_string \"00010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15122 0 146 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADCRM2R1 ~STD_LOGIC_VECTOR{7~downto~0}~15122 0 146 (_entity (_string \"00010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15124 0 147 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADCRM2R2 ~STD_LOGIC_VECTOR{7~downto~0}~15124 0 147 (_entity (_string \"00010010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15126 0 148 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADCRM2R3 ~STD_LOGIC_VECTOR{7~downto~0}~15126 0 148 (_entity (_string \"00010011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15128 0 150 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SUBRM2R0 ~STD_LOGIC_VECTOR{7~downto~0}~15128 0 150 (_entity (_string \"00101000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15130 0 151 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SUBRM2R1 ~STD_LOGIC_VECTOR{7~downto~0}~15130 0 151 (_entity (_string \"00101001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15132 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SUBRM2R2 ~STD_LOGIC_VECTOR{7~downto~0}~15132 0 152 (_entity (_string \"00101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15134 0 153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SUBRM2R3 ~STD_LOGIC_VECTOR{7~downto~0}~15134 0 153 (_entity (_string \"00101011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15136 0 155 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SBBRM2R0 ~STD_LOGIC_VECTOR{7~downto~0}~15136 0 155 (_entity (_string \"00011000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15138 0 156 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SBBRM2R1 ~STD_LOGIC_VECTOR{7~downto~0}~15138 0 156 (_entity (_string \"00011001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15140 0 157 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SBBRM2R2 ~STD_LOGIC_VECTOR{7~downto~0}~15140 0 157 (_entity (_string \"00011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15142 0 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SBBRM2R3 ~STD_LOGIC_VECTOR{7~downto~0}~15142 0 158 (_entity (_string \"00011011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15144 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CMPRM2R0 ~STD_LOGIC_VECTOR{7~downto~0}~15144 0 160 (_entity (_string \"00111000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15146 0 161 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CMPRM2R1 ~STD_LOGIC_VECTOR{7~downto~0}~15146 0 161 (_entity (_string \"00111001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15148 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CMPRM2R2 ~STD_LOGIC_VECTOR{7~downto~0}~15148 0 162 (_entity (_string \"00111010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15150 0 163 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CMPRM2R3 ~STD_LOGIC_VECTOR{7~downto~0}~15150 0 163 (_entity (_string \"00111011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15152 0 165 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ANDRM2R0 ~STD_LOGIC_VECTOR{7~downto~0}~15152 0 165 (_entity (_string \"00100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15154 0 166 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ANDRM2R1 ~STD_LOGIC_VECTOR{7~downto~0}~15154 0 166 (_entity (_string \"00100001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15156 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ANDRM2R2 ~STD_LOGIC_VECTOR{7~downto~0}~15156 0 167 (_entity (_string \"00100010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15158 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ANDRM2R3 ~STD_LOGIC_VECTOR{7~downto~0}~15158 0 168 (_entity (_string \"00100011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15160 0 170 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ORRM2R0 ~STD_LOGIC_VECTOR{7~downto~0}~15160 0 170 (_entity (_string \"00001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15162 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ORRM2R1 ~STD_LOGIC_VECTOR{7~downto~0}~15162 0 171 (_entity (_string \"00001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15164 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ORRM2R2 ~STD_LOGIC_VECTOR{7~downto~0}~15164 0 172 (_entity (_string \"00001010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15166 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ORRM2R3 ~STD_LOGIC_VECTOR{7~downto~0}~15166 0 173 (_entity (_string \"00001011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15168 0 175 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XORRM2R0 ~STD_LOGIC_VECTOR{7~downto~0}~15168 0 175 (_entity (_string \"00110000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15170 0 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XORRM2R1 ~STD_LOGIC_VECTOR{7~downto~0}~15170 0 176 (_entity (_string \"00110001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15172 0 177 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XORRM2R2 ~STD_LOGIC_VECTOR{7~downto~0}~15172 0 177 (_entity (_string \"00110010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15174 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XORRM2R3 ~STD_LOGIC_VECTOR{7~downto~0}~15174 0 178 (_entity (_string \"00110011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15176 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal O80I2RM ~STD_LOGIC_VECTOR{7~downto~0}~15176 0 185 (_entity (_string \"10000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15178 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal O81I2RM ~STD_LOGIC_VECTOR{7~downto~0}~15178 0 186 (_entity (_string \"10000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15180 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal O83I2RM ~STD_LOGIC_VECTOR{7~downto~0}~15180 0 187 (_entity (_string \"10000011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15182 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADDI2AX0 ~STD_LOGIC_VECTOR{7~downto~0}~15182 0 192 (_entity (_string \"00000100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15184 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADDI2AX1 ~STD_LOGIC_VECTOR{7~downto~0}~15184 0 193 (_entity (_string \"00000101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15186 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADCI2AX0 ~STD_LOGIC_VECTOR{7~downto~0}~15186 0 194 (_entity (_string \"00010100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15188 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ADCI2AX1 ~STD_LOGIC_VECTOR{7~downto~0}~15188 0 195 (_entity (_string \"00010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15190 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SUBI2AX0 ~STD_LOGIC_VECTOR{7~downto~0}~15190 0 196 (_entity (_string \"00101100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15192 0 197 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SUBI2AX1 ~STD_LOGIC_VECTOR{7~downto~0}~15192 0 197 (_entity (_string \"00101101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15194 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SBBI2AX0 ~STD_LOGIC_VECTOR{7~downto~0}~15194 0 198 (_entity (_string \"00011100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15196 0 199 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SBBI2AX1 ~STD_LOGIC_VECTOR{7~downto~0}~15196 0 199 (_entity (_string \"00011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15198 0 200 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CMPI2AX0 ~STD_LOGIC_VECTOR{7~downto~0}~15198 0 200 (_entity (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15200 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CMPI2AX1 ~STD_LOGIC_VECTOR{7~downto~0}~15200 0 201 (_entity (_string \"00111101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15202 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ANDI2AX0 ~STD_LOGIC_VECTOR{7~downto~0}~15202 0 202 (_entity (_string \"00100100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15204 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ANDI2AX1 ~STD_LOGIC_VECTOR{7~downto~0}~15204 0 203 (_entity (_string \"00100101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15206 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ORI2AX0 ~STD_LOGIC_VECTOR{7~downto~0}~15206 0 204 (_entity (_string \"00001100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15208 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ORI2AX1 ~STD_LOGIC_VECTOR{7~downto~0}~15208 0 205 (_entity (_string \"00001101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15210 0 206 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XORI2AX0 ~STD_LOGIC_VECTOR{7~downto~0}~15210 0 206 (_entity (_string \"00110100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15212 0 207 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XORI2AX1 ~STD_LOGIC_VECTOR{7~downto~0}~15212 0 207 (_entity (_string \"00110101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15214 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TESTRMR0 ~STD_LOGIC_VECTOR{7~downto~0}~15214 0 212 (_entity (_string \"10000100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15216 0 213 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TESTRMR1 ~STD_LOGIC_VECTOR{7~downto~0}~15216 0 213 (_entity (_string \"10000101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15218 0 214 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TESTI2AX0 ~STD_LOGIC_VECTOR{7~downto~0}~15218 0 214 (_entity (_string \"10101000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15220 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TESTI2AX1 ~STD_LOGIC_VECTOR{7~downto~0}~15220 0 215 (_entity (_string \"10101001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15222 0 226 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal F6INSTR ~STD_LOGIC_VECTOR{7~downto~0}~15222 0 226 (_entity (_string \"11110110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15224 0 227 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal F7INSTR ~STD_LOGIC_VECTOR{7~downto~0}~15224 0 227 (_entity (_string \"11110111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15226 0 232 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CLC ~STD_LOGIC_VECTOR{7~downto~0}~15226 0 232 (_entity (_string \"11111000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15228 0 233 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CMC ~STD_LOGIC_VECTOR{7~downto~0}~15228 0 233 (_entity (_string \"11110101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15230 0 234 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal STC ~STD_LOGIC_VECTOR{7~downto~0}~15230 0 234 (_entity (_string \"11111001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15232 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CLD ~STD_LOGIC_VECTOR{7~downto~0}~15232 0 235 (_entity (_string \"11111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15234 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal STDx ~STD_LOGIC_VECTOR{7~downto~0}~15234 0 236 (_entity (_string \"11111101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15236 0 237 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CLI ~STD_LOGIC_VECTOR{7~downto~0}~15236 0 237 (_entity (_string \"11111010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15238 0 238 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal STI ~STD_LOGIC_VECTOR{7~downto~0}~15238 0 238 (_entity (_string \"11111011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15240 0 243 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal LAHF ~STD_LOGIC_VECTOR{7~downto~0}~15240 0 243 (_entity (_string \"10011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15242 0 244 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SAHF ~STD_LOGIC_VECTOR{7~downto~0}~15242 0 244 (_entity (_string \"10011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15244 0 249 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JZ ~STD_LOGIC_VECTOR{7~downto~0}~15244 0 249 (_entity (_string \"01110100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15246 0 250 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JL ~STD_LOGIC_VECTOR{7~downto~0}~15246 0 250 (_entity (_string \"01111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15248 0 251 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JLE ~STD_LOGIC_VECTOR{7~downto~0}~15248 0 251 (_entity (_string \"01111110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15250 0 252 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JB ~STD_LOGIC_VECTOR{7~downto~0}~15250 0 252 (_entity (_string \"01110010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15252 0 253 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JBE ~STD_LOGIC_VECTOR{7~downto~0}~15252 0 253 (_entity (_string \"01110110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15254 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JP ~STD_LOGIC_VECTOR{7~downto~0}~15254 0 254 (_entity (_string \"01111010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15256 0 255 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JO ~STD_LOGIC_VECTOR{7~downto~0}~15256 0 255 (_entity (_string \"01110000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15258 0 256 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JS ~STD_LOGIC_VECTOR{7~downto~0}~15258 0 256 (_entity (_string \"01111000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15260 0 257 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JNE ~STD_LOGIC_VECTOR{7~downto~0}~15260 0 257 (_entity (_string \"01110101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15262 0 258 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JNL ~STD_LOGIC_VECTOR{7~downto~0}~15262 0 258 (_entity (_string \"01111101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15264 0 259 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JNLE ~STD_LOGIC_VECTOR{7~downto~0}~15264 0 259 (_entity (_string \"01111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15266 0 260 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JNB ~STD_LOGIC_VECTOR{7~downto~0}~15266 0 260 (_entity (_string \"01110011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15268 0 261 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JNBE ~STD_LOGIC_VECTOR{7~downto~0}~15268 0 261 (_entity (_string \"01110111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15270 0 262 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JNP ~STD_LOGIC_VECTOR{7~downto~0}~15270 0 262 (_entity (_string \"01111011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15272 0 263 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JNO ~STD_LOGIC_VECTOR{7~downto~0}~15272 0 263 (_entity (_string \"01110001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15274 0 264 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JNS ~STD_LOGIC_VECTOR{7~downto~0}~15274 0 264 (_entity (_string \"01111001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15276 0 266 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JMPS ~STD_LOGIC_VECTOR{7~downto~0}~15276 0 266 (_entity (_string \"11101011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15278 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JMP ~STD_LOGIC_VECTOR{7~downto~0}~15278 0 267 (_entity (_string \"11101001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15280 0 268 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JMPDIS ~STD_LOGIC_VECTOR{7~downto~0}~15280 0 268 (_entity (_string \"11101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15282 0 273 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHF ~STD_LOGIC_VECTOR{7~downto~0}~15282 0 273 (_entity (_string \"10011100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15284 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPF ~STD_LOGIC_VECTOR{7~downto~0}~15284 0 274 (_entity (_string \"10011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15286 0 279 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHAX ~STD_LOGIC_VECTOR{7~downto~0}~15286 0 279 (_entity (_string \"01010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15288 0 280 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHCX ~STD_LOGIC_VECTOR{7~downto~0}~15288 0 280 (_entity (_string \"01010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15290 0 281 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHDX ~STD_LOGIC_VECTOR{7~downto~0}~15290 0 281 (_entity (_string \"01010010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15292 0 282 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHBX ~STD_LOGIC_VECTOR{7~downto~0}~15292 0 282 (_entity (_string \"01010011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15294 0 283 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHSP ~STD_LOGIC_VECTOR{7~downto~0}~15294 0 283 (_entity (_string \"01010100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15296 0 284 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHBP ~STD_LOGIC_VECTOR{7~downto~0}~15296 0 284 (_entity (_string \"01010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15298 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHSI ~STD_LOGIC_VECTOR{7~downto~0}~15298 0 285 (_entity (_string \"01010110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15300 0 286 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHDI ~STD_LOGIC_VECTOR{7~downto~0}~15300 0 286 (_entity (_string \"01010111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15302 0 288 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHES ~STD_LOGIC_VECTOR{7~downto~0}~15302 0 288 (_entity (_string \"00000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15304 0 289 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHCS ~STD_LOGIC_VECTOR{7~downto~0}~15304 0 289 (_entity (_string \"00001110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15306 0 290 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHSS ~STD_LOGIC_VECTOR{7~downto~0}~15306 0 290 (_entity (_string \"00010110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15308 0 291 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PUSHDS ~STD_LOGIC_VECTOR{7~downto~0}~15308 0 291 (_entity (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15310 0 296 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPAX ~STD_LOGIC_VECTOR{7~downto~0}~15310 0 296 (_entity (_string \"01011000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15312 0 297 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPCX ~STD_LOGIC_VECTOR{7~downto~0}~15312 0 297 (_entity (_string \"01011001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15314 0 298 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPDX ~STD_LOGIC_VECTOR{7~downto~0}~15314 0 298 (_entity (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15316 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPBX ~STD_LOGIC_VECTOR{7~downto~0}~15316 0 299 (_entity (_string \"01011011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15318 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPSP ~STD_LOGIC_VECTOR{7~downto~0}~15318 0 300 (_entity (_string \"01011100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15320 0 301 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPBP ~STD_LOGIC_VECTOR{7~downto~0}~15320 0 301 (_entity (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15322 0 302 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPSI ~STD_LOGIC_VECTOR{7~downto~0}~15322 0 302 (_entity (_string \"01011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15324 0 303 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPDI ~STD_LOGIC_VECTOR{7~downto~0}~15324 0 303 (_entity (_string \"01011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15326 0 305 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPES ~STD_LOGIC_VECTOR{7~downto~0}~15326 0 305 (_entity (_string \"00000111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15328 0 306 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPSS ~STD_LOGIC_VECTOR{7~downto~0}~15328 0 306 (_entity (_string \"00010111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15330 0 307 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPDS ~STD_LOGIC_VECTOR{7~downto~0}~15330 0 307 (_entity (_string \"00011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15332 0 309 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POPRM ~STD_LOGIC_VECTOR{7~downto~0}~15332 0 309 (_entity (_string \"10001111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15334 0 314 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XCHGW ~STD_LOGIC_VECTOR{7~downto~0}~15334 0 314 (_entity (_string \"10000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15336 0 315 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XCHGB ~STD_LOGIC_VECTOR{7~downto~0}~15336 0 315 (_entity (_string \"10000111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15338 0 317 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XCHGAX ~STD_LOGIC_VECTOR{7~downto~0}~15338 0 317 (_entity (_string \"10010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15340 0 318 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XCHGCX ~STD_LOGIC_VECTOR{7~downto~0}~15340 0 318 (_entity (_string \"10010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15342 0 319 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XCHGDX ~STD_LOGIC_VECTOR{7~downto~0}~15342 0 319 (_entity (_string \"10010010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15344 0 320 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XCHGBX ~STD_LOGIC_VECTOR{7~downto~0}~15344 0 320 (_entity (_string \"10010011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15346 0 321 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XCHGSP ~STD_LOGIC_VECTOR{7~downto~0}~15346 0 321 (_entity (_string \"10010100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15348 0 322 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XCHGBP ~STD_LOGIC_VECTOR{7~downto~0}~15348 0 322 (_entity (_string \"10010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15350 0 323 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XCHGSI ~STD_LOGIC_VECTOR{7~downto~0}~15350 0 323 (_entity (_string \"10010110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15352 0 324 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XCHGDI ~STD_LOGIC_VECTOR{7~downto~0}~15352 0 324 (_entity (_string \"10010111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15354 0 329 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal LEA ~STD_LOGIC_VECTOR{7~downto~0}~15354 0 329 (_entity (_string \"10001101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15356 0 330 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal LDS ~STD_LOGIC_VECTOR{7~downto~0}~15356 0 330 (_entity (_string \"11000101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15358 0 331 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal LES ~STD_LOGIC_VECTOR{7~downto~0}~15358 0 331 (_entity (_string \"11000100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15360 0 336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CBW ~STD_LOGIC_VECTOR{7~downto~0}~15360 0 336 (_entity (_string \"10011000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15362 0 337 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CWD ~STD_LOGIC_VECTOR{7~downto~0}~15362 0 337 (_entity (_string \"10011001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15364 0 338 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal AAS ~STD_LOGIC_VECTOR{7~downto~0}~15364 0 338 (_entity (_string \"00111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15366 0 339 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DAS ~STD_LOGIC_VECTOR{7~downto~0}~15366 0 339 (_entity (_string \"00101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15368 0 340 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal AAA ~STD_LOGIC_VECTOR{7~downto~0}~15368 0 340 (_entity (_string \"00110111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15370 0 341 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DAA ~STD_LOGIC_VECTOR{7~downto~0}~15370 0 341 (_entity (_string \"00100111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15372 0 343 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal AAM ~STD_LOGIC_VECTOR{7~downto~0}~15372 0 343 (_entity (_string \"11010100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15374 0 344 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal AAD ~STD_LOGIC_VECTOR{7~downto~0}~15374 0 344 (_entity (_string \"11010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15376 0 346 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal XLAT ~STD_LOGIC_VECTOR{7~downto~0}~15376 0 346 (_entity (_string \"11010111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15378 0 351 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal NOP ~STD_LOGIC_VECTOR{7~downto~0}~15378 0 351 (_entity (_string \"10010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15380 0 352 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal HLT ~STD_LOGIC_VECTOR{7~downto~0}~15380 0 352 (_entity (_string \"11110100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15382 0 357 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal LOOPCX ~STD_LOGIC_VECTOR{7~downto~0}~15382 0 357 (_entity (_string \"11100010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15384 0 358 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal LOOPZ ~STD_LOGIC_VECTOR{7~downto~0}~15384 0 358 (_entity (_string \"11100001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15386 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal LOOPNZ ~STD_LOGIC_VECTOR{7~downto~0}~15386 0 359 (_entity (_string \"11100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15388 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal JCXZ ~STD_LOGIC_VECTOR{7~downto~0}~15388 0 360 (_entity (_string \"11100011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15390 0 365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CALL ~STD_LOGIC_VECTOR{7~downto~0}~15390 0 365 (_entity (_string \"11101000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15392 0 366 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CALLDIS ~STD_LOGIC_VECTOR{7~downto~0}~15392 0 366 (_entity (_string \"10011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15394 0 371 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal RET ~STD_LOGIC_VECTOR{7~downto~0}~15394 0 371 (_entity (_string \"11000011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15396 0 372 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal RETDIS ~STD_LOGIC_VECTOR{7~downto~0}~15396 0 372 (_entity (_string \"11001011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15398 0 373 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal RETO ~STD_LOGIC_VECTOR{7~downto~0}~15398 0 373 (_entity (_string \"11000010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15400 0 374 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal RETDISO ~STD_LOGIC_VECTOR{7~downto~0}~15400 0 374 (_entity (_string \"11001010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15402 0 379 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INT ~STD_LOGIC_VECTOR{7~downto~0}~15402 0 379 (_entity (_string \"11001101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15404 0 380 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INT3 ~STD_LOGIC_VECTOR{7~downto~0}~15404 0 380 (_entity (_string \"11001100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15406 0 381 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal INTO ~STD_LOGIC_VECTOR{7~downto~0}~15406 0 381 (_entity (_string \"11001110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15408 0 382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal IRET ~STD_LOGIC_VECTOR{7~downto~0}~15408 0 382 (_entity (_string \"11001111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15410 0 387 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVSB ~STD_LOGIC_VECTOR{7~downto~0}~15410 0 387 (_entity (_string \"10100100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15412 0 388 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal MOVSW ~STD_LOGIC_VECTOR{7~downto~0}~15412 0 388 (_entity (_string \"10100101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15414 0 389 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CMPSB ~STD_LOGIC_VECTOR{7~downto~0}~15414 0 389 (_entity (_string \"10100110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15416 0 390 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CMPSW ~STD_LOGIC_VECTOR{7~downto~0}~15416 0 390 (_entity (_string \"10100111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15418 0 391 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SCASB ~STD_LOGIC_VECTOR{7~downto~0}~15418 0 391 (_entity (_string \"10101110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15420 0 392 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SCASW ~STD_LOGIC_VECTOR{7~downto~0}~15420 0 392 (_entity (_string \"10101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15422 0 393 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal LODSB ~STD_LOGIC_VECTOR{7~downto~0}~15422 0 393 (_entity (_string \"10101100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15424 0 394 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal LODSW ~STD_LOGIC_VECTOR{7~downto~0}~15424 0 394 (_entity (_string \"10101101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15426 0 395 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal STOSB ~STD_LOGIC_VECTOR{7~downto~0}~15426 0 395 (_entity (_string \"10101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15428 0 396 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal STOSW ~STD_LOGIC_VECTOR{7~downto~0}~15428 0 396 (_entity (_string \"10101011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15430 0 398 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal REPNE ~STD_LOGIC_VECTOR{7~downto~0}~15430 0 398 (_entity (_string \"11110010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15432 0 399 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal REPE ~STD_LOGIC_VECTOR{7~downto~0}~15432 0 399 (_entity (_string \"11110011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15434 0 407 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SHFTROT0 ~STD_LOGIC_VECTOR{7~downto~0}~15434 0 407 (_entity (_string \"11010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15436 0 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SHFTROT1 ~STD_LOGIC_VECTOR{7~downto~0}~15436 0 408 (_entity (_string \"11010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15438 0 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SHFTROT2 ~STD_LOGIC_VECTOR{7~downto~0}~15438 0 409 (_entity (_string \"11010010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15440 0 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SHFTROT3 ~STD_LOGIC_VECTOR{7~downto~0}~15440 0 410 (_entity (_string \"11010011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15442 0 422 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal FEINSTR ~STD_LOGIC_VECTOR{7~downto~0}~15442 0 422 (_entity (_string \"11111110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15444 0 423 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal FFINSTR ~STD_LOGIC_VECTOR{7~downto~0}~15444 0 423 (_entity (_string \"11111111"\))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000030 55 36052 0 cpu86pack
(_unit VHDL (cpu86pack 0 36 )
	(_version v98)
	(_time 1557997302838 2019.05.16 12:01:42)
	(_source (\./src/cpu86pack.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9596c79b90c3c486cbc383cec49394939693c79396)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal RESET_CS_C ~STD_LOGIC_VECTOR{15~downto~0}~15 0 38 (_entity ((_others(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal RESET_IP_C ~STD_LOGIC_VECTOR{15~downto~0}~152 0 39 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal RESET_ES_C ~STD_LOGIC_VECTOR{15~downto~0}~154 0 40 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal RESET_SS_C ~STD_LOGIC_VECTOR{15~downto~0}~156 0 41 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal RESET_DS_C ~STD_LOGIC_VECTOR{15~downto~0}~158 0 42 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~15 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_constant (_internal RESET_VECTOR_C ~STD_LOGIC_VECTOR{19~downto~0}~15 0 44 (_entity (_code 0))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~15 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_constant (_internal MUL_MCD_C ~STD_LOGIC_VECTOR{4~downto~0}~15 0 46 (_entity (_string \"00010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1510 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_constant (_internal DIV_MCD_C ~STD_LOGIC_VECTOR{4~downto~0}~1510 0 50 (_entity (_string \"10011"\))))
		(_constant (_internal ONE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity ((i 3)))))
		(_constant (_internal ZERO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity ((i 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_constant (_internal ZEROVECTOR_C ~STD_LOGIC_VECTOR{31~downto~0}~15 0 54 (_entity (_string \"00000000000000000000000000000000"\))))
		(_constant (_internal WS_WIDTH ~extSTD.STANDARD.INTEGER 0 59 (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{WS_WIDTH-1~downto~0}~15 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MAX_WS ~STD_LOGIC_VECTOR{WS_WIDTH-1~downto~0}~15 0 60 (_entity (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1512 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_constant (_internal DONTCARE ~STD_LOGIC_VECTOR{31~downto~0}~1512 0 62 (_entity (_string \"11111111111111111111111111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1514 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1516 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1518 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1520 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal instruction_type 0 66 (_record (ireg ~STD_LOGIC_VECTOR{7~downto~0}~15 )(xmod ~STD_LOGIC_VECTOR{1~downto~0}~15 )(reg ~STD_LOGIC_VECTOR{2~downto~0}~15 )(rm ~STD_LOGIC_VECTOR{2~downto~0}~1514 )(data ~STD_LOGIC_VECTOR{15~downto~0}~1516 )(disp ~STD_LOGIC_VECTOR{15~downto~0}~1518 )(nb ~STD_LOGIC_VECTOR{2~downto~0}~1520 ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1522 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1524 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1526 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal status_out_type 0 78 (_record (ax ~STD_LOGIC_VECTOR{15~downto~0}~1522 )(cx_one ~extieee.std_logic_1164.STD_LOGIC )(cx_zero ~extieee.std_logic_1164.STD_LOGIC )(cl ~STD_LOGIC_VECTOR{7~downto~0}~1524 )(flag ~STD_LOGIC_VECTOR{15~downto~0}~1526 )(div_err ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~15 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1528 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~15 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal path_in_type 0 90 (_record (datareg_input ~STD_LOGIC_VECTOR{6~downto~0}~15 )(alu_operation ~STD_LOGIC_VECTOR{14~downto~0}~15 )(dbus_output ~STD_LOGIC_VECTOR{1~downto~0}~1528 )(segreg_input ~STD_LOGIC_VECTOR{3~downto~0}~15 )(ea_output ~STD_LOGIC_VECTOR{9~downto~0}~15 ))))
		(_type (_internal write_in_type 0 99 (_record (wrd ~extieee.std_logic_1164.STD_LOGIC )(wralu ~extieee.std_logic_1164.STD_LOGIC )(wrcc ~extieee.std_logic_1164.STD_LOGIC )(wrs ~extieee.std_logic_1164.STD_LOGIC )(wrip ~extieee.std_logic_1164.STD_LOGIC )(wrop ~extieee.std_logic_1164.STD_LOGIC )(wrtemp ~extieee.std_logic_1164.STD_LOGIC ))))
		(_constant (_internal SET_OPFLAG ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1530 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DATAIN_IN ~STD_LOGIC_VECTOR{2~downto~0}~1530 0 113 (_entity (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1532 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal EABUS_IN ~STD_LOGIC_VECTOR{2~downto~0}~1532 0 114 (_entity (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1534 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ALUBUS_IN ~STD_LOGIC_VECTOR{2~downto~0}~1534 0 115 (_entity (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1536 0 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MDBUS_IN ~STD_LOGIC_VECTOR{2~downto~0}~1536 0 116 (_entity (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1538 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ES_IN ~STD_LOGIC_VECTOR{2~downto~0}~1538 0 117 (_entity (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1540 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal CS_IN ~STD_LOGIC_VECTOR{2~downto~0}~1540 0 118 (_entity (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1542 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SS_IN ~STD_LOGIC_VECTOR{2~downto~0}~1542 0 119 (_entity (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1544 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DS_IN ~STD_LOGIC_VECTOR{2~downto~0}~1544 0 120 (_entity (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1546 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal SDATAIN_IN ~STD_LOGIC_VECTOR{1~downto~0}~1546 0 123 (_entity (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1548 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal SEABUS_IN ~STD_LOGIC_VECTOR{1~downto~0}~1548 0 124 (_entity (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1550 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal SALUBUS_IN ~STD_LOGIC_VECTOR{1~downto~0}~1550 0 125 (_entity (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1552 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal SMDBUS_IN ~STD_LOGIC_VECTOR{1~downto~0}~1552 0 126 (_entity (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1554 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal ALUBUS_OUT ~STD_LOGIC_VECTOR{1~downto~0}~1554 0 129 (_entity (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1556 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal CCBUS_OUT ~STD_LOGIC_VECTOR{1~downto~0}~1556 0 130 (_entity (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1558 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal DIBUS_OUT ~STD_LOGIC_VECTOR{1~downto~0}~1558 0 131 (_entity (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1560 0 132 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal IPBUS_OUT ~STD_LOGIC_VECTOR{1~downto~0}~1560 0 132 (_entity (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1562 0 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal NB_ES_IP ~STD_LOGIC_VECTOR{9~downto~0}~1562 0 137 (_entity (_string \"0000000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1564 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal NB_CS_IP ~STD_LOGIC_VECTOR{9~downto~0}~1564 0 138 (_entity (_string \"0000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1566 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal NB_SS_IP ~STD_LOGIC_VECTOR{9~downto~0}~1566 0 139 (_entity (_string \"0000000010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1568 0 140 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal NB_DS_IP ~STD_LOGIC_VECTOR{9~downto~0}~1568 0 140 (_entity (_string \"0000000011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1570 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal NB_ES_EA ~STD_LOGIC_VECTOR{9~downto~0}~1570 0 142 (_entity (_string \"0000001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1572 0 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal NB_CS_EA ~STD_LOGIC_VECTOR{9~downto~0}~1572 0 143 (_entity (_string \"0000001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1574 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal NB_SS_EA ~STD_LOGIC_VECTOR{9~downto~0}~1574 0 144 (_entity (_string \"0000001010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1576 0 145 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal NB_DS_EA ~STD_LOGIC_VECTOR{9~downto~0}~1576 0 145 (_entity (_string \"0000001011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1578 0 146 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DISP_ES_EA ~STD_LOGIC_VECTOR{9~downto~0}~1578 0 146 (_entity (_string \"0010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1580 0 147 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DISP_CS_EA ~STD_LOGIC_VECTOR{9~downto~0}~1580 0 147 (_entity (_string \"0010001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1582 0 148 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DISP_SS_EA ~STD_LOGIC_VECTOR{9~downto~0}~1582 0 148 (_entity (_string \"0010001010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1584 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DISP_DS_EA ~STD_LOGIC_VECTOR{9~downto~0}~1584 0 149 (_entity (_string \"0010001011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1586 0 151 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DISP_CS_IP ~STD_LOGIC_VECTOR{9~downto~0}~1586 0 151 (_entity (_string \"0010000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1588 0 153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal PORT_00_DX ~STD_LOGIC_VECTOR{6~downto~0}~1588 0 153 (_entity (_string \"0000010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1590 0 154 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal PORT_00_EA ~STD_LOGIC_VECTOR{6~downto~0}~1590 0 154 (_entity (_string \"0000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1592 0 156 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal NB_SS_SP ~STD_LOGIC_VECTOR{6~downto~0}~1592 0 156 (_entity (_string \"0000100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1594 0 157 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal LD_SS_SP ~STD_LOGIC_VECTOR{6~downto~0}~1594 0 157 (_entity (_string \"0100100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1596 0 159 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal LD_MD_IP ~STD_LOGIC_VECTOR{9~downto~0}~1596 0 159 (_entity (_string \"0100000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1598 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal LD_CS_IP ~STD_LOGIC_VECTOR{9~downto~0}~1598 0 160 (_entity (_string \"0110000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~15100 0 161 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal EA_CS_IP ~STD_LOGIC_VECTOR{9~downto~0}~15100 0 161 (_entity (_string \"1000001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~15102 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal IPB_CS_IP ~STD_LOGIC_VECTOR{9~downto~0}~15102 0 162 (_entity (_string \"1110000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~15104 0 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal MD_EA2_DS ~STD_LOGIC_VECTOR{9~downto~0}~15104 0 164 (_entity (_string \"0100011011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15106 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_AX ~STD_LOGIC_VECTOR{3~downto~0}~15106 0 167 (_entity (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15108 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_CX ~STD_LOGIC_VECTOR{3~downto~0}~15108 0 168 (_entity (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15110 0 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_DX ~STD_LOGIC_VECTOR{3~downto~0}~15110 0 169 (_entity (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15112 0 170 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_BX ~STD_LOGIC_VECTOR{3~downto~0}~15112 0 170 (_entity (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15114 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_SP ~STD_LOGIC_VECTOR{3~downto~0}~15114 0 171 (_entity (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15116 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_BP ~STD_LOGIC_VECTOR{3~downto~0}~15116 0 172 (_entity (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15118 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_SI ~STD_LOGIC_VECTOR{3~downto~0}~15118 0 173 (_entity (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15120 0 174 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_DI ~STD_LOGIC_VECTOR{3~downto~0}~15120 0 174 (_entity (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15122 0 175 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_DATAIN ~STD_LOGIC_VECTOR{3~downto~0}~15122 0 175 (_entity (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15124 0 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_MDBUS ~STD_LOGIC_VECTOR{3~downto~0}~15124 0 176 (_entity (_string \"1111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15126 0 179 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_CONST1 ~STD_LOGIC_VECTOR{3~downto~0}~15126 0 179 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15128 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_CONST2 ~STD_LOGIC_VECTOR{3~downto~0}~15128 0 180 (_entity (_string \"1010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15130 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal REG_AH ~STD_LOGIC_VECTOR{3~downto~0}~15130 0 183 (_entity (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15132 0 191 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_ADD ~STD_LOGIC_VECTOR{6~downto~0}~15132 0 191 (_entity (_string \"0000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15134 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_OR ~STD_LOGIC_VECTOR{6~downto~0}~15134 0 192 (_entity (_string \"0000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15136 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_ADC ~STD_LOGIC_VECTOR{6~downto~0}~15136 0 193 (_entity (_string \"0000010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15138 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SBB ~STD_LOGIC_VECTOR{6~downto~0}~15138 0 194 (_entity (_string \"0000011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15140 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_AND ~STD_LOGIC_VECTOR{6~downto~0}~15140 0 195 (_entity (_string \"0000100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15142 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SUB ~STD_LOGIC_VECTOR{6~downto~0}~15142 0 196 (_entity (_string \"0000101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15144 0 197 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_XOR ~STD_LOGIC_VECTOR{6~downto~0}~15144 0 197 (_entity (_string \"0000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15146 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_CMP ~STD_LOGIC_VECTOR{6~downto~0}~15146 0 198 (_entity (_string \"0000111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15148 0 199 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_TEST0 ~STD_LOGIC_VECTOR{6~downto~0}~15148 0 199 (_entity (_string \"0001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15150 0 200 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_TEST1 ~STD_LOGIC_VECTOR{6~downto~0}~15150 0 200 (_entity (_string \"0001101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15152 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_PUSH ~STD_LOGIC_VECTOR{6~downto~0}~15152 0 203 (_entity (_string \"0001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15154 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_POP ~STD_LOGIC_VECTOR{6~downto~0}~15154 0 204 (_entity (_string \"0001010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15156 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_REGL ~STD_LOGIC_VECTOR{6~downto~0}~15156 0 205 (_entity (_string \"0001011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15158 0 206 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_REGH ~STD_LOGIC_VECTOR{6~downto~0}~15158 0 206 (_entity (_string \"0111011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15160 0 207 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_PASSA ~STD_LOGIC_VECTOR{6~downto~0}~15160 0 207 (_entity (_string \"0001100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15162 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_TEMP ~STD_LOGIC_VECTOR{6~downto~0}~15162 0 208 (_entity (_string \"1111001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15164 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SAHF ~STD_LOGIC_VECTOR{6~downto~0}~15164 0 211 (_entity (_string \"0001110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15166 0 214 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_LAHF ~STD_LOGIC_VECTOR{6~downto~0}~15166 0 214 (_entity (_string \"0001111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15168 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_ROL1 ~STD_LOGIC_VECTOR{6~downto~0}~15168 0 218 (_entity (_string \"0010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15170 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_ROR1 ~STD_LOGIC_VECTOR{6~downto~0}~15170 0 219 (_entity (_string \"0010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15172 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_RCL1 ~STD_LOGIC_VECTOR{6~downto~0}~15172 0 220 (_entity (_string \"0010010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15174 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_RCR1 ~STD_LOGIC_VECTOR{6~downto~0}~15174 0 221 (_entity (_string \"0010011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15176 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SHL1 ~STD_LOGIC_VECTOR{6~downto~0}~15176 0 222 (_entity (_string \"0010100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15178 0 223 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SHR1 ~STD_LOGIC_VECTOR{6~downto~0}~15178 0 223 (_entity (_string \"0010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15180 0 224 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SAR1 ~STD_LOGIC_VECTOR{6~downto~0}~15180 0 224 (_entity (_string \"0010111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15182 0 225 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_ROL ~STD_LOGIC_VECTOR{6~downto~0}~15182 0 225 (_entity (_string \"0011000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15184 0 226 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_ROR ~STD_LOGIC_VECTOR{6~downto~0}~15184 0 226 (_entity (_string \"0011001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15186 0 227 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_RCL ~STD_LOGIC_VECTOR{6~downto~0}~15186 0 227 (_entity (_string \"0011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15188 0 228 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_RCR ~STD_LOGIC_VECTOR{6~downto~0}~15188 0 228 (_entity (_string \"0011011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15190 0 229 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SHL ~STD_LOGIC_VECTOR{6~downto~0}~15190 0 229 (_entity (_string \"0011100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15192 0 230 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SHR ~STD_LOGIC_VECTOR{6~downto~0}~15192 0 230 (_entity (_string \"0011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15194 0 231 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SAR ~STD_LOGIC_VECTOR{6~downto~0}~15194 0 231 (_entity (_string \"0011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15196 0 234 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_INC ~STD_LOGIC_VECTOR{6~downto~0}~15196 0 234 (_entity (_string \"0100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15198 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_DEC ~STD_LOGIC_VECTOR{6~downto~0}~15198 0 235 (_entity (_string \"0100001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15200 0 237 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_CLRTIF ~STD_LOGIC_VECTOR{6~downto~0}~15200 0 237 (_entity (_string \"0100010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15202 0 238 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_CMPS ~STD_LOGIC_VECTOR{6~downto~0}~15202 0 238 (_entity (_string \"0100111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15204 0 239 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SCAS ~STD_LOGIC_VECTOR{6~downto~0}~15204 0 239 (_entity (_string \"0101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15206 0 242 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_CMC ~STD_LOGIC_VECTOR{6~downto~0}~15206 0 242 (_entity (_string \"0100101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15208 0 243 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_CLC ~STD_LOGIC_VECTOR{6~downto~0}~15208 0 243 (_entity (_string \"0101000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15210 0 244 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_STC ~STD_LOGIC_VECTOR{6~downto~0}~15210 0 244 (_entity (_string \"0101001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15212 0 245 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_CLI ~STD_LOGIC_VECTOR{6~downto~0}~15212 0 245 (_entity (_string \"0101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15214 0 246 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_STI ~STD_LOGIC_VECTOR{6~downto~0}~15214 0 246 (_entity (_string \"0101011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15216 0 247 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_CLD ~STD_LOGIC_VECTOR{6~downto~0}~15216 0 247 (_entity (_string \"0101100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15218 0 248 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_STD ~STD_LOGIC_VECTOR{6~downto~0}~15218 0 248 (_entity (_string \"0101101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15220 0 251 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_TEST2 ~STD_LOGIC_VECTOR{6~downto~0}~15220 0 251 (_entity (_string \"0110000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15222 0 252 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_NOT ~STD_LOGIC_VECTOR{6~downto~0}~15222 0 252 (_entity (_string \"0110010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15224 0 253 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_NEG ~STD_LOGIC_VECTOR{6~downto~0}~15224 0 253 (_entity (_string \"0110011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15226 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_MUL ~STD_LOGIC_VECTOR{6~downto~0}~15226 0 254 (_entity (_string \"0110100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15228 0 255 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_IMUL ~STD_LOGIC_VECTOR{6~downto~0}~15228 0 255 (_entity (_string \"0110101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15230 0 256 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_DIV ~STD_LOGIC_VECTOR{6~downto~0}~15230 0 256 (_entity (_string \"0110110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15232 0 257 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_IDIV ~STD_LOGIC_VECTOR{6~downto~0}~15232 0 257 (_entity (_string \"0110111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15234 0 259 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_MUL2 ~STD_LOGIC_VECTOR{6~downto~0}~15234 0 259 (_entity (_string \"0111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15236 0 260 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_IMUL2 ~STD_LOGIC_VECTOR{6~downto~0}~15236 0 260 (_entity (_string \"0111101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15238 0 261 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_DIV2 ~STD_LOGIC_VECTOR{6~downto~0}~15238 0 261 (_entity (_string \"0111110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15240 0 262 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_IDIV2 ~STD_LOGIC_VECTOR{6~downto~0}~15240 0 262 (_entity (_string \"0111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15242 0 265 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SEXT ~STD_LOGIC_VECTOR{6~downto~0}~15242 0 265 (_entity (_string \"0111000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15244 0 266 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SEXTW ~STD_LOGIC_VECTOR{6~downto~0}~15244 0 266 (_entity (_string \"0111001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15246 0 269 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_AAM ~STD_LOGIC_VECTOR{6~downto~0}~15246 0 269 (_entity (_string \"1000010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15248 0 270 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_AAD ~STD_LOGIC_VECTOR{6~downto~0}~15248 0 270 (_entity (_string \"1001010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15250 0 271 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_DAA ~STD_LOGIC_VECTOR{6~downto~0}~15250 0 271 (_entity (_string \"1001100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15252 0 272 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_DAS ~STD_LOGIC_VECTOR{6~downto~0}~15252 0 272 (_entity (_string \"1001101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15254 0 273 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_AAA ~STD_LOGIC_VECTOR{6~downto~0}~15254 0 273 (_entity (_string \"1001110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15256 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_AAS ~STD_LOGIC_VECTOR{6~downto~0}~15256 0 274 (_entity (_string \"1001111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15258 0 276 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_ADD_SE ~STD_LOGIC_VECTOR{6~downto~0}~15258 0 276 (_entity (_string \"1100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15260 0 277 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_OR_SE ~STD_LOGIC_VECTOR{6~downto~0}~15260 0 277 (_entity (_string \"1100001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15262 0 278 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_ADC_SE ~STD_LOGIC_VECTOR{6~downto~0}~15262 0 278 (_entity (_string \"1100010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15264 0 279 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SBB_SE ~STD_LOGIC_VECTOR{6~downto~0}~15264 0 279 (_entity (_string \"1100011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15266 0 280 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_AND_SE ~STD_LOGIC_VECTOR{6~downto~0}~15266 0 280 (_entity (_string \"1100100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15268 0 281 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_SUB_SE ~STD_LOGIC_VECTOR{6~downto~0}~15268 0 281 (_entity (_string \"1100101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15270 0 282 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_XOR_SE ~STD_LOGIC_VECTOR{6~downto~0}~15270 0 282 (_entity (_string \"1100110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~15272 0 283 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ALU_CMP_SE ~STD_LOGIC_VECTOR{6~downto~0}~15272 0 283 (_entity (_string \"1100111"\))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 )
	)
	(_model . cpu86pack 1 -1
	)
)
I 000047 55 19167         1557997302903 struct
(_unit VHDL (cpu86 0 40 (struct 0 60 ))
	(_version v98)
	(_time 1557997302904 2019.05.16 12:01:42)
	(_source (\./src/cpu86_struct.vhd\))
	(_use (.(cpu86pack))(.(cpu86instr))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e3e0b1b1e0b5b2f0bde0f5b9b1e4e3e4e6e0ebe0e5)
	(_entity
		(_time 1557997302898)
		(_use (.(cpu86pack))(.(cpu86instr))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(biu
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal csbus ~STD_LOGIC_VECTOR{15~downto~0}~132 0 95 (_entity (_in ))))
				(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal dbusdp_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 97 (_entity (_in ))))
				(_port (_internal decode_state ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal intack ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal intr ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal ipbus ~STD_LOGIC_VECTOR{15~downto~0}~136 0 104 (_entity (_in ))))
				(_port (_internal irq_block ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal nmi ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal status ~extpic17c42.cpu86pack.status_out_type 0 110 (_entity (_in ))))
				(_port (_internal word ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~13 0 113 (_entity (_out ))))
				(_port (_internal biu_error ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~138 0 115 (_entity (_out ))))
				(_port (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 117 (_entity (_out ))))
				(_port (_internal inta ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal iom ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal mdbus_out ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 123 (_entity (_out ))))
				(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal wran ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
			)
		)
		(datapath
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal clrop ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 134 (_entity (_in ))))
				(_port (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
				(_port (_internal mdbus_in ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 136 (_entity (_in ))))
				(_port (_internal path ~extpic17c42.cpu86pack.path_in_type 0 137 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_in ))))
				(_port (_internal wrpath ~extpic17c42.cpu86pack.write_in_type 0 139 (_entity (_in ))))
				(_port (_internal dbusdp_out ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 140 (_entity (_out ))))
				(_port (_internal eabus ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 141 (_entity (_out ))))
				(_port (_internal segbus ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 142 (_entity (_out ))))
				(_port (_internal status ~extpic17c42.cpu86pack.status_out_type 0 143 (_entity (_out ))))
			)
		)
		(proc
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_in ))))
				(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 150 (_entity (_in ))))
				(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 152 (_entity (_in ))))
				(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal status ~extpic17c42.cpu86pack.status_out_type 0 156 (_entity (_in ))))
				(_port (_internal clrop ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_out ))))
				(_port (_internal decode_state ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_out ))))
				(_port (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal intack ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_out ))))
				(_port (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal irq_blocked ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
				(_port (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 164 (_entity (_out ))))
				(_port (_internal path ~extpic17c42.cpu86pack.path_in_type 0 165 (_entity (_out ))))
				(_port (_internal proc_error ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_out ))))
				(_port (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 167 (_entity (_out ))))
				(_port (_internal word ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_out ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_out ))))
				(_port (_internal wrpath ~extpic17c42.cpu86pack.write_in_type 0 170 (_entity (_out ))))
			)
		)
	)
	(_instantiation cpubiu 0 194 (_component biu )
		(_port
			((clk)(clk))
			((csbus)(segbus))
			((dbus_in)(dbus_in))
			((dbusdp_in)(dbusdp_out))
			((decode_state)(decode_state))
			((flush_coming)(flush_coming))
			((flush_req)(flush_req))
			((intack)(intack))
			((intr)(intr))
			((iomem)(iomem))
			((ipbus)(eabus))
			((irq_block)(irq_blocked))
			((nmi)(nmi))
			((opc_req)(opc_req))
			((read_req)(read_req))
			((reset)(reset))
			((status)(status))
			((word)(word))
			((write_req)(write_req))
			((abus)(abus))
			((biu_error)(biu_error))
			((dbus_out)(dbus_out))
			((flush_ack)(flush_ack))
			((instr)(instr))
			((inta)(inta))
			((inta1)(inta1))
			((iom)(iom))
			((irq_req)(irq_req))
			((latcho)(latcho))
			((mdbus_out)(mdbus_out))
			((rdn)(rdn))
			((rw_ack)(rw_ack))
			((wran)(wran))
			((wrn)(wrn))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((csbus)(csbus))
				((dbus_in)(dbus_in))
				((dbusdp_in)(dbusdp_in))
				((decode_state)(decode_state))
				((flush_coming)(flush_coming))
				((flush_req)(flush_req))
				((intack)(intack))
				((intr)(intr))
				((iomem)(iomem))
				((ipbus)(ipbus))
				((irq_block)(irq_block))
				((nmi)(nmi))
				((opc_req)(opc_req))
				((read_req)(read_req))
				((reset)(reset))
				((status)(status))
				((word)(word))
				((write_req)(write_req))
				((abus)(abus))
				((biu_error)(biu_error))
				((dbus_out)(dbus_out))
				((flush_ack)(flush_ack))
				((instr)(instr))
				((inta)(inta))
				((inta1)(inta1))
				((iom)(iom))
				((irq_req)(irq_req))
				((latcho)(latcho))
				((mdbus_out)(mdbus_out))
				((rdn)(rdn))
				((rw_ack)(rw_ack))
				((wran)(wran))
				((wrn)(wrn))
			)
		)
	)
	(_instantiation cpudpath 0 231 (_component datapath )
		(_port
			((clk)(clk))
			((clrop)(clrop))
			((instr)(instr))
			((iomem)(iomem))
			((mdbus_in)(mdbus_out))
			((path)(path))
			((reset)(reset))
			((wrpath)(wrpath))
			((dbusdp_out)(dbusdp_out))
			((eabus)(eabus))
			((segbus)(segbus))
			((status)(status))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((clrop)(clrop))
				((instr)(instr))
				((iomem)(iomem))
				((mdbus_in)(mdbus_in))
				((path)(path))
				((reset)(reset))
				((wrpath)(wrpath))
				((dbusdp_out)(dbusdp_out))
				((eabus)(eabus))
				((segbus)(segbus))
				((status)(status))
			)
		)
	)
	(_instantiation cpuproc 0 246 (_component proc )
		(_port
			((clk)(clk))
			((flush_ack)(flush_ack))
			((instr)(instr))
			((inta1)(inta1))
			((irq_req)(irq_req))
			((latcho)(latcho))
			((reset)(reset))
			((rw_ack)(rw_ack))
			((status)(status))
			((clrop)(clrop))
			((decode_state)(decode_state))
			((flush_coming)(flush_coming))
			((flush_req)(flush_req))
			((intack)(intack))
			((iomem)(iomem))
			((irq_blocked)(irq_blocked))
			((opc_req)(opc_req))
			((path)(path))
			((proc_error)(proc_error))
			((read_req)(read_req))
			((word)(word))
			((write_req)(write_req))
			((wrpath)(wrpath))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((flush_ack)(flush_ack))
				((instr)(instr))
				((inta1)(inta1))
				((irq_req)(irq_req))
				((latcho)(latcho))
				((reset)(reset))
				((rw_ack)(rw_ack))
				((status)(status))
				((clrop)(clrop))
				((decode_state)(decode_state))
				((flush_coming)(flush_coming))
				((flush_req)(flush_req))
				((intack)(intack))
				((iomem)(iomem))
				((irq_blocked)(irq_blocked))
				((opc_req)(opc_req))
				((path)(path))
				((proc_error)(proc_error))
				((read_req)(read_req))
				((word)(word))
				((write_req)(write_req))
				((wrpath)(wrpath))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43 (_entity (_in ))))
		(_port (_internal intr ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal nmi ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal por ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 48 (_entity (_out ))))
		(_port (_internal cpuerror ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal inta ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal iom ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal resoutn ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal wran ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_signal (_internal biu_error ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal clrop ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dbusdp_out ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal decode_state ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal eabus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 70 (_architecture (_uni ))))
		(_signal (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal intack ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal irq_blocked ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mdbus_out ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal path ~extpic17c42.cpu86pack.path_in_type 0 79 (_architecture (_uni ))))
		(_signal (_internal proc_error ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal segbus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal status ~extpic17c42.cpu86pack.status_out_type 0 85 (_architecture (_uni ))))
		(_signal (_internal word ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal wrpath ~extpic17c42.cpu86pack.write_in_type 0 88 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 140 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 141 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__180(_architecture 0 0 180 (_process (_target(11)(34))(_sensitivity(0)(4)))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(7))(_sensitivity(14)(32)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1514 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1514)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1516 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1516)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1518 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1518)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1520 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1520)))
		(_type (_external ~extpic17c42.cpu86pack.instruction_type (. cpu86pack instruction_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{14~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{14~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1528 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1528)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{9~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{9~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.path_in_type (. cpu86pack path_in_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1522 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1522)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~1524 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~1524)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1526 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1526)))
		(_type (_external ~extpic17c42.cpu86pack.status_out_type (. cpu86pack status_out_type)))
		(_type (_external ~extpic17c42.cpu86pack.write_in_type (. cpu86pack write_in_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . struct 2 -1
	)
)
I 000047 55 12961         1557997302961 struct
(_unit VHDL (cpu86_top 0 41 (struct 0 62 ))
	(_version v98)
	(_time 1557997302962 2019.05.16 12:01:42)
	(_source (\./src/cpu86_top_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 12114314104443014914044b151516144415121411)
	(_entity
		(_time 1557997302952)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(cpu86
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~132 0 94 (_entity (_in ))))
				(_port (_internal intr ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal nmi ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal por ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~134 0 98 (_entity (_out ))))
				(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~136 0 99 (_entity (_out ))))
				(_port (_internal cpuerror ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_out ))))
				(_port (_internal inta ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
				(_port (_internal iom ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_out ))))
				(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_out ))))
				(_port (_internal resoutn ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_out ))))
				(_port (_internal wran ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
			)
		)
		(uart_top
			(_object
				(_port (_internal BR_clk ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal CTSn ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 3))))))
				(_port (_internal DCDn ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 3))))))
				(_port (_internal DSRn ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 3))))))
				(_port (_internal RIn ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 3))))))
				(_port (_internal abus ~STD_LOGIC_VECTOR{2~downto~0}~13 0 116 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal csn ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~138 0 119 (_entity (_in ))))
				(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_in ))))
				(_port (_internal resetn ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal sRX ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal B_CLK ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal DTRn ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal IRQ ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal OUT1n ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal OUT2n ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RTSn ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 130 (_entity (_out ))))
				(_port (_internal stx ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
			)
		)
		(bootstrap
			(_object
				(_port (_internal abus ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 136 (_entity (_in ))))
				(_port (_internal dbus ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 137 (_entity (_out ))))
			)
		)
	)
	(_instantiation U_1 0 185 (_component cpu86 )
		(_port
			((clk)(clk))
			((dbus_in)(dbus_in_cpu))
			((intr)(intr))
			((nmi)(nmi))
			((por)(por))
			((abus)(abus_s))
			((dbus_out)(dbus_out_s))
			((cpuerror)(cpuerror))
			((inta)(_open))
			((iom)(iom))
			((rdn)(rdn_s))
			((resoutn)(resoutn_s))
			((wran)(_open))
			((wrn)(wrn_s))
		)
		(_use (_entity . cpu86)
		)
	)
	(_instantiation U_0 0 202 (_component uart_top )
		(_port
			((BR_clk)(rxclk_s))
			((CTSn)(CTS))
			((DCDn)(DCDn))
			((DSRn)(DSRn))
			((RIn)(RIn))
			((abus)(abus_s(d_2_0)))
			((clk)(clk))
			((csn)(cscom1))
			((dbus_in)(dbus_out_s))
			((rdn)(rdn_s))
			((resetn)(resoutn_s))
			((sRX)(RXD))
			((wrn)(wrn_s))
			((B_CLK)(rxclk_s))
			((DTRn)(_open))
			((IRQ)(_open))
			((OUT1n)(led2n))
			((OUT2n)(led3n))
			((RTSn)(RTS))
			((dbus_out)(dbus_com1))
			((stx)(TXD))
		)
		(_use (_implicit)
			(_port
				((BR_clk)(BR_clk))
				((CTSn)(CTSn))
				((DCDn)(DCDn))
				((DSRn)(DSRn))
				((RIn)(RIn))
				((abus)(abus))
				((clk)(clk))
				((csn)(csn))
				((dbus_in)(dbus_in))
				((rdn)(rdn))
				((resetn)(resetn))
				((sRX)(sRX))
				((wrn)(wrn))
				((B_CLK)(B_CLK))
				((DTRn)(DTRn))
				((IRQ)(IRQ))
				((OUT1n)(OUT1n))
				((OUT2n)(OUT2n))
				((RTSn)(RTSn))
				((dbus_out)(dbus_out))
				((stx)(stx))
			)
		)
	)
	(_instantiation U_11 0 227 (_component bootstrap )
		(_port
			((abus)(abus_s(d_7_0)))
			((dbus)(dbus_rom))
		)
		(_use (_entity . bootstrap)
		)
	)
	(_object
		(_port (_internal clock_40mhz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal cts ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 3))))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal rxd ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal rts ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal txd ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~12 0 50 (_entity (_out ))))
		(_port (_internal cpuerror ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal led2n ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal led3n ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal csramn ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 55 (_entity (_out ))))
		(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal resoutn ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_signal (_internal csromn ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal DCDn ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal DSRn ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 3))))))
		(_signal (_internal RIn ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal cscom1 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal dbus_com1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal dbus_in_cpu ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dbus_rom ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal intr ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal iom ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal nmi ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal por ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sel_s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal resoutn_s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dbus_out_s ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal abus_s ~STD_LOGIC_VECTOR{19~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal wrn_s ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal rdn_s ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal rxclk_s ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~134 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__144(_architecture 0 0 144 (_process (_simple)(_target(23))(_sensitivity(22)(24)(29)(4)))))
			(line__153(_architecture 1 0 153 (_assignment (_simple)(_alias((clk)(clock_40mhz)))(_simpleassign BUF)(_target(20))(_sensitivity(0)))))
			(line__155(_architecture 2 0 155 (_assignment (_simple)(_target(28))(_sensitivity(2)))))
			(line__156(_architecture 3 0 156 (_assignment (_simple)(_alias((abus)(abus_s)))(_target(7))(_sensitivity(32)))))
			(line__157(_architecture 4 0 157 (_assignment (_simple)(_alias((resoutn)(resoutn_s)))(_simpleassign BUF)(_target(14))(_sensitivity(30)))))
			(line__158(_architecture 5 0 158 (_assignment (_simple)(_alias((dbus_out)(dbus_out_s)))(_target(12))(_sensitivity(31)))))
			(line__159(_architecture 6 0 159 (_assignment (_simple)(_alias((wrn)(wrn_s)))(_simpleassign BUF)(_target(15))(_sensitivity(33)))))
			(line__160(_architecture 7 0 160 (_assignment (_simple)(_alias((rdn)(rdn_s)))(_simpleassign BUF)(_target(13))(_sensitivity(34)))))
			(line__165(_architecture 8 0 165 (_assignment (_simple)(_alias((sel_s)(cscom1)(csromn)))(_target(29))(_sensitivity(16)(21)))))
			(line__170(_architecture 9 0 170 (_assignment (_simple)(_target(21))(_sensitivity(26)(32(d_15_3))))))
			(line__173(_architecture 10 0 173 (_assignment (_simple)(_target(16))(_sensitivity(26)(32(d_19_8))))))
			(line__176(_architecture 11 0 176 (_assignment (_simple)(_target(11))(_sensitivity(16)(26)))))
			(line__178(_architecture 12 0 178 (_assignment (_simple)(_alias((nmi)(_string \"0"\)))(_target(27)))))
			(line__179(_architecture 13 0 179 (_assignment (_simple)(_alias((intr)(_string \"0"\)))(_target(25)))))
			(line__180(_architecture 14 0 180 (_assignment (_simple)(_alias((DCDn)(_string \"0"\)))(_target(17)))))
			(line__181(_architecture 15 0 181 (_assignment (_simple)(_alias((DSRn)(_string \"0"\)))(_target(18)))))
			(line__182(_architecture 16 0 182 (_assignment (_simple)(_alias((RIn)(_string \"0"\)))(_target(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(33686018 50528770 50529027 3 )
		(50529027 50529027 50529027 )
	)
	(_model . struct 17 -1
	)
)
I 000047 55 29226         1557997303232 struct
(_unit VHDL (datapath 0 40 (struct 0 58 ))
	(_version v98)
	(_time 1557997303233 2019.05.16 12:01:43)
	(_source (\./src/datapath_struct.vhd\))
	(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2c2f7b287e7a7c3a2d2a7e7b3d77792a242a282a2d2b28)
	(_entity
		(_time 1557997303048)
		(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ALU
			(_object
				(_port (_internal alu_inbusa ~STD_LOGIC_VECTOR{15~downto~0}~132 0 125 (_entity (_in ))))
				(_port (_internal alu_inbusb ~STD_LOGIC_VECTOR{15~downto~0}~134 0 126 (_entity (_in ))))
				(_port (_internal aluopr ~STD_LOGIC_VECTOR{6~downto~0}~136 0 127 (_entity (_in ))))
				(_port (_internal ax_s ~STD_LOGIC_VECTOR{15~downto~0}~138 0 128 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal cx_s ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 130 (_entity (_in ))))
				(_port (_internal dx_s ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 131 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal wralu ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal wrcc ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
				(_port (_internal wrtemp ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal alubus ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 137 (_entity (_out ))))
				(_port (_internal ccbus ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 138 (_entity (_out ))))
				(_port (_internal div_err ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(dataregfile
			(_object
				(_port (_internal dibus ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 144 (_entity (_in ))))
				(_port (_internal selalua ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 145 (_entity (_in ))))
				(_port (_internal selalub ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 146 (_entity (_in ))))
				(_port (_internal seldreg ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 147 (_entity (_in ))))
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal wrd ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_in ))))
				(_port (_internal alu_inbusa ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 150 (_entity (_out ))))
				(_port (_internal alu_inbusb ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 151 (_entity (_out ))))
				(_port (_internal bp_s ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 152 (_entity (_out ))))
				(_port (_internal bx_s ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 153 (_entity (_out ))))
				(_port (_internal di_s ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 154 (_entity (_out ))))
				(_port (_internal si_s ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 155 (_entity (_out ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 158 (_entity (_in ))))
				(_port (_internal mdbus_in ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 159 (_entity (_in ))))
				(_port (_internal sp_s ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 160 (_entity (_out ))))
				(_port (_internal ax_s ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 161 (_entity (_out ))))
				(_port (_internal cx_s ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 162 (_entity (_out ))))
				(_port (_internal dx_s ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 163 (_entity (_out ))))
			)
		)
		(ipregister
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ipbus ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 169 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal wrip ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_in ))))
				(_port (_internal ipreg ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 172 (_entity (_out ))))
			)
		)
		(segregfile
			(_object
				(_port (_internal selsreg ~STD_LOGIC_VECTOR{1~downto~0}~1354 0 177 (_entity (_in ))))
				(_port (_internal sibus ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 178 (_entity (_in ))))
				(_port (_internal wrs ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal sdbus ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 182 (_entity (_out ))))
				(_port (_internal dimux ~STD_LOGIC_VECTOR{2~downto~0}~1360 0 183 (_entity (_in ))))
				(_port (_internal es_s ~STD_LOGIC_VECTOR{15~downto~0}~1362 0 184 (_entity (_out ))))
				(_port (_internal cs_s ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 185 (_entity (_out ))))
				(_port (_internal ss_s ~STD_LOGIC_VECTOR{15~downto~0}~1366 0 186 (_entity (_out ))))
				(_port (_internal ds_s ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 187 (_entity (_out ))))
			)
		)
	)
	(_instantiation I6 0 410 (_component ALU )
		(_port
			((alu_inbusa)(alu_inbusa))
			((alu_inbusb)(alu_inbusb))
			((aluopr)(aluopr))
			((ax_s)(ax_s))
			((clk)(clk))
			((cx_s)(cx_s))
			((dx_s)(dx_s))
			((reset)(reset))
			((w)(w))
			((wralu)(wralu))
			((wrcc)(wrcc))
			((wrtemp)(wrtemp))
			((alubus)(alubus))
			((ccbus)(ccbus))
			((div_err)(div_err))
		)
		(_use (_implicit)
			(_port
				((alu_inbusa)(alu_inbusa))
				((alu_inbusb)(alu_inbusb))
				((aluopr)(aluopr))
				((ax_s)(ax_s))
				((clk)(clk))
				((cx_s)(cx_s))
				((dx_s)(dx_s))
				((reset)(reset))
				((w)(w))
				((wralu)(wralu))
				((wrcc)(wrcc))
				((wrtemp)(wrtemp))
				((alubus)(alubus))
				((ccbus)(ccbus))
				((div_err)(div_err))
			)
		)
	)
	(_instantiation I0 0 428 (_component dataregfile )
		(_port
			((dibus)(dibus))
			((selalua)(selalua))
			((selalub)(selalub))
			((seldreg)(seldreg))
			((w)(w))
			((wrd)(wrd))
			((alu_inbusa)(alu_inbusa))
			((alu_inbusb)(alu_inbusb))
			((bp_s)(bp_s))
			((bx_s)(bx_s))
			((di_s)(di_s))
			((si_s)(si_s))
			((reset)(reset))
			((clk)(clk))
			((data_in)(data_in))
			((mdbus_in)(mdbus_in))
			((sp_s)(sp_s))
			((ax_s)(ax_s))
			((cx_s)(cx_s))
			((dx_s)(dx_s))
		)
		(_use (_implicit)
			(_port
				((dibus)(dibus))
				((selalua)(selalua))
				((selalub)(selalub))
				((seldreg)(seldreg))
				((w)(w))
				((wrd)(wrd))
				((alu_inbusa)(alu_inbusa))
				((alu_inbusb)(alu_inbusb))
				((bp_s)(bp_s))
				((bx_s)(bx_s))
				((di_s)(di_s))
				((si_s)(si_s))
				((reset)(reset))
				((clk)(clk))
				((data_in)(data_in))
				((mdbus_in)(mdbus_in))
				((sp_s)(sp_s))
				((ax_s)(ax_s))
				((cx_s)(cx_s))
				((dx_s)(dx_s))
			)
		)
	)
	(_instantiation I9 0 451 (_component ipregister )
		(_port
			((clk)(clk))
			((ipbus)(ipbus))
			((reset)(reset))
			((wrip)(wrip))
			((ipreg)(ipreg))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((ipbus)(ipbus))
				((reset)(reset))
				((wrip)(wrip))
				((ipreg)(ipreg))
			)
		)
	)
	(_instantiation I15 0 459 (_component segregfile )
		(_port
			((selsreg)(selsreg))
			((sibus)(sibus))
			((wrs)(wrs))
			((reset)(reset))
			((clk)(clk))
			((sdbus)(sdbus))
			((dimux)(dimux))
			((es_s)(es_s))
			((cs_s)(cs_s))
			((ss_s)(ss_s))
			((ds_s)(ds_s))
		)
		(_use (_implicit)
			(_port
				((selsreg)(selsreg))
				((sibus)(sibus))
				((wrs)(wrs))
				((reset)(reset))
				((clk)(clk))
				((sdbus)(sdbus))
				((dimux)(dimux))
				((es_s)(es_s))
				((cs_s)(cs_s))
				((ss_s)(ss_s))
				((ds_s)(ds_s))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in )(_event))))
		(_port (_internal clrop ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 44 (_entity (_in ))))
		(_port (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal mdbus_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46 (_entity (_in ))))
		(_port (_internal path ~extpic17c42.cpu86pack.path_in_type 0 47 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal wrpath ~extpic17c42.cpu86pack.write_in_type 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dbusdp_out ~STD_LOGIC_VECTOR{15~downto~0}~122 0 50 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal eabus ~STD_LOGIC_VECTOR{15~downto~0}~124 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal segbus ~STD_LOGIC_VECTOR{15~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal status ~extpic17c42.cpu86pack.status_out_type 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal alu_inbusa ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal alu_inbusb ~STD_LOGIC_VECTOR{15~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal alubus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal aluopr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal ax_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal bp_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal bx_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal ccbus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal cs_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal cx_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal di_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal dibus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dimux ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal disp ~STD_LOGIC_VECTOR{15~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal dispmux ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal div_err ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal domux ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal ds_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal dx_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal ea ~STD_LOGIC_VECTOR{15~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal eamux ~STD_LOGIC_VECTOR{3~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal es_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal ipbus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal ipreg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal nbreq ~STD_LOGIC_VECTOR{2~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal opmux ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal rm ~STD_LOGIC_VECTOR{2~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal sdbus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal segop ~STD_LOGIC_VECTOR{2~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal selalua ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal selalub ~STD_LOGIC_VECTOR{3~downto~0}~13 0 92 (_architecture (_uni ))))
		(_signal (_internal seldreg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 93 (_architecture (_uni ))))
		(_signal (_internal selds ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal selsreg ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal si_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal sibus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal simux ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_signal (_internal sp_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal ss_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal wralu ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal wrcc ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wrd ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal wrip ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal wrop ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal wrs ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal wrtemp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal xmod ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109 (_architecture (_uni ))))
		(_signal (_internal eabus_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 112 (_architecture (_uni ))))
		(_signal (_internal domux_s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 115 (_architecture (_uni ))))
		(_signal (_internal opreg_s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 116 (_architecture (_uni ))))
		(_signal (_internal opflag_s ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal eam_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal segsel_s ~STD_LOGIC_VECTOR{5~downto~0}~13 0 119 (_architecture (_uni ))))
		(_signal (_internal int0cs_s ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~136 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 145 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 146 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 147 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 150 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 151 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 154 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 155 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 159 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 161 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 163 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1354 0 177 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1360 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1362 0 184 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((dimux)(path(0_d_6_4))))(_target(25))(_sensitivity(5(0_d_6_4)))(_read(5)))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_alias((w)(path(0_3))))(_simpleassign BUF)(_target(52))(_sensitivity(5(0_3)))(_read(5)))))
			(line__196(_architecture 2 0 196 (_assignment (_simple)(_alias((seldreg)(path(0_d_2_0))))(_target(44))(_sensitivity(5(0_d_2_0)))(_read(5)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_alias((selalua)(path(1_d_14_11))))(_target(42))(_sensitivity(5(1_d_14_11)))(_read(5)))))
			(line__199(_architecture 4 0 199 (_assignment (_simple)(_alias((selalub)(path(1_d_10_7))))(_target(43))(_sensitivity(5(1_d_10_7)))(_read(5)))))
			(line__200(_architecture 5 0 200 (_assignment (_simple)(_alias((aluopr)(path(1_d_6_0))))(_target(15))(_sensitivity(5(1_d_6_0)))(_read(5)))))
			(line__202(_architecture 6 0 202 (_assignment (_simple)(_alias((domux)(path(2))))(_target(29))(_sensitivity(5(2)))(_read(5)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_alias((simux)(path(3_d_3_2))))(_target(49))(_sensitivity(5(3_d_3_2)))(_read(5)))))
			(line__205(_architecture 8 0 205 (_assignment (_simple)(_alias((selsreg)(path(3_d_1_0))))(_target(46))(_sensitivity(5(3_d_1_0)))(_read(5)))))
			(line__207(_architecture 9 0 207 (_assignment (_simple)(_alias((dispmux)(path(4_d_9_7))))(_target(27))(_sensitivity(5(4_d_9_7)))(_read(5)))))
			(line__208(_architecture 10 0 208 (_assignment (_simple)(_alias((eamux)(path(4_d_6_3))))(_target(33))(_sensitivity(5(4_d_6_3)))(_read(5)))))
			(line__209(_architecture 11 0 209 (_assignment (_simple)(_alias((segop)(path(4_d_2_0))))(_target(41))(_sensitivity(5(4_d_2_0)))(_read(5)))))
			(line__211(_architecture 12 0 211 (_assignment (_simple)(_alias((wrd)(wrpath(0))))(_simpleassign BUF)(_target(55))(_sensitivity(7(0)))(_read(7)))))
			(line__212(_architecture 13 0 212 (_assignment (_simple)(_alias((wralu)(wrpath(1))))(_simpleassign BUF)(_target(53))(_sensitivity(7(1)))(_read(7)))))
			(line__213(_architecture 14 0 213 (_assignment (_simple)(_alias((wrcc)(wrpath(2))))(_simpleassign BUF)(_target(54))(_sensitivity(7(2)))(_read(7)))))
			(line__214(_architecture 15 0 214 (_assignment (_simple)(_alias((wrs)(wrpath(3))))(_simpleassign BUF)(_target(58))(_sensitivity(7(3)))(_read(7)))))
			(line__215(_architecture 16 0 215 (_assignment (_simple)(_alias((wrip)(wrpath(4))))(_simpleassign BUF)(_target(56))(_sensitivity(7(4)))(_read(7)))))
			(line__216(_architecture 17 0 216 (_assignment (_simple)(_alias((wrop)(wrpath(5))))(_simpleassign BUF)(_target(57))(_sensitivity(7(5)))(_read(7)))))
			(line__217(_architecture 18 0 217 (_assignment (_simple)(_alias((wrtemp)(wrpath(6))))(_simpleassign BUF)(_target(59))(_sensitivity(7(6)))(_read(7)))))
			(line__219(_architecture 19 0 219 (_assignment (_simple)(_alias((status(0))(ax_s)))(_target(11(0)))(_sensitivity(16)))))
			(line__220(_architecture 20 0 220 (_assignment (_simple)(_target(11(1)))(_sensitivity(21)))))
			(line__221(_architecture 21 0 221 (_assignment (_simple)(_target(11(2)))(_sensitivity(21)))))
			(line__222(_architecture 22 0 222 (_assignment (_simple)(_alias((status(3))(cx_s(d_7_0))))(_target(11(3)))(_sensitivity(21(d_7_0))))))
			(line__223(_architecture 23 0 223 (_assignment (_simple)(_alias((status(4))(ccbus)))(_target(11(4)))(_sensitivity(19)))))
			(line__224(_architecture 24 0 224 (_assignment (_simple)(_alias((status(5))(div_err)))(_target(11(5)))(_sensitivity(28)))))
			(line__226(_architecture 25 0 226 (_assignment (_simple)(_alias((disp)(instr(5))))(_target(26))(_sensitivity(2(5)))(_read(2)))))
			(line__227(_architecture 26 0 227 (_assignment (_simple)(_alias((data_in)(instr(4))))(_target(22))(_sensitivity(2(4)))(_read(2)))))
			(line__228(_architecture 27 0 228 (_assignment (_simple)(_alias((nbreq)(instr(6))))(_target(37))(_sensitivity(2(6)))(_read(2)))))
			(line__229(_architecture 28 0 229 (_assignment (_simple)(_alias((rm)(instr(3))))(_target(39))(_sensitivity(2(3)))(_read(2)))))
			(line__230(_architecture 29 0 230 (_assignment (_simple)(_alias((xmod)(instr(1))))(_target(60))(_sensitivity(2(1)))(_read(2)))))
			(line__235(_architecture 30 0 235 (_process (_simple)(_target(45)(65))(_sensitivity(16)(17)(18)(21)(23)(26)(31)(39)(47)(50)(60)))))
			(line__280(_architecture 31 0 280 (_assignment (_simple)(_alias((ea)(eam_s)))(_target(32))(_sensitivity(65)))))
			(line__282(_architecture 32 0 282 (_process (_simple)(_target(48))(_sensitivity(4)(14)(22)(49)(61)))))
			(line__292(_architecture 33 0 292 (_process (_simple)(_target(35))(_sensitivity(4)(26)(27)(36)(37)(61)))))
			(line__304(_architecture 34 0 304 (_assignment (_simple)(_alias((domux_s)(eabus_internal(0))(domux)))(_target(62))(_sensitivity(29)(61(0))))))
			(line__306(_architecture 35 0 306 (_process (_simple)(_target(8))(_sensitivity(14)(19)(24)(35)(62)))))
			(line__321(_architecture 36 0 321 (_process (_target(63)(64))(_sensitivity(0)(6)(1)(41(d_1_0))(57))(_dssslsensitivity 2))))
			(line__337(_architecture 37 0 337 (_process (_simple)(_target(38))(_sensitivity(33)(41)(45)(63)(64)))))
			(line__350(_architecture 38 0 350 (_process (_simple)(_target(24))(_sensitivity(4)(14)(22)(25)(40)(61)))))
			(line__361(_architecture 39 0 361 (_assignment (_simple)(_target(67))(_sensitivity(33(d_3_1))))))
			(line__362(_architecture 40 0 362 (_assignment (_simple)(_alias((segsel_s)(iomem)(int0cs_s)(eamux(d_2_1))(opmux)))(_target(66))(_sensitivity(3)(33(d_2_1))(38)(67)))))
			(line__364(_architecture 41 0 364 (_process (_simple)(_target(10))(_sensitivity(20)(30)(34)(51)(66)))))
			(line__390(_architecture 42 0 390 (_process (_simple)(_target(61))(_sensitivity(16)(18)(23)(31)(32)(33)(36)(47)(50)))))
			(line__474(_architecture 43 0 474 (_assignment (_simple)(_alias((eabus)(eabus_internal)))(_target(9))(_sensitivity(61)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1514 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1514)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1516 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1516)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1518 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1518)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1520 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1520)))
		(_type (_external ~extpic17c42.cpu86pack.instruction_type (. cpu86pack instruction_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{14~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{14~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1528 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1528)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{9~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{9~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.path_in_type (. cpu86pack path_in_type)))
		(_type (_external ~extpic17c42.cpu86pack.write_in_type (. cpu86pack write_in_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1522 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1522)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~1524 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~1524)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1526 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1526)))
		(_type (_external ~extpic17c42.cpu86pack.status_out_type (. cpu86pack status_out_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{31~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_variable (_external pic17c42.cpu86pack.ZEROVECTOR_C (. cpu86pack ZEROVECTOR_C)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{31~downto~0}~1512 (. cpu86pack ~STD_LOGIC_VECTOR{31~downto~0}~1512)))
		(_variable (_external pic17c42.cpu86pack.DONTCARE (. cpu86pack DONTCARE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 )
		(771 )
		(514 )
		(770 )
		(515 )
		(33686018 33686018 33686018 2 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
	)
	(_model . struct 44 -1
	)
)
V 000044 55 8559          1557997303326 rtl
(_unit VHDL (dataregfile 0 39 (rtl 0 64 ))
	(_version v98)
	(_time 1557997303327 2019.05.16 12:01:43)
	(_source (\./src/dataregfile_rtl.vhd\))
	(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 898ade8781dfd99fd9889bd3dd8f8e8f8f8f808fda)
	(_entity
		(_time 1557997303311)
		(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dibus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal selalua ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal selalub ~STD_LOGIC_VECTOR{3~downto~0}~122 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal seldreg ~STD_LOGIC_VECTOR{2~downto~0}~12 0 44 (_entity (_in ))))
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wrd ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal alu_inbusa ~STD_LOGIC_VECTOR{15~downto~0}~124 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal alu_inbusb ~STD_LOGIC_VECTOR{15~downto~0}~126 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal bp_s ~STD_LOGIC_VECTOR{15~downto~0}~128 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal bx_s ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 50 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal di_s ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal si_s ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 52 (_entity (_out ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 55 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1218 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal mdbus_in ~STD_LOGIC_VECTOR{15~downto~0}~1218 0 56 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1220 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal sp_s ~STD_LOGIC_VECTOR{15~downto~0}~1220 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1222 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ax_s ~STD_LOGIC_VECTOR{15~downto~0}~1222 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1224 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal cx_s ~STD_LOGIC_VECTOR{15~downto~0}~1224 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1226 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dx_s ~STD_LOGIC_VECTOR{15~downto~0}~1226 0 60 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal axreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal cxreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal dxreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal bxreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal spreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal bpreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal sireg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal direg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal seldreg_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal selalua_s ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal selalub_s ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal alu_inbusb_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 79 (_architecture (_uni ))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_alias((seldreg_s)(w)(seldreg)))(_target(28))(_sensitivity(3)(4)))))
			(line__88(_architecture 1 0 88 (_process (_target(20(d_15_8))(20(d_7_0))(20)(21(d_15_8))(21(d_7_0))(21)(22(d_15_8))(22(d_7_0))(22)(23(d_15_8))(23(d_7_0))(23)(24)(25)(26)(27))(_sensitivity(12)(13)(0)(5)(28))(_dssslsensitivity 2))))
			(line__127(_architecture 2 0 127 (_assignment (_simple)(_alias((selalua_s)(w)(selalua)))(_target(29))(_sensitivity(1)(4)))))
			(line__129(_architecture 3 0 129 (_process (_simple)(_target(6))(_sensitivity(15)(20)(21)(22)(23)(24)(25)(26)(27)(29)))))
			(line__155(_architecture 4 0 155 (_assignment (_simple)(_alias((selalub_s)(w)(selalub)))(_target(30))(_sensitivity(2)(4)))))
			(line__157(_architecture 5 0 157 (_process (_simple)(_target(31))(_sensitivity(14)(15)(20)(21)(22)(23)(24)(25)(26)(27)(30)))))
			(line__185(_architecture 6 0 185 (_assignment (_simple)(_alias((alu_inbusb)(alu_inbusb_s)))(_target(7))(_sensitivity(31)))))
			(line__187(_architecture 7 0 187 (_assignment (_simple)(_alias((bx_s)(bxreg_s)))(_target(9))(_sensitivity(23)))))
			(line__188(_architecture 8 0 188 (_assignment (_simple)(_alias((bp_s)(bpreg_s)))(_target(8))(_sensitivity(25)))))
			(line__189(_architecture 9 0 189 (_assignment (_simple)(_alias((si_s)(sireg_s)))(_target(11))(_sensitivity(26)))))
			(line__190(_architecture 10 0 190 (_assignment (_simple)(_alias((di_s)(direg_s)))(_target(10))(_sensitivity(27)))))
			(line__192(_architecture 11 0 192 (_assignment (_simple)(_alias((sp_s)(spreg_s)))(_target(16))(_sensitivity(24)))))
			(line__194(_architecture 12 0 194 (_assignment (_simple)(_alias((ax_s)(axreg_s)))(_target(17))(_sensitivity(20)))))
			(line__195(_architecture 13 0 195 (_assignment (_simple)(_alias((cx_s)(cxreg_s)))(_target(18))(_sensitivity(21)))))
			(line__196(_architecture 14 0 196 (_assignment (_simple)(_alias((dx_s)(dxreg_s)))(_target(19))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
	)
	(_model . rtl 15 -1
	)
)
V 000048 55 8681          1557997303402 rtl_ser
(_unit VHDL (divider 0 38 (rtl_ser 0 59 ))
	(_version v98)
	(_time 1557997303403 2019.05.16 12:01:43)
	(_source (\./src/divider_rtl_ser.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code d7d48085d98185c18dd5c38d83d0d5d1d3d1ded0d1)
	(_entity
		(_time 1557997303389)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_generic (_internal WIDTH_DIVID ~extSTD.STANDARD.INTEGER 0 40 \32\ (_entity ((i 32)))))
		(_generic (_internal WIDTH_DIVIS ~extSTD.STANDARD.INTEGER 0 41 \16\ (_entity ((i 16)))))
		(_generic (_internal WIDTH_SHORT ~extSTD.STANDARD.INTEGER 0 42 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH_DIVID-1~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 25 )(i 0))))))
		(_port (_internal dividend ~STD_LOGIC_VECTOR{WIDTH_DIVID-1~downto~0}~12 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 26 )(i 0))))))
		(_port (_internal divisor ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~12 0 48 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~122 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 27 )(i 0))))))
		(_port (_internal quotient ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~122 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~124 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 28 )(i 0))))))
		(_port (_internal remainder ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~124 0 50 (_entity (_out ))))
		(_port (_internal twocomp ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
		(_port (_internal overflow ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH_DIVID~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 29 )(i 0))))))
		(_signal (_internal dividend_s ~STD_LOGIC_VECTOR{WIDTH_DIVID~downto~0}~13 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH_DIVIS~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 30 )(i 0))))))
		(_signal (_internal divisor_s ~STD_LOGIC_VECTOR{WIDTH_DIVIS~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 31 )(i 0))))))
		(_signal (_internal divis_rect_s ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal signquot_s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal signremain_s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal accumulator_s ~STD_LOGIC_VECTOR{WIDTH_DIVID~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal aluout_s ~STD_LOGIC_VECTOR{WIDTH_DIVIS~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal newaccu_s ~STD_LOGIC_VECTOR{WIDTH_DIVID~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal quot_s ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal remain_s ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~13 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_constant (_internal null_s ~STD_LOGIC_VECTOR{31~downto~0}~13 0 76 (_architecture (_string \"00000000000000000000000000000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal count_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal overflow_s ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal sremainder_s ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal squotient_s ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal signfailure_s ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal zeroq_s ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal zeror_s ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal zerod_s ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal pos_s ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal neg_s ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal states 0 92 (_enum1 s0 s1 s2 (_to (i 0)(i 2)))))
		(_signal (_internal state states 0 93 (_architecture (_uni ))))
		(_signal (_internal nextstate states 0 93 (_architecture (_uni ))))
		(_process
			(line__125(_architecture 0 0 125 (_assignment (_simple)(_target(14))(_sensitivity(2(_index 32))(3(_index 33))(6))(_read(2(_index 34))(3(_index 35))))))
			(line__128(_architecture 1 0 128 (_assignment (_simple)(_target(15))(_sensitivity(2(_index 36))(6))(_read(2(_index 37))))))
			(line__130(_architecture 2 0 130 (_assignment (_simple)(_target(11))(_sensitivity(2)(6)))))
			(line__132(_architecture 3 0 132 (_assignment (_simple)(_target(12))(_sensitivity(3)(6)))))
			(line__135(_architecture 4 0 135 (_assignment (_simple)(_target(17))(_sensitivity(12)(16(_range 38)))(_read(16(_range 39))))))
			(line__138(_architecture 5 0 138 (_assignment (_simple)(_target(18))(_sensitivity(16(_range 40))(17))(_read(16(_range 41))))))
			(line__140(_architecture 6 0 140 (_process (_target(16))(_sensitivity(0)(1)(11(_range 42))(16(_range 43))(18(_range 44))(29)(30)(9))(_dssslsensitivity 2)(_read(11(_range 45))(16(_range 46))(18(_range 47))))))
			(line__156(_architecture 7 0 156 (_process (_target(21)(31))(_sensitivity(0)(1)(21)(31)(32))(_dssslsensitivity 2))))
			(line__171(_architecture 8 0 171 (_process (_simple)(_target(29)(30)(32))(_sensitivity(17)(21)(31)(9)))))
			(line__200(_architecture 9 0 200 (_assignment (_simple)(_target(20))(_sensitivity(16(_range 48)))(_read(16(_range 49))))))
			(line__203(_architecture 10 0 203 (_assignment (_simple)(_target(13))(_sensitivity(3)(6)))))
			(line__204(_architecture 11 0 204 (_assignment (_simple)(_target(22))(_sensitivity(13)(20)(28)))))
			(line__207(_architecture 12 0 207 (_assignment (_simple)(_target(19))(_sensitivity(16(_range 50)))(_read(16(_range 51))))))
			(line__210(_architecture 13 0 210 (_assignment (_simple)(_target(23))(_sensitivity(15)(20)))))
			(line__211(_architecture 14 0 211 (_assignment (_simple)(_target(5))(_sensitivity(23)))))
			(line__214(_architecture 15 0 214 (_assignment (_simple)(_target(24))(_sensitivity(14)(19)))))
			(line__215(_architecture 16 0 215 (_assignment (_simple)(_target(4))(_sensitivity(24)))))
			(line__218(_architecture 17 0 218 (_assignment (_simple)(_target(27))(_sensitivity(23)(6)))))
			(line__219(_architecture 18 0 219 (_assignment (_simple)(_target(26))(_sensitivity(24)(6)))))
			(line__220(_architecture 19 0 220 (_assignment (_simple)(_target(28))(_sensitivity(3)))))
			(line__223(_architecture 20 0 223 (_assignment (_simple)(_target(25))(_sensitivity(14)(15)(23(_index 52))(24(_index 53))(26)(27))(_read(23(_index 54))(24(_index 55))))))
			(line__226(_architecture 21 0 226 (_assignment (_simple)(_target(10))(_sensitivity(31)))))
			(line__227(_architecture 22 0 227 (_assignment (_simple)(_target(8))(_sensitivity(22)(25)))))
		)
		(_subprogram
			(_internal rectifyd 23 0 95 (_architecture (_function )))
			(_internal rectifys 24 0 108 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . rtl_ser 56 -1
	)
)
V 000044 55 29407         1557997303540 rtl
(_unit VHDL (d_table 0 35 (rtl 0 41 ))
	(_version v98)
	(_time 1557997303541 2019.05.16 12:01:43)
	(_source (\./src/d_table.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 545704540602044255500704170e005250510253505255)
	(_entity
		(_time 1557997303519)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33751811 50528771 33686018 33686018 )
		(33751811 50463235 33686018 33686018 )
		(50529027 50529027 33751811 33686018 )
		(50529027 50529027 33751554 33751810 )
		(50529027 50529027 33751554 33686018 )
		(50529027 50529027 33751810 33686018 )
		(50529027 50529027 33751555 33686018 )
		(33751811 33751555 33686018 33686018 )
		(50529027 50529027 33751554 33751811 )
		(50529027 50529027 33751554 33686019 )
		(50529027 50529027 33751810 33686019 )
		(50529027 50529027 33751555 33686019 )
		(33751811 33686019 33686018 33686018 )
		(50529027 50529027 50463491 33686018 )
		(50529027 50529027 50463234 33751810 )
		(50529027 50529027 50463234 33686018 )
		(50529027 50529027 50463490 33686018 )
		(50529027 50529027 50463235 33686018 )
		(50463235 33751555 33686018 33686018 )
		(50529027 50529027 50463234 33751811 )
		(50529027 50529027 50463234 33686019 )
		(50529027 50529027 50463490 33686019 )
		(50529027 50529027 50463235 33686019 )
		(33686275 50528770 33686018 33686018 )
		(33686275 33751554 33686018 33686018 )
		(33686275 50528771 33686018 33686018 )
		(33686275 33751555 33686018 33686018 )
		(50529026 33686274 33686018 33686018 )
		(50529026 33686275 33686018 33686018 )
		(50529026 33751811 33686018 33686018 )
		(50529026 33751554 33686018 33686018 )
		(50529026 33751810 33686018 33686018 )
		(50529026 33751555 33686018 33686018 )
		(50529026 33686018 33686018 33686018 )
		(50529026 33686019 33686018 33686018 )
		(50529026 50463490 33686018 33686018 )
		(50529026 50463491 33686018 33686018 )
		(50529026 50529027 33686018 33686018 )
		(50529026 50528770 33686018 33686018 )
		(50529026 50529026 33686018 33686018 )
		(50529026 50528771 33686018 33686018 )
		(50529026 50463234 33686018 33686018 )
		(50529026 50463235 33686018 33686018 )
		(33751811 50528770 33686018 33686018 )
		(33751811 33751554 33686018 33686018 )
		(33751811 50463234 33686018 33686018 )
		(33751811 33686018 33686018 33686018 )
		(33686275 50463491 33686018 33686018 )
		(33686275 33686275 33686018 33686018 )
		(33686275 33751811 33686018 33686018 )
		(33686275 50529027 33686018 33686018 )
		(50529027 33686019 33686018 33686018 )
		(50529027 50463490 33686018 33686018 )
		(50529027 50463235 33686018 33686018 )
		(50529027 33686275 33686018 33686018 )
		(50529027 50463491 33686018 33686018 )
		(50529027 33751555 33686018 33686018 )
		(50529027 50528771 33686018 33686018 )
		(50529027 33686274 33686018 33686018 )
		(50463235 50528771 33686018 33686018 )
		(50529027 33686018 33686018 33686018 )
		(50463235 33686018 33686018 33686018 )
		(33751554 33751810 33686018 33686018 )
		(33751554 33751811 33686018 33686018 )
		(50528770 33751810 33686018 33686018 )
		(50528770 33751811 33686018 33686018 )
		(33686019 33686019 33686275 33686018 )
		(33686019 33686019 33686018 33686018 )
		(33686019 33686019 33686274 33686018 )
		(33686019 33686019 33686019 33686018 )
		(33686019 33686019 33686018 33751810 )
		(33686019 50463235 33686275 33686018 )
		(33686019 50463235 33686018 33686018 )
		(33686019 50463235 33686274 33686018 )
		(33686019 50463235 33686019 33686018 )
		(33686019 50463235 33686018 33751810 )
		(33686019 33751555 33686275 33686018 )
		(33686019 33751555 33686018 33686018 )
		(33686019 33751555 33686274 33686018 )
		(33686019 33751555 33686019 33686018 )
		(33686019 33751555 33686018 33751810 )
		(33686019 50528771 33686275 33686018 )
		(33686019 50528771 33686018 33686018 )
		(33686019 50528771 33686274 33686018 )
		(33686019 50528771 33686019 33686018 )
		(33686019 50528771 33686018 33751810 )
		(33686275 33751810 33686018 33686018 )
		(33686275 33751810 33686274 33686018 )
		(33686275 33751810 33686019 33686018 )
		(33686275 33751810 33686018 33751810 )
		(33686275 50529026 33686018 33686018 )
		(33686275 50529026 33686274 33686018 )
		(33686275 50529026 33686019 33686018 )
		(33686275 50529026 33686018 33751810 )
		(50528771 33686018 33686018 33686018 )
		(50528771 50463234 33686018 33686018 )
		(50528771 33751554 33686018 33686018 )
		(50528771 50528770 33686018 33686018 )
		(50528771 33686274 33686018 33686018 )
		(50528771 50463490 33686018 33686018 )
		(50528771 33751810 33686018 33686018 )
		(50528771 50529026 33686018 33686018 )
		(50528771 33686019 33686018 33686018 )
		(50528771 50463235 33686018 33686018 )
		(50528771 33751555 33686018 33686018 )
		(50528771 50528771 33686018 33686018 )
		(50528771 33686275 33686018 33686018 )
		(50528771 50463491 33686018 33686018 )
		(50528771 33751811 33686018 33686018 )
		(50528771 50529027 33686018 33686018 )
		(33751555 33686018 33686018 33686018 )
		(33751555 50463234 33686018 33686018 )
		(33751555 33751554 33686018 33686018 )
		(33751555 50528770 33686018 33686018 )
		(33686019 33751811 33686275 33686018 )
		(33686019 33751811 33686018 33686018 )
		(33686019 33751811 33686274 33686018 )
		(33686019 33751811 33686019 33686018 )
		(33686019 33751811 33686018 33751810 )
		(33686019 33686275 33686275 33686018 )
		(33686019 33686275 33686018 33686018 )
		(33686019 33686275 33686274 33686018 )
		(33686019 33686275 33686019 33686018 )
		(33686019 33686275 33686018 33751810 )
		(50529027 50529027 50528770 33686018 )
		(50529027 50529027 50529026 33686018 )
		(50529027 50529027 50528771 33686018 )
		(50529027 50529027 50528770 33751810 )
		(50463490 33686018 33686018 33686018 )
		(50463490 50463234 33686018 33686018 )
		(50463490 33751554 33686018 33686018 )
		(50463490 50528770 33686018 33686018 )
		(50463490 33686274 33686018 33686018 )
		(50463490 50463490 33686018 33686018 )
		(50463490 33751810 33686018 33686018 )
		(50463490 50529026 33686018 33686018 )
		(33686018 33751810 33686018 33686018 )
		(33686018 33751811 33686018 33686018 )
		(50463234 33751810 33686018 33686018 )
		(50463234 33751811 33686018 33686018 )
		(33686019 50529027 33686018 33686018 )
		(33686019 50529027 33686274 33686018 )
		(33686019 50529027 33686019 33686018 )
		(33686019 50529027 33686018 33751810 )
		(33686019 50529027 33686275 33686018 )
		(50463490 33686019 33686018 33686018 )
		(50463490 50463235 33686018 33686018 )
		(50463490 33751555 33686018 33686018 )
		(50463490 50528771 33686018 33686018 )
		(50463490 33686275 33686018 33686018 )
		(50463490 50463491 33686018 33686018 )
		(50463490 33751811 33686018 33686018 )
		(50463490 50529027 33686018 33686018 )
		(33686018 50529026 33686018 33686018 )
		(50463234 50529026 33686018 33686018 )
		(50463234 50529027 33686018 33686018 )
		(33686019 33751810 33686275 33686018 )
		(33686019 33751810 33686018 33686018 )
		(33686019 33751810 33686274 33686018 )
		(33686019 33751810 33686019 33686018 )
		(33686019 33751810 33686018 33751810 )
		(33686019 50529026 33686275 33686018 )
		(33686019 50529026 33686018 33686018 )
		(33686019 50529026 33686274 33686018 )
		(33686019 50529026 33686019 33686018 )
		(33686019 50529026 33686018 33751810 )
		(50463235 50463234 33686018 33686018 )
		(50463235 33751554 33686018 33686018 )
		(50463235 50528770 33686018 33686018 )
		(50463235 33686274 33686018 33686018 )
		(50463235 50463490 33686018 33686018 )
		(50463235 33751810 33686018 33686018 )
		(50463235 50529026 33686018 33686018 )
		(33751811 33686274 33686018 33686018 )
		(33751811 50463490 33686018 33686018 )
		(33751811 33686275 33686018 33686018 )
		(33751811 50463491 33686018 33686018 )
		(33751811 33751810 33686018 33686018 )
		(33751811 50529026 33686018 33686018 )
		(33751811 50529027 33686018 33686018 )
		(33751811 33751811 33686018 33686018 )
		(50463491 50529026 33686018 33686018 )
		(50463235 50529027 33686018 33686018 )
		(50463235 33751811 33686018 33686018 )
		(50463235 33686275 33686018 33686018 )
		(50463235 50463491 33686018 33686018 )
		(33686019 50463491 33686018 33751810 )
		(33686019 50463491 33686275 33686018 )
		(33686019 50463491 33686018 33686018 )
		(33686019 50463491 33686274 33686018 )
		(33686019 50463491 33686019 33686018 )
		(33686275 50463490 33686018 33751810 )
		(33686275 50463490 33686018 33686018 )
		(33686275 50463490 33686274 33686018 )
		(33686275 50463490 33686019 33686018 )
		(33686275 33686274 33686018 33751810 )
		(33686275 33686274 33686018 33686018 )
		(33686275 33686274 33686274 33686018 )
		(33686275 33686274 33686019 33686018 )
		(33686018 33686018 33686275 33686018 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686274 33686018 )
		(33686018 33686018 33686019 33686018 )
		(33686018 50463234 33686275 33686018 )
		(33686018 50463234 33686018 33751810 )
		(33686018 50463234 33686018 33686018 )
		(33686018 50463234 33686274 33686018 )
		(33686018 50463234 33686019 33686018 )
		(33686018 33751554 33686275 33686018 )
		(33686018 33751554 33686018 33751810 )
		(33686018 33751554 33686018 33686018 )
		(33686018 33751554 33686274 33686018 )
		(33686018 33751554 33686019 33686018 )
		(33686018 50528770 33686275 33686018 )
		(33686018 50528770 33686018 33751810 )
		(33686018 50528770 33686018 33686018 )
		(33686018 50528770 33686274 33686018 )
		(33686018 50528770 33686019 33686018 )
		(33686019 33686018 33686275 33686018 )
		(33686019 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686019 33686018 33686274 33686018 )
		(33686019 33686018 33686019 33686018 )
		(33686019 50463234 33686275 33686018 )
		(33686019 50463234 33686018 33751810 )
		(33686019 50463234 33686018 33686018 )
		(33686019 50463234 33686274 33686018 )
		(33686019 50463234 33686019 33686018 )
		(33686019 50528770 33686275 33686018 )
		(33686019 50528770 33686018 33751810 )
		(33686019 50528770 33686018 33686018 )
		(33686019 50528770 33686274 33686018 )
		(33686019 50528770 33686019 33686018 )
		(33686018 33686274 33686018 33686018 )
		(33686018 50463490 33686018 33686018 )
		(50463234 33686018 33686275 33686018 )
		(50463234 33686018 33686018 33751810 )
		(50463234 33686018 33686018 33686018 )
		(50463234 33686018 33686274 33686018 )
		(50463234 33686018 33686019 33686018 )
		(50463234 50463234 33686275 33686018 )
		(50463234 50463234 33686018 33751810 )
		(50463234 50463234 33686018 33686018 )
		(50463234 50463234 33686274 33686018 )
		(50463234 50463234 33686019 33686018 )
		(50463234 33751554 33686275 33686018 )
		(50463234 33751554 33686018 33751810 )
		(50463234 33751554 33686018 33686018 )
		(50463234 33751554 33686274 33686018 )
		(50463234 33751554 33686019 33686018 )
		(50463234 50528770 33686275 33686018 )
		(50463234 50528770 33686018 33751810 )
		(50463234 50528770 33686018 33686018 )
		(50463234 50528770 33686274 33686018 )
		(50463234 50528770 33686019 33686018 )
		(33686019 33686018 50463491 33686018 )
		(33686019 33686018 50463234 33751810 )
		(33686019 33686018 50463234 33686018 )
		(33686019 33686018 50463490 33686018 )
		(33686019 33686018 50463235 33686018 )
		(33686019 50463234 50463491 33686018 )
		(33686019 50463234 50463234 33751810 )
		(33686019 50463234 50463234 33686018 )
		(33686019 50463234 50463490 33686018 )
		(33686019 50463234 50463235 33686018 )
		(33686019 50528770 50463491 33686018 )
		(33686019 50528770 50463234 33751810 )
		(33686019 50528770 50463234 33686018 )
		(33686019 50528770 50463490 33686018 )
		(33686019 50528770 50463235 33686018 )
		(50463234 33686274 33686018 33686018 )
		(50463234 50463490 33686018 33686018 )
		(33751554 33686019 33686275 33686018 )
		(33751554 33686019 33686018 33751810 )
		(33751554 33686019 33686018 33686018 )
		(33751554 33686019 33686274 33686018 )
		(33751554 33686019 33686019 33686018 )
		(33751554 50463235 33686275 33686018 )
		(33751554 50463235 33686018 33751810 )
		(33751554 50463235 33686018 33686018 )
		(33751554 50463235 33686274 33686018 )
		(33751554 50463235 33686019 33686018 )
		(33751554 33751555 33686275 33686018 )
		(33751554 33751555 33686018 33751810 )
		(33751554 33751555 33686018 33686018 )
		(33751554 33751555 33686274 33686018 )
		(33751554 33751555 33686019 33686018 )
		(33751554 50528771 33686275 33686018 )
		(33751554 50528771 33686018 33751810 )
		(33751554 50528771 33686018 33686018 )
		(33751554 50528771 33686274 33686018 )
		(33751554 50528771 33686019 33686018 )
		(33686019 33686018 33751811 33686019 )
		(33686019 33686018 33751554 33751811 )
		(33686019 33686018 33751554 33686019 )
		(33686019 33686018 33751810 33686019 )
		(33686019 33686018 33751555 33686019 )
		(33686019 50463234 33751811 33686019 )
		(33686019 50463234 33751554 33751811 )
		(33686019 50463234 33751554 33686019 )
		(33686019 50463234 33751810 33686019 )
		(33686019 50463234 33751555 33686019 )
		(33686019 50528770 33751811 33686019 )
		(33686019 50528770 33751554 33751811 )
		(33686019 50528770 33751554 33686019 )
		(33686019 50528770 33751810 33686019 )
		(33686019 50528770 33751555 33686019 )
		(33751554 33686275 33686018 33686018 )
		(33751554 50463491 33686018 33686018 )
		(50463234 33686019 33686275 33686018 )
		(50463234 33686019 33686018 33751810 )
		(50463234 33686019 33686018 33686018 )
		(50463234 33686019 33686274 33686018 )
		(50463234 33686019 33686019 33686018 )
		(50463234 50463235 33686275 33686018 )
		(50463234 50463235 33686018 33751810 )
		(50463234 50463235 33686018 33686018 )
		(50463234 50463235 33686274 33686018 )
		(50463234 50463235 33686019 33686018 )
		(50463234 33751555 33686275 33686018 )
		(50463234 33751555 33686018 33751810 )
		(50463234 33751555 33686018 33686018 )
		(50463234 33751555 33686274 33686018 )
		(50463234 33751555 33686019 33686018 )
		(50463234 50528771 33686275 33686018 )
		(50463234 50528771 33686018 33751810 )
		(50463234 50528771 33686018 33686018 )
		(50463234 50528771 33686274 33686018 )
		(50463234 50528771 33686019 33686018 )
		(33686019 33686018 50463491 33686019 )
		(33686019 33686018 50463234 33751811 )
		(33686019 33686018 50463234 33686019 )
		(33686019 33686018 50463490 33686019 )
		(33686019 33686018 50463235 33686019 )
		(33686019 50463234 50463491 33686019 )
		(33686019 50463234 50463234 33751811 )
		(33686019 50463234 50463234 33686019 )
		(33686019 50463234 50463490 33686019 )
		(33686019 50463234 50463235 33686019 )
		(33686019 50528770 50463491 33686019 )
		(33686019 50528770 50463234 33751811 )
		(33686019 50528770 50463234 33686019 )
		(33686019 50528770 50463490 33686019 )
		(33686019 50528770 50463235 33686019 )
		(50463234 33686275 33686018 33686018 )
		(50463234 50463491 33686018 33686018 )
		(50529027 33751811 33686275 33686018 )
		(50529027 33751811 33686018 33751810 )
		(50529027 33751811 33686018 33686018 )
		(50529027 33751811 33686274 33686018 )
		(50529027 33751811 33686019 33686018 )
		(50529027 50529027 33686018 33751810 )
		(50529027 50529027 33686018 33686018 )
		(50529027 50529027 33686274 33686018 )
		(50529027 50529027 33686019 33686018 )
		(33686274 33686018 33686018 33686018 )
		(33686274 50463234 33686018 33686018 )
		(33686274 33751554 33686018 33686018 )
		(33686274 50528770 33686018 33686018 )
		(33686274 33686274 33686018 33686018 )
		(33686274 50463490 33686018 33686018 )
		(33686274 33751810 33686018 33686018 )
		(33686274 50529026 33686018 33686018 )
		(50529027 33751811 33686275 33686019 )
		(50529027 33751811 33686018 33751811 )
		(50529027 33751811 33686018 33686019 )
		(50529027 33751811 33686274 33686019 )
		(50529027 33751811 33686019 33686019 )
		(50529027 50529027 33686018 33751811 )
		(50529027 50529027 33686018 33686019 )
		(50529027 50529027 33686274 33686019 )
		(50529027 50529027 33686019 33686019 )
		(33686274 33686019 33686018 33686018 )
		(33686274 50463235 33686018 33686018 )
		(33686274 33751555 33686018 33686018 )
		(33686274 50528771 33686018 33686018 )
		(33686274 33686275 33686018 33686018 )
		(33686274 50463491 33686018 33686018 )
		(33686274 33751811 33686018 33686018 )
		(33686274 50529027 33686018 33686018 )
		(50528770 33751555 33686275 33686018 )
		(50528770 33751555 33686018 33751810 )
		(50528770 33751555 33686018 33686018 )
		(50528770 33751555 33686274 33686018 )
		(50528770 33751555 33686019 33686018 )
		(50528770 50528771 33686275 33686018 )
		(50528770 50528771 33686018 33751810 )
		(50528770 50528771 33686018 33686018 )
		(50528770 50528771 33686274 33686018 )
		(50528770 50528771 33686019 33686018 )
		(50528770 33686019 33686018 33751810 )
		(50528770 33686019 33686018 33686018 )
		(50528770 33686019 33686274 33686018 )
		(50528770 33686019 33686019 33686018 )
		(50528770 33686019 33686275 33686018 )
		(50528770 50463235 33686018 33751810 )
		(50528770 50463235 33686018 33686018 )
		(50528770 50463235 33686274 33686018 )
		(50528770 50463235 33686019 33686018 )
		(50528770 50463235 33686275 33686018 )
		(33686019 33686018 50529027 33686019 )
		(33686019 33686018 50528770 33751811 )
		(33686019 33686018 50528770 33686019 )
		(33686019 33686018 50529026 33686019 )
		(33686019 33686018 50528771 33686019 )
		(33686019 50463234 50529027 33686019 )
		(33686019 50463234 50528770 33751811 )
		(33686019 50463234 50528770 33686019 )
		(33686019 50463234 50529026 33686019 )
		(33686019 50463234 50528771 33686019 )
		(33686019 50528770 50529027 33686019 )
		(33686019 50528770 50528770 33751811 )
		(33686019 50528770 50528770 33686019 )
		(33686019 50528770 50529026 33686019 )
		(33686019 50528770 50528771 33686019 )
		(50528770 33686275 33686018 33686018 )
		(50528770 50463491 33686018 33686018 )
		(50529027 33751810 50463491 33686019 )
		(50529027 33751810 50463234 33751811 )
		(50529027 33751810 50463234 33686019 )
		(50529027 33751810 50463490 33686019 )
		(50529027 33751810 50463235 33686019 )
		(50529027 50529026 50463491 33686019 )
		(50529027 50529026 50463234 33751811 )
		(50529027 50529026 50463234 33686019 )
		(50529027 50529026 50463490 33686019 )
		(50529027 50529026 50463235 33686019 )
		(50528770 50529026 33686018 33686018 )
		(33751554 50529026 33686018 33686018 )
		(50528770 50529027 33686018 33686018 )
		(33751554 50529027 33686018 33686018 )
		(50529027 33751810 33751811 33686018 )
		(50529027 33751810 33751554 33751810 )
		(50529027 33751810 33751554 33686018 )
		(50529027 33751810 33751810 33686018 )
		(50529027 33751810 33751555 33686018 )
		(50529027 50529026 33751811 33686018 )
		(50529027 50529026 33751554 33751810 )
		(50529027 50529026 33751554 33686018 )
		(50529027 50529026 33751810 33686018 )
		(50529027 50529026 33751555 33686018 )
		(50529027 33751810 33751811 33686019 )
		(50529027 33751810 33751554 33751811 )
		(50529027 33751810 33751554 33686019 )
		(50529027 33751810 33751810 33686019 )
		(50529027 33751810 33751555 33686019 )
		(50529027 50529026 33751811 33686019 )
		(50529027 50529026 33751554 33751811 )
		(50529027 50529026 33751554 33686019 )
		(50529027 50529026 33751810 33686019 )
		(50529027 50529026 33751555 33686019 )
		(50529027 33751810 50529027 33686018 )
		(50529027 33751810 50528770 33751810 )
		(50529027 33751810 50528770 33686018 )
		(50529027 33751810 50529026 33686018 )
		(50529027 33751810 50528771 33686018 )
		(50529027 50529026 50529027 33686018 )
		(50529027 50529026 50528770 33751810 )
		(50529027 50529026 50528770 33686018 )
		(50529027 50529026 50529026 33686018 )
		(50529027 50529026 50528771 33686018 )
		(50529027 33751810 50529027 33686019 )
		(50529027 33751810 50528770 33751811 )
		(50529027 33751810 50528770 33686019 )
		(50529027 33751810 50529026 33686019 )
		(50529027 33751810 50528771 33686019 )
		(50529027 50529026 50529027 33686019 )
		(50529027 50529026 50528770 33751811 )
		(50529027 50529026 50528770 33686019 )
		(50529027 50529026 50529026 33686019 )
		(50529027 50529026 50528771 33686019 )
		(50463491 33686274 33686018 33686018 )
		(50463491 50463490 33686018 33686018 )
		(50463235 33686019 33686018 33686018 )
		(50463235 50463235 33686018 33686018 )
		(50463491 33686018 33686275 33686018 )
		(50463491 33686018 33686018 33751810 )
		(50463491 33686018 33686018 33686018 )
		(50463491 33686018 33686274 33686018 )
		(50463491 33686018 33686019 33686018 )
		(50463491 50463234 33686275 33686018 )
		(50463491 50463234 33686018 33751810 )
		(50463491 50463234 33686018 33686018 )
		(50463491 50463234 33686274 33686018 )
		(50463491 50463234 33686019 33686018 )
		(50463491 33751554 33686275 33686018 )
		(50463491 33751554 33686018 33751810 )
		(50463491 33751554 33686018 33686018 )
		(50463491 33751554 33686274 33686018 )
		(50463491 33751554 33686019 33686018 )
		(50463491 50528770 33686275 33686018 )
		(50463491 50528770 33686018 33751810 )
		(50463491 50528770 33686018 33686018 )
		(50463491 50528770 33686274 33686018 )
		(50463491 50528770 33686019 33686018 )
		(33751554 33686018 33686275 33686018 )
		(33751554 33686018 33686018 33751810 )
		(33751554 33686018 33686018 33686018 )
		(33751554 33686018 33686274 33686018 )
		(33751554 33686018 33686019 33686018 )
		(33751554 50463234 33686275 33686018 )
		(33751554 50463234 33686018 33751810 )
		(33751554 50463234 33686018 33686018 )
		(33751554 50463234 33686274 33686018 )
		(33751554 50463234 33686019 33686018 )
		(33751554 33751554 33686275 33686018 )
		(33751554 33751554 33686018 33751810 )
		(33751554 33751554 33686018 33686018 )
		(33751554 33751554 33686274 33686018 )
		(33751554 33751554 33686019 33686018 )
		(33751554 50528770 33686275 33686018 )
		(33751554 50528770 33686018 33751810 )
		(33751554 50528770 33686018 33686018 )
		(33751554 50528770 33686274 33686018 )
		(33751554 50528770 33686019 33686018 )
		(33686019 33686018 33751811 33686018 )
		(33686019 33686018 33751554 33751810 )
		(33686019 33686018 33751554 33686018 )
		(33686019 33686018 33751810 33686018 )
		(33686019 33686018 33751555 33686018 )
		(33686019 50463234 33751811 33686018 )
		(33686019 50463234 33751554 33751810 )
		(33686019 50463234 33751554 33686018 )
		(33686019 50463234 33751810 33686018 )
		(33686019 50463234 33751555 33686018 )
		(33686019 50528770 33751811 33686018 )
		(33686019 50528770 33751554 33751810 )
		(33686019 50528770 33751554 33686018 )
		(33686019 50528770 33751810 33686018 )
		(33686019 50528770 33751555 33686018 )
		(33751554 33686274 33686018 33686018 )
		(33751554 50463490 33686018 33686018 )
		(33686018 33686019 33686018 33751810 )
		(33686018 33686019 33686018 33686018 )
		(33686018 33686019 33686274 33686018 )
		(33686018 33686019 33686019 33686018 )
		(33686018 33686019 33686275 33686018 )
		(33686018 50463235 33686018 33751810 )
		(33686018 50463235 33686018 33686018 )
		(33686018 50463235 33686274 33686018 )
		(33686018 50463235 33686019 33686018 )
		(33686018 50463235 33686275 33686018 )
		(33686018 33751555 33686275 33686018 )
		(33686018 33751555 33686018 33751810 )
		(33686018 33751555 33686018 33686018 )
		(33686018 33751555 33686274 33686018 )
		(33686018 33751555 33686019 33686018 )
		(33686018 50528771 33686275 33686018 )
		(33686018 50528771 33686018 33751810 )
		(33686018 50528771 33686018 33686018 )
		(33686018 50528771 33686274 33686018 )
		(33686018 50528771 33686019 33686018 )
		(33686019 33686018 33686275 33686019 )
		(33686019 33686018 33686018 33751811 )
		(33686019 33686018 33686018 33686019 )
		(33686019 33686018 33686274 33686019 )
		(33686019 33686018 33686019 33686019 )
		(33686019 50463234 33686275 33686019 )
		(33686019 50463234 33686018 33751811 )
		(33686019 50463234 33686018 33686019 )
		(33686019 50463234 33686274 33686019 )
		(33686019 50463234 33686019 33686019 )
		(33686019 50528770 33686275 33686019 )
		(33686019 50528770 33686018 33751811 )
		(33686019 50528770 33686018 33686019 )
		(33686019 50528770 33686274 33686019 )
		(33686019 50528770 33686019 33686019 )
		(33686018 33686275 33686018 33686018 )
		(33686018 50463491 33686018 33686018 )
		(33686019 33686274 33686018 33751810 )
		(33686019 33686274 33686018 33686018 )
		(33686019 33686274 33686274 33686018 )
		(33686019 33686274 33686019 33686018 )
		(33686019 50463490 33686018 33751810 )
		(33686019 50463490 33686018 33686018 )
		(33686019 50463490 33686274 33686018 )
		(33686019 50463490 33686019 33686018 )
		(33686019 33686274 33686275 33686018 )
		(33686019 50463490 33686275 33686018 )
		(50529027 33751810 33686275 33686018 )
		(50529027 33751810 33686018 33751810 )
		(50529027 33751810 33686018 33686018 )
		(50529027 33751810 33686274 33686018 )
		(50529027 33751810 33686019 33686018 )
		(50529027 50529026 33686275 33686018 )
		(50529027 50529026 33686018 33751810 )
		(50529027 50529026 33686018 33686018 )
		(50529027 50529026 33686274 33686018 )
		(50529027 50529026 33686019 33686018 )
		(33751555 33686019 33686018 33686018 )
		(33751555 50463235 33686018 33686018 )
		(50528770 33686018 33686018 33751810 )
		(50528770 33686018 33686018 33686018 )
		(50528770 33686018 33686274 33686018 )
		(50528770 33686018 33686019 33686018 )
		(50528770 33686018 33686275 33686018 )
		(50528770 50463234 33686018 33751810 )
		(50528770 50463234 33686018 33686018 )
		(50528770 50463234 33686274 33686018 )
		(50528770 50463234 33686019 33686018 )
		(50528770 50463234 33686275 33686018 )
		(50528770 33751554 33686275 33686018 )
		(50528770 33751554 33686018 33751810 )
		(50528770 33751554 33686018 33686018 )
		(50528770 33751554 33686274 33686018 )
		(50528770 33751554 33686019 33686018 )
		(50528770 50528770 33686275 33686018 )
		(50528770 50528770 33686018 33751810 )
		(50528770 50528770 33686018 33686018 )
		(50528770 50528770 33686274 33686018 )
		(50528770 50528770 33686019 33686018 )
		(33686019 33686018 50529027 33686018 )
		(33686019 33686018 50528770 33751810 )
		(33686019 33686018 50528770 33686018 )
		(33686019 33686018 50529026 33686018 )
		(33686019 33686018 50528771 33686018 )
		(33686019 50463234 50529027 33686018 )
		(33686019 50463234 50528770 33751810 )
		(33686019 50463234 50528770 33686018 )
		(33686019 50463234 50529026 33686018 )
		(33686019 50463234 50528771 33686018 )
		(33686019 50528770 50529027 33686018 )
		(33686019 50528770 50528770 33751810 )
		(33686019 50528770 50528770 33686018 )
		(33686019 50528770 50529026 33686018 )
		(33686019 50528770 50528771 33686018 )
		(50528770 33686274 33686018 33686018 )
		(50528770 50463490 33686018 33686018 )
		(50529027 33751810 50463491 33686018 )
		(50529027 33751810 50463234 33751810 )
		(50529027 33751810 50463234 33686018 )
		(50529027 33751810 50463490 33686018 )
		(50529027 33751810 50463235 33686018 )
		(50529027 50529026 50463491 33686018 )
		(50529027 50529026 50463234 33751810 )
		(50529027 50529026 50463234 33686018 )
		(50529027 50529026 50463490 33686018 )
		(50529027 50529026 50463235 33686018 )
		(33751555 33686274 33686018 33686018 )
		(33751555 50463490 33686018 33686018 )
		(33751555 33751810 33686018 33686018 )
		(33751555 50529026 33686018 33686018 )
		(33751555 33751811 33686018 33686018 )
		(33751555 50529027 33686018 33686018 )
		(33751555 33686275 33686018 33686018 )
		(33751555 50463491 33686018 33686018 )
		(33751555 33751555 33686018 33686018 )
		(33751555 50528771 33686018 33686018 )
		(50529027 33751554 33686018 33686018 )
		(50529027 50528770 33686018 33686018 )
		(33751810 33686018 33686018 33686018 )
		(33751810 50463234 33686018 33686018 )
		(33686275 33686019 33686018 33686018 )
		(33686275 50463235 33686018 33686018 )
		(33751810 33751554 33686018 33686018 )
		(33751810 33686275 33686018 33686018 )
		(33751810 50463491 33686018 33686018 )
		(33751810 33751811 33686018 33686018 )
		(33751810 50529027 33686018 33686018 )
		(33686018 50529027 33686018 33686018 )
		(33751810 50528770 33686018 33686018 )
		(33751810 33686274 33686018 33686018 )
		(33751810 50463490 33686018 33686018 )
		(33751810 33751810 33686018 33686018 )
		(33751810 50529026 33686018 33686018 )
		(33686019 33751554 33686018 33686018 )
		(50463491 33751810 33686018 33686018 )
		(50529027 50463234 33686018 33686018 )
		(33686275 33686018 33686018 33686018 )
		(33686275 50463234 33686018 33686018 )
		(33686018 )
		(33751810 )
		(33751554 )
		(50528770 )
		(50463490 )
		(50529026 )
		(33686274 )
		(33686019 )
		(50463234 )
		(134744072 )
	)
	(_model . rtl 1 -1
	)
)
I 000047 55 6617          1557997303638 struct
(_unit VHDL (formatter 0 35 (struct 0 46 ))
	(_version v98)
	(_time 1557997303639 2019.05.16 12:01:43)
	(_source (\./src/formatter_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2c19097969494d490c7d39997c5c6c4c7c5c0c4c4)
	(_entity
		(_time 1557997303629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(a_table
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(d_table
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~134 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
		(m_table
			(_object
				(_port (_internal ireg ~STD_LOGIC_VECTOR{7~downto~0}~136 0 72 (_entity (_in ))))
				(_port (_internal modrrm ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_entity (_in ))))
				(_port (_internal muxout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(n_table
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 79 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 80 (_entity (_out ))))
			)
		)
		(r_table
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 85 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 86 (_entity (_out ))))
			)
		)
	)
	(_instantiation I2 0 105 (_component a_table )
		(_port
			((addr)(dout))
			((dout)(mux_addr))
		)
		(_use (_entity . a_table)
		)
	)
	(_instantiation I3 0 110 (_component d_table )
		(_port
			((addr)(dout))
			((dout)(mux_data))
		)
		(_use (_entity . d_table)
		)
	)
	(_instantiation I6 0 115 (_component m_table )
		(_port
			((ireg)(dout4))
			((modrrm)(dout5))
			((muxout)(muxout))
		)
		(_use (_implicit)
			(_port
				((ireg)(ireg))
				((modrrm)(modrrm))
				((muxout)(muxout))
			)
		)
	)
	(_instantiation I4 0 121 (_component n_table )
		(_port
			((addr)(dout))
			((dout)(nbreq))
		)
		(_use (_implicit)
			(_port
				((addr)(addr))
				((dout)(dout))
			)
		)
	)
	(_instantiation I5 0 126 (_component r_table )
		(_port
			((addr)(dout))
			((dout)(mux_reg))
		)
		(_use (_implicit)
			(_port
				((addr)(addr))
				((dout)(dout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal lutbus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal mux_addr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mux_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal mux_reg ~STD_LOGIC_VECTOR{2~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal nbreq ~STD_LOGIC_VECTOR{2~downto~0}~124 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal dout4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal dout5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal muxout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal mw_I1temp_din ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal temp_din ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 97 (_process 2 )))
		(_process
			(line__93(_architecture 0 0 93 (_assignment (_simple)(_alias((dout)(dout4)(muxout)))(_target(5))(_sensitivity(6)(8)))))
			(line__95(_architecture 1 0 95 (_assignment (_simple)(_alias((mw_I1temp_din)(lutbus)))(_target(9))(_sensitivity(0)))))
			(i1combo_proc(_architecture 2 0 96 (_process (_simple)(_target(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . struct 3 -1
	)
)
V 000044 55 2123          1557997303711 rtl
(_unit VHDL (ipregister 0 39 (rtl 0 50 ))
	(_version v98)
	(_time 1557997303712 2019.05.16 12:01:43)
	(_source (\./src/ipregister_rtl.vhd\))
	(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 00035c07005656160701175a580703070406050702)
	(_entity
		(_time 1557997303703)
		(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ipbus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 42 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal wrip ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ipreg ~STD_LOGIC_VECTOR{15~downto~0}~122 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ipreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_target(5))(_sensitivity(0)(2)(1)(3))(_dssslsensitivity 2))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((ipreg)(ipreg_s)))(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~152 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~152)))
		(_variable (_external pic17c42.cpu86pack.RESET_IP_C (. cpu86pack RESET_IP_C)))
	)
	(_model . rtl 2 -1
	)
)
V 000044 55 2936          1557997303777 rtl
(_unit VHDL (multiplier 0 36 (rtl 0 49 ))
	(_version v98)
	(_time 1557997303778 2019.05.16 12:01:43)
	(_source (\./src/multiplier_rtl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4e4d4f4d1e194959494857151f481d4847484b494c)
	(_entity
		(_time 1557997303769)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal WIDTH ~extSTD.STANDARD.INTEGER 0 38 \16\ (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal multiplicant ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal multiplier ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH+WIDTH-1~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{WIDTH+WIDTH-1~downto~0}~12 0 43 (_entity (_out ))))
		(_port (_internal twocomp ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal multiplicant_s ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~136 0 64 (_architecture (_uni ))))
		(_signal (_internal multiplier_s ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~136 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH+WIDTH-1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal product_s ~STD_LOGIC_VECTOR{WIDTH+WIDTH-1~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal sign_s ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(5))(_sensitivity(1)(3)))))
			(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(7))(_sensitivity(0(_index 11))(1(_index 12)))(_read(0(_index 13))(1(_index 14))))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(6))(_sensitivity(4)(5)))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(2))(_sensitivity(3)(6)(7)))))
		)
		(_subprogram
			(_internal rectify 5 0 51 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 15 -1
	)
)
V 000044 55 2524          1557997303852 rtl
(_unit VHDL (m_table 0 37 (rtl 0 44 ))
	(_version v98)
	(_time 1557997303853 2019.05.16 12:01:43)
	(_source (\./src/m_table.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8d8e8c808fdbdd9b8a829fd78f8b888bd988db8a89)
	(_entity
		(_time 1557997303844)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ireg ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal modrrm ~STD_LOGIC_VECTOR{7~downto~0}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal muxout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal lutout_s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal ea_s ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal m11_s ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mux_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(4))(_sensitivity(1(d_2_0))(1(d_7_6))))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(5))(_sensitivity(1(d_7_6))))))
			(line__57(_architecture 2 0 57 (_assignment (_simple)(_alias((mux_s)(lutout_s)(m11_s)(ea_s)))(_target(6))(_sensitivity(3)(4)(5)))))
			(line__59(_architecture 3 0 59 (_process (_simple)(_target(2))(_sensitivity(1)(6)))))
			(line__73(_architecture 4 0 73 (_process (_simple)(_target(3))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(131843 )
		(771 )
		(33686018 514 )
		(33686018 33751810 )
		(131586 )
		(33686018 33686018 )
		(515 )
		(770 )
	)
	(_model . rtl 5 -1
	)
)
V 000044 55 29347         1557997303948 rtl
(_unit VHDL (n_table 0 36 (rtl 0 42 ))
	(_version v98)
	(_time 1557997303949 2019.05.16 12:01:43)
	(_source (\./src/n_table.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebe8ebbbefbdbbfdeaefb8bba8b1bfedbeeebdecefedea)
	(_entity
		(_time 1557997303924)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33751811 50528771 33686018 33686018 )
		(33751811 50463235 33686018 33686018 )
		(50529027 50529027 33751811 33686018 )
		(50529027 50529027 33751554 33751810 )
		(50529027 50529027 33751554 33686018 )
		(50529027 50529027 33751810 33686018 )
		(50529027 50529027 33751555 33686018 )
		(33751811 33751555 33686018 33686018 )
		(50529027 50529027 33751554 33751811 )
		(50529027 50529027 33751554 33686019 )
		(50529027 50529027 33751810 33686019 )
		(50529027 50529027 33751555 33686019 )
		(33751811 33686019 33686018 33686018 )
		(50529027 50529027 50463491 33686018 )
		(50529027 50529027 50463234 33751810 )
		(50529027 50529027 50463234 33686018 )
		(50529027 50529027 50463490 33686018 )
		(50529027 50529027 50463235 33686018 )
		(50463235 33751555 33686018 33686018 )
		(50529027 50529027 50463234 33751811 )
		(50529027 50529027 50463234 33686019 )
		(50529027 50529027 50463490 33686019 )
		(50529027 50529027 50463235 33686019 )
		(33686275 50528770 33686018 33686018 )
		(33686275 33751554 33686018 33686018 )
		(33686275 50528771 33686018 33686018 )
		(33686275 33751555 33686018 33686018 )
		(50529026 33686274 33686018 33686018 )
		(50529026 33686275 33686018 33686018 )
		(50529026 33751811 33686018 33686018 )
		(50529026 33751554 33686018 33686018 )
		(50529026 33751810 33686018 33686018 )
		(50529026 33751555 33686018 33686018 )
		(50529026 33686018 33686018 33686018 )
		(50529026 33686019 33686018 33686018 )
		(50529026 50463490 33686018 33686018 )
		(50529026 50463491 33686018 33686018 )
		(50529026 50529027 33686018 33686018 )
		(50529026 50528770 33686018 33686018 )
		(50529026 50529026 33686018 33686018 )
		(50529026 50528771 33686018 33686018 )
		(50529026 50463234 33686018 33686018 )
		(50529026 50463235 33686018 33686018 )
		(33751811 50528770 33686018 33686018 )
		(33751811 33751554 33686018 33686018 )
		(33751811 50463234 33686018 33686018 )
		(33751811 33686018 33686018 33686018 )
		(33686275 50463491 33686018 33686018 )
		(33686275 33686275 33686018 33686018 )
		(33686275 33751811 33686018 33686018 )
		(33686275 50529027 33686018 33686018 )
		(50529027 33686019 33686018 33686018 )
		(50529027 50463490 33686018 33686018 )
		(50529027 50463235 33686018 33686018 )
		(50529027 33686275 33686018 33686018 )
		(50529027 50463491 33686018 33686018 )
		(50529027 33751555 33686018 33686018 )
		(50529027 50528771 33686018 33686018 )
		(50529027 33686274 33686018 33686018 )
		(50463235 50528771 33686018 33686018 )
		(50529027 33686018 33686018 33686018 )
		(50463235 33686018 33686018 33686018 )
		(33751554 33751810 33686018 33686018 )
		(33751554 33751811 33686018 33686018 )
		(50528770 33751810 33686018 33686018 )
		(50528770 33751811 33686018 33686018 )
		(33686019 33686019 33686275 33686018 )
		(33686019 33686019 33686018 33686018 )
		(33686019 33686019 33686274 33686018 )
		(33686019 33686019 33686019 33686018 )
		(33686019 33686019 33686018 33751810 )
		(33686019 50463235 33686275 33686018 )
		(33686019 50463235 33686018 33686018 )
		(33686019 50463235 33686274 33686018 )
		(33686019 50463235 33686019 33686018 )
		(33686019 50463235 33686018 33751810 )
		(33686019 33751555 33686275 33686018 )
		(33686019 33751555 33686018 33686018 )
		(33686019 33751555 33686274 33686018 )
		(33686019 33751555 33686019 33686018 )
		(33686019 33751555 33686018 33751810 )
		(33686019 50528771 33686275 33686018 )
		(33686019 50528771 33686018 33686018 )
		(33686019 50528771 33686274 33686018 )
		(33686019 50528771 33686019 33686018 )
		(33686019 50528771 33686018 33751810 )
		(33686275 33751810 33686018 33686018 )
		(33686275 33751810 33686274 33686018 )
		(33686275 33751810 33686019 33686018 )
		(33686275 33751810 33686018 33751810 )
		(33686275 50529026 33686018 33686018 )
		(33686275 50529026 33686274 33686018 )
		(33686275 50529026 33686019 33686018 )
		(33686275 50529026 33686018 33751810 )
		(50528771 33686018 33686018 33686018 )
		(50528771 50463234 33686018 33686018 )
		(50528771 33751554 33686018 33686018 )
		(50528771 50528770 33686018 33686018 )
		(50528771 33686274 33686018 33686018 )
		(50528771 50463490 33686018 33686018 )
		(50528771 33751810 33686018 33686018 )
		(50528771 50529026 33686018 33686018 )
		(50528771 33686019 33686018 33686018 )
		(50528771 50463235 33686018 33686018 )
		(50528771 33751555 33686018 33686018 )
		(50528771 50528771 33686018 33686018 )
		(50528771 33686275 33686018 33686018 )
		(50528771 50463491 33686018 33686018 )
		(50528771 33751811 33686018 33686018 )
		(50528771 50529027 33686018 33686018 )
		(33751555 33686018 33686018 33686018 )
		(33751555 50463234 33686018 33686018 )
		(33751555 33751554 33686018 33686018 )
		(33751555 50528770 33686018 33686018 )
		(33686019 33751811 33686275 33686018 )
		(33686019 33751811 33686018 33686018 )
		(33686019 33751811 33686274 33686018 )
		(33686019 33751811 33686019 33686018 )
		(33686019 33751811 33686018 33751810 )
		(33686019 33686275 33686275 33686018 )
		(33686019 33686275 33686018 33686018 )
		(33686019 33686275 33686274 33686018 )
		(33686019 33686275 33686019 33686018 )
		(33686019 33686275 33686018 33751810 )
		(50529027 50529027 50528770 33686018 )
		(50529027 50529027 50529026 33686018 )
		(50529027 50529027 50528771 33686018 )
		(50529027 50529027 50528770 33751810 )
		(50463490 33686018 33686018 33686018 )
		(50463490 50463234 33686018 33686018 )
		(50463490 33751554 33686018 33686018 )
		(50463490 50528770 33686018 33686018 )
		(50463490 33686274 33686018 33686018 )
		(50463490 50463490 33686018 33686018 )
		(50463490 33751810 33686018 33686018 )
		(50463490 50529026 33686018 33686018 )
		(33686018 33751810 33686018 33686018 )
		(33686018 33751811 33686018 33686018 )
		(50463234 33751810 33686018 33686018 )
		(50463234 33751811 33686018 33686018 )
		(33686019 50529027 33686018 33686018 )
		(33686019 50529027 33686274 33686018 )
		(33686019 50529027 33686019 33686018 )
		(33686019 50529027 33686018 33751810 )
		(33686019 50529027 33686275 33686018 )
		(50463490 33686019 33686018 33686018 )
		(50463490 50463235 33686018 33686018 )
		(50463490 33751555 33686018 33686018 )
		(50463490 50528771 33686018 33686018 )
		(50463490 33686275 33686018 33686018 )
		(50463490 50463491 33686018 33686018 )
		(50463490 33751811 33686018 33686018 )
		(50463490 50529027 33686018 33686018 )
		(33686018 50529026 33686018 33686018 )
		(50463234 50529026 33686018 33686018 )
		(50463234 50529027 33686018 33686018 )
		(33686019 33751810 33686275 33686018 )
		(33686019 33751810 33686018 33686018 )
		(33686019 33751810 33686274 33686018 )
		(33686019 33751810 33686019 33686018 )
		(33686019 33751810 33686018 33751810 )
		(33686019 50529026 33686275 33686018 )
		(33686019 50529026 33686018 33686018 )
		(33686019 50529026 33686274 33686018 )
		(33686019 50529026 33686019 33686018 )
		(33686019 50529026 33686018 33751810 )
		(50463235 50463234 33686018 33686018 )
		(50463235 33751554 33686018 33686018 )
		(50463235 50528770 33686018 33686018 )
		(50463235 33686274 33686018 33686018 )
		(50463235 50463490 33686018 33686018 )
		(50463235 33751810 33686018 33686018 )
		(50463235 50529026 33686018 33686018 )
		(33751811 33686274 33686018 33686018 )
		(33751811 50463490 33686018 33686018 )
		(33751811 33686275 33686018 33686018 )
		(33751811 50463491 33686018 33686018 )
		(33751811 33751810 33686018 33686018 )
		(33751811 50529026 33686018 33686018 )
		(33751811 50529027 33686018 33686018 )
		(33751811 33751811 33686018 33686018 )
		(50463491 50529026 33686018 33686018 )
		(50463235 50529027 33686018 33686018 )
		(50463235 33751811 33686018 33686018 )
		(50463235 33686275 33686018 33686018 )
		(50463235 50463491 33686018 33686018 )
		(33686019 50463491 33686018 33751810 )
		(33686019 50463491 33686275 33686018 )
		(33686019 50463491 33686018 33686018 )
		(33686019 50463491 33686274 33686018 )
		(33686019 50463491 33686019 33686018 )
		(33686275 50463490 33686018 33751810 )
		(33686275 50463490 33686018 33686018 )
		(33686275 50463490 33686274 33686018 )
		(33686275 50463490 33686019 33686018 )
		(33686275 33686274 33686018 33751810 )
		(33686275 33686274 33686018 33686018 )
		(33686275 33686274 33686274 33686018 )
		(33686275 33686274 33686019 33686018 )
		(33686018 33686018 33686275 33686018 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686274 33686018 )
		(33686018 33686018 33686019 33686018 )
		(33686018 50463234 33686275 33686018 )
		(33686018 50463234 33686018 33751810 )
		(33686018 50463234 33686018 33686018 )
		(33686018 50463234 33686274 33686018 )
		(33686018 50463234 33686019 33686018 )
		(33686018 33751554 33686275 33686018 )
		(33686018 33751554 33686018 33751810 )
		(33686018 33751554 33686018 33686018 )
		(33686018 33751554 33686274 33686018 )
		(33686018 33751554 33686019 33686018 )
		(33686018 50528770 33686275 33686018 )
		(33686018 50528770 33686018 33751810 )
		(33686018 50528770 33686018 33686018 )
		(33686018 50528770 33686274 33686018 )
		(33686018 50528770 33686019 33686018 )
		(33686019 33686018 33686275 33686018 )
		(33686019 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686019 33686018 33686274 33686018 )
		(33686019 33686018 33686019 33686018 )
		(33686019 50463234 33686275 33686018 )
		(33686019 50463234 33686018 33751810 )
		(33686019 50463234 33686018 33686018 )
		(33686019 50463234 33686274 33686018 )
		(33686019 50463234 33686019 33686018 )
		(33686019 50528770 33686275 33686018 )
		(33686019 50528770 33686018 33751810 )
		(33686019 50528770 33686018 33686018 )
		(33686019 50528770 33686274 33686018 )
		(33686019 50528770 33686019 33686018 )
		(33686018 33686274 33686018 33686018 )
		(33686018 50463490 33686018 33686018 )
		(50463234 33686018 33686275 33686018 )
		(50463234 33686018 33686018 33751810 )
		(50463234 33686018 33686018 33686018 )
		(50463234 33686018 33686274 33686018 )
		(50463234 33686018 33686019 33686018 )
		(50463234 50463234 33686275 33686018 )
		(50463234 50463234 33686018 33751810 )
		(50463234 50463234 33686018 33686018 )
		(50463234 50463234 33686274 33686018 )
		(50463234 50463234 33686019 33686018 )
		(50463234 33751554 33686275 33686018 )
		(50463234 33751554 33686018 33751810 )
		(50463234 33751554 33686018 33686018 )
		(50463234 33751554 33686274 33686018 )
		(50463234 33751554 33686019 33686018 )
		(50463234 50528770 33686275 33686018 )
		(50463234 50528770 33686018 33751810 )
		(50463234 50528770 33686018 33686018 )
		(50463234 50528770 33686274 33686018 )
		(50463234 50528770 33686019 33686018 )
		(33686019 33686018 50463491 33686018 )
		(33686019 33686018 50463234 33751810 )
		(33686019 33686018 50463234 33686018 )
		(33686019 33686018 50463490 33686018 )
		(33686019 33686018 50463235 33686018 )
		(33686019 50463234 50463491 33686018 )
		(33686019 50463234 50463234 33751810 )
		(33686019 50463234 50463234 33686018 )
		(33686019 50463234 50463490 33686018 )
		(33686019 50463234 50463235 33686018 )
		(33686019 50528770 50463491 33686018 )
		(33686019 50528770 50463234 33751810 )
		(33686019 50528770 50463234 33686018 )
		(33686019 50528770 50463490 33686018 )
		(33686019 50528770 50463235 33686018 )
		(50463234 33686274 33686018 33686018 )
		(50463234 50463490 33686018 33686018 )
		(33751554 33686019 33686275 33686018 )
		(33751554 33686019 33686018 33751810 )
		(33751554 33686019 33686018 33686018 )
		(33751554 33686019 33686274 33686018 )
		(33751554 33686019 33686019 33686018 )
		(33751554 50463235 33686275 33686018 )
		(33751554 50463235 33686018 33751810 )
		(33751554 50463235 33686018 33686018 )
		(33751554 50463235 33686274 33686018 )
		(33751554 50463235 33686019 33686018 )
		(33751554 33751555 33686275 33686018 )
		(33751554 33751555 33686018 33751810 )
		(33751554 33751555 33686018 33686018 )
		(33751554 33751555 33686274 33686018 )
		(33751554 33751555 33686019 33686018 )
		(33751554 50528771 33686275 33686018 )
		(33751554 50528771 33686018 33751810 )
		(33751554 50528771 33686018 33686018 )
		(33751554 50528771 33686274 33686018 )
		(33751554 50528771 33686019 33686018 )
		(33686019 33686018 33751811 33686019 )
		(33686019 33686018 33751554 33751811 )
		(33686019 33686018 33751554 33686019 )
		(33686019 33686018 33751810 33686019 )
		(33686019 33686018 33751555 33686019 )
		(33686019 50463234 33751811 33686019 )
		(33686019 50463234 33751554 33751811 )
		(33686019 50463234 33751554 33686019 )
		(33686019 50463234 33751810 33686019 )
		(33686019 50463234 33751555 33686019 )
		(33686019 50528770 33751811 33686019 )
		(33686019 50528770 33751554 33751811 )
		(33686019 50528770 33751554 33686019 )
		(33686019 50528770 33751810 33686019 )
		(33686019 50528770 33751555 33686019 )
		(33751554 33686275 33686018 33686018 )
		(33751554 50463491 33686018 33686018 )
		(50463234 33686019 33686275 33686018 )
		(50463234 33686019 33686018 33751810 )
		(50463234 33686019 33686018 33686018 )
		(50463234 33686019 33686274 33686018 )
		(50463234 33686019 33686019 33686018 )
		(50463234 50463235 33686275 33686018 )
		(50463234 50463235 33686018 33751810 )
		(50463234 50463235 33686018 33686018 )
		(50463234 50463235 33686274 33686018 )
		(50463234 50463235 33686019 33686018 )
		(50463234 33751555 33686275 33686018 )
		(50463234 33751555 33686018 33751810 )
		(50463234 33751555 33686018 33686018 )
		(50463234 33751555 33686274 33686018 )
		(50463234 33751555 33686019 33686018 )
		(50463234 50528771 33686275 33686018 )
		(50463234 50528771 33686018 33751810 )
		(50463234 50528771 33686018 33686018 )
		(50463234 50528771 33686274 33686018 )
		(50463234 50528771 33686019 33686018 )
		(33686019 33686018 50463491 33686019 )
		(33686019 33686018 50463234 33751811 )
		(33686019 33686018 50463234 33686019 )
		(33686019 33686018 50463490 33686019 )
		(33686019 33686018 50463235 33686019 )
		(33686019 50463234 50463491 33686019 )
		(33686019 50463234 50463234 33751811 )
		(33686019 50463234 50463234 33686019 )
		(33686019 50463234 50463490 33686019 )
		(33686019 50463234 50463235 33686019 )
		(33686019 50528770 50463491 33686019 )
		(33686019 50528770 50463234 33751811 )
		(33686019 50528770 50463234 33686019 )
		(33686019 50528770 50463490 33686019 )
		(33686019 50528770 50463235 33686019 )
		(50463234 33686275 33686018 33686018 )
		(50463234 50463491 33686018 33686018 )
		(50529027 33751811 33686275 33686018 )
		(50529027 33751811 33686018 33751810 )
		(50529027 33751811 33686018 33686018 )
		(50529027 33751811 33686274 33686018 )
		(50529027 33751811 33686019 33686018 )
		(50529027 50529027 33686018 33751810 )
		(50529027 50529027 33686018 33686018 )
		(50529027 50529027 33686274 33686018 )
		(50529027 50529027 33686019 33686018 )
		(33686274 33686018 33686018 33686018 )
		(33686274 50463234 33686018 33686018 )
		(33686274 33751554 33686018 33686018 )
		(33686274 50528770 33686018 33686018 )
		(33686274 33686274 33686018 33686018 )
		(33686274 50463490 33686018 33686018 )
		(33686274 33751810 33686018 33686018 )
		(33686274 50529026 33686018 33686018 )
		(50529027 33751811 33686275 33686019 )
		(50529027 33751811 33686018 33751811 )
		(50529027 33751811 33686018 33686019 )
		(50529027 33751811 33686274 33686019 )
		(50529027 33751811 33686019 33686019 )
		(50529027 50529027 33686018 33751811 )
		(50529027 50529027 33686018 33686019 )
		(50529027 50529027 33686274 33686019 )
		(50529027 50529027 33686019 33686019 )
		(33686274 33686019 33686018 33686018 )
		(33686274 50463235 33686018 33686018 )
		(33686274 33751555 33686018 33686018 )
		(33686274 50528771 33686018 33686018 )
		(33686274 33686275 33686018 33686018 )
		(33686274 50463491 33686018 33686018 )
		(33686274 33751811 33686018 33686018 )
		(33686274 50529027 33686018 33686018 )
		(50528770 33751555 33686275 33686018 )
		(50528770 33751555 33686018 33751810 )
		(50528770 33751555 33686018 33686018 )
		(50528770 33751555 33686274 33686018 )
		(50528770 33751555 33686019 33686018 )
		(50528770 50528771 33686275 33686018 )
		(50528770 50528771 33686018 33751810 )
		(50528770 50528771 33686018 33686018 )
		(50528770 50528771 33686274 33686018 )
		(50528770 50528771 33686019 33686018 )
		(50528770 33686019 33686018 33751810 )
		(50528770 33686019 33686018 33686018 )
		(50528770 33686019 33686274 33686018 )
		(50528770 33686019 33686019 33686018 )
		(50528770 33686019 33686275 33686018 )
		(50528770 50463235 33686018 33751810 )
		(50528770 50463235 33686018 33686018 )
		(50528770 50463235 33686274 33686018 )
		(50528770 50463235 33686019 33686018 )
		(50528770 50463235 33686275 33686018 )
		(33686019 33686018 50529027 33686019 )
		(33686019 33686018 50528770 33751811 )
		(33686019 33686018 50528770 33686019 )
		(33686019 33686018 50529026 33686019 )
		(33686019 33686018 50528771 33686019 )
		(33686019 50463234 50529027 33686019 )
		(33686019 50463234 50528770 33751811 )
		(33686019 50463234 50528770 33686019 )
		(33686019 50463234 50529026 33686019 )
		(33686019 50463234 50528771 33686019 )
		(33686019 50528770 50529027 33686019 )
		(33686019 50528770 50528770 33751811 )
		(33686019 50528770 50528770 33686019 )
		(33686019 50528770 50529026 33686019 )
		(33686019 50528770 50528771 33686019 )
		(50528770 33686275 33686018 33686018 )
		(50528770 50463491 33686018 33686018 )
		(50529027 33751810 50463491 33686019 )
		(50529027 33751810 50463234 33751811 )
		(50529027 33751810 50463234 33686019 )
		(50529027 33751810 50463490 33686019 )
		(50529027 33751810 50463235 33686019 )
		(50529027 50529026 50463491 33686019 )
		(50529027 50529026 50463234 33751811 )
		(50529027 50529026 50463234 33686019 )
		(50529027 50529026 50463490 33686019 )
		(50529027 50529026 50463235 33686019 )
		(50528770 50529026 33686018 33686018 )
		(33751554 50529026 33686018 33686018 )
		(50528770 50529027 33686018 33686018 )
		(33751554 50529027 33686018 33686018 )
		(50529027 33751810 33751811 33686018 )
		(50529027 33751810 33751554 33751810 )
		(50529027 33751810 33751554 33686018 )
		(50529027 33751810 33751810 33686018 )
		(50529027 33751810 33751555 33686018 )
		(50529027 50529026 33751811 33686018 )
		(50529027 50529026 33751554 33751810 )
		(50529027 50529026 33751554 33686018 )
		(50529027 50529026 33751810 33686018 )
		(50529027 50529026 33751555 33686018 )
		(50529027 33751810 33751811 33686019 )
		(50529027 33751810 33751554 33751811 )
		(50529027 33751810 33751554 33686019 )
		(50529027 33751810 33751810 33686019 )
		(50529027 33751810 33751555 33686019 )
		(50529027 50529026 33751811 33686019 )
		(50529027 50529026 33751554 33751811 )
		(50529027 50529026 33751554 33686019 )
		(50529027 50529026 33751810 33686019 )
		(50529027 50529026 33751555 33686019 )
		(50529027 33751810 50529027 33686018 )
		(50529027 33751810 50528770 33751810 )
		(50529027 33751810 50528770 33686018 )
		(50529027 33751810 50529026 33686018 )
		(50529027 33751810 50528771 33686018 )
		(50529027 50529026 50529027 33686018 )
		(50529027 50529026 50528770 33751810 )
		(50529027 50529026 50528770 33686018 )
		(50529027 50529026 50529026 33686018 )
		(50529027 50529026 50528771 33686018 )
		(50529027 33751810 50529027 33686019 )
		(50529027 33751810 50528770 33751811 )
		(50529027 33751810 50528770 33686019 )
		(50529027 33751810 50529026 33686019 )
		(50529027 33751810 50528771 33686019 )
		(50529027 50529026 50529027 33686019 )
		(50529027 50529026 50528770 33751811 )
		(50529027 50529026 50528770 33686019 )
		(50529027 50529026 50529026 33686019 )
		(50529027 50529026 50528771 33686019 )
		(50463491 33686274 33686018 33686018 )
		(50463491 50463490 33686018 33686018 )
		(50463235 33686019 33686018 33686018 )
		(50463235 50463235 33686018 33686018 )
		(50463491 33686018 33686275 33686018 )
		(50463491 33686018 33686018 33751810 )
		(50463491 33686018 33686018 33686018 )
		(50463491 33686018 33686274 33686018 )
		(50463491 33686018 33686019 33686018 )
		(50463491 50463234 33686275 33686018 )
		(50463491 50463234 33686018 33751810 )
		(50463491 50463234 33686018 33686018 )
		(50463491 50463234 33686274 33686018 )
		(50463491 50463234 33686019 33686018 )
		(50463491 33751554 33686275 33686018 )
		(50463491 33751554 33686018 33751810 )
		(50463491 33751554 33686018 33686018 )
		(50463491 33751554 33686274 33686018 )
		(50463491 33751554 33686019 33686018 )
		(50463491 50528770 33686275 33686018 )
		(50463491 50528770 33686018 33751810 )
		(50463491 50528770 33686018 33686018 )
		(50463491 50528770 33686274 33686018 )
		(50463491 50528770 33686019 33686018 )
		(33751554 33686018 33686275 33686018 )
		(33751554 33686018 33686018 33751810 )
		(33751554 33686018 33686018 33686018 )
		(33751554 33686018 33686274 33686018 )
		(33751554 33686018 33686019 33686018 )
		(33751554 50463234 33686275 33686018 )
		(33751554 50463234 33686018 33751810 )
		(33751554 50463234 33686018 33686018 )
		(33751554 50463234 33686274 33686018 )
		(33751554 50463234 33686019 33686018 )
		(33751554 33751554 33686275 33686018 )
		(33751554 33751554 33686018 33751810 )
		(33751554 33751554 33686018 33686018 )
		(33751554 33751554 33686274 33686018 )
		(33751554 33751554 33686019 33686018 )
		(33751554 50528770 33686275 33686018 )
		(33751554 50528770 33686018 33751810 )
		(33751554 50528770 33686018 33686018 )
		(33751554 50528770 33686274 33686018 )
		(33751554 50528770 33686019 33686018 )
		(33686019 33686018 33751811 33686018 )
		(33686019 33686018 33751554 33751810 )
		(33686019 33686018 33751554 33686018 )
		(33686019 33686018 33751810 33686018 )
		(33686019 33686018 33751555 33686018 )
		(33686019 50463234 33751811 33686018 )
		(33686019 50463234 33751554 33751810 )
		(33686019 50463234 33751554 33686018 )
		(33686019 50463234 33751810 33686018 )
		(33686019 50463234 33751555 33686018 )
		(33686019 50528770 33751811 33686018 )
		(33686019 50528770 33751554 33751810 )
		(33686019 50528770 33751554 33686018 )
		(33686019 50528770 33751810 33686018 )
		(33686019 50528770 33751555 33686018 )
		(33751554 33686274 33686018 33686018 )
		(33751554 50463490 33686018 33686018 )
		(33686018 33686019 33686018 33751810 )
		(33686018 33686019 33686018 33686018 )
		(33686018 33686019 33686274 33686018 )
		(33686018 33686019 33686019 33686018 )
		(33686018 33686019 33686275 33686018 )
		(33686018 50463235 33686018 33751810 )
		(33686018 50463235 33686018 33686018 )
		(33686018 50463235 33686274 33686018 )
		(33686018 50463235 33686019 33686018 )
		(33686018 50463235 33686275 33686018 )
		(33686018 33751555 33686275 33686018 )
		(33686018 33751555 33686018 33751810 )
		(33686018 33751555 33686018 33686018 )
		(33686018 33751555 33686274 33686018 )
		(33686018 33751555 33686019 33686018 )
		(33686018 50528771 33686275 33686018 )
		(33686018 50528771 33686018 33751810 )
		(33686018 50528771 33686018 33686018 )
		(33686018 50528771 33686274 33686018 )
		(33686018 50528771 33686019 33686018 )
		(33686019 33686018 33686275 33686019 )
		(33686019 33686018 33686018 33751811 )
		(33686019 33686018 33686018 33686019 )
		(33686019 33686018 33686274 33686019 )
		(33686019 33686018 33686019 33686019 )
		(33686019 50463234 33686275 33686019 )
		(33686019 50463234 33686018 33751811 )
		(33686019 50463234 33686018 33686019 )
		(33686019 50463234 33686274 33686019 )
		(33686019 50463234 33686019 33686019 )
		(33686019 50528770 33686275 33686019 )
		(33686019 50528770 33686018 33751811 )
		(33686019 50528770 33686018 33686019 )
		(33686019 50528770 33686274 33686019 )
		(33686019 50528770 33686019 33686019 )
		(33686018 33686275 33686018 33686018 )
		(33686018 50463491 33686018 33686018 )
		(33686019 33686274 33686018 33751810 )
		(33686019 33686274 33686018 33686018 )
		(33686019 33686274 33686274 33686018 )
		(33686019 33686274 33686019 33686018 )
		(33686019 50463490 33686018 33751810 )
		(33686019 50463490 33686018 33686018 )
		(33686019 50463490 33686274 33686018 )
		(33686019 50463490 33686019 33686018 )
		(33686019 33686274 33686275 33686018 )
		(33686019 50463490 33686275 33686018 )
		(50529027 33751810 33686275 33686018 )
		(50529027 33751810 33686018 33751810 )
		(50529027 33751810 33686018 33686018 )
		(50529027 33751810 33686274 33686018 )
		(50529027 33751810 33686019 33686018 )
		(50529027 50529026 33686275 33686018 )
		(50529027 50529026 33686018 33751810 )
		(50529027 50529026 33686018 33686018 )
		(50529027 50529026 33686274 33686018 )
		(50529027 50529026 33686019 33686018 )
		(33751555 33686019 33686018 33686018 )
		(33751555 50463235 33686018 33686018 )
		(50528770 33686018 33686018 33751810 )
		(50528770 33686018 33686018 33686018 )
		(50528770 33686018 33686274 33686018 )
		(50528770 33686018 33686019 33686018 )
		(50528770 33686018 33686275 33686018 )
		(50528770 50463234 33686018 33751810 )
		(50528770 50463234 33686018 33686018 )
		(50528770 50463234 33686274 33686018 )
		(50528770 50463234 33686019 33686018 )
		(50528770 50463234 33686275 33686018 )
		(50528770 33751554 33686275 33686018 )
		(50528770 33751554 33686018 33751810 )
		(50528770 33751554 33686018 33686018 )
		(50528770 33751554 33686274 33686018 )
		(50528770 33751554 33686019 33686018 )
		(50528770 50528770 33686275 33686018 )
		(50528770 50528770 33686018 33751810 )
		(50528770 50528770 33686018 33686018 )
		(50528770 50528770 33686274 33686018 )
		(50528770 50528770 33686019 33686018 )
		(33686019 33686018 50529027 33686018 )
		(33686019 33686018 50528770 33751810 )
		(33686019 33686018 50528770 33686018 )
		(33686019 33686018 50529026 33686018 )
		(33686019 33686018 50528771 33686018 )
		(33686019 50463234 50529027 33686018 )
		(33686019 50463234 50528770 33751810 )
		(33686019 50463234 50528770 33686018 )
		(33686019 50463234 50529026 33686018 )
		(33686019 50463234 50528771 33686018 )
		(33686019 50528770 50529027 33686018 )
		(33686019 50528770 50528770 33751810 )
		(33686019 50528770 50528770 33686018 )
		(33686019 50528770 50529026 33686018 )
		(33686019 50528770 50528771 33686018 )
		(50528770 33686274 33686018 33686018 )
		(50528770 50463490 33686018 33686018 )
		(50529027 33751810 50463491 33686018 )
		(50529027 33751810 50463234 33751810 )
		(50529027 33751810 50463234 33686018 )
		(50529027 33751810 50463490 33686018 )
		(50529027 33751810 50463235 33686018 )
		(50529027 50529026 50463491 33686018 )
		(50529027 50529026 50463234 33751810 )
		(50529027 50529026 50463234 33686018 )
		(50529027 50529026 50463490 33686018 )
		(50529027 50529026 50463235 33686018 )
		(33751555 33686274 33686018 33686018 )
		(33751555 50463490 33686018 33686018 )
		(33751555 33751810 33686018 33686018 )
		(33751555 50529026 33686018 33686018 )
		(33751555 33751811 33686018 33686018 )
		(33751555 50529027 33686018 33686018 )
		(33751555 33686275 33686018 33686018 )
		(33751555 50463491 33686018 33686018 )
		(33751555 33751555 33686018 33686018 )
		(33751555 50528771 33686018 33686018 )
		(50529027 33751554 33686018 33686018 )
		(50529027 50528770 33686018 33686018 )
		(33751810 33686018 33686018 33686018 )
		(33751810 50463234 33686018 33686018 )
		(33686275 33686019 33686018 33686018 )
		(33686275 50463235 33686018 33686018 )
		(33751810 33751554 33686018 33686018 )
		(33751810 33686275 33686018 33686018 )
		(33751810 50463491 33686018 33686018 )
		(33751810 33751811 33686018 33686018 )
		(33751810 50529027 33686018 33686018 )
		(33686018 50529027 33686018 33686018 )
		(33751810 50528770 33686018 33686018 )
		(33751810 33686274 33686018 33686018 )
		(33751810 50463490 33686018 33686018 )
		(33751810 33751810 33686018 33686018 )
		(33751810 50529026 33686018 33686018 )
		(33686019 33751554 33686018 33686018 )
		(50463491 33751810 33686018 33686018 )
		(50529027 50463234 33686018 33686018 )
		(33686275 33686018 33686018 33686018 )
		(33686275 50463234 33686018 33686018 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(197122 )
		(131843 )
		(197379 )
	)
	(_model . rtl 1 -1
	)
)
V 000044 55 68553         1557997304229 rtl
(_unit VHDL (proc 0 42 (rtl 0 70 ))
	(_version v98)
	(_time 1557997304230 2019.05.16 12:01:44)
	(_source (\./src/proc_rtl.vhd\))
	(_use (.(cpu86pack))(.(cpu86instr))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 040504030253061207525507165e030207030403060252)
	(_entity
		(_time 1557997304073)
		(_use (.(cpu86pack))(.(cpu86instr))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in )(_event))))
		(_port (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 46 (_entity (_in ))))
		(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_port (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_port (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal status ~extpic17c42.cpu86pack.status_out_type 0 52 (_entity (_in ))))
		(_port (_internal clrop ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal decode_state ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal intack ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal irq_blocked ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal path ~extpic17c42.cpu86pack.path_in_type 0 61 (_entity (_out ))))
		(_port (_internal proc_error ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal word ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal wrpath ~extpic17c42.cpu86pack.write_in_type 0 66 (_entity (_out ))))
		(_type (_internal state_type 0 72 (_enum1 sopcode sdecode sreadmem swritemem sexecute sflush shalt (_to (i 0)(i 6)))))
		(_signal (_internal current_state state_type 0 78 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 79 (_architecture (_uni ))))
		(_signal (_internal second_pass ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal second_pass_s ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal rep_set_s ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal rep_clear_s ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal rep_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal rep_z_s ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal rep_zl_s ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal flush_coming_s ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal irq_blocked_s ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal intack_s ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal passcnt_s ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal passcnt ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal wrpath_s ~extpic17c42.cpu86pack.write_in_type 0 99 (_architecture (_uni ))))
		(_signal (_internal wrpathl_s ~extpic17c42.cpu86pack.write_in_type 0 100 (_architecture (_uni ))))
		(_signal (_internal path_s ~extpic17c42.cpu86pack.path_in_type 0 101 (_architecture (_uni ))))
		(_signal (_internal proc_error_s ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal proc_err_s ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal iomem_s ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal flush_req_s ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal flush_reql_s ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_alias((proc_error)(proc_err_s)))(_simpleassign BUF)(_target(18))(_sensitivity(41)))))
			(line__113(_architecture 1 0 113 (_assignment (_simple)(_alias((flush_req)(flush_req_s)))(_simpleassign BUF)(_target(12))(_sensitivity(43)))))
			(clocked(_architecture 2 0 116 (_process (_target(23)(25)(29)(31)(36)(38)(41)(44)(11)(13)(14)(15)(17)(20))(_sensitivity(0)(6)(23)(24)(26)(27)(28)(30)(32)(33)(34)(35)(37)(39)(40)(41)(42)(43))(_dssslsensitivity 2))))
			(nextstate(_architecture 3 0 171 (_process (_simple)(_target(24)(26)(27)(28)(30)(32)(33)(34)(35)(37(5))(37(6))(37(3))(37(1))(37(2))(37(4))(37(0))(37)(39(3))(39(2))(39(1))(39(4))(39(0))(39)(40)(42)(43)(9)(10)(16)(19)(21)(22))(_sensitivity(23)(25)(29)(31)(36)(38)(44)(1)(2)(3)(4)(5)(7)(8))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1514 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1514)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1516 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1516)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1518 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1518)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1520 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1520)))
		(_type (_external ~extpic17c42.cpu86pack.instruction_type (. cpu86pack instruction_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1522 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1522)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~1524 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~1524)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1526 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1526)))
		(_type (_external ~extpic17c42.cpu86pack.status_out_type (. cpu86pack status_out_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{14~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{14~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1528 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1528)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{9~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{9~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.path_in_type (. cpu86pack path_in_type)))
		(_type (_external ~extpic17c42.cpu86pack.write_in_type (. cpu86pack write_in_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1532 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1532)))
		(_variable (_external pic17c42.cpu86instr.INFIXED0 (. cpu86instr INFIXED0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1534 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1534)))
		(_variable (_external pic17c42.cpu86instr.INFIXED1 (. cpu86instr INFIXED1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1536 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1536)))
		(_variable (_external pic17c42.cpu86instr.INDX0 (. cpu86instr INDX0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1538 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1538)))
		(_variable (_external pic17c42.cpu86instr.INDX1 (. cpu86instr INDX1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15376 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15376)))
		(_variable (_external pic17c42.cpu86instr.XLAT (. cpu86instr XLAT)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1540 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1540)))
		(_variable (_external pic17c42.cpu86instr.OUTFIXED0 (. cpu86instr OUTFIXED0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1542 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1542)))
		(_variable (_external pic17c42.cpu86instr.OUTFIXED1 (. cpu86instr OUTFIXED1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1544 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1544)))
		(_variable (_external pic17c42.cpu86instr.OUTDX0 (. cpu86instr OUTDX0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1546 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1546)))
		(_variable (_external pic17c42.cpu86instr.OUTDX1 (. cpu86instr OUTDX1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external pic17c42.cpu86instr.INCREG0 (. cpu86instr INCREG0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~152 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~152)))
		(_variable (_external pic17c42.cpu86instr.INCREG1 (. cpu86instr INCREG1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~154 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~154)))
		(_variable (_external pic17c42.cpu86instr.INCREG2 (. cpu86instr INCREG2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~156 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~156)))
		(_variable (_external pic17c42.cpu86instr.INCREG3 (. cpu86instr INCREG3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~158 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~158)))
		(_variable (_external pic17c42.cpu86instr.INCREG4 (. cpu86instr INCREG4)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1510 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1510)))
		(_variable (_external pic17c42.cpu86instr.INCREG5 (. cpu86instr INCREG5)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1512 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1512)))
		(_variable (_external pic17c42.cpu86instr.INCREG6 (. cpu86instr INCREG6)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1514 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1514)))
		(_variable (_external pic17c42.cpu86instr.INCREG7 (. cpu86instr INCREG7)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1516 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1516)))
		(_variable (_external pic17c42.cpu86instr.DECREG0 (. cpu86instr DECREG0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1518 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1518)))
		(_variable (_external pic17c42.cpu86instr.DECREG1 (. cpu86instr DECREG1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1520 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1520)))
		(_variable (_external pic17c42.cpu86instr.DECREG2 (. cpu86instr DECREG2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1522 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1522)))
		(_variable (_external pic17c42.cpu86instr.DECREG3 (. cpu86instr DECREG3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1524 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1524)))
		(_variable (_external pic17c42.cpu86instr.DECREG4 (. cpu86instr DECREG4)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1526 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1526)))
		(_variable (_external pic17c42.cpu86instr.DECREG5 (. cpu86instr DECREG5)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1528 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1528)))
		(_variable (_external pic17c42.cpu86instr.DECREG6 (. cpu86instr DECREG6)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1530 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1530)))
		(_variable (_external pic17c42.cpu86instr.DECREG7 (. cpu86instr DECREG7)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15434 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15434)))
		(_variable (_external pic17c42.cpu86instr.SHFTROT0 (. cpu86instr SHFTROT0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15436 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15436)))
		(_variable (_external pic17c42.cpu86instr.SHFTROT1 (. cpu86instr SHFTROT1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15438 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15438)))
		(_variable (_external pic17c42.cpu86instr.SHFTROT2 (. cpu86instr SHFTROT2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15440 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15440)))
		(_variable (_external pic17c42.cpu86instr.SHFTROT3 (. cpu86instr SHFTROT3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1548 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1548)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R0 (. cpu86instr MOVI2R0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1550 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1550)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R1 (. cpu86instr MOVI2R1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1552 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1552)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R2 (. cpu86instr MOVI2R2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1554 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1554)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R3 (. cpu86instr MOVI2R3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1556 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1556)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R4 (. cpu86instr MOVI2R4)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1558 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1558)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R5 (. cpu86instr MOVI2R5)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1560 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1560)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R6 (. cpu86instr MOVI2R6)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1562 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1562)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R7 (. cpu86instr MOVI2R7)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1564 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1564)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R8 (. cpu86instr MOVI2R8)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1566 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1566)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R9 (. cpu86instr MOVI2R9)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1568 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1568)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R10 (. cpu86instr MOVI2R10)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1570 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1570)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R11 (. cpu86instr MOVI2R11)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1572 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1572)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R12 (. cpu86instr MOVI2R12)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1574 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1574)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R13 (. cpu86instr MOVI2R13)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1576 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1576)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R14 (. cpu86instr MOVI2R14)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1578 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1578)))
		(_variable (_external pic17c42.cpu86instr.MOVI2R15 (. cpu86instr MOVI2R15)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1580 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1580)))
		(_variable (_external pic17c42.cpu86instr.MOVI2RM0 (. cpu86instr MOVI2RM0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1582 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1582)))
		(_variable (_external pic17c42.cpu86instr.MOVI2RM1 (. cpu86instr MOVI2RM1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1588 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1588)))
		(_variable (_external pic17c42.cpu86instr.MOVM2A0 (. cpu86instr MOVM2A0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1590 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1590)))
		(_variable (_external pic17c42.cpu86instr.MOVM2A1 (. cpu86instr MOVM2A1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1592 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1592)))
		(_variable (_external pic17c42.cpu86instr.MOVA2M0 (. cpu86instr MOVA2M0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1594 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1594)))
		(_variable (_external pic17c42.cpu86instr.MOVA2M1 (. cpu86instr MOVA2M1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1596 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1596)))
		(_variable (_external pic17c42.cpu86instr.MOVRM2R0 (. cpu86instr MOVRM2R0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1598 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1598)))
		(_variable (_external pic17c42.cpu86instr.MOVRM2R1 (. cpu86instr MOVRM2R1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15100 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15100)))
		(_variable (_external pic17c42.cpu86instr.MOVRM2R2 (. cpu86instr MOVRM2R2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15102 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15102)))
		(_variable (_external pic17c42.cpu86instr.MOVRM2R3 (. cpu86instr MOVRM2R3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1584 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1584)))
		(_variable (_external pic17c42.cpu86instr.MOVS2RM (. cpu86instr MOVS2RM)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~1586 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~1586)))
		(_variable (_external pic17c42.cpu86instr.MOVRM2S (. cpu86instr MOVRM2S)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15354 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15354)))
		(_variable (_external pic17c42.cpu86instr.LEA (. cpu86instr LEA)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15358 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15358)))
		(_variable (_external pic17c42.cpu86instr.LES (. cpu86instr LES)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15356 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15356)))
		(_variable (_external pic17c42.cpu86instr.LDS (. cpu86instr LDS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15360 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15360)))
		(_variable (_external pic17c42.cpu86instr.CBW (. cpu86instr CBW)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15362 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15362)))
		(_variable (_external pic17c42.cpu86instr.CWD (. cpu86instr CWD)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15364 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15364)))
		(_variable (_external pic17c42.cpu86instr.AAS (. cpu86instr AAS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15366 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15366)))
		(_variable (_external pic17c42.cpu86instr.DAS (. cpu86instr DAS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15368 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15368)))
		(_variable (_external pic17c42.cpu86instr.AAA (. cpu86instr AAA)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15370 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15370)))
		(_variable (_external pic17c42.cpu86instr.DAA (. cpu86instr DAA)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15372 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15372)))
		(_variable (_external pic17c42.cpu86instr.AAM (. cpu86instr AAM)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15374 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15374)))
		(_variable (_external pic17c42.cpu86instr.AAD (. cpu86instr AAD)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15104 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15104)))
		(_variable (_external pic17c42.cpu86instr.SEGOPES (. cpu86instr SEGOPES)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15106 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15106)))
		(_variable (_external pic17c42.cpu86instr.SEGOPCS (. cpu86instr SEGOPCS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15108 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15108)))
		(_variable (_external pic17c42.cpu86instr.SEGOPSS (. cpu86instr SEGOPSS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15110 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15110)))
		(_variable (_external pic17c42.cpu86instr.SEGOPDS (. cpu86instr SEGOPDS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15380 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15380)))
		(_variable (_external pic17c42.cpu86instr.HLT (. cpu86instr HLT)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15112 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15112)))
		(_variable (_external pic17c42.cpu86instr.ADDRM2R0 (. cpu86instr ADDRM2R0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15114 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15114)))
		(_variable (_external pic17c42.cpu86instr.ADDRM2R1 (. cpu86instr ADDRM2R1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15116 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15116)))
		(_variable (_external pic17c42.cpu86instr.ADDRM2R2 (. cpu86instr ADDRM2R2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15118 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15118)))
		(_variable (_external pic17c42.cpu86instr.ADDRM2R3 (. cpu86instr ADDRM2R3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15120 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15120)))
		(_variable (_external pic17c42.cpu86instr.ADCRM2R0 (. cpu86instr ADCRM2R0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15122 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15122)))
		(_variable (_external pic17c42.cpu86instr.ADCRM2R1 (. cpu86instr ADCRM2R1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15124 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15124)))
		(_variable (_external pic17c42.cpu86instr.ADCRM2R2 (. cpu86instr ADCRM2R2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15126 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15126)))
		(_variable (_external pic17c42.cpu86instr.ADCRM2R3 (. cpu86instr ADCRM2R3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15128 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15128)))
		(_variable (_external pic17c42.cpu86instr.SUBRM2R0 (. cpu86instr SUBRM2R0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15130 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15130)))
		(_variable (_external pic17c42.cpu86instr.SUBRM2R1 (. cpu86instr SUBRM2R1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15132 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15132)))
		(_variable (_external pic17c42.cpu86instr.SUBRM2R2 (. cpu86instr SUBRM2R2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15134 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15134)))
		(_variable (_external pic17c42.cpu86instr.SUBRM2R3 (. cpu86instr SUBRM2R3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15136 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15136)))
		(_variable (_external pic17c42.cpu86instr.SBBRM2R0 (. cpu86instr SBBRM2R0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15138 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15138)))
		(_variable (_external pic17c42.cpu86instr.SBBRM2R1 (. cpu86instr SBBRM2R1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15140 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15140)))
		(_variable (_external pic17c42.cpu86instr.SBBRM2R2 (. cpu86instr SBBRM2R2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15142 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15142)))
		(_variable (_external pic17c42.cpu86instr.SBBRM2R3 (. cpu86instr SBBRM2R3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15144 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15144)))
		(_variable (_external pic17c42.cpu86instr.CMPRM2R0 (. cpu86instr CMPRM2R0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15146 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15146)))
		(_variable (_external pic17c42.cpu86instr.CMPRM2R1 (. cpu86instr CMPRM2R1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15148 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15148)))
		(_variable (_external pic17c42.cpu86instr.CMPRM2R2 (. cpu86instr CMPRM2R2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15150 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15150)))
		(_variable (_external pic17c42.cpu86instr.CMPRM2R3 (. cpu86instr CMPRM2R3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15152 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15152)))
		(_variable (_external pic17c42.cpu86instr.ANDRM2R0 (. cpu86instr ANDRM2R0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15154 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15154)))
		(_variable (_external pic17c42.cpu86instr.ANDRM2R1 (. cpu86instr ANDRM2R1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15156 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15156)))
		(_variable (_external pic17c42.cpu86instr.ANDRM2R2 (. cpu86instr ANDRM2R2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15158 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15158)))
		(_variable (_external pic17c42.cpu86instr.ANDRM2R3 (. cpu86instr ANDRM2R3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15160 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_variable (_external pic17c42.cpu86instr.ORRM2R0 (. cpu86instr ORRM2R0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15162 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15162)))
		(_variable (_external pic17c42.cpu86instr.ORRM2R1 (. cpu86instr ORRM2R1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15164 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15164)))
		(_variable (_external pic17c42.cpu86instr.ORRM2R2 (. cpu86instr ORRM2R2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15166 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15166)))
		(_variable (_external pic17c42.cpu86instr.ORRM2R3 (. cpu86instr ORRM2R3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15168 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15168)))
		(_variable (_external pic17c42.cpu86instr.XORRM2R0 (. cpu86instr XORRM2R0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15170 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15170)))
		(_variable (_external pic17c42.cpu86instr.XORRM2R1 (. cpu86instr XORRM2R1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15172 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15172)))
		(_variable (_external pic17c42.cpu86instr.XORRM2R2 (. cpu86instr XORRM2R2)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15174 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15174)))
		(_variable (_external pic17c42.cpu86instr.XORRM2R3 (. cpu86instr XORRM2R3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15214 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15214)))
		(_variable (_external pic17c42.cpu86instr.TESTRMR0 (. cpu86instr TESTRMR0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15216 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15216)))
		(_variable (_external pic17c42.cpu86instr.TESTRMR1 (. cpu86instr TESTRMR1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15176 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15176)))
		(_variable (_external pic17c42.cpu86instr.O80I2RM (. cpu86instr O80I2RM)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15178 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15178)))
		(_variable (_external pic17c42.cpu86instr.O81I2RM (. cpu86instr O81I2RM)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15180 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15180)))
		(_variable (_external pic17c42.cpu86instr.O83I2RM (. cpu86instr O83I2RM)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15222 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15222)))
		(_variable (_external pic17c42.cpu86instr.F6INSTR (. cpu86instr F6INSTR)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15224 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15224)))
		(_variable (_external pic17c42.cpu86instr.F7INSTR (. cpu86instr F7INSTR)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15182 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15182)))
		(_variable (_external pic17c42.cpu86instr.ADDI2AX0 (. cpu86instr ADDI2AX0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15184 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15184)))
		(_variable (_external pic17c42.cpu86instr.ADDI2AX1 (. cpu86instr ADDI2AX1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15186 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15186)))
		(_variable (_external pic17c42.cpu86instr.ADCI2AX0 (. cpu86instr ADCI2AX0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15188 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15188)))
		(_variable (_external pic17c42.cpu86instr.ADCI2AX1 (. cpu86instr ADCI2AX1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15190 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15190)))
		(_variable (_external pic17c42.cpu86instr.SUBI2AX0 (. cpu86instr SUBI2AX0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15192 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15192)))
		(_variable (_external pic17c42.cpu86instr.SUBI2AX1 (. cpu86instr SUBI2AX1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15194 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15194)))
		(_variable (_external pic17c42.cpu86instr.SBBI2AX0 (. cpu86instr SBBI2AX0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15196 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15196)))
		(_variable (_external pic17c42.cpu86instr.SBBI2AX1 (. cpu86instr SBBI2AX1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15198 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15198)))
		(_variable (_external pic17c42.cpu86instr.CMPI2AX0 (. cpu86instr CMPI2AX0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15200 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15200)))
		(_variable (_external pic17c42.cpu86instr.CMPI2AX1 (. cpu86instr CMPI2AX1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15202 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15202)))
		(_variable (_external pic17c42.cpu86instr.ANDI2AX0 (. cpu86instr ANDI2AX0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15204 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15204)))
		(_variable (_external pic17c42.cpu86instr.ANDI2AX1 (. cpu86instr ANDI2AX1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15206 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15206)))
		(_variable (_external pic17c42.cpu86instr.ORI2AX0 (. cpu86instr ORI2AX0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15208 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15208)))
		(_variable (_external pic17c42.cpu86instr.ORI2AX1 (. cpu86instr ORI2AX1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15210 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15210)))
		(_variable (_external pic17c42.cpu86instr.XORI2AX0 (. cpu86instr XORI2AX0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15212 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15212)))
		(_variable (_external pic17c42.cpu86instr.XORI2AX1 (. cpu86instr XORI2AX1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15218 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15218)))
		(_variable (_external pic17c42.cpu86instr.TESTI2AX0 (. cpu86instr TESTI2AX0)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15220 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15220)))
		(_variable (_external pic17c42.cpu86instr.TESTI2AX1 (. cpu86instr TESTI2AX1)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15338 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15338)))
		(_variable (_external pic17c42.cpu86instr.XCHGAX (. cpu86instr XCHGAX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15340 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15340)))
		(_variable (_external pic17c42.cpu86instr.XCHGCX (. cpu86instr XCHGCX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15342 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15342)))
		(_variable (_external pic17c42.cpu86instr.XCHGDX (. cpu86instr XCHGDX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15344 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15344)))
		(_variable (_external pic17c42.cpu86instr.XCHGBX (. cpu86instr XCHGBX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15346 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15346)))
		(_variable (_external pic17c42.cpu86instr.XCHGSP (. cpu86instr XCHGSP)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15348 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15348)))
		(_variable (_external pic17c42.cpu86instr.XCHGBP (. cpu86instr XCHGBP)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15350 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15350)))
		(_variable (_external pic17c42.cpu86instr.XCHGSI (. cpu86instr XCHGSI)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15352 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15352)))
		(_variable (_external pic17c42.cpu86instr.XCHGDI (. cpu86instr XCHGDI)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15334 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15334)))
		(_variable (_external pic17c42.cpu86instr.XCHGW (. cpu86instr XCHGW)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15336 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15336)))
		(_variable (_external pic17c42.cpu86instr.XCHGB (. cpu86instr XCHGB)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15226 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15226)))
		(_variable (_external pic17c42.cpu86instr.CLC (. cpu86instr CLC)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15228 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15228)))
		(_variable (_external pic17c42.cpu86instr.CMC (. cpu86instr CMC)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15230 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15230)))
		(_variable (_external pic17c42.cpu86instr.STC (. cpu86instr STC)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15232 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15232)))
		(_variable (_external pic17c42.cpu86instr.CLD (. cpu86instr CLD)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15234 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15234)))
		(_variable (_external pic17c42.cpu86instr.STDx (. cpu86instr STDx)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15236 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15236)))
		(_variable (_external pic17c42.cpu86instr.CLI (. cpu86instr CLI)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15238 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15238)))
		(_variable (_external pic17c42.cpu86instr.STI (. cpu86instr STI)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15240 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15240)))
		(_variable (_external pic17c42.cpu86instr.LAHF (. cpu86instr LAHF)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15242 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15242)))
		(_variable (_external pic17c42.cpu86instr.SAHF (. cpu86instr SAHF)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15286 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15286)))
		(_variable (_external pic17c42.cpu86instr.PUSHAX (. cpu86instr PUSHAX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15288 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15288)))
		(_variable (_external pic17c42.cpu86instr.PUSHCX (. cpu86instr PUSHCX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15290 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15290)))
		(_variable (_external pic17c42.cpu86instr.PUSHDX (. cpu86instr PUSHDX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15292 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15292)))
		(_variable (_external pic17c42.cpu86instr.PUSHBX (. cpu86instr PUSHBX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15294 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15294)))
		(_variable (_external pic17c42.cpu86instr.PUSHSP (. cpu86instr PUSHSP)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15296 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15296)))
		(_variable (_external pic17c42.cpu86instr.PUSHBP (. cpu86instr PUSHBP)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15298 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15298)))
		(_variable (_external pic17c42.cpu86instr.PUSHSI (. cpu86instr PUSHSI)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15300 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15300)))
		(_variable (_external pic17c42.cpu86instr.PUSHDI (. cpu86instr PUSHDI)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15282 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15282)))
		(_variable (_external pic17c42.cpu86instr.PUSHF (. cpu86instr PUSHF)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15284 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15284)))
		(_variable (_external pic17c42.cpu86instr.POPF (. cpu86instr POPF)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15310 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15310)))
		(_variable (_external pic17c42.cpu86instr.POPAX (. cpu86instr POPAX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15312 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15312)))
		(_variable (_external pic17c42.cpu86instr.POPCX (. cpu86instr POPCX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15314 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15314)))
		(_variable (_external pic17c42.cpu86instr.POPDX (. cpu86instr POPDX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15316 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15316)))
		(_variable (_external pic17c42.cpu86instr.POPBX (. cpu86instr POPBX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15318 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15318)))
		(_variable (_external pic17c42.cpu86instr.POPSP (. cpu86instr POPSP)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15320 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15320)))
		(_variable (_external pic17c42.cpu86instr.POPBP (. cpu86instr POPBP)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15322 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15322)))
		(_variable (_external pic17c42.cpu86instr.POPSI (. cpu86instr POPSI)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15324 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15324)))
		(_variable (_external pic17c42.cpu86instr.POPDI (. cpu86instr POPDI)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15332 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15332)))
		(_variable (_external pic17c42.cpu86instr.POPRM (. cpu86instr POPRM)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15326 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15326)))
		(_variable (_external pic17c42.cpu86instr.POPES (. cpu86instr POPES)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15328 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15328)))
		(_variable (_external pic17c42.cpu86instr.POPSS (. cpu86instr POPSS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15330 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15330)))
		(_variable (_external pic17c42.cpu86instr.POPDS (. cpu86instr POPDS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15302 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15302)))
		(_variable (_external pic17c42.cpu86instr.PUSHES (. cpu86instr PUSHES)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15304 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15304)))
		(_variable (_external pic17c42.cpu86instr.PUSHCS (. cpu86instr PUSHCS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15306 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15306)))
		(_variable (_external pic17c42.cpu86instr.PUSHSS (. cpu86instr PUSHSS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15308 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15308)))
		(_variable (_external pic17c42.cpu86instr.PUSHDS (. cpu86instr PUSHDS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15276 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15276)))
		(_variable (_external pic17c42.cpu86instr.JMPS (. cpu86instr JMPS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15278 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15278)))
		(_variable (_external pic17c42.cpu86instr.JMP (. cpu86instr JMP)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15280 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15280)))
		(_variable (_external pic17c42.cpu86instr.JMPDIS (. cpu86instr JMPDIS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15382 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15382)))
		(_variable (_external pic17c42.cpu86instr.LOOPCX (. cpu86instr LOOPCX)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15384 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15384)))
		(_variable (_external pic17c42.cpu86instr.LOOPZ (. cpu86instr LOOPZ)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15386 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15386)))
		(_variable (_external pic17c42.cpu86instr.LOOPNZ (. cpu86instr LOOPNZ)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15388 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15388)))
		(_variable (_external pic17c42.cpu86instr.JCXZ (. cpu86instr JCXZ)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15442 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15442)))
		(_variable (_external pic17c42.cpu86instr.FEINSTR (. cpu86instr FEINSTR)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15444 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15444)))
		(_variable (_external pic17c42.cpu86instr.FFINSTR (. cpu86instr FFINSTR)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15390 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15390)))
		(_variable (_external pic17c42.cpu86instr.CALL (. cpu86instr CALL)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15392 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15392)))
		(_variable (_external pic17c42.cpu86instr.CALLDIS (. cpu86instr CALLDIS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15394 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15394)))
		(_variable (_external pic17c42.cpu86instr.RET (. cpu86instr RET)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15396 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15396)))
		(_variable (_external pic17c42.cpu86instr.RETDIS (. cpu86instr RETDIS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15398 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15398)))
		(_variable (_external pic17c42.cpu86instr.RETO (. cpu86instr RETO)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15400 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15400)))
		(_variable (_external pic17c42.cpu86instr.RETDISO (. cpu86instr RETDISO)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15402 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15402)))
		(_variable (_external pic17c42.cpu86instr.INT (. cpu86instr INT)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15404 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15404)))
		(_variable (_external pic17c42.cpu86instr.INT3 (. cpu86instr INT3)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15406 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15406)))
		(_variable (_external pic17c42.cpu86instr.INTO (. cpu86instr INTO)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15408 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15408)))
		(_variable (_external pic17c42.cpu86instr.IRET (. cpu86instr IRET)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15422 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15422)))
		(_variable (_external pic17c42.cpu86instr.LODSB (. cpu86instr LODSB)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15424 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15424)))
		(_variable (_external pic17c42.cpu86instr.LODSW (. cpu86instr LODSW)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15426 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15426)))
		(_variable (_external pic17c42.cpu86instr.STOSB (. cpu86instr STOSB)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15428 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15428)))
		(_variable (_external pic17c42.cpu86instr.STOSW (. cpu86instr STOSW)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15410 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15410)))
		(_variable (_external pic17c42.cpu86instr.MOVSB (. cpu86instr MOVSB)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15412 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15412)))
		(_variable (_external pic17c42.cpu86instr.MOVSW (. cpu86instr MOVSW)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15414 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15414)))
		(_variable (_external pic17c42.cpu86instr.CMPSB (. cpu86instr CMPSB)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15416 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15416)))
		(_variable (_external pic17c42.cpu86instr.CMPSW (. cpu86instr CMPSW)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15418 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15418)))
		(_variable (_external pic17c42.cpu86instr.SCASB (. cpu86instr SCASB)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15420 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15420)))
		(_variable (_external pic17c42.cpu86instr.SCASW (. cpu86instr SCASW)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15430 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15430)))
		(_variable (_external pic17c42.cpu86instr.REPNE (. cpu86instr REPNE)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15432 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15432)))
		(_variable (_external pic17c42.cpu86instr.REPE (. cpu86instr REPE)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15244 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15244)))
		(_variable (_external pic17c42.cpu86instr.JZ (. cpu86instr JZ)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15246 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15246)))
		(_variable (_external pic17c42.cpu86instr.JL (. cpu86instr JL)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15248 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15248)))
		(_variable (_external pic17c42.cpu86instr.JLE (. cpu86instr JLE)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15250 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15250)))
		(_variable (_external pic17c42.cpu86instr.JB (. cpu86instr JB)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15252 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15252)))
		(_variable (_external pic17c42.cpu86instr.JBE (. cpu86instr JBE)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15254 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15254)))
		(_variable (_external pic17c42.cpu86instr.JP (. cpu86instr JP)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15256 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15256)))
		(_variable (_external pic17c42.cpu86instr.JO (. cpu86instr JO)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15258 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15258)))
		(_variable (_external pic17c42.cpu86instr.JS (. cpu86instr JS)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15260 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15260)))
		(_variable (_external pic17c42.cpu86instr.JNE (. cpu86instr JNE)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15262 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15262)))
		(_variable (_external pic17c42.cpu86instr.JNL (. cpu86instr JNL)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15264 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15264)))
		(_variable (_external pic17c42.cpu86instr.JNLE (. cpu86instr JNLE)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15266 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15266)))
		(_variable (_external pic17c42.cpu86instr.JNB (. cpu86instr JNB)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15268 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15268)))
		(_variable (_external pic17c42.cpu86instr.JNBE (. cpu86instr JNBE)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15270 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15270)))
		(_variable (_external pic17c42.cpu86instr.JNP (. cpu86instr JNP)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15272 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15272)))
		(_variable (_external pic17c42.cpu86instr.JNO (. cpu86instr JNO)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15274 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15274)))
		(_variable (_external pic17c42.cpu86instr.JNS (. cpu86instr JNS)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1536 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1536)))
		(_variable (_external pic17c42.cpu86pack.MDBUS_IN (. cpu86pack MDBUS_IN)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~1590 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~1590)))
		(_variable (_external pic17c42.cpu86pack.PORT_00_EA (. cpu86pack PORT_00_EA)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{31~downto~0}~1512 (. cpu86pack ~STD_LOGIC_VECTOR{31~downto~0}~1512)))
		(_variable (_external pic17c42.cpu86pack.DONTCARE (. cpu86pack DONTCARE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~1588 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~1588)))
		(_variable (_external pic17c42.cpu86pack.PORT_00_DX (. cpu86pack PORT_00_DX)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15106 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15106)))
		(_variable (_external pic17c42.cpu86pack.REG_AX (. cpu86pack REG_AX)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15160 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15160)))
		(_variable (_external pic17c42.cpu86pack.ALU_PASSA (. cpu86pack ALU_PASSA)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1554 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1554)))
		(_variable (_external pic17c42.cpu86pack.ALUBUS_OUT (. cpu86pack ALUBUS_OUT)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1534 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1534)))
		(_variable (_external pic17c42.cpu86pack.ALUBUS_IN (. cpu86pack ALUBUS_IN)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15126 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15126)))
		(_variable (_external pic17c42.cpu86pack.REG_CONST1 (. cpu86pack REG_CONST1)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15196 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15196)))
		(_variable (_external pic17c42.cpu86pack.ALU_INC (. cpu86pack ALU_INC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{9~downto~0}~1564 (. cpu86pack ~STD_LOGIC_VECTOR{9~downto~0}~1564)))
		(_variable (_external pic17c42.cpu86pack.NB_CS_IP (. cpu86pack NB_CS_IP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15156 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15156)))
		(_variable (_external pic17c42.cpu86pack.ALU_REGL (. cpu86pack ALU_REGL)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15182 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15182)))
		(_variable (_external pic17c42.cpu86pack.ALU_ROL (. cpu86pack ALU_ROL)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{9~downto~0}~1576 (. cpu86pack ~STD_LOGIC_VECTOR{9~downto~0}~1576)))
		(_variable (_external pic17c42.cpu86pack.NB_DS_EA (. cpu86pack NB_DS_EA)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15124 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15124)))
		(_variable (_external pic17c42.cpu86pack.REG_MDBUS (. cpu86pack REG_MDBUS)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1530 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1530)))
		(_variable (_external pic17c42.cpu86pack.DATAIN_IN (. cpu86pack DATAIN_IN)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1558 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1558)))
		(_variable (_external pic17c42.cpu86pack.DIBUS_OUT (. cpu86pack DIBUS_OUT)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1550 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1550)))
		(_variable (_external pic17c42.cpu86pack.SALUBUS_IN (. cpu86pack SALUBUS_IN)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1552 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1552)))
		(_variable (_external pic17c42.cpu86pack.SMDBUS_IN (. cpu86pack SMDBUS_IN)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1532 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1532)))
		(_variable (_external pic17c42.cpu86pack.EABUS_IN (. cpu86pack EABUS_IN)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15162 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15162)))
		(_variable (_external pic17c42.cpu86pack.ALU_TEMP (. cpu86pack ALU_TEMP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1538 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1538)))
		(_variable (_external pic17c42.cpu86pack.ES_IN (. cpu86pack ES_IN)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1544 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1544)))
		(_variable (_external pic17c42.cpu86pack.DS_IN (. cpu86pack DS_IN)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15242 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15242)))
		(_variable (_external pic17c42.cpu86pack.ALU_SEXT (. cpu86pack ALU_SEXT)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15110 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15110)))
		(_variable (_external pic17c42.cpu86pack.REG_DX (. cpu86pack REG_DX)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15250 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15250)))
		(_variable (_external pic17c42.cpu86pack.ALU_DAA (. cpu86pack ALU_DAA)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{4~downto~0}~1510 (. cpu86pack ~STD_LOGIC_VECTOR{4~downto~0}~1510)))
		(_variable (_external pic17c42.cpu86pack.DIV_MCD_C (. cpu86pack DIV_MCD_C)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15132 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15132)))
		(_variable (_external pic17c42.cpu86pack.ALU_ADD (. cpu86pack ALU_ADD)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15122 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15122)))
		(_variable (_external pic17c42.cpu86pack.REG_DATAIN (. cpu86pack REG_DATAIN)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15220 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15220)))
		(_variable (_external pic17c42.cpu86pack.ALU_TEST2 (. cpu86pack ALU_TEST2)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{4~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{4~downto~0}~15)))
		(_variable (_external pic17c42.cpu86pack.MUL_MCD_C (. cpu86pack MUL_MCD_C)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15206 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15206)))
		(_variable (_external pic17c42.cpu86pack.ALU_CMC (. cpu86pack ALU_CMC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15130 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15130)))
		(_variable (_external pic17c42.cpu86pack.REG_AH (. cpu86pack REG_AH)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15166 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15166)))
		(_variable (_external pic17c42.cpu86pack.ALU_LAHF (. cpu86pack ALU_LAHF)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15164 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15164)))
		(_variable (_external pic17c42.cpu86pack.ALU_SAHF (. cpu86pack ALU_SAHF)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15114 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15114)))
		(_variable (_external pic17c42.cpu86pack.REG_SP (. cpu86pack REG_SP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~1592 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~1592)))
		(_variable (_external pic17c42.cpu86pack.NB_SS_SP (. cpu86pack NB_SS_SP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15128 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15128)))
		(_variable (_external pic17c42.cpu86pack.REG_CONST2 (. cpu86pack REG_CONST2)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15152 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15152)))
		(_variable (_external pic17c42.cpu86pack.ALU_PUSH (. cpu86pack ALU_PUSH)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1556 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1556)))
		(_variable (_external pic17c42.cpu86pack.CCBUS_OUT (. cpu86pack CCBUS_OUT)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15154 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15154)))
		(_variable (_external pic17c42.cpu86pack.ALU_POP (. cpu86pack ALU_POP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1546 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1546)))
		(_variable (_external pic17c42.cpu86pack.SDATAIN_IN (. cpu86pack SDATAIN_IN)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1540 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1540)))
		(_variable (_external pic17c42.cpu86pack.CS_IN (. cpu86pack CS_IN)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{9~downto~0}~1598 (. cpu86pack ~STD_LOGIC_VECTOR{9~downto~0}~1598)))
		(_variable (_external pic17c42.cpu86pack.LD_CS_IP (. cpu86pack LD_CS_IP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{9~downto~0}~1586 (. cpu86pack ~STD_LOGIC_VECTOR{9~downto~0}~1586)))
		(_variable (_external pic17c42.cpu86pack.DISP_CS_IP (. cpu86pack DISP_CS_IP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15108 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15108)))
		(_variable (_external pic17c42.cpu86pack.REG_CX (. cpu86pack REG_CX)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15198 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15198)))
		(_variable (_external pic17c42.cpu86pack.ALU_DEC (. cpu86pack ALU_DEC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1560 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1560)))
		(_variable (_external pic17c42.cpu86pack.IPBUS_OUT (. cpu86pack IPBUS_OUT)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{9~downto~0}~15104 (. cpu86pack ~STD_LOGIC_VECTOR{9~downto~0}~15104)))
		(_variable (_external pic17c42.cpu86pack.MD_EA2_DS (. cpu86pack MD_EA2_DS)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~1594 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~1594)))
		(_variable (_external pic17c42.cpu86pack.LD_SS_SP (. cpu86pack LD_SS_SP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{9~downto~0}~15102 (. cpu86pack ~STD_LOGIC_VECTOR{9~downto~0}~15102)))
		(_variable (_external pic17c42.cpu86pack.IPB_CS_IP (. cpu86pack IPB_CS_IP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15200 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15200)))
		(_variable (_external pic17c42.cpu86pack.ALU_CLRTIF (. cpu86pack ALU_CLRTIF)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15118 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15118)))
		(_variable (_external pic17c42.cpu86pack.REG_SI (. cpu86pack REG_SI)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15120 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15120)))
		(_variable (_external pic17c42.cpu86pack.REG_DI (. cpu86pack REG_DI)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15202 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15202)))
		(_variable (_external pic17c42.cpu86pack.ALU_CMPS (. cpu86pack ALU_CMPS)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15204 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15204)))
		(_variable (_external pic17c42.cpu86pack.ALU_SCAS (. cpu86pack ALU_SCAS)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 514 )
		(33686018 131586 )
		(33686018 50463234 )
		(33686018 131586 )
		(33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 514 )
		(131586 )
		(50463234 33751811 771 )
		(33686018 )
		(131843 )
		(707406378 1819035936 1818322789 1229476640 1378833478 1413567567 1852383301 1970435187 1869182051 1881677934 694382450 707403808 42 )
		(771 )
		(33686018 33686018 )
		(770 )
		(1381388109 542323277 1330454586 1396908118 1195725356 1835355439 544830063 544501614 1768710518 100 )
		(707406378 1819035936 1818322789 1095060512 1701867296 1684955506 1869424672 825310564 1881677865 694382450 707403808 42 )
		(707406378 1819035936 1818322789 1397050400 1396984879 1701867296 1684955506 1869424672 825310564 1881677865 694382450 707403808 42 )
		(33686018 33751554 770 )
		(33686018 33751810 770 )
		(197379 )
		(514 )
		(707406378 1819035936 1818322789 792151584 1830827590 1836213359 1701406240 538993772 1869770792 538978659 2763306 )
		(515 )
		(33686018 33751554 )
		(50463235 33751554 770 )
		(33686274 33751554 771 )
		(33686018 50463490 )
		(33686018 33686274 )
		(33686018 50528770 )
		(33686274 33686018 771 )
		(707406378 793134624 1377846598 1766213445 1029991525 540094769 1701604425 543973735 1953721929 1769235317 706768495 10794 )
		(50528770 )
		(33751554 )
		(33751555 )
		(33686018 50529026 )
		(33686018 33751810 )
		(33686275 33751811 770 )
		(33686274 33686275 770 )
		(50463234 33751810 770 )
		(50463234 33686018 770 )
		(50463234 50463234 770 )
		(50463234 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(707406378 1802392864 1853321070 1936607520 1668641396 1852795252 544175136 1868784996 673211748 1668248176 706748457 10794 )
	)
	(_model . rtl 4 -1
	)
)
V 000049 55 10916         1557997304387 regshift
(_unit VHDL (regshiftmux 0 39 (regshift 0 66 ))
	(_version v98)
	(_time 1557997304388 2019.05.16 12:01:44)
	(_source (\./src/regshiftmux_regshift.vhd\))
	(_use (.(cpu86pack))(.(cpu86instr))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b0b1b2e4b5e7e3a7b3b7b9b7a9eae7b7b4b6e4b7b5b7b8)
	(_entity
		(_time 1557997304378)
		(_use (.(cpu86pack))(.(cpu86instr))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 42 (_entity (_in ))))
		(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal latchm ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal mux_addr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mux_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal mux_reg ~STD_LOGIC_VECTOR{2~downto~0}~122 0 48 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal nbreq ~STD_LOGIC_VECTOR{2~downto~0}~124 0 49 (_entity (_in ))))
		(_port (_internal regplus1 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_port (_internal ldposplus1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
		(_port (_internal irq ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
		(_port (_internal inta2_s ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal irq_type ~STD_LOGIC_VECTOR{1~downto~0}~12 0 56 (_entity (_in ))))
		(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 57 (_entity (_out ))))
		(_port (_internal halt_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal lutbus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 59 (_entity (_out ))))
		(_port (_internal reg1free ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_buffer ))))
		(_port (_internal reg1freed ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_buffer ))))
		(_port (_internal regnbok ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{71~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 71)(i 0))))))
		(_signal (_internal reg72_s ~STD_LOGIC_VECTOR{71~downto~0}~13 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal regcnt_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal ldpos_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ireg_s ~STD_LOGIC_VECTOR{7~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal mod_s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rm_s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal opcreg_s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal opcdata_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal opcaddr_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal nbreq_s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal flush_req1_s ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal flush_req2_s ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_alias((instr(0))(ireg_s)))(_target(16(0)))(_sensitivity(25)))))
			(line__86(_architecture 1 0 86 (_assignment (_simple)(_alias((instr(1))(mod_s)))(_target(16(1)))(_sensitivity(26)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_alias((instr(3))(rm_s)))(_target(16(3)))(_sensitivity(27)))))
			(line__88(_architecture 3 0 88 (_assignment (_simple)(_alias((instr(2))(opcreg_s)))(_target(16(2)))(_sensitivity(28)))))
			(line__89(_architecture 4 0 89 (_assignment (_simple)(_alias((instr(4))(opcdata_s(d_7_0))(opcdata_s(d_15_8))))(_target(16(4)))(_sensitivity(29(d_15_8))(29(d_7_0))))))
			(line__90(_architecture 5 0 90 (_assignment (_simple)(_alias((instr(5))(opcaddr_s(d_7_0))(opcaddr_s(d_15_8))))(_target(16(5)))(_sensitivity(30(d_15_8))(30(d_7_0))))))
			(line__92(_architecture 6 0 92 (_assignment (_simple)(_alias((instr(6))(nbreq_s)))(_target(16(6)))(_sensitivity(31)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(17))(_sensitivity(25)))))
			(line__101(_architecture 8 0 101 (_process (_target(23)(24)(32)(33))(_sensitivity(0)(11)(2)(4)(8)(9)(10)(20)(23)(24)(32)(33))(_dssslsensitivity 2))))
			(line__130(_architecture 9 0 130 (_assignment (_simple)(_target(19))(_sensitivity(24)))))
			(line__132(_architecture 10 0 132 (_process (_target(20))(_sensitivity(0)(11)(19))(_dssslsensitivity 2))))
			(line__141(_architecture 11 0 141 (_assignment (_simple)(_target(21))(_sensitivity(8)(23)))))
			(line__143(_architecture 12 0 143 (_assignment (_simple)(_alias((lutbus)(reg72_s(d_71_56))))(_target(18))(_sensitivity(22(d_71_56))))))
			(line__151(_architecture 13 0 151 (_process (_target(22(d_7_0))(22(d_15_8))(22(d_23_16))(22(d_31_24))(22(d_39_32))(22(d_47_40))(22(d_55_48))(22(d_63_56))(22(d_71_64))(22))(_sensitivity(0)(11)(1)(3)(4)(8)(22)(24))(_dssslsensitivity 2))))
			(line__188(_architecture 14 0 188 (_process (_target(29))(_sensitivity(0)(11)(4)(6)(22(d_39_24))(22(d_39_32))(22(d_47_32))(22(d_47_40))(22(d_55_40))(22(d_55_48))(22(d_63_48))(22(d_63_56)))(_dssslsensitivity 2))))
			(line__215(_architecture 15 0 215 (_process (_target(30))(_sensitivity(0)(11)(1)(4)(5)(12)(13)(14)(15)(22(d_55_40))(22(55))(22(d_55_48))(22(d_63_48))(22(63))(22(d_63_56)))(_dssslsensitivity 2))))
			(line__250(_architecture 16 0 250 (_process (_target(28))(_sensitivity(0)(11)(4)(7)(22(d_58_56))(22(d_68_67))(22(d_66_64))(22(d_61_59)))(_dssslsensitivity 2))))
			(line__275(_architecture 17 0 275 (_process (_target(25)(26)(27)(31))(_sensitivity(0)(11)(4)(5)(8)(12)(13)(22(d_58_56))(22(d_63_62))(22(d_71_64)))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1514 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1514)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1516 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1516)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1518 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1518)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1520 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1520)))
		(_type (_external ~extpic17c42.cpu86pack.instruction_type (. cpu86pack instruction_type)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15380 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15380)))
		(_variable (_external pic17c42.cpu86instr.HLT (. cpu86instr HLT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15378 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15378)))
		(_variable (_external pic17c42.cpu86instr.NOP (. cpu86instr NOP)))
		(_type (_external ~extpic17c42.cpu86instr.~STD_LOGIC_VECTOR{7~downto~0}~15402 (. cpu86instr ~STD_LOGIC_VECTOR{7~downto~0}~15402)))
		(_variable (_external pic17c42.cpu86instr.INT (. cpu86instr INT)))
	)
	(_static
		(33686018 )
		(50529027 )
		(33686018 )
		(50529027 )
		(33686019 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(134744072 134744072 )
		(134744072 134744072 134744072 134744072 )
		(134744072 134744072 134744072 134744072 134744072 134744072 )
		(134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 )
		(134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 )
		(134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 514 )
		(33686018 33686018 33686018 33686018 )
		(33686018 50528770 33686018 33686018 )
		(33686018 33686274 33686018 33686018 )
		(131586 )
		(131586 )
		(526344 )
		(514 )
		(131586 )
		(197122 )
		(131586 )
		(514 )
		(131843 )
		(131842 )
		(197123 )
		(197379 )
	)
	(_model . regshift 18 -1
	)
)
V 000044 55 29321         1557997304525 rtl
(_unit VHDL (r_table 0 36 (rtl 0 42 ))
	(_version v98)
	(_time 1557997304526 2019.05.16 12:01:44)
	(_source (\./src/r_table.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d2c2e2a2f7b7d3b2c297e7d6e77792a2f287b2a292b2c)
	(_entity
		(_time 1557997304502)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33751811 50528771 33686018 33686018 )
		(33751811 50463235 33686018 33686018 )
		(50529027 50529027 33751811 33686018 )
		(50529027 50529027 33751554 33751810 )
		(50529027 50529027 33751554 33686018 )
		(50529027 50529027 33751810 33686018 )
		(50529027 50529027 33751555 33686018 )
		(33751811 33751555 33686018 33686018 )
		(50529027 50529027 33751554 33751811 )
		(50529027 50529027 33751554 33686019 )
		(50529027 50529027 33751810 33686019 )
		(50529027 50529027 33751555 33686019 )
		(33751811 33686019 33686018 33686018 )
		(50529027 50529027 50463491 33686018 )
		(50529027 50529027 50463234 33751810 )
		(50529027 50529027 50463234 33686018 )
		(50529027 50529027 50463490 33686018 )
		(50529027 50529027 50463235 33686018 )
		(50463235 33751555 33686018 33686018 )
		(50529027 50529027 50463234 33751811 )
		(50529027 50529027 50463234 33686019 )
		(50529027 50529027 50463490 33686019 )
		(50529027 50529027 50463235 33686019 )
		(33686275 50528770 33686018 33686018 )
		(33686275 33751554 33686018 33686018 )
		(33686275 50528771 33686018 33686018 )
		(33686275 33751555 33686018 33686018 )
		(50529026 33686274 33686018 33686018 )
		(50529026 33686275 33686018 33686018 )
		(50529026 33751811 33686018 33686018 )
		(50529026 33751554 33686018 33686018 )
		(50529026 33751810 33686018 33686018 )
		(50529026 33751555 33686018 33686018 )
		(50529026 33686018 33686018 33686018 )
		(50529026 33686019 33686018 33686018 )
		(50529026 50463490 33686018 33686018 )
		(50529026 50463491 33686018 33686018 )
		(50529026 50529027 33686018 33686018 )
		(50529026 50528770 33686018 33686018 )
		(50529026 50529026 33686018 33686018 )
		(50529026 50528771 33686018 33686018 )
		(50529026 50463234 33686018 33686018 )
		(50529026 50463235 33686018 33686018 )
		(33751811 50528770 33686018 33686018 )
		(33751811 33751554 33686018 33686018 )
		(33751811 50463234 33686018 33686018 )
		(33751811 33686018 33686018 33686018 )
		(33686275 50463491 33686018 33686018 )
		(33686275 33686275 33686018 33686018 )
		(33686275 33751811 33686018 33686018 )
		(33686275 50529027 33686018 33686018 )
		(50529027 33686019 33686018 33686018 )
		(50529027 50463490 33686018 33686018 )
		(50529027 50463235 33686018 33686018 )
		(50529027 33686275 33686018 33686018 )
		(50529027 50463491 33686018 33686018 )
		(50529027 33751555 33686018 33686018 )
		(50529027 50528771 33686018 33686018 )
		(50529027 33686274 33686018 33686018 )
		(50463235 50528771 33686018 33686018 )
		(50529027 33686018 33686018 33686018 )
		(50463235 33686018 33686018 33686018 )
		(33751554 33751810 33686018 33686018 )
		(33751554 33751811 33686018 33686018 )
		(50528770 33751810 33686018 33686018 )
		(50528770 33751811 33686018 33686018 )
		(33686019 33686019 33686275 33686018 )
		(33686019 33686019 33686018 33686018 )
		(33686019 33686019 33686274 33686018 )
		(33686019 33686019 33686019 33686018 )
		(33686019 33686019 33686018 33751810 )
		(33686019 50463235 33686275 33686018 )
		(33686019 50463235 33686018 33686018 )
		(33686019 50463235 33686274 33686018 )
		(33686019 50463235 33686019 33686018 )
		(33686019 50463235 33686018 33751810 )
		(33686019 33751555 33686275 33686018 )
		(33686019 33751555 33686018 33686018 )
		(33686019 33751555 33686274 33686018 )
		(33686019 33751555 33686019 33686018 )
		(33686019 33751555 33686018 33751810 )
		(33686019 50528771 33686275 33686018 )
		(33686019 50528771 33686018 33686018 )
		(33686019 50528771 33686274 33686018 )
		(33686019 50528771 33686019 33686018 )
		(33686019 50528771 33686018 33751810 )
		(33686275 33751810 33686018 33686018 )
		(33686275 33751810 33686274 33686018 )
		(33686275 33751810 33686019 33686018 )
		(33686275 33751810 33686018 33751810 )
		(33686275 50529026 33686018 33686018 )
		(33686275 50529026 33686274 33686018 )
		(33686275 50529026 33686019 33686018 )
		(33686275 50529026 33686018 33751810 )
		(50528771 33686018 33686018 33686018 )
		(50528771 50463234 33686018 33686018 )
		(50528771 33751554 33686018 33686018 )
		(50528771 50528770 33686018 33686018 )
		(50528771 33686274 33686018 33686018 )
		(50528771 50463490 33686018 33686018 )
		(50528771 33751810 33686018 33686018 )
		(50528771 50529026 33686018 33686018 )
		(50528771 33686019 33686018 33686018 )
		(50528771 50463235 33686018 33686018 )
		(50528771 33751555 33686018 33686018 )
		(50528771 50528771 33686018 33686018 )
		(50528771 33686275 33686018 33686018 )
		(50528771 50463491 33686018 33686018 )
		(50528771 33751811 33686018 33686018 )
		(50528771 50529027 33686018 33686018 )
		(33751555 33686018 33686018 33686018 )
		(33751555 50463234 33686018 33686018 )
		(33751555 33751554 33686018 33686018 )
		(33751555 50528770 33686018 33686018 )
		(33686019 33751811 33686275 33686018 )
		(33686019 33751811 33686018 33686018 )
		(33686019 33751811 33686274 33686018 )
		(33686019 33751811 33686019 33686018 )
		(33686019 33751811 33686018 33751810 )
		(33686019 33686275 33686275 33686018 )
		(33686019 33686275 33686018 33686018 )
		(33686019 33686275 33686274 33686018 )
		(33686019 33686275 33686019 33686018 )
		(33686019 33686275 33686018 33751810 )
		(50529027 50529027 50528770 33686018 )
		(50529027 50529027 50529026 33686018 )
		(50529027 50529027 50528771 33686018 )
		(50529027 50529027 50528770 33751810 )
		(50463490 33686018 33686018 33686018 )
		(50463490 50463234 33686018 33686018 )
		(50463490 33751554 33686018 33686018 )
		(50463490 50528770 33686018 33686018 )
		(50463490 33686274 33686018 33686018 )
		(50463490 50463490 33686018 33686018 )
		(50463490 33751810 33686018 33686018 )
		(50463490 50529026 33686018 33686018 )
		(33686018 33751810 33686018 33686018 )
		(33686018 33751811 33686018 33686018 )
		(50463234 33751810 33686018 33686018 )
		(50463234 33751811 33686018 33686018 )
		(33686019 50529027 33686018 33686018 )
		(33686019 50529027 33686274 33686018 )
		(33686019 50529027 33686019 33686018 )
		(33686019 50529027 33686018 33751810 )
		(33686019 50529027 33686275 33686018 )
		(50463490 33686019 33686018 33686018 )
		(50463490 50463235 33686018 33686018 )
		(50463490 33751555 33686018 33686018 )
		(50463490 50528771 33686018 33686018 )
		(50463490 33686275 33686018 33686018 )
		(50463490 50463491 33686018 33686018 )
		(50463490 33751811 33686018 33686018 )
		(50463490 50529027 33686018 33686018 )
		(33686018 50529026 33686018 33686018 )
		(50463234 50529026 33686018 33686018 )
		(50463234 50529027 33686018 33686018 )
		(33686019 33751810 33686275 33686018 )
		(33686019 33751810 33686018 33686018 )
		(33686019 33751810 33686274 33686018 )
		(33686019 33751810 33686019 33686018 )
		(33686019 33751810 33686018 33751810 )
		(33686019 50529026 33686275 33686018 )
		(33686019 50529026 33686018 33686018 )
		(33686019 50529026 33686274 33686018 )
		(33686019 50529026 33686019 33686018 )
		(33686019 50529026 33686018 33751810 )
		(50463235 50463234 33686018 33686018 )
		(50463235 33751554 33686018 33686018 )
		(50463235 50528770 33686018 33686018 )
		(50463235 33686274 33686018 33686018 )
		(50463235 50463490 33686018 33686018 )
		(50463235 33751810 33686018 33686018 )
		(50463235 50529026 33686018 33686018 )
		(33751811 33686274 33686018 33686018 )
		(33751811 50463490 33686018 33686018 )
		(33751811 33686275 33686018 33686018 )
		(33751811 50463491 33686018 33686018 )
		(33751811 33751810 33686018 33686018 )
		(33751811 50529026 33686018 33686018 )
		(33751811 50529027 33686018 33686018 )
		(33751811 33751811 33686018 33686018 )
		(50463491 50529026 33686018 33686018 )
		(50463235 50529027 33686018 33686018 )
		(50463235 33751811 33686018 33686018 )
		(50463235 33686275 33686018 33686018 )
		(50463235 50463491 33686018 33686018 )
		(33686019 50463491 33686018 33751810 )
		(33686019 50463491 33686275 33686018 )
		(33686019 50463491 33686018 33686018 )
		(33686019 50463491 33686274 33686018 )
		(33686019 50463491 33686019 33686018 )
		(33686275 50463490 33686018 33751810 )
		(33686275 50463490 33686018 33686018 )
		(33686275 50463490 33686274 33686018 )
		(33686275 50463490 33686019 33686018 )
		(33686275 33686274 33686018 33751810 )
		(33686275 33686274 33686018 33686018 )
		(33686275 33686274 33686274 33686018 )
		(33686275 33686274 33686019 33686018 )
		(33686018 33686018 33686275 33686018 )
		(33686018 33686018 33686018 33751810 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686274 33686018 )
		(33686018 33686018 33686019 33686018 )
		(33686018 50463234 33686275 33686018 )
		(33686018 50463234 33686018 33751810 )
		(33686018 50463234 33686018 33686018 )
		(33686018 50463234 33686274 33686018 )
		(33686018 50463234 33686019 33686018 )
		(33686018 33751554 33686275 33686018 )
		(33686018 33751554 33686018 33751810 )
		(33686018 33751554 33686018 33686018 )
		(33686018 33751554 33686274 33686018 )
		(33686018 33751554 33686019 33686018 )
		(33686018 50528770 33686275 33686018 )
		(33686018 50528770 33686018 33751810 )
		(33686018 50528770 33686018 33686018 )
		(33686018 50528770 33686274 33686018 )
		(33686018 50528770 33686019 33686018 )
		(33686019 33686018 33686275 33686018 )
		(33686019 33686018 33686018 33751810 )
		(33686019 33686018 33686018 33686018 )
		(33686019 33686018 33686274 33686018 )
		(33686019 33686018 33686019 33686018 )
		(33686019 50463234 33686275 33686018 )
		(33686019 50463234 33686018 33751810 )
		(33686019 50463234 33686018 33686018 )
		(33686019 50463234 33686274 33686018 )
		(33686019 50463234 33686019 33686018 )
		(33686019 50528770 33686275 33686018 )
		(33686019 50528770 33686018 33751810 )
		(33686019 50528770 33686018 33686018 )
		(33686019 50528770 33686274 33686018 )
		(33686019 50528770 33686019 33686018 )
		(33686018 33686274 33686018 33686018 )
		(33686018 50463490 33686018 33686018 )
		(50463234 33686018 33686275 33686018 )
		(50463234 33686018 33686018 33751810 )
		(50463234 33686018 33686018 33686018 )
		(50463234 33686018 33686274 33686018 )
		(50463234 33686018 33686019 33686018 )
		(50463234 50463234 33686275 33686018 )
		(50463234 50463234 33686018 33751810 )
		(50463234 50463234 33686018 33686018 )
		(50463234 50463234 33686274 33686018 )
		(50463234 50463234 33686019 33686018 )
		(50463234 33751554 33686275 33686018 )
		(50463234 33751554 33686018 33751810 )
		(50463234 33751554 33686018 33686018 )
		(50463234 33751554 33686274 33686018 )
		(50463234 33751554 33686019 33686018 )
		(50463234 50528770 33686275 33686018 )
		(50463234 50528770 33686018 33751810 )
		(50463234 50528770 33686018 33686018 )
		(50463234 50528770 33686274 33686018 )
		(50463234 50528770 33686019 33686018 )
		(33686019 33686018 50463491 33686018 )
		(33686019 33686018 50463234 33751810 )
		(33686019 33686018 50463234 33686018 )
		(33686019 33686018 50463490 33686018 )
		(33686019 33686018 50463235 33686018 )
		(33686019 50463234 50463491 33686018 )
		(33686019 50463234 50463234 33751810 )
		(33686019 50463234 50463234 33686018 )
		(33686019 50463234 50463490 33686018 )
		(33686019 50463234 50463235 33686018 )
		(33686019 50528770 50463491 33686018 )
		(33686019 50528770 50463234 33751810 )
		(33686019 50528770 50463234 33686018 )
		(33686019 50528770 50463490 33686018 )
		(33686019 50528770 50463235 33686018 )
		(50463234 33686274 33686018 33686018 )
		(50463234 50463490 33686018 33686018 )
		(33751554 33686019 33686275 33686018 )
		(33751554 33686019 33686018 33751810 )
		(33751554 33686019 33686018 33686018 )
		(33751554 33686019 33686274 33686018 )
		(33751554 33686019 33686019 33686018 )
		(33751554 50463235 33686275 33686018 )
		(33751554 50463235 33686018 33751810 )
		(33751554 50463235 33686018 33686018 )
		(33751554 50463235 33686274 33686018 )
		(33751554 50463235 33686019 33686018 )
		(33751554 33751555 33686275 33686018 )
		(33751554 33751555 33686018 33751810 )
		(33751554 33751555 33686018 33686018 )
		(33751554 33751555 33686274 33686018 )
		(33751554 33751555 33686019 33686018 )
		(33751554 50528771 33686275 33686018 )
		(33751554 50528771 33686018 33751810 )
		(33751554 50528771 33686018 33686018 )
		(33751554 50528771 33686274 33686018 )
		(33751554 50528771 33686019 33686018 )
		(33686019 33686018 33751811 33686019 )
		(33686019 33686018 33751554 33751811 )
		(33686019 33686018 33751554 33686019 )
		(33686019 33686018 33751810 33686019 )
		(33686019 33686018 33751555 33686019 )
		(33686019 50463234 33751811 33686019 )
		(33686019 50463234 33751554 33751811 )
		(33686019 50463234 33751554 33686019 )
		(33686019 50463234 33751810 33686019 )
		(33686019 50463234 33751555 33686019 )
		(33686019 50528770 33751811 33686019 )
		(33686019 50528770 33751554 33751811 )
		(33686019 50528770 33751554 33686019 )
		(33686019 50528770 33751810 33686019 )
		(33686019 50528770 33751555 33686019 )
		(33751554 33686275 33686018 33686018 )
		(33751554 50463491 33686018 33686018 )
		(50463234 33686019 33686275 33686018 )
		(50463234 33686019 33686018 33751810 )
		(50463234 33686019 33686018 33686018 )
		(50463234 33686019 33686274 33686018 )
		(50463234 33686019 33686019 33686018 )
		(50463234 50463235 33686275 33686018 )
		(50463234 50463235 33686018 33751810 )
		(50463234 50463235 33686018 33686018 )
		(50463234 50463235 33686274 33686018 )
		(50463234 50463235 33686019 33686018 )
		(50463234 33751555 33686275 33686018 )
		(50463234 33751555 33686018 33751810 )
		(50463234 33751555 33686018 33686018 )
		(50463234 33751555 33686274 33686018 )
		(50463234 33751555 33686019 33686018 )
		(50463234 50528771 33686275 33686018 )
		(50463234 50528771 33686018 33751810 )
		(50463234 50528771 33686018 33686018 )
		(50463234 50528771 33686274 33686018 )
		(50463234 50528771 33686019 33686018 )
		(33686019 33686018 50463491 33686019 )
		(33686019 33686018 50463234 33751811 )
		(33686019 33686018 50463234 33686019 )
		(33686019 33686018 50463490 33686019 )
		(33686019 33686018 50463235 33686019 )
		(33686019 50463234 50463491 33686019 )
		(33686019 50463234 50463234 33751811 )
		(33686019 50463234 50463234 33686019 )
		(33686019 50463234 50463490 33686019 )
		(33686019 50463234 50463235 33686019 )
		(33686019 50528770 50463491 33686019 )
		(33686019 50528770 50463234 33751811 )
		(33686019 50528770 50463234 33686019 )
		(33686019 50528770 50463490 33686019 )
		(33686019 50528770 50463235 33686019 )
		(50463234 33686275 33686018 33686018 )
		(50463234 50463491 33686018 33686018 )
		(50529027 33751811 33686275 33686018 )
		(50529027 33751811 33686018 33751810 )
		(50529027 33751811 33686018 33686018 )
		(50529027 33751811 33686274 33686018 )
		(50529027 33751811 33686019 33686018 )
		(50529027 50529027 33686018 33751810 )
		(50529027 50529027 33686018 33686018 )
		(50529027 50529027 33686274 33686018 )
		(50529027 50529027 33686019 33686018 )
		(33686274 33686018 33686018 33686018 )
		(33686274 50463234 33686018 33686018 )
		(33686274 33751554 33686018 33686018 )
		(33686274 50528770 33686018 33686018 )
		(33686274 33686274 33686018 33686018 )
		(33686274 50463490 33686018 33686018 )
		(33686274 33751810 33686018 33686018 )
		(33686274 50529026 33686018 33686018 )
		(50529027 33751811 33686275 33686019 )
		(50529027 33751811 33686018 33751811 )
		(50529027 33751811 33686018 33686019 )
		(50529027 33751811 33686274 33686019 )
		(50529027 33751811 33686019 33686019 )
		(50529027 50529027 33686018 33751811 )
		(50529027 50529027 33686018 33686019 )
		(50529027 50529027 33686274 33686019 )
		(50529027 50529027 33686019 33686019 )
		(33686274 33686019 33686018 33686018 )
		(33686274 50463235 33686018 33686018 )
		(33686274 33751555 33686018 33686018 )
		(33686274 50528771 33686018 33686018 )
		(33686274 33686275 33686018 33686018 )
		(33686274 50463491 33686018 33686018 )
		(33686274 33751811 33686018 33686018 )
		(33686274 50529027 33686018 33686018 )
		(50528770 33751555 33686275 33686018 )
		(50528770 33751555 33686018 33751810 )
		(50528770 33751555 33686018 33686018 )
		(50528770 33751555 33686274 33686018 )
		(50528770 33751555 33686019 33686018 )
		(50528770 50528771 33686275 33686018 )
		(50528770 50528771 33686018 33751810 )
		(50528770 50528771 33686018 33686018 )
		(50528770 50528771 33686274 33686018 )
		(50528770 50528771 33686019 33686018 )
		(50528770 33686019 33686018 33751810 )
		(50528770 33686019 33686018 33686018 )
		(50528770 33686019 33686274 33686018 )
		(50528770 33686019 33686019 33686018 )
		(50528770 33686019 33686275 33686018 )
		(50528770 50463235 33686018 33751810 )
		(50528770 50463235 33686018 33686018 )
		(50528770 50463235 33686274 33686018 )
		(50528770 50463235 33686019 33686018 )
		(50528770 50463235 33686275 33686018 )
		(33686019 33686018 50529027 33686019 )
		(33686019 33686018 50528770 33751811 )
		(33686019 33686018 50528770 33686019 )
		(33686019 33686018 50529026 33686019 )
		(33686019 33686018 50528771 33686019 )
		(33686019 50463234 50529027 33686019 )
		(33686019 50463234 50528770 33751811 )
		(33686019 50463234 50528770 33686019 )
		(33686019 50463234 50529026 33686019 )
		(33686019 50463234 50528771 33686019 )
		(33686019 50528770 50529027 33686019 )
		(33686019 50528770 50528770 33751811 )
		(33686019 50528770 50528770 33686019 )
		(33686019 50528770 50529026 33686019 )
		(33686019 50528770 50528771 33686019 )
		(50528770 33686275 33686018 33686018 )
		(50528770 50463491 33686018 33686018 )
		(50529027 33751810 50463491 33686019 )
		(50529027 33751810 50463234 33751811 )
		(50529027 33751810 50463234 33686019 )
		(50529027 33751810 50463490 33686019 )
		(50529027 33751810 50463235 33686019 )
		(50529027 50529026 50463491 33686019 )
		(50529027 50529026 50463234 33751811 )
		(50529027 50529026 50463234 33686019 )
		(50529027 50529026 50463490 33686019 )
		(50529027 50529026 50463235 33686019 )
		(50528770 50529026 33686018 33686018 )
		(33751554 50529026 33686018 33686018 )
		(50528770 50529027 33686018 33686018 )
		(33751554 50529027 33686018 33686018 )
		(50529027 33751810 33751811 33686018 )
		(50529027 33751810 33751554 33751810 )
		(50529027 33751810 33751554 33686018 )
		(50529027 33751810 33751810 33686018 )
		(50529027 33751810 33751555 33686018 )
		(50529027 50529026 33751811 33686018 )
		(50529027 50529026 33751554 33751810 )
		(50529027 50529026 33751554 33686018 )
		(50529027 50529026 33751810 33686018 )
		(50529027 50529026 33751555 33686018 )
		(50529027 33751810 33751811 33686019 )
		(50529027 33751810 33751554 33751811 )
		(50529027 33751810 33751554 33686019 )
		(50529027 33751810 33751810 33686019 )
		(50529027 33751810 33751555 33686019 )
		(50529027 50529026 33751811 33686019 )
		(50529027 50529026 33751554 33751811 )
		(50529027 50529026 33751554 33686019 )
		(50529027 50529026 33751810 33686019 )
		(50529027 50529026 33751555 33686019 )
		(50529027 33751810 50529027 33686018 )
		(50529027 33751810 50528770 33751810 )
		(50529027 33751810 50528770 33686018 )
		(50529027 33751810 50529026 33686018 )
		(50529027 33751810 50528771 33686018 )
		(50529027 50529026 50529027 33686018 )
		(50529027 50529026 50528770 33751810 )
		(50529027 50529026 50528770 33686018 )
		(50529027 50529026 50529026 33686018 )
		(50529027 50529026 50528771 33686018 )
		(50529027 33751810 50529027 33686019 )
		(50529027 33751810 50528770 33751811 )
		(50529027 33751810 50528770 33686019 )
		(50529027 33751810 50529026 33686019 )
		(50529027 33751810 50528771 33686019 )
		(50529027 50529026 50529027 33686019 )
		(50529027 50529026 50528770 33751811 )
		(50529027 50529026 50528770 33686019 )
		(50529027 50529026 50529026 33686019 )
		(50529027 50529026 50528771 33686019 )
		(50463491 33686274 33686018 33686018 )
		(50463491 50463490 33686018 33686018 )
		(50463235 33686019 33686018 33686018 )
		(50463235 50463235 33686018 33686018 )
		(50463491 33686018 33686275 33686018 )
		(50463491 33686018 33686018 33751810 )
		(50463491 33686018 33686018 33686018 )
		(50463491 33686018 33686274 33686018 )
		(50463491 33686018 33686019 33686018 )
		(50463491 50463234 33686275 33686018 )
		(50463491 50463234 33686018 33751810 )
		(50463491 50463234 33686018 33686018 )
		(50463491 50463234 33686274 33686018 )
		(50463491 50463234 33686019 33686018 )
		(50463491 33751554 33686275 33686018 )
		(50463491 33751554 33686018 33751810 )
		(50463491 33751554 33686018 33686018 )
		(50463491 33751554 33686274 33686018 )
		(50463491 33751554 33686019 33686018 )
		(50463491 50528770 33686275 33686018 )
		(50463491 50528770 33686018 33751810 )
		(50463491 50528770 33686018 33686018 )
		(50463491 50528770 33686274 33686018 )
		(50463491 50528770 33686019 33686018 )
		(33751554 33686018 33686275 33686018 )
		(33751554 33686018 33686018 33751810 )
		(33751554 33686018 33686018 33686018 )
		(33751554 33686018 33686274 33686018 )
		(33751554 33686018 33686019 33686018 )
		(33751554 50463234 33686275 33686018 )
		(33751554 50463234 33686018 33751810 )
		(33751554 50463234 33686018 33686018 )
		(33751554 50463234 33686274 33686018 )
		(33751554 50463234 33686019 33686018 )
		(33751554 33751554 33686275 33686018 )
		(33751554 33751554 33686018 33751810 )
		(33751554 33751554 33686018 33686018 )
		(33751554 33751554 33686274 33686018 )
		(33751554 33751554 33686019 33686018 )
		(33751554 50528770 33686275 33686018 )
		(33751554 50528770 33686018 33751810 )
		(33751554 50528770 33686018 33686018 )
		(33751554 50528770 33686274 33686018 )
		(33751554 50528770 33686019 33686018 )
		(33686019 33686018 33751811 33686018 )
		(33686019 33686018 33751554 33751810 )
		(33686019 33686018 33751554 33686018 )
		(33686019 33686018 33751810 33686018 )
		(33686019 33686018 33751555 33686018 )
		(33686019 50463234 33751811 33686018 )
		(33686019 50463234 33751554 33751810 )
		(33686019 50463234 33751554 33686018 )
		(33686019 50463234 33751810 33686018 )
		(33686019 50463234 33751555 33686018 )
		(33686019 50528770 33751811 33686018 )
		(33686019 50528770 33751554 33751810 )
		(33686019 50528770 33751554 33686018 )
		(33686019 50528770 33751810 33686018 )
		(33686019 50528770 33751555 33686018 )
		(33751554 33686274 33686018 33686018 )
		(33751554 50463490 33686018 33686018 )
		(33686018 33686019 33686018 33751810 )
		(33686018 33686019 33686018 33686018 )
		(33686018 33686019 33686274 33686018 )
		(33686018 33686019 33686019 33686018 )
		(33686018 33686019 33686275 33686018 )
		(33686018 50463235 33686018 33751810 )
		(33686018 50463235 33686018 33686018 )
		(33686018 50463235 33686274 33686018 )
		(33686018 50463235 33686019 33686018 )
		(33686018 50463235 33686275 33686018 )
		(33686018 33751555 33686275 33686018 )
		(33686018 33751555 33686018 33751810 )
		(33686018 33751555 33686018 33686018 )
		(33686018 33751555 33686274 33686018 )
		(33686018 33751555 33686019 33686018 )
		(33686018 50528771 33686275 33686018 )
		(33686018 50528771 33686018 33751810 )
		(33686018 50528771 33686018 33686018 )
		(33686018 50528771 33686274 33686018 )
		(33686018 50528771 33686019 33686018 )
		(33686019 33686018 33686275 33686019 )
		(33686019 33686018 33686018 33751811 )
		(33686019 33686018 33686018 33686019 )
		(33686019 33686018 33686274 33686019 )
		(33686019 33686018 33686019 33686019 )
		(33686019 50463234 33686275 33686019 )
		(33686019 50463234 33686018 33751811 )
		(33686019 50463234 33686018 33686019 )
		(33686019 50463234 33686274 33686019 )
		(33686019 50463234 33686019 33686019 )
		(33686019 50528770 33686275 33686019 )
		(33686019 50528770 33686018 33751811 )
		(33686019 50528770 33686018 33686019 )
		(33686019 50528770 33686274 33686019 )
		(33686019 50528770 33686019 33686019 )
		(33686018 33686275 33686018 33686018 )
		(33686018 50463491 33686018 33686018 )
		(33686019 33686274 33686018 33751810 )
		(33686019 33686274 33686018 33686018 )
		(33686019 33686274 33686274 33686018 )
		(33686019 33686274 33686019 33686018 )
		(33686019 50463490 33686018 33751810 )
		(33686019 50463490 33686018 33686018 )
		(33686019 50463490 33686274 33686018 )
		(33686019 50463490 33686019 33686018 )
		(33686019 33686274 33686275 33686018 )
		(33686019 50463490 33686275 33686018 )
		(50529027 33751810 33686275 33686018 )
		(50529027 33751810 33686018 33751810 )
		(50529027 33751810 33686018 33686018 )
		(50529027 33751810 33686274 33686018 )
		(50529027 33751810 33686019 33686018 )
		(50529027 50529026 33686275 33686018 )
		(50529027 50529026 33686018 33751810 )
		(50529027 50529026 33686018 33686018 )
		(50529027 50529026 33686274 33686018 )
		(50529027 50529026 33686019 33686018 )
		(33751555 33686019 33686018 33686018 )
		(33751555 50463235 33686018 33686018 )
		(50528770 33686018 33686018 33751810 )
		(50528770 33686018 33686018 33686018 )
		(50528770 33686018 33686274 33686018 )
		(50528770 33686018 33686019 33686018 )
		(50528770 33686018 33686275 33686018 )
		(50528770 50463234 33686018 33751810 )
		(50528770 50463234 33686018 33686018 )
		(50528770 50463234 33686274 33686018 )
		(50528770 50463234 33686019 33686018 )
		(50528770 50463234 33686275 33686018 )
		(50528770 33751554 33686275 33686018 )
		(50528770 33751554 33686018 33751810 )
		(50528770 33751554 33686018 33686018 )
		(50528770 33751554 33686274 33686018 )
		(50528770 33751554 33686019 33686018 )
		(50528770 50528770 33686275 33686018 )
		(50528770 50528770 33686018 33751810 )
		(50528770 50528770 33686018 33686018 )
		(50528770 50528770 33686274 33686018 )
		(50528770 50528770 33686019 33686018 )
		(33686019 33686018 50529027 33686018 )
		(33686019 33686018 50528770 33751810 )
		(33686019 33686018 50528770 33686018 )
		(33686019 33686018 50529026 33686018 )
		(33686019 33686018 50528771 33686018 )
		(33686019 50463234 50529027 33686018 )
		(33686019 50463234 50528770 33751810 )
		(33686019 50463234 50528770 33686018 )
		(33686019 50463234 50529026 33686018 )
		(33686019 50463234 50528771 33686018 )
		(33686019 50528770 50529027 33686018 )
		(33686019 50528770 50528770 33751810 )
		(33686019 50528770 50528770 33686018 )
		(33686019 50528770 50529026 33686018 )
		(33686019 50528770 50528771 33686018 )
		(50528770 33686274 33686018 33686018 )
		(50528770 50463490 33686018 33686018 )
		(50529027 33751810 50463491 33686018 )
		(50529027 33751810 50463234 33751810 )
		(50529027 33751810 50463234 33686018 )
		(50529027 33751810 50463490 33686018 )
		(50529027 33751810 50463235 33686018 )
		(50529027 50529026 50463491 33686018 )
		(50529027 50529026 50463234 33751810 )
		(50529027 50529026 50463234 33686018 )
		(50529027 50529026 50463490 33686018 )
		(50529027 50529026 50463235 33686018 )
		(33751555 33686274 33686018 33686018 )
		(33751555 50463490 33686018 33686018 )
		(33751555 33751810 33686018 33686018 )
		(33751555 50529026 33686018 33686018 )
		(33751555 33751811 33686018 33686018 )
		(33751555 50529027 33686018 33686018 )
		(33751555 33686275 33686018 33686018 )
		(33751555 50463491 33686018 33686018 )
		(33751555 33751555 33686018 33686018 )
		(33751555 50528771 33686018 33686018 )
		(50529027 33751554 33686018 33686018 )
		(50529027 50528770 33686018 33686018 )
		(33751810 33686018 33686018 33686018 )
		(33751810 50463234 33686018 33686018 )
		(33686275 33686019 33686018 33686018 )
		(33686275 50463235 33686018 33686018 )
		(33751810 33751554 33686018 33686018 )
		(33751810 33686275 33686018 33686018 )
		(33751810 50463491 33686018 33686018 )
		(33751810 33751811 33686018 33686018 )
		(33751810 50529027 33686018 33686018 )
		(33686018 50529027 33686018 33686018 )
		(33751810 50528770 33686018 33686018 )
		(33751810 33686274 33686018 33686018 )
		(33751810 50463490 33686018 33686018 )
		(33751810 33751810 33686018 33686018 )
		(33751810 50529026 33686018 33686018 )
		(33686019 33751554 33686018 33686018 )
		(50463491 33751810 33686018 33686018 )
		(50529027 50463234 33686018 33686018 )
		(33686275 33686018 33686018 33686018 )
		(33686275 50463234 33686018 33686018 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(526344 )
	)
	(_model . rtl 1 -1
	)
)
V 000044 55 5450          1557997304642 rtl
(_unit VHDL (segregfile 0 39 (rtl 0 55 ))
	(_version v98)
	(_time 1557997304643 2019.05.16 12:01:44)
	(_source (\./src/segregfile_rtl.vhd\))
	(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code aaaba8fdfefdf9bdacf8bff0fcacacaca3acf9acaf)
	(_entity
		(_time 1557997304624)
		(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal selsreg ~STD_LOGIC_VECTOR{1~downto~0}~12 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal sibus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 42 (_entity (_in ))))
		(_port (_internal wrs ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal sdbus ~STD_LOGIC_VECTOR{15~downto~0}~122 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal dimux ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal es_s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal cs_s ~STD_LOGIC_VECTOR{15~downto~0}~126 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ss_s ~STD_LOGIC_VECTOR{15~downto~0}~128 0 50 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ds_s ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal esreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal csreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal ssreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal dsreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal sdbus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dimux_s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_target(11)(12)(13)(14))(_sensitivity(3)(4)(0)(1)(2))(_dssslsensitivity 2))))
			(line__90(_architecture 1 0 90 (_assignment (_simple)(_alias((dimux_s)(dimux)))(_target(16))(_sensitivity(6)))))
			(line__92(_architecture 2 0 92 (_process (_simple)(_target(15))(_sensitivity(11)(12)(13)(14)(16)))))
			(line__102(_architecture 3 0 102 (_assignment (_simple)(_alias((sdbus)(sdbus_s)))(_target(5))(_sensitivity(15)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_alias((es_s)(esreg_s)))(_target(7))(_sensitivity(11)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_alias((cs_s)(csreg_s)))(_target(8))(_sensitivity(12)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_alias((ss_s)(ssreg_s)))(_target(9))(_sensitivity(13)))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_alias((ds_s)(dsreg_s)))(_target(10))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~154 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external pic17c42.cpu86pack.RESET_ES_C (. cpu86pack RESET_ES_C)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external pic17c42.cpu86pack.RESET_CS_C (. cpu86pack RESET_CS_C)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~156 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~156)))
		(_variable (_external pic17c42.cpu86pack.RESET_SS_C (. cpu86pack RESET_SS_C)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~158 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external pic17c42.cpu86pack.RESET_DS_C (. cpu86pack RESET_DS_C)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(131587 )
		(197123 )
		(131843 )
	)
	(_model . rtl 8 -1
	)
)
V 000044 55 1596          1557997304739 rtl
(_unit VHDL (slib_clock_div 0 29 (rtl 0 41 ))
	(_version v98)
	(_time 1557997304740 2019.05.16 12:01:44)
	(_source (\./src/slib_clock_div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0809090e535f551e08594e525a0e5b0e5e0e0b0e5a)
	(_entity
		(_time 1557997304731)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal RATIO ~extSTD.STANDARD.INTEGER 0 31 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_signal (_internal iQ ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~RATIO-1~13 0 44 (_scalar (_to (i 0)(c 2)))))
		(_signal (_internal iCounter ~INTEGER~range~0~to~RATIO-1~13 0 44 (_architecture (_uni ))))
		(_process
			(CD_PROC(_architecture 0 0 48 (_process (_target(4)(5))(_sensitivity(0)(1)(2)(5))(_dssslsensitivity 2))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((Q)(iQ)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . rtl 3 -1
	)
)
V 000044 55 2571          1557997304835 rtl
(_unit VHDL (slib_counter 0 29 (rtl 0 46 ))
	(_version v98)
	(_time 1557997304836 2019.05.16 12:01:44)
	(_source (\./src/slib_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 65646465333238736464233f376333626063306261)
	(_entity
		(_time 1557997304823)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal WIDTH ~extSTD.STANDARD.NATURAL 0 31 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal LOAD ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal DOWN ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 41 (_entity (_out ))))
		(_port (_internal OVERFLOW ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{WIDTH~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal iCounter ~UNSIGNED{WIDTH~downto~0}~13 0 47 (_architecture (_uni ))))
		(_process
			(COUNT_SHIFT(_architecture 0 0 50 (_process (_target(9(_object 0))(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(7))(_sensitivity(9(_range 6)))(_read(9(_range 7))))))
			(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(8))(_sensitivity(9(_object 0)))(_read(9(_object 0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 8 -1
	)
)
V 000044 55 1400          1557997304963 rtl
(_unit VHDL (slib_edge_detect 0 28 (rtl 0 38 ))
	(_version v98)
	(_time 1557997304964 2019.05.16 12:01:44)
	(_source (\./src/slib_edge_detect.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e2e3e3b1b3b5bff4e1b1a4b8b6e4e6e4e5e4e7e7b4)
	(_entity
		(_time 1557997304951)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal FE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_signal (_internal iDd ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_process
			(ED_D(_architecture 0 0 42 (_process (_target(5))(_sensitivity(0)(1)(2))(_dssslsensitivity 2))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(4))(_sensitivity(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . rtl 3 -1
	)
)
V 000044 55 4320          1557997305038 rtl
(_unit VHDL (slib_fifo 0 29 (rtl 0 48 ))
	(_version v98)
	(_time 1557997305039 2019.05.16 12:01:45)
	(_source (\./src/slib_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3031303563676d263464766a673639363636663733)
	(_entity
		(_time 1557997305029)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal WIDTH ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal SIZE_E ~extSTD.STANDARD.INTEGER 0 32 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal WRITE ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 41 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{SIZE_E-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal USAGE ~STD_LOGIC_VECTOR{SIZE_E-1~downto~0}~12 0 44 (_entity (_out ))))
		(_signal (_internal iEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal iFULL ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{SIZE_E~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal iWRAddr ~UNSIGNED{SIZE_E~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal iRDAddr ~UNSIGNED{SIZE_E~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{SIZE_E-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal iUSAGE ~UNSIGNED{SIZE_E-1~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal FIFO_Mem_Type 0 56 (_array ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal iFIFOMem FIFO_Mem_Type 0 57 (_architecture (_uni (_code 14)))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(11))(_sensitivity(12(_object 1))(12(_range 15))(13(_object 1))(13(_range 16)))(_read(12(_object 1))(12(_range 17))(13(_object 1))(13(_range 18))))))
			(FF_ADDR(_architecture 1 0 65 (_process (_target(10)(12)(13))(_sensitivity(0)(1)(2)(3)(4)(10)(11)(12)(13))(_dssslsensitivity 2))))
			(FF_MEM(_architecture 2 0 94 (_process (_simple)(_target(6)(15))(_sensitivity(0)(1))(_read(3)(5)(11)(12(_range 19))(13(_range 20))(15)))))
			(FF_USAGE(_architecture 3 0 107 (_process (_target(14))(_sensitivity(0)(1)(2)(3)(4)(10)(11)(14))(_dssslsensitivity 2))))
			(line__126(_architecture 4 0 126 (_assignment (_simple)(_alias((EMPTY)(iEMPTY)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__127(_architecture 5 0 127 (_assignment (_simple)(_alias((FULL)(iFULL)))(_simpleassign BUF)(_target(8))(_sensitivity(11)))))
			(line__128(_architecture 6 0 128 (_assignment (_simple)(_target(9))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 21 -1
	)
)
V 000044 55 1457          1557997305124 rtl
(_unit VHDL (slib_input_filter 0 28 (rtl 0 41 ))
	(_version v98)
	(_time 1557997305125 2019.05.16 12:01:45)
	(_source (\./src/slib_input_filter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8e8f8e8088d9d3988ed8c8d4d688db898e898b898a)
	(_entity
		(_time 1557997305115)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal SIZE ~extSTD.STANDARD.NATURAL 0 30 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~SIZE~13 0 42 (_scalar (_to (i 0)(c 1)))))
		(_signal (_internal iCount ~INTEGER~range~0~to~SIZE~13 0 42 (_architecture (_uni ))))
		(_process
			(IF_D(_architecture 0 0 44 (_process (_target(4)(5))(_sensitivity(0)(1)(2)(3)(5))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . rtl 2 -1
	)
)
V 000044 55 1428          1557997305198 rtl
(_unit VHDL (slib_input_sync 0 28 (rtl 0 37 ))
	(_version v98)
	(_time 1557997305199 2019.05.16 12:01:45)
	(_source (\./src/slib_input_sync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cdcccd98ca9a90dbce9c8b9795cb98cacdcac8cac9)
	(_entity
		(_time 1557997305191)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal iD ~STD_LOGIC_VECTOR{1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_process
			(IS_D(_architecture 0 0 40 (_process (_target(4(1))(4(0))(4))(_sensitivity(0)(1)(2)(4(0)))(_dssslsensitivity 2))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((Q)(iD(1))))(_simpleassign BUF)(_target(3))(_sensitivity(4(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
	)
	(_model . rtl 2 -1
	)
)
V 000044 55 1898          1557997305266 rtl
(_unit VHDL (slib_mv_filter 0 29 (rtl 0 44 ))
	(_version v98)
	(_time 1557997305267 2019.05.16 12:01:45)
	(_source (\./src/slib_mv_filter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1b1a1c1c1a4c460d1a1b5d411e1c1d1e4d1d1d1d12)
	(_entity
		(_time 1557997305258)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal WIDTH ~extSTD.STANDARD.NATURAL 0 31 \4\ (_entity ((i 4)))))
		(_generic (_internal THRESHOLD ~extSTD.STANDARD.NATURAL 0 32 \10\ (_entity ((i 10)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SAMPLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{WIDTH~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_signal (_internal iCounter ~UNSIGNED{WIDTH~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal iQ ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_process
			(MV_PROC(_architecture 0 0 52 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4)(6))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_alias((Q)(iQ)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . rtl 3 -1
	)
)
V 000049 55 15615         1557997305434 behavior
(_unit VHDL (sram 0 100 (behavior 0 194 ))
	(_version v98)
	(_time 1557997305435 2019.05.16 12:01:45)
	(_source (\./src/sram.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c7c6c093c29092d193c19692d59d97c193c0c4c0c5c1c6)
	(_entity
		(_time 1557997305345)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal clear_on_power_up ~extSTD.STANDARD.BOOLEAN 0 102 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal download_on_power_up ~extSTD.STANDARD.BOOLEAN 0 103 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal trace_ram_load ~extSTD.STANDARD.BOOLEAN 0 104 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal enable_nWE_only_control ~extSTD.STANDARD.BOOLEAN 0 105 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 106 \262144\ (_entity ((i 262144)))))
		(_generic (_internal adr_width ~extSTD.STANDARD.INTEGER 0 107 \18\ (_entity ((i 18)))))
		(_generic (_internal width ~extSTD.STANDARD.INTEGER 0 108 \8\ (_entity ((i 8)))))
		(_generic (_internal tAA_max ~extSTD.STANDARD.TIME 0 109 \20.0 NS\ (_entity ((NS 4626322717216342016)))))
		(_generic (_internal tOHA_min ~extSTD.STANDARD.TIME 0 110 \3.0 NS\ (_entity ((NS 4613937818241073152)))))
		(_generic (_internal tACE_max ~extSTD.STANDARD.TIME 0 111 \20.0 NS\ (_entity ((NS 4626322717216342016)))))
		(_generic (_internal tDOE_max ~extSTD.STANDARD.TIME 0 112 \8.0 NS\ (_entity ((NS 4620693217682128896)))))
		(_generic (_internal tLZOE_min ~extSTD.STANDARD.TIME 0 113 \0.0 NS\ (_entity ((NS 0)))))
		(_generic (_internal tHZOE_max ~extSTD.STANDARD.TIME 0 114 \8.0 NS\ (_entity ((NS 4620693217682128896)))))
		(_generic (_internal tLZCE_min ~extSTD.STANDARD.TIME 0 115 \3.0 NS\ (_entity ((NS 4613937818241073152)))))
		(_generic (_internal tHZCE_max ~extSTD.STANDARD.TIME 0 116 \10.0 NS\ (_entity ((NS 4621819117588971520)))))
		(_generic (_internal tWC_min ~extSTD.STANDARD.TIME 0 117 \20.0 NS\ (_entity ((NS 4626322717216342016)))))
		(_generic (_internal tSCE_min ~extSTD.STANDARD.TIME 0 118 \18.0 NS\ (_entity ((NS 4625759767262920704)))))
		(_generic (_internal tAW_min ~extSTD.STANDARD.TIME 0 119 \15.0 NS\ (_entity ((NS 4624633867356078080)))))
		(_generic (_internal tHA_min ~extSTD.STANDARD.TIME 0 120 \0.0 NS\ (_entity ((NS 0)))))
		(_generic (_internal tSA_min ~extSTD.STANDARD.TIME 0 121 \0.0 NS\ (_entity ((NS 0)))))
		(_generic (_internal tPWE_min ~extSTD.STANDARD.TIME 0 122 \13.0 NS\ (_entity ((NS 4623507967449235456)))))
		(_generic (_internal tSD_min ~extSTD.STANDARD.TIME 0 123 \10.0 NS\ (_entity ((NS 4621819117588971520)))))
		(_generic (_internal tHD_min ~extSTD.STANDARD.TIME 0 124 \0.0 NS\ (_entity ((NS 0)))))
		(_generic (_internal tHZWE_max ~extSTD.STANDARD.TIME 0 125 \10.0 NS\ (_entity ((NS 4621819117588971520)))))
		(_generic (_internal tLZWE_min ~extSTD.STANDARD.TIME 0 126 \0.0 NS\ (_entity ((NS 0)))))
		(_type (_internal ~STRING{1~to~13}~12 0 164 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 13))))))
		(_port (_internal download_filename ~STRING{1~to~13}~12 0 164 (_entity (_in (_string \"loadfname.dat"\)))))
		(_port (_internal nCE ~extieee.std_logic_1164.STD_LOGIC 0 165 (_entity (_in ((i 3))))))
		(_port (_internal nOE ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_in ((i 3))))))
		(_port (_internal nWE ~extieee.std_logic_1164.STD_LOGIC 0 167 (_entity (_in ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{adr_width-1~downto~0}~12 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{adr_width-1~downto~0}~12 0 168 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 169 (_entity (_inout )(_event))))
		(_port (_internal CE2 ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ((i 3))))))
		(_port (_internal download ~extSTD.STANDARD.BOOLEAN 0 171 (_entity (_in ((i 0)))(_event))))
		(_port (_internal dump ~extSTD.STANDARD.BOOLEAN 0 177 (_entity (_in ((i 0))))))
		(_port (_internal dump_start ~extSTD.STANDARD.NATURAL 0 180 (_entity (_in ((i 0))))))
		(_port (_internal dump_end ~extSTD.STANDARD.NATURAL 0 181 (_entity (_in (_code 18)))))
		(_type (_internal ~STRING{1~to~13}~122 0 182 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 13))))))
		(_port (_internal dump_filename ~STRING{1~to~13}~122 0 182 (_entity (_in (_string \"dumpfname.dat"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{D'range}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 19 )))))
		(_signal (_internal tristate_vec ~STD_LOGIC_VECTOR{D'range}~13 0 220 (_architecture (_uni ))))
		(_signal (_internal undef_vec ~STD_LOGIC_VECTOR{D'range}~13 0 221 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{A'range}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 20 )))))
		(_signal (_internal undef_adr_vec ~STD_LOGIC_VECTOR{A'range}~13 0 222 (_architecture (_uni ))))
		(_signal (_internal read_active ~extSTD.STANDARD.BOOLEAN 0 224 (_architecture (_uni ((i 0))))))
		(_signal (_internal read_valid ~extSTD.STANDARD.BOOLEAN 0 225 (_architecture (_uni ((i 0))))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{D'range}~13 0 226 (_architecture (_uni ))))
		(_signal (_internal do_write ~extieee.std_logic_1164.STD_LOGIC 0 227 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal adr_setup ~STD_LOGIC_VECTOR{A'range}~13 0 230 (_architecture (_uni ))))
		(_signal (_internal adr_hold ~STD_LOGIC_VECTOR{A'range}~13 0 231 (_architecture (_uni ))))
		(_signal (_internal valid_adr ~STD_LOGIC_VECTOR{A'range}~13 0 232 (_architecture (_uni ))))
		(_constant (_internal low_address ~extSTD.STANDARD.NATURAL 0 254 (_process 1 ((i 0)))))
		(_constant (_internal high_address ~extSTD.STANDARD.NATURAL 0 255 (_process 1 (_code 21))))
		(_type (_internal ~NATURAL~range~low_address~to~high_address~13 0 258 (_scalar (_to (i 0)(c 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 258 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_type (_internal memory_array 0 257 (_array ~STD_LOGIC_VECTOR{width-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_variable (_internal mem memory_array 0 260 (_process 1 )))
		(_variable (_internal address ~extSTD.STANDARD.NATURAL 0 261 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 263 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 25 )(i 0))))))
		(_variable (_internal write_data ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 263 (_process 1 )))
		(_variable (_internal outline ~extstd.TEXTIO.LINE 0 265 (_process 1 )))
		(_signal (_delayed D'DELAYED~13~8 ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 402 (_process 1 (5)(_code 26))))
		(_signal (_stable D'DELAYED'STABLE~13 ~extSTD.STANDARD.BOOLEAN 0 402 (_process 1 (22())(_code 27))))
		(_signal (_stable D'STABLE~13 ~extSTD.STANDARD.BOOLEAN 0 407 (_process 1 (5)(_code 28))))
		(_signal (_delayed nWE'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 412 (_process 1 (3)(_code 29))))
		(_signal (_stable nWE'DELAYED'STABLE~13 ~extSTD.STANDARD.BOOLEAN 0 412 (_process 1 (25())(_code 30))))
		(_signal (_delayed D'DELAYED~13 ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 390 (_process 1 (5)(d 0))))
		(_signal (_delayed D'DELAYED~13~7 ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 395 (_process 1 (5)(d 0))))
		(_signal (_stable adr_hold'STABLE~13 ~extSTD.STANDARD.BOOLEAN 0 442 (_process 4 (20)(_code 31))))
		(_signal (_delayed nOE'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 445 (_process 5 (2)(_code 32))))
		(_signal (_stable nOE'STABLE~13 ~extSTD.STANDARD.BOOLEAN 0 445 (_process 5 (2)(_code 33))))
		(_signal (_delayed nWE'DELAYED~13~9 ~extieee.std_logic_1164.STD_LOGIC 0 446 (_process 5 (3)(_code 34))))
		(_signal (_stable nCE'STABLE~13 ~extSTD.STANDARD.BOOLEAN 0 447 (_process 5 (1)(_code 35))))
		(_signal (_stable CE2'STABLE~13 ~extSTD.STANDARD.BOOLEAN 0 447 (_process 5 (6)(_code 36))))
		(_signal (_delayed nOE'DELAYED~13~10 ~extieee.std_logic_1164.STD_LOGIC 0 448 (_process 5 (2)(_code 37))))
		(_signal (_delayed nWE'DELAYED~13~11 ~extieee.std_logic_1164.STD_LOGIC 0 449 (_process 5 (3)(_code 38))))
		(_signal (_delayed nCE'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 450 (_process 5 (1)(_code 39))))
		(_signal (_delayed CE2'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 450 (_process 5 (6)(_code 40))))
		(_signal (_stable nOE'STABLE~13~12 ~extSTD.STANDARD.BOOLEAN 0 452 (_process 6 (2)(_code 41))))
		(_signal (_delayed nWE'DELAYED~13~13 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_process 6 (3)(_code 42))))
		(_signal (_stable nCE'STABLE~13~14 ~extSTD.STANDARD.BOOLEAN 0 454 (_process 6 (1)(_code 43))))
		(_signal (_stable CE2'STABLE~13~15 ~extSTD.STANDARD.BOOLEAN 0 454 (_process 6 (6)(_code 44))))
		(_signal (_delayed nCE'DELAYED~13~16 ~extieee.std_logic_1164.STD_LOGIC 0 465 (_process 8 (1)(d 0))))
		(_signal (_delayed CE2'DELAYED~13~17 ~extieee.std_logic_1164.STD_LOGIC 0 465 (_process 8 (6)(d 0))))
		(_signal (_delayed nWE'DELAYED~13~18 ~extieee.std_logic_1164.STD_LOGIC 0 465 (_process 8 (3)(d 0))))
		(_signal (_stable A'STABLE~13 ~extSTD.STANDARD.BOOLEAN 0 475 (_process 8 (4)(_code 45))))
		(_signal (_stable nOE'STABLE~13~19 ~extSTD.STANDARD.BOOLEAN 0 479 (_process 8 (2)(_code 46))))
		(_signal (_delayed nCE'DELAYED~13~20 ~extieee.std_logic_1164.STD_LOGIC 0 502 (_process 9 (1)(_code 47))))
		(_signal (_delayed CE2'DELAYED~13~21 ~extieee.std_logic_1164.STD_LOGIC 0 502 (_process 9 (6)(_code 48))))
		(_signal (_delayed nWE'DELAYED~13~22 ~extieee.std_logic_1164.STD_LOGIC 0 503 (_process 9 (3)(_code 49))))
		(_process
			(line__238(_architecture 0 0 238 (_process (_target(12)(13)(14))(_read(12)(13)(14)))))
			(memory(_architecture 1 0 252 (_process (_simple)(_target(17))(_sensitivity(7)(18)(21))(_monitor)(_read(0)(5)(13)(27)(28)(23)(24)(26)))))
			(line__437(_architecture 2 0 437 (_assignment (_simple)(_target(19))(_sensitivity(4)))))
			(line__438(_architecture 3 0 438 (_assignment (_simple)(_target(20))(_sensitivity(4)))))
			(line__440(_architecture 4 0 440 (_assignment (_simple)(_target(21))(_sensitivity(14)(19)(20)(29)))))
			(line__445(_architecture 5 0 445 (_assignment (_simple)(_target(15))(_sensitivity(1)(2)(3)(6)(15)(30)(31)(32)(33)(34)(35)(36)(37)(38)))))
			(line__452(_architecture 6 0 452 (_assignment (_simple)(_target(16))(_sensitivity(1)(2)(3)(6)(15)(16)(39)(40)(41)(42)))))
			(line__457(_architecture 7 0 457 (_assignment (_simple)(_target(5))(_sensitivity(12)(13)(15)(16)(17)))))
			(line__462(_architecture 8 0 462 (_process (_simple)(_target(18))(_sensitivity(1)(3)(6))(_monitor)(_read(2)(4)(43)(44)(45)(46)(47)))))
			(line__494(_architecture 9 0 494 (_process (_simple)(_sensitivity(4))(_monitor)(_read(1)(3)(6)(48)(49)(50)))))
			(line__510(_architecture 10 0 510 (_process (_simple)(_sensitivity(1)(2)(3)(6))(_monitor))))
		)
		(_subprogram
			(_internal Check_For_Valid_Data 11 0 196 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_internal Check_For_Tristate 12 0 208 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_internal power_up 13 0 268 (_architecture (_procedure )))
			(_internal load 14 0 291 (_architecture (_procedure )))
			(_internal do_dump 15 0 352 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external READ (std TEXTIO 8))
			(_external WRITE (std TEXTIO 22))
			(_external WRITE (std TEXTIO 21))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(539837741 1635017028 1953459744 1818326560 1629512809 1852121204 1718562148 1769109293 1948280180 1381179503 3034433 )
		(539837741 541348724 1819240822 1869182049 1142962798 543257697 1970302569 1751326836 1701277281 1769414771 1852401780 1952805664 1949134965 543518057 1696625761 1865245806 1920413030 543519849 1394634612 776814930 )
		(539837741 541345908 1819240822 1869182049 1142962798 543257697 1970302569 1751326836 1701277281 1769414771 1852401780 1819240480 1769221476 1629513069 1852121204 1718562148 1769109293 1948280180 1381179503 3034433 )
		(539837741 1163350132 1869182496 1769234796 540700271 1936487760 1769414757 543716452 1847617135 1948271959 1931505519 1953656680 544497952 1296126547 46 )
		(1919181889 544437093 544501614 1768710518 1952522340 1635021600 1865249906 1920413030 543519849 1377857396 3034433 )
		(541152116 1819240822 1869182049 1092631150 1701995620 1663071091 1735287144 1998611557 1768453225 1702043758 762344820 1701669236 544497952 1918989427 1718562164 1769109293 1948280180 1381179503 3034433 )
		(541152116 1819240822 1869182049 1847605870 1847608655 1763734639 1952670062 543520361 1931506785 1953653108 761687853 1953067639 1869881445 1296126496 46 )
		(1919181889 544437093 544501614 1650553971 1998611820 1701603688 1769109280 1949132148 1381182831 1629506881 1986622563 101 )
		(541149300 1819240822 1869182049 1092631150 1701995620 1663071091 1735287144 1998611557 1768453225 1869095022 1949131884 543518057 1696625761 1865245806 1920413030 543519849 1394634612 776814930 )
		(1635151433 543451500 759519086 1852270963 1629514849 1381179508 1998605633 1701603688 1162047008 544434464 1769235297 25974 )
		(1635151433 543451500 759513966 1852270963 1629514849 1381179508 1998605633 1701603688 1162833440 1953459744 1634625824 1986622563 101 )
		(1635151433 543451500 759513966 1852270963 1629514849 1381179508 1998605633 1701603688 1163357728 1953459744 1634625824 1986622563 101 )
		(1635151433 543451500 758269251 1852270963 1629514849 1381179508 1998605633 1701603688 1162833440 1953459744 1634625824 1986622563 101 )
		(1635151433 543451500 758269251 1852270963 1629514849 1381179508 1998605633 1701603688 1163357728 1953459744 1634625824 1986622563 101 )
		(1953066569 1768710505 1735289210 1095914272 1769414733 2048944244 544174693 3026478 )
		(774778400 32 )
		(1684107084 543649385 1296126547 1869768224 1768300653 2123116 )
		(1953397075 1696626785 1919906418 544106784 1701603686 10016 )
		(1814047783 543518313 )
		(541933906 1684107116 1629516389 1953656674 3040357 )
		(539842349 1635151433 543451500 1918986339 1702126433 2564210 )
		(1852383271 1953055264 1769108595 1763731310 2564206 )
		(1936269353 1952805664 544175136 2568231 )
		(1635151433 543451500 1919181921 1702064997 1868963955 1701650546 2037542765 1836409888 1126182512 1701015137 1684368492 46 )
	)
	(_model . behavior 50 -1
	)
)
V 000044 55 4390          1557997305548 rtl
(_unit VHDL (uartrx 0 41 (rtl 0 55 ))
	(_version v98)
	(_time 1557997305549 2019.05.16 12:01:45)
	(_source (\./src/uartrx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 34353431316262236331266f6d3331323533363330)
	(_entity
		(_time 1557997305540)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in )(_event))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal resetn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ))))
		(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_port (_internal rdrf ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal ferror ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal rx ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal states 0 57 (_enum1 s0 s1 s2 s3 (_to (i 0)(i 3)))))
		(_signal (_internal state states 0 58 (_architecture (_uni ))))
		(_signal (_internal nextstate states 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rxreg_s ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal rxshift_s ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal sample_s ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal rsrl_s ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal synccnt_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal bitcount_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68 (_architecture (_uni ))))
		(_type (_internal state_type 0 70 (_enum1 st0 st1 st2 st3 (_to (i 0)(i 3)))))
		(_signal (_internal current_state state_type 0 71 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 71 (_architecture (_uni ))))
		(_process
			(line__78(_architecture 0 0 78 (_process (_target(10))(_sensitivity(0)(2)(1)(11(d_8_1))(13))(_dssslsensitivity 2))))
			(line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((dbus)(rxreg_s)))(_target(3))(_sensitivity(10)))))
			(line__94(_architecture 2 0 94 (_process (_target(8))(_sensitivity(0)(2)(1)(9))(_dssslsensitivity 2))))
			(line__105(_architecture 3 0 105 (_process (_simple)(_target(9))(_sensitivity(7)(8)(12)(15)))))
			(line__133(_architecture 4 0 133 (_process (_target(14))(_sensitivity(0)(2)(1)(8)(14))(_dssslsensitivity 2))))
			(line__148(_architecture 5 0 148 (_assignment (_simple)(_target(12))(_sensitivity(14)))))
			(line__153(_architecture 6 0 153 (_process (_target(15))(_sensitivity(0)(2)(1)(8)(12)(15))(_dssslsensitivity 2))))
			(line__171(_architecture 7 0 171 (_process (_target(11))(_sensitivity(0)(2)(1)(7)(11(d_8_1))(12))(_dssslsensitivity 2))))
			(line__187(_architecture 8 0 187 (_assignment (_simple)(_target(13))(_sensitivity(7)(12)(15)))))
			(line__192(_architecture 9 0 192 (_assignment (_simple)(_target(6))(_sensitivity(7)(12)(15)))))
			(line__197(_architecture 10 0 197 (_process (_target(16))(_sensitivity(0)(2)(17))(_dssslsensitivity 2))))
			(line__206(_architecture 11 0 206 (_process (_simple)(_target(5)(17))(_sensitivity(1)(4)(13)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 50529027 )
		(33686019 )
		(33686018 )
		(33686018 )
		(50529027 )
		(50529027 50529027 3 )
	)
	(_model . rtl 12 -1
	)
)
V 000044 55 3892          1557997305643 rtl
(_unit VHDL (uarttx 0 39 (rtl 0 54 ))
	(_version v98)
	(_time 1557997305644 2019.05.16 12:01:45)
	(_source (\./src/uarttx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9293929d91c4c485c79286c9cb9597949395909596)
	(_entity
		(_time 1557997305627)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal resetn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_in ))))
		(_port (_internal tdre ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal tx ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal txshift_s ~STD_LOGIC_VECTOR{9~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal txreg_s ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal bitcount_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal tsrl_s ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal tdre_s ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal shift_s ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal STATE_TYPE 0 64 (_enum1 sstart slatch swait sshift (_to (i 0)(i 3)))))
		(_signal (_internal current_state STATE_TYPE 0 67 (_architecture (_uni ))))
		(_signal (_internal next_state STATE_TYPE 0 68 (_architecture (_uni ))))
		(_type (_internal state_type2 0 72 (_enum1 s0 s1 s2 (_to (i 0)(i 2)))))
		(_signal (_internal current_state2 state_type2 0 75 (_architecture (_uni ))))
		(_signal (_internal next_state2 state_type2 0 76 (_architecture (_uni ))))
		(_process
			(line__83(_architecture 0 0 83 (_process (_target(8))(_sensitivity(0)(2)(3)(5))(_dssslsensitivity 2))))
			(line__97(_architecture 1 0 97 (_process (_target(7))(_sensitivity(0)(2)(7(d_9_1))(8)(10)(12))(_dssslsensitivity 2))))
			(line__110(_architecture 2 0 110 (_assignment (_simple)(_alias((tx)(txshift_s(0))))(_simpleassign BUF)(_target(6))(_sensitivity(7(0))))))
			(line__115(_architecture 3 0 115 (_process (_target(9)(13))(_sensitivity(0)(2)(9)(13)(14))(_dssslsensitivity 2))))
			(line__133(_architecture 4 0 133 (_process (_simple)(_target(10)(12)(14))(_sensitivity(1)(9)(11)(13)))))
			(line__167(_architecture 5 0 167 (_process (_target(15))(_sensitivity(0)(2)(16))(_dssslsensitivity 2))))
			(line__176(_architecture 6 0 176 (_process (_simple)(_target(11)(16))(_sensitivity(5)(10)(15)))))
			(line__200(_architecture 7 0 200 (_assignment (_simple)(_alias((tdre)(tdre_s)))(_simpleassign BUF)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 50529027 )
		(50529027 50529027 771 )
		(33686018 )
		(50463235 )
	)
	(_model . rtl 8 -1
	)
)
I 000044 55 51334         1557997305843 rtl
(_unit VHDL (uart_16750 0 36 (rtl 0 64 ))
	(_version v98)
	(_time 1557997305844 2019.05.16 12:01:45)
	(_source (\./src/uart_16750.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5d5c5e5e080b0b4a595b5d564c020a5e5a5e585e5d5a58)
	(_entity
		(_time 1557997305760)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(slib_edge_detect
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
				(_port (_internal FE ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_out ))))
			)
		)
		(slib_input_sync
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 164 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 165 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_out ))))
			)
		)
		(slib_input_filter
			(_object
				(_generic (_internal SIZE ~extSTD.STANDARD.NATURAL 0 172 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 178 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_out ))))
			)
		)
		(uart_interrupt
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal IER ~STD_LOGIC_VECTOR{3~downto~0}~13 0 109 (_entity (_in ))))
				(_port (_internal LSR ~STD_LOGIC_VECTOR{4~downto~0}~13 0 110 (_entity (_in ))))
				(_port (_internal THI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal RDA ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal CTI ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal AFE ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ))))
				(_port (_internal MSR ~STD_LOGIC_VECTOR{3~downto~0}~136 0 115 (_entity (_in ))))
				(_port (_internal IIR ~STD_LOGIC_VECTOR{3~downto~0}~138 0 116 (_entity (_out ))))
				(_port (_internal INT ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
			)
		)
		(uart_baudgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_in ))))
				(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal DIVIDER ~STD_LOGIC_VECTOR{15~downto~0}~13 0 127 (_entity (_in ))))
				(_port (_internal BAUDTICK ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
			)
		)
		(slib_clock_div
			(_object
				(_generic (_internal RATIO ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 188 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 189 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
			)
		)
		(slib_fifo
			(_object
				(_generic (_internal WIDTH ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
				(_generic (_internal SIZE_E ~extSTD.STANDARD.INTEGER 0 135 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
				(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal WRITE ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 113 )(i 0))))))
				(_port (_internal D ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 143 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 114 )(i 0))))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 144 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{SIZE_E-1~downto~0}~13 0 147 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 115 )(i 0))))))
				(_port (_internal USAGE ~STD_LOGIC_VECTOR{SIZE_E-1~downto~0}~13 0 147 (_entity (_out ))))
			)
		)
		(uart_transmitter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TXCLK ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TXSTART ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal WLS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal STB ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal PEN ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EPS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal BC ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_entity (_in ))))
				(_port (_internal TXFINISHED ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal SOUT ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
			)
		)
		(uart_receiver
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal RXCLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal RXCLEAR ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WLS ~STD_LOGIC_VECTOR{1~downto~0}~132 0 91 (_entity (_in ))))
				(_port (_internal STB ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal PEN ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal EPS ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal SIN ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal PE ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FE ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
				(_port (_internal BI ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_out ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 100 (_entity (_out ))))
				(_port (_internal RXFINISHED ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
			)
		)
	)
	(_instantiation UART_ED_WRITE 0 380 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iCSWR))
			((FE)(iWriteFE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_ED_READ 0 381 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iCSRD))
			((FE)(iReadFE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_IS_SIN 0 400 (_component slib_input_sync )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(SIN))
			((Q)(iSINr))
		)
		(_use (_entity . slib_input_sync)
		)
	)
	(_instantiation UART_IS_CTS 0 401 (_component slib_input_sync )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(CTSN))
			((Q)(iCTSNs))
		)
		(_use (_entity . slib_input_sync)
		)
	)
	(_instantiation UART_IS_DSR 0 402 (_component slib_input_sync )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(DSRN))
			((Q)(iDSRNs))
		)
		(_use (_entity . slib_input_sync)
		)
	)
	(_instantiation UART_IS_DCD 0 403 (_component slib_input_sync )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(DCDN))
			((Q)(iDCDNs))
		)
		(_use (_entity . slib_input_sync)
		)
	)
	(_instantiation UART_IS_RI 0 404 (_component slib_input_sync )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(RIN))
			((Q)(iRINs))
		)
		(_use (_entity . slib_input_sync)
		)
	)
	(_instantiation UART_IF_CTS 0 407 (_component slib_input_filter )
		(_generic
			((SIZE)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(iBaudtick2x))
			((D)(iCTSNs))
			((Q)(iCTSn))
		)
		(_use (_entity . slib_input_filter)
			(_generic
				((SIZE)((i 2)))
			)
		)
	)
	(_instantiation UART_IF_DSR 0 408 (_component slib_input_filter )
		(_generic
			((SIZE)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(iBaudtick2x))
			((D)(iDSRNs))
			((Q)(iDSRn))
		)
		(_use (_entity . slib_input_filter)
			(_generic
				((SIZE)((i 2)))
			)
		)
	)
	(_instantiation UART_IF_DCD 0 409 (_component slib_input_filter )
		(_generic
			((SIZE)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(iBaudtick2x))
			((D)(iDCDNs))
			((Q)(iDCDn))
		)
		(_use (_entity . slib_input_filter)
			(_generic
				((SIZE)((i 2)))
			)
		)
	)
	(_instantiation UART_IF_RI 0 410 (_component slib_input_filter )
		(_generic
			((SIZE)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(iBaudtick2x))
			((D)(iRINs))
			((Q)(iRIn))
		)
		(_use (_entity . slib_input_filter)
			(_generic
				((SIZE)((i 2)))
			)
		)
	)
	(_instantiation UART_IIC 0 460 (_component uart_interrupt )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((IER)(iIER(d_3_0)))
			((LSR)(iLSR(d_4_0)))
			((THI)(iTHRInterrupt))
			((RDA)(iRDAInterrupt))
			((CTI)(iCharTimeout))
			((AFE)(iMCR_AFE))
			((MSR)(iMSR(d_3_0)))
			((IIR)(iIIR(d_3_0)))
			((INT)(INT))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((IER)(IER))
				((LSR)(LSR))
				((THI)(THI))
				((RDA)(RDA))
				((CTI)(CTI))
				((AFE)(AFE))
				((MSR)(MSR))
				((IIR)(IIR))
				((INT)(INT))
			)
		)
	)
	(_instantiation UART_IIC_THRE_ED 0 473 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iLSR_THRE))
			((RE)(iLSR_THRERE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_PEDET 0 672 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iRXFIFOPE))
			((RE)(iPERE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_FEDET 0 673 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iRXFIFOFE))
			((RE)(iFERE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_BIDET 0 674 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iRXFIFOBI))
			((RE)(iBIRE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_ED_CTS 0 697 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iMSR_CTS))
			((RE)(iCTSnRE))
			((FE)(iCTSnFE))
		)
		(_use (_entity . slib_edge_detect)
		)
	)
	(_instantiation UART_ED_DSR 0 698 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iMSR_DSR))
			((RE)(iDSRnRE))
			((FE)(iDSRnFE))
		)
		(_use (_entity . slib_edge_detect)
		)
	)
	(_instantiation UART_ED_RI 0 699 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iMSR_RI))
			((RE)(iRInRE))
			((FE)(iRInFE))
		)
		(_use (_entity . slib_edge_detect)
		)
	)
	(_instantiation UART_ED_DCD 0 700 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iMSR_DCD))
			((RE)(iDCDnRE))
			((FE)(iDCDnFE))
		)
		(_use (_entity . slib_edge_detect)
		)
	)
	(_instantiation UART_BG16 0 761 (_component uart_baudgen )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(BAUDCE))
			((CLEAR)((i 2)))
			((DIVIDER)(iBaudgenDiv))
			((BAUDTICK)(iBaudtick16x))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((CE)(CE))
				((CLEAR)(CLEAR))
				((DIVIDER)(DIVIDER))
				((BAUDTICK)(BAUDTICK))
			)
		)
	)
	(_instantiation UART_BG2 0 768 (_component slib_clock_div )
		(_generic
			((RATIO)((i 8)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(iBaudtick16x))
			((Q)(iBaudtick2x))
		)
		(_use (_entity . slib_clock_div)
			(_generic
				((RATIO)((i 8)))
			)
		)
	)
	(_instantiation UART_RCLK 0 774 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(RCLK))
			((RE)(iRCLK))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_TXFF 0 781 (_component slib_fifo )
		(_generic
			((WIDTH)((i 8)))
			((SIZE_E)((i 6)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CLEAR)(iTXFIFOClear))
			((WRITE)(iTXFIFOWrite))
			((READ)(iTXFIFORead))
			((D)(iDIN))
			((Q)(iTXFIFOQ))
			((EMPTY)(iTXFIFOEmpty))
			((FULL)(iTXFIFO64Full))
			((USAGE)(iTXFIFOUsage))
		)
		(_use (_entity . slib_fifo)
			(_generic
				((WIDTH)((i 8)))
				((SIZE_E)((i 6)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((CLEAR)(CLEAR))
				((WRITE)(WRITE))
				((READ)(READ))
				((D)(D))
				((Q)(Q))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
				((USAGE)(USAGE))
			)
		)
	)
	(_instantiation UART_RXFF 0 800 (_component slib_fifo )
		(_generic
			((WIDTH)((i 11)))
			((SIZE_E)((i 6)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CLEAR)(iRXFIFOClear))
			((WRITE)(iRXFIFOWrite))
			((READ)(iRXFIFORead))
			((D)(iRXFIFOD))
			((Q)(iRXFIFOQ))
			((EMPTY)(iRXFIFOEmpty))
			((FULL)(iRXFIFO64Full))
			((USAGE)(iRXFIFOUsage))
		)
		(_use (_entity . slib_fifo)
			(_generic
				((WIDTH)((i 11)))
				((SIZE_E)((i 6)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((CLEAR)(CLEAR))
				((WRITE)(WRITE))
				((READ)(READ))
				((D)(D))
				((Q)(Q))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
				((USAGE)(USAGE))
			)
		)
	)
	(_instantiation UART_TX 0 836 (_component uart_transmitter )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((TXCLK)(iBaudtick2x))
			((TXSTART)(iTXStart))
			((CLEAR)(iTXClear))
			((WLS)(iLCR_WLS))
			((STB)(iLCR_STB))
			((PEN)(iLCR_PEN))
			((EPS)(iLCR_EPS))
			((SP)(iLCR_SP))
			((BC)(iLCR_BC))
			((DIN)(iTSR))
			((TXFINISHED)(iTXFinished))
			((SOUT)(iSOUT))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((TXCLK)(TXCLK))
				((TXSTART)(TXSTART))
				((CLEAR)(CLEAR))
				((WLS)(WLS))
				((STB)(STB))
				((PEN)(PEN))
				((EPS)(EPS))
				((SP)(SP))
				((BC)(BC))
				((DIN)(DIN))
				((TXFINISHED)(TXFINISHED))
				((SOUT)(SOUT))
			)
		)
	)
	(_instantiation UART_RX 0 854 (_component uart_receiver )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((RXCLK)(iRCLK))
			((RXCLEAR)(iRXClear))
			((WLS)(iLCR_WLS))
			((STB)(iLCR_STB))
			((PEN)(iLCR_PEN))
			((EPS)(iLCR_EPS))
			((SP)(iLCR_SP))
			((SIN)(iSIN))
			((PE)(iRXPE))
			((FE)(iRXFE))
			((BI)(iRXBI))
			((DOUT)(iRXData))
			((RXFINISHED)(iRXFinished))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((RXCLK)(RXCLK))
				((RXCLEAR)(RXCLEAR))
				((WLS)(WLS))
				((STB)(STB))
				((PEN)(PEN))
				((EPS)(EPS))
				((SP)(SP))
				((SIN)(SIN))
				((PE)(PE))
				((FE)(FE))
				((BI)(BI))
				((DOUT)(DOUT))
				((RXFINISHED)(RXFINISHED))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal BAUDCE ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal RD ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{2~downto~0}~12 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 46 (_entity (_out ))))
		(_port (_internal DDIS ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal INT ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal OUT1N ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal OUT2N ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal BAUDOUTN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal RTSN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal DTRN ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CTSN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal DSRN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
		(_port (_internal DCDN ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal RIN ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal SIN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal SOUT ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal iCSWR ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal iCSRD ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal iWriteFE ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal iReadFE ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal iWrite ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal iRead ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal iA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal iDIN ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 203 (_architecture (_uni ))))
		(_signal (_internal iRBRRead ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal iTHRWrite ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal iDLLWrite ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_signal (_internal iDLMWrite ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal iIERWrite ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_signal (_internal iIIRRead ~extieee.std_logic_1164.STD_LOGIC 0 211 (_architecture (_uni ))))
		(_signal (_internal iFCRWrite ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal iLCRWrite ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal iMCRWrite ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal iLSRRead ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_signal (_internal iMSRRead ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal iSCRWrite ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_signal (_internal iTSR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 220 (_architecture (_uni ))))
		(_signal (_internal iRBR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 221 (_architecture (_uni ))))
		(_signal (_internal iDLL ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 222 (_architecture (_uni ))))
		(_signal (_internal iDLM ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 223 (_architecture (_uni ))))
		(_signal (_internal iIER ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 224 (_architecture (_uni ))))
		(_signal (_internal iIIR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 225 (_architecture (_uni ))))
		(_signal (_internal iFCR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 226 (_architecture (_uni ))))
		(_signal (_internal iLCR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 227 (_architecture (_uni ))))
		(_signal (_internal iMCR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 228 (_architecture (_uni ))))
		(_signal (_internal iLSR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 229 (_architecture (_uni ))))
		(_signal (_internal iMSR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 230 (_architecture (_uni ))))
		(_signal (_internal iSCR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 231 (_architecture (_uni ))))
		(_signal (_internal iIER_ERBI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_architecture (_uni ))))
		(_signal (_internal iIER_ETBEI ~extieee.std_logic_1164.STD_LOGIC 0 235 (_architecture (_uni ))))
		(_signal (_internal iIER_ELSI ~extieee.std_logic_1164.STD_LOGIC 0 236 (_architecture (_uni ))))
		(_signal (_internal iIER_EDSSI ~extieee.std_logic_1164.STD_LOGIC 0 237 (_architecture (_uni ))))
		(_signal (_internal iIIR_PI ~extieee.std_logic_1164.STD_LOGIC 0 240 (_architecture (_uni ))))
		(_signal (_internal iIIR_ID0 ~extieee.std_logic_1164.STD_LOGIC 0 241 (_architecture (_uni ))))
		(_signal (_internal iIIR_ID1 ~extieee.std_logic_1164.STD_LOGIC 0 242 (_architecture (_uni ))))
		(_signal (_internal iIIR_ID2 ~extieee.std_logic_1164.STD_LOGIC 0 243 (_architecture (_uni ))))
		(_signal (_internal iIIR_FIFO64 ~extieee.std_logic_1164.STD_LOGIC 0 244 (_architecture (_uni ))))
		(_signal (_internal iFCR_FIFOEnable ~extieee.std_logic_1164.STD_LOGIC 0 247 (_architecture (_uni ))))
		(_signal (_internal iFCR_RXFIFOReset ~extieee.std_logic_1164.STD_LOGIC 0 248 (_architecture (_uni ))))
		(_signal (_internal iFCR_TXFIFOReset ~extieee.std_logic_1164.STD_LOGIC 0 249 (_architecture (_uni ))))
		(_signal (_internal iFCR_DMAMode ~extieee.std_logic_1164.STD_LOGIC 0 250 (_architecture (_uni ))))
		(_signal (_internal iFCR_FIFO64E ~extieee.std_logic_1164.STD_LOGIC 0 251 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 252 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal iFCR_RXTrigger ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 252 (_architecture (_uni ))))
		(_signal (_internal iLCR_WLS ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 255 (_architecture (_uni ))))
		(_signal (_internal iLCR_STB ~extieee.std_logic_1164.STD_LOGIC 0 256 (_architecture (_uni ))))
		(_signal (_internal iLCR_PEN ~extieee.std_logic_1164.STD_LOGIC 0 257 (_architecture (_uni ))))
		(_signal (_internal iLCR_EPS ~extieee.std_logic_1164.STD_LOGIC 0 258 (_architecture (_uni ))))
		(_signal (_internal iLCR_SP ~extieee.std_logic_1164.STD_LOGIC 0 259 (_architecture (_uni ))))
		(_signal (_internal iLCR_BC ~extieee.std_logic_1164.STD_LOGIC 0 260 (_architecture (_uni ))))
		(_signal (_internal iLCR_DLAB ~extieee.std_logic_1164.STD_LOGIC 0 261 (_architecture (_uni ))))
		(_signal (_internal iMCR_DTR ~extieee.std_logic_1164.STD_LOGIC 0 264 (_architecture (_uni ))))
		(_signal (_internal iMCR_RTS ~extieee.std_logic_1164.STD_LOGIC 0 265 (_architecture (_uni ))))
		(_signal (_internal iMCR_OUT1 ~extieee.std_logic_1164.STD_LOGIC 0 266 (_architecture (_uni ))))
		(_signal (_internal iMCR_OUT2 ~extieee.std_logic_1164.STD_LOGIC 0 267 (_architecture (_uni ))))
		(_signal (_internal iMCR_LOOP ~extieee.std_logic_1164.STD_LOGIC 0 268 (_architecture (_uni ))))
		(_signal (_internal iMCR_AFE ~extieee.std_logic_1164.STD_LOGIC 0 269 (_architecture (_uni ))))
		(_signal (_internal iLSR_DR ~extieee.std_logic_1164.STD_LOGIC 0 272 (_architecture (_uni ))))
		(_signal (_internal iLSR_OE ~extieee.std_logic_1164.STD_LOGIC 0 273 (_architecture (_uni ))))
		(_signal (_internal iLSR_PE ~extieee.std_logic_1164.STD_LOGIC 0 274 (_architecture (_uni ))))
		(_signal (_internal iLSR_FE ~extieee.std_logic_1164.STD_LOGIC 0 275 (_architecture (_uni ))))
		(_signal (_internal iLSR_BI ~extieee.std_logic_1164.STD_LOGIC 0 276 (_architecture (_uni ))))
		(_signal (_internal iLSR_THRE ~extieee.std_logic_1164.STD_LOGIC 0 277 (_architecture (_uni ))))
		(_signal (_internal iLSR_TEMT ~extieee.std_logic_1164.STD_LOGIC 0 278 (_architecture (_uni ))))
		(_signal (_internal iLSR_FIFOERR ~extieee.std_logic_1164.STD_LOGIC 0 279 (_architecture (_uni ))))
		(_signal (_internal iMSR_dCTS ~extieee.std_logic_1164.STD_LOGIC 0 282 (_architecture (_uni ))))
		(_signal (_internal iMSR_dDSR ~extieee.std_logic_1164.STD_LOGIC 0 283 (_architecture (_uni ))))
		(_signal (_internal iMSR_TERI ~extieee.std_logic_1164.STD_LOGIC 0 284 (_architecture (_uni ))))
		(_signal (_internal iMSR_dDCD ~extieee.std_logic_1164.STD_LOGIC 0 285 (_architecture (_uni ))))
		(_signal (_internal iMSR_CTS ~extieee.std_logic_1164.STD_LOGIC 0 286 (_architecture (_uni ))))
		(_signal (_internal iMSR_DSR ~extieee.std_logic_1164.STD_LOGIC 0 287 (_architecture (_uni ))))
		(_signal (_internal iMSR_RI ~extieee.std_logic_1164.STD_LOGIC 0 288 (_architecture (_uni ))))
		(_signal (_internal iMSR_DCD ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal iCTSNs ~extieee.std_logic_1164.STD_LOGIC 0 292 (_architecture (_uni ))))
		(_signal (_internal iDSRNs ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal iDCDNs ~extieee.std_logic_1164.STD_LOGIC 0 294 (_architecture (_uni ))))
		(_signal (_internal iRINs ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal iCTSn ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_signal (_internal iDSRn ~extieee.std_logic_1164.STD_LOGIC 0 297 (_architecture (_uni ))))
		(_signal (_internal iDCDn ~extieee.std_logic_1164.STD_LOGIC 0 298 (_architecture (_uni ))))
		(_signal (_internal iRIn ~extieee.std_logic_1164.STD_LOGIC 0 299 (_architecture (_uni ))))
		(_signal (_internal iCTSnRE ~extieee.std_logic_1164.STD_LOGIC 0 300 (_architecture (_uni ))))
		(_signal (_internal iCTSnFE ~extieee.std_logic_1164.STD_LOGIC 0 301 (_architecture (_uni ))))
		(_signal (_internal iDSRnRE ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni ))))
		(_signal (_internal iDSRnFE ~extieee.std_logic_1164.STD_LOGIC 0 303 (_architecture (_uni ))))
		(_signal (_internal iDCDnRE ~extieee.std_logic_1164.STD_LOGIC 0 304 (_architecture (_uni ))))
		(_signal (_internal iDCDnFE ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal iRInRE ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal iRInFE ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 310 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal iBaudgenDiv ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 310 (_architecture (_uni ))))
		(_signal (_internal iBaudtick16x ~extieee.std_logic_1164.STD_LOGIC 0 311 (_architecture (_uni ))))
		(_signal (_internal iBaudtick2x ~extieee.std_logic_1164.STD_LOGIC 0 312 (_architecture (_uni ))))
		(_signal (_internal iRCLK ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal iTXFIFOClear ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal iTXFIFOWrite ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal iTXFIFORead ~extieee.std_logic_1164.STD_LOGIC 0 318 (_architecture (_uni ))))
		(_signal (_internal iTXFIFOEmpty ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal iTXFIFOFull ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal iTXFIFO16Full ~extieee.std_logic_1164.STD_LOGIC 0 321 (_architecture (_uni ))))
		(_signal (_internal iTXFIFO64Full ~extieee.std_logic_1164.STD_LOGIC 0 322 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 323 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal iTXFIFOUsage ~STD_LOGIC_VECTOR{5~downto~0}~13 0 323 (_architecture (_uni ))))
		(_signal (_internal iTXFIFOQ ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 324 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOClear ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOWrite ~extieee.std_logic_1164.STD_LOGIC 0 326 (_architecture (_uni ))))
		(_signal (_internal iRXFIFORead ~extieee.std_logic_1164.STD_LOGIC 0 327 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOEmpty ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOFull ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal iRXFIFO16Full ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal iRXFIFO64Full ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 332 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal iRXFIFOD ~STD_LOGIC_VECTOR{10~downto~0}~13 0 332 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOQ ~STD_LOGIC_VECTOR{10~downto~0}~13 0 333 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOUsage ~STD_LOGIC_VECTOR{5~downto~0}~13 0 334 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOTrigger ~extieee.std_logic_1164.STD_LOGIC 0 335 (_architecture (_uni ))))
		(_signal (_internal iRXFIFO16Trigger ~extieee.std_logic_1164.STD_LOGIC 0 336 (_architecture (_uni ))))
		(_signal (_internal iRXFIFO64Trigger ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOPE ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOFE ~extieee.std_logic_1164.STD_LOGIC 0 339 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOBI ~extieee.std_logic_1164.STD_LOGIC 0 340 (_architecture (_uni ))))
		(_signal (_internal iSOUT ~extieee.std_logic_1164.STD_LOGIC 0 343 (_architecture (_uni ))))
		(_signal (_internal iTXStart ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal iTXClear ~extieee.std_logic_1164.STD_LOGIC 0 345 (_architecture (_uni ))))
		(_signal (_internal iTXFinished ~extieee.std_logic_1164.STD_LOGIC 0 346 (_architecture (_uni ))))
		(_signal (_internal iTXRunning ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal iSINr ~extieee.std_logic_1164.STD_LOGIC 0 350 (_architecture (_uni ))))
		(_signal (_internal iSIN ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal iRXFinished ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal iRXClear ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal iRXData ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 354 (_architecture (_uni ))))
		(_signal (_internal iRXPE ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal iRXFE ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal iRXBI ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal iFERE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_signal (_internal iPERE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_signal (_internal iBIRE ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~64~13 0 363 (_scalar (_to (i 0)(i 64)))))
		(_signal (_internal iFECounter ~INTEGER~range~0~to~64~13 0 363 (_architecture (_uni ))))
		(_signal (_internal iFEIncrement ~extieee.std_logic_1164.STD_LOGIC 0 364 (_architecture (_uni ))))
		(_signal (_internal iFEDecrement ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal iRDAInterrupt ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal iTimeoutCount ~UNSIGNED{5~downto~0}~13 0 367 (_architecture (_uni ))))
		(_signal (_internal iCharTimeout ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal iLSR_THRERE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal iTHRInterrupt ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal iTXEnable ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal iRTS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_type (_internal state_type 0 879 (_enum1 idle txstart txrun txend (_to (i 0)(i 3)))))
		(_variable (_internal State state_type 0 880 (_process 108 )))
		(_type (_internal state_type~__1 0 920 (_enum1 idle rxsave (_to (i 0)(i 1)))))
		(_variable (_internal State state_type~__1 0 921 (_process 109 )))
		(_process
			(line__378(_architecture 0 0 378 (_assignment (_simple)(_target(23))(_sensitivity(3)(4)))))
			(line__379(_architecture 1 0 379 (_assignment (_simple)(_target(24))(_sensitivity(3)(5)))))
			(line__382(_architecture 2 0 382 (_assignment (_simple)(_target(27))(_sensitivity(25)))))
			(line__383(_architecture 3 0 383 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(line__386(_architecture 4 0 386 (_assignment (_simple)(_target(31))(_sensitivity(28)(29)(76)))))
			(line__387(_architecture 5 0 387 (_assignment (_simple)(_target(32))(_sensitivity(27)(29)(76)))))
			(line__388(_architecture 6 0 388 (_assignment (_simple)(_target(33))(_sensitivity(27)(29)(76)))))
			(line__389(_architecture 7 0 389 (_assignment (_simple)(_target(34))(_sensitivity(27)(29)(76)))))
			(line__390(_architecture 8 0 390 (_assignment (_simple)(_target(35))(_sensitivity(27)(29)(76)))))
			(line__391(_architecture 9 0 391 (_assignment (_simple)(_target(36))(_sensitivity(28)(29)))))
			(line__392(_architecture 10 0 392 (_assignment (_simple)(_target(37))(_sensitivity(27)(29)))))
			(line__393(_architecture 11 0 393 (_assignment (_simple)(_target(38))(_sensitivity(27)(29)))))
			(line__394(_architecture 12 0 394 (_assignment (_simple)(_target(39))(_sensitivity(27)(29)))))
			(line__395(_architecture 13 0 395 (_assignment (_simple)(_target(40))(_sensitivity(28)(29)))))
			(line__396(_architecture 14 0 396 (_assignment (_simple)(_target(41))(_sensitivity(28)(29)))))
			(line__397(_architecture 15 0 397 (_assignment (_simple)(_target(42))(_sensitivity(27)(29)))))
			(UART_SIS(_architecture 16 0 413 (_process (_target(29)(30))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
			(UART_DLR(_architecture 17 0 426 (_process (_target(45)(46))(_sensitivity(0)(1)(30)(33)(34))(_dssslsensitivity 2))))
			(UART_IER(_architecture 18 0 442 (_process (_target(47(d_3_0)))(_sensitivity(0)(1)(30(d_3_0))(35))(_dssslsensitivity 2))))
			(line__453(_architecture 19 0 453 (_assignment (_simple)(_alias((iIER_ERBI)(iIER(0))))(_simpleassign BUF)(_target(55))(_sensitivity(47(0))))))
			(line__454(_architecture 20 0 454 (_assignment (_simple)(_alias((iIER_ETBEI)(iIER(1))))(_simpleassign BUF)(_target(56))(_sensitivity(47(1))))))
			(line__455(_architecture 21 0 455 (_assignment (_simple)(_alias((iIER_ELSI)(iIER(2))))(_simpleassign BUF)(_target(57))(_sensitivity(47(2))))))
			(line__456(_architecture 22 0 456 (_assignment (_simple)(_alias((iIER_EDSSI)(iIER(3))))(_simpleassign BUF)(_target(58))(_sensitivity(47(3))))))
			(line__457(_architecture 23 0 457 (_assignment (_simple)(_target(47(d_7_4))))))
			(UART_IIC_THREI(_architecture 24 0 474 (_process (_target(167))(_sensitivity(0)(1)(30(1))(32)(35)(36)(48(d_3_1))(66)(88)(166))(_dssslsensitivity 2))))
			(line__487(_architecture 25 0 487 (_assignment (_simple)(_target(163))(_sensitivity(64)(83)(138)))))
			(line__489(_architecture 26 0 489 (_assignment (_simple)(_alias((iIIR_PI)(iIIR(0))))(_simpleassign BUF)(_target(59))(_sensitivity(48(0))))))
			(line__490(_architecture 27 0 490 (_assignment (_simple)(_alias((iIIR_ID0)(iIIR(1))))(_simpleassign BUF)(_target(60))(_sensitivity(48(1))))))
			(line__491(_architecture 28 0 491 (_assignment (_simple)(_alias((iIIR_ID1)(iIIR(2))))(_simpleassign BUF)(_target(61))(_sensitivity(48(2))))))
			(line__492(_architecture 29 0 492 (_assignment (_simple)(_alias((iIIR_ID2)(iIIR(3))))(_simpleassign BUF)(_target(62))(_sensitivity(48(3))))))
			(line__493(_architecture 30 0 493 (_assignment (_simple)(_alias((iIIR_FIFO64)(iIIR(5))))(_simpleassign BUF)(_target(63))(_sensitivity(48(5))))))
			(line__494(_architecture 31 0 494 (_assignment (_simple)(_target(48(4))))))
			(line__495(_architecture 32 0 495 (_assignment (_simple)(_target(48(5)))(_sensitivity(64)(68)))))
			(line__496(_architecture 33 0 496 (_assignment (_simple)(_alias((iIIR(6))(iFCR_FIFOEnable)))(_target(48(6)))(_sensitivity(64)))))
			(line__497(_architecture 34 0 497 (_assignment (_simple)(_alias((iIIR(7))(iFCR_FIFOEnable)))(_target(48(7)))(_sensitivity(64)))))
			(UART_CTI(_architecture 35 0 500 (_process (_target(164)(165))(_sensitivity(0)(1)(31)(64)(117)(129)(131)(164))(_dssslsensitivity 2))))
			(UART_FCR(_architecture 36 0 526 (_process (_target(64)(65)(66)(67)(68)(69))(_sensitivity(0)(1)(30(2))(30(1))(30(5))(30(d_7_6))(30(3))(30(0))(37)(64)(76))(_dssslsensitivity 2))))
			(line__561(_architecture 37 0 561 (_assignment (_simple)(_alias((iFCR(0))(iFCR_FIFOEnable)))(_target(49(0)))(_sensitivity(64)))))
			(line__562(_architecture 38 0 562 (_assignment (_simple)(_alias((iFCR(1))(iFCR_RXFIFOReset)))(_target(49(1)))(_sensitivity(65)))))
			(line__563(_architecture 39 0 563 (_assignment (_simple)(_alias((iFCR(2))(iFCR_TXFIFOReset)))(_target(49(2)))(_sensitivity(66)))))
			(line__564(_architecture 40 0 564 (_assignment (_simple)(_alias((iFCR(3))(iFCR_DMAMode)))(_target(49(3)))(_sensitivity(67)))))
			(line__565(_architecture 41 0 565 (_assignment (_simple)(_target(49(4))))))
			(line__566(_architecture 42 0 566 (_assignment (_simple)(_alias((iFCR(5))(iFCR_FIFO64E)))(_target(49(5)))(_sensitivity(68)))))
			(line__567(_architecture 43 0 567 (_assignment (_simple)(_alias((iFCR(d_7_6))(iFCR_RXTrigger)))(_target(49(d_7_6)))(_sensitivity(69)))))
			(UART_LCR(_architecture 44 0 570 (_process (_target(50))(_sensitivity(0)(1)(30)(38))(_dssslsensitivity 2))))
			(line__581(_architecture 45 0 581 (_assignment (_simple)(_alias((iLCR_WLS)(iLCR(d_1_0))))(_target(70))(_sensitivity(50(d_1_0))))))
			(line__582(_architecture 46 0 582 (_assignment (_simple)(_alias((iLCR_STB)(iLCR(2))))(_simpleassign BUF)(_target(71))(_sensitivity(50(2))))))
			(line__583(_architecture 47 0 583 (_assignment (_simple)(_alias((iLCR_PEN)(iLCR(3))))(_simpleassign BUF)(_target(72))(_sensitivity(50(3))))))
			(line__584(_architecture 48 0 584 (_assignment (_simple)(_alias((iLCR_EPS)(iLCR(4))))(_simpleassign BUF)(_target(73))(_sensitivity(50(4))))))
			(line__585(_architecture 49 0 585 (_assignment (_simple)(_alias((iLCR_SP)(iLCR(5))))(_simpleassign BUF)(_target(74))(_sensitivity(50(5))))))
			(line__586(_architecture 50 0 586 (_assignment (_simple)(_alias((iLCR_BC)(iLCR(6))))(_simpleassign BUF)(_target(75))(_sensitivity(50(6))))))
			(line__587(_architecture 51 0 587 (_assignment (_simple)(_alias((iLCR_DLAB)(iLCR(7))))(_simpleassign BUF)(_target(76))(_sensitivity(50(7))))))
			(UART_MCR(_architecture 52 0 590 (_process (_target(51(d_5_0)))(_sensitivity(0)(1)(30(d_5_0))(39))(_dssslsensitivity 2))))
			(line__601(_architecture 53 0 601 (_assignment (_simple)(_alias((iMCR_DTR)(iMCR(0))))(_simpleassign BUF)(_target(77))(_sensitivity(51(0))))))
			(line__602(_architecture 54 0 602 (_assignment (_simple)(_alias((iMCR_RTS)(iMCR(1))))(_simpleassign BUF)(_target(78))(_sensitivity(51(1))))))
			(line__603(_architecture 55 0 603 (_assignment (_simple)(_alias((iMCR_OUT1)(iMCR(2))))(_simpleassign BUF)(_target(79))(_sensitivity(51(2))))))
			(line__604(_architecture 56 0 604 (_assignment (_simple)(_alias((iMCR_OUT2)(iMCR(3))))(_simpleassign BUF)(_target(80))(_sensitivity(51(3))))))
			(line__605(_architecture 57 0 605 (_assignment (_simple)(_alias((iMCR_LOOP)(iMCR(4))))(_simpleassign BUF)(_target(81))(_sensitivity(51(4))))))
			(line__606(_architecture 58 0 606 (_assignment (_simple)(_alias((iMCR_AFE)(iMCR(5))))(_simpleassign BUF)(_target(82))(_sensitivity(51(5))))))
			(line__607(_architecture 59 0 607 (_assignment (_simple)(_target(51(6))))))
			(line__608(_architecture 60 0 608 (_assignment (_simple)(_target(51(7))))))
			(UART_LSR(_architecture 61 0 611 (_process (_target(84)(85)(86)(87)(90)(160))(_sensitivity(0)(1)(40)(64)(83)(128)(131)(132)(136(d_10_8))(151)(157)(158)(159)(160)(161)(162))(_dssslsensitivity 2))))
			(line__669(_architecture 62 0 669 (_assignment (_simple)(_target(141))(_sensitivity(131)(136(8))))))
			(line__670(_architecture 63 0 670 (_assignment (_simple)(_target(142))(_sensitivity(131)(136(9))))))
			(line__671(_architecture 64 0 671 (_assignment (_simple)(_target(143))(_sensitivity(131)(136(10))))))
			(line__675(_architecture 65 0 675 (_assignment (_simple)(_target(161))(_sensitivity(129)(135(d_10_8))))))
			(line__676(_architecture 66 0 676 (_assignment (_simple)(_target(162))(_sensitivity(131)(157)(158)(159)(160)))))
			(line__678(_architecture 67 0 678 (_assignment (_simple)(_alias((iLSR(0))(iLSR_DR)))(_target(52(0)))(_sensitivity(83)))))
			(line__679(_architecture 68 0 679 (_assignment (_simple)(_alias((iLSR(1))(iLSR_OE)))(_target(52(1)))(_sensitivity(84)))))
			(line__680(_architecture 69 0 680 (_assignment (_simple)(_alias((iLSR(2))(iLSR_PE)))(_target(52(2)))(_sensitivity(85)))))
			(line__681(_architecture 70 0 681 (_assignment (_simple)(_alias((iLSR(3))(iLSR_FE)))(_target(52(3)))(_sensitivity(86)))))
			(line__682(_architecture 71 0 682 (_assignment (_simple)(_alias((iLSR(4))(iLSR_BI)))(_target(52(4)))(_sensitivity(87)))))
			(line__683(_architecture 72 0 683 (_assignment (_simple)(_alias((iLSR(5))(iLSR_THRE)))(_target(52(5)))(_sensitivity(88)))))
			(line__684(_architecture 73 0 684 (_assignment (_simple)(_alias((iLSR(6))(iLSR_TEMT)))(_target(52(6)))(_sensitivity(89)))))
			(line__685(_architecture 74 0 685 (_assignment (_simple)(_target(52(7)))(_sensitivity(64)(90)))))
			(line__686(_architecture 75 0 686 (_assignment (_simple)(_target(83))(_sensitivity(129)(131)))))
			(line__687(_architecture 76 0 687 (_assignment (_simple)(_target(88))(_sensitivity(122)))))
			(line__688(_architecture 77 0 688 (_assignment (_simple)(_target(89))(_sensitivity(88)(148)))))
			(line__691(_architecture 78 0 691 (_assignment (_simple)(_target(95))(_sensitivity(81)(103)(169)))))
			(line__692(_architecture 79 0 692 (_assignment (_simple)(_target(96))(_sensitivity(77)(81)(104)))))
			(line__693(_architecture 80 0 693 (_assignment (_simple)(_target(97))(_sensitivity(79)(81)(106)))))
			(line__694(_architecture 81 0 694 (_assignment (_simple)(_target(98))(_sensitivity(80)(81)(105)))))
			(UART_MSR(_architecture 82 0 702 (_process (_target(91)(92)(93)(94))(_sensitivity(0)(1)(41)(107)(108)(109)(110)(111)(112)(114))(_dssslsensitivity 2))))
			(line__737(_architecture 83 0 737 (_assignment (_simple)(_alias((iMSR(0))(iMSR_dCTS)))(_target(53(0)))(_sensitivity(91)))))
			(line__738(_architecture 84 0 738 (_assignment (_simple)(_alias((iMSR(1))(iMSR_dDSR)))(_target(53(1)))(_sensitivity(92)))))
			(line__739(_architecture 85 0 739 (_assignment (_simple)(_alias((iMSR(2))(iMSR_TERI)))(_target(53(2)))(_sensitivity(93)))))
			(line__740(_architecture 86 0 740 (_assignment (_simple)(_alias((iMSR(3))(iMSR_dDCD)))(_target(53(3)))(_sensitivity(94)))))
			(line__741(_architecture 87 0 741 (_assignment (_simple)(_alias((iMSR(4))(iMSR_CTS)))(_target(53(4)))(_sensitivity(95)))))
			(line__742(_architecture 88 0 742 (_assignment (_simple)(_alias((iMSR(5))(iMSR_DSR)))(_target(53(5)))(_sensitivity(96)))))
			(line__743(_architecture 89 0 743 (_assignment (_simple)(_alias((iMSR(6))(iMSR_RI)))(_target(53(6)))(_sensitivity(97)))))
			(line__744(_architecture 90 0 744 (_assignment (_simple)(_alias((iMSR(7))(iMSR_DCD)))(_target(53(7)))(_sensitivity(98)))))
			(UART_SCR(_architecture 91 0 747 (_process (_target(54))(_sensitivity(0)(1)(30)(42))(_dssslsensitivity 2))))
			(line__760(_architecture 92 0 760 (_assignment (_simple)(_alias((iBaudgenDiv)(iDLM)(iDLL)))(_target(115))(_sensitivity(45)(46)))))
			(line__794(_architecture 93 0 794 (_assignment (_simple)(_alias((iTXFIFO16Full)(iTXFIFOUsage(4))))(_simpleassign BUF)(_target(124))(_sensitivity(126(4))))))
			(line__795(_architecture 94 0 795 (_assignment (_simple)(_target(123))(_sensitivity(68)(124)(125)))))
			(line__796(_architecture 95 0 796 (_assignment (_simple)(_target(120))(_sensitivity(32)(64)(122)(123)))))
			(line__797(_architecture 96 0 797 (_assignment (_simple)(_target(119))(_sensitivity(66)))))
			(line__813(_architecture 97 0 813 (_assignment (_simple)(_target(130))(_sensitivity(31)))))
			(line__814(_architecture 98 0 814 (_assignment (_simple)(_alias((iRXFIFO16Full)(iRXFIFOUsage(4))))(_simpleassign BUF)(_target(133))(_sensitivity(137(4))))))
			(line__815(_architecture 99 0 815 (_assignment (_simple)(_target(132))(_sensitivity(68)(133)(134)))))
			(line__819(_architecture 100 0 819 (_assignment (_simple)(_alias((iRBR)(iRXFIFOQ(d_7_0))))(_target(44))(_sensitivity(136(d_7_0))))))
			(line__822(_architecture 101 0 822 (_assignment (_simple)(_target(139))(_sensitivity(69)(131)(133)(137(1))(137(3))(137(2))))))
			(line__828(_architecture 102 0 828 (_assignment (_simple)(_target(140))(_sensitivity(69)(131)(134)(137(3))(137(5))(137(4))))))
			(line__833(_architecture 103 0 833 (_assignment (_simple)(_target(138))(_sensitivity(68)(139)(140)))))
			(line__851(_architecture 104 0 851 (_assignment (_simple)(_alias((iTXClear)(_string \"0"\)))(_target(146)))))
			(line__870(_architecture 105 0 870 (_assignment (_simple)(_alias((iRXClear)(_string \"0"\)))(_target(152)))))
			(line__871(_architecture 106 0 871 (_assignment (_simple)(_target(150))(_sensitivity(81)(144)(149)))))
			(line__875(_architecture 107 0 875 (_assignment (_simple)(_target(168))(_sensitivity(82)(95)(122)))))
			(UART_TXPROC(_architecture 108 0 878 (_process (_simple)(_target(43)(121)(145)(148))(_sensitivity(0)(1))(_read(127)(147)(168)))))
			(UART_RXPROC(_architecture 109 0 919 (_process (_simple)(_target(128)(129)(135))(_sensitivity(0)(1))(_read(64)(65)(132)(151)(153)(154)(155)(156)))))
			(UART_AFC(_architecture 110 0 955 (_process (_target(169))(_sensitivity(0)(1)(78)(82)(131)(138))(_dssslsensitivity 2))))
			(UART_OUTREGS(_architecture 111 0 971 (_process (_target(9)(11)(12)(14)(15)(16)(22))(_sensitivity(0)(1)(3)(5)(77)(79)(80)(81)(116)(144)(169))(_dssslsensitivity 2))))
			(UART_DOUT(_architecture 112 0 1024 (_process (_simple)(_target(8))(_sensitivity(6)(44)(45)(46)(47)(48)(50)(51)(52)(53)(54)(76)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
		(131586 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 )
		(33686018 )
		(33686018 514 )
		(33686018 514 )
		(514 )
		(33686018 33686018 )
		(33686018 514 )
		(33686018 33686018 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
	)
	(_model . rtl 116 -1
	)
)
V 000044 55 1787          1557997305965 rtl
(_unit VHDL (uart_baudgen 0 29 (rtl 0 40 ))
	(_version v98)
	(_time 1557997305966 2019.05.16 12:01:45)
	(_source (\./src/uart_baudgen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cacbc99f9a9c9cddccc68c9099cccbcdcfcccecccd)
	(_entity
		(_time 1557997305957)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DIVIDER ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal BAUDTICK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal iCounter ~UNSIGNED{15~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(BG_COUNT(_architecture 0 0 45 (_process (_target(5)(6))(_sensitivity(0)(1)(2)(3)(4)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
V 000044 55 3759          1557997306095 rtl
(_unit VHDL (uart_interrupt 0 33 (rtl 0 49 ))
	(_version v98)
	(_time 1557997306096 2019.05.16 12:01:46)
	(_source (\./src/uart_interrupt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5756555451010140575b110d0f5102505351525055)
	(_entity
		(_time 1557997306085)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal IER ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal LSR ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal THI ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal RDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal CTI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal AFE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal MSR ~STD_LOGIC_VECTOR{3~downto~0}~122 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal IIR ~STD_LOGIC_VECTOR{3~downto~0}~124 0 44 (_entity (_out ))))
		(_port (_internal INT ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_signal (_internal iRLSInterrupt ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal iRDAInterrupt ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal iCTIInterrupt ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal iTHRInterrupt ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal iMSRInterrupt ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal iIIR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(11))(_sensitivity(2(2))(3(4))(3(3))(3(2))(3(1))))))
			(line__63(_architecture 1 0 63 (_assignment (_simple)(_target(12))(_sensitivity(2(0))(5)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(13))(_sensitivity(2(0))(6)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_target(14))(_sensitivity(2(1))(4)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(15))(_sensitivity(2(3))(7)(8(3))(8(2))(8(1))(8(0))))))
			(IC_IIR(_architecture 5 0 75 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(11)(12)(13)(14)(15)))))
			(line__98(_architecture 6 0 98 (_assignment (_simple)(_alias((IIR)(iIIR)))(_target(9))(_sensitivity(16)))))
			(line__99(_architecture 7 0 99 (_assignment (_simple)(_alias((INT)(iIIR(0))))(_simpleassign "not")(_target(10))(_sensitivity(16(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463234 )
		(33751810 )
		(33686275 )
		(33686274 )
		(33751554 )
		(33686018 )
	)
	(_model . rtl 8 -1
	)
)
V 000044 55 9135          1557997306178 rtl
(_unit VHDL (uart_receiver 0 29 (rtl 0 49 ))
	(_version v98)
	(_time 1557997306179 2019.05.16 12:01:46)
	(_source (\./src/uart_receiver.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5a4a7f2a1f3f3b2a1a1f3a1b7fff1a3a6a3a0a3aca2a3)
	(_entity
		(_time 1557997306168)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(slib_counter
			(_object
				(_generic (_internal WIDTH ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal LOAD ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal DOWN ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal D ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 77 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 78 (_entity (_out ))))
				(_port (_internal OVERFLOW ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(slib_mv_filter
			(_object
				(_generic (_internal WIDTH ~extSTD.STANDARD.NATURAL 0 53 (_entity -1 ((i 4)))))
				(_generic (_internal THRESHOLD ~extSTD.STANDARD.NATURAL 0 54 (_entity -1 ((i 10)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal SAMPLE ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
	)
	(_instantiation RX_BRC 0 107 (_component slib_counter )
		(_generic
			((WIDTH)((i 4)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CLEAR)(iBaudCountClear))
			((LOAD)((i 2)))
			((ENABLE)(RXCLK))
			((DOWN)((i 2)))
			((D)(_string \"0000"\))
			((OVERFLOW)(iBaudStep))
		)
		(_use (_entity . slib_counter)
			(_generic
				((WIDTH)((i 4)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((CLEAR)(CLEAR))
				((LOAD)(LOAD))
				((ENABLE)(ENABLE))
				((DOWN)(DOWN))
				((D)(D))
				((Q)(Q))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_instantiation RX_MVF 0 121 (_component slib_mv_filter )
		(_generic
			((WIDTH)((i 4)))
			((THRESHOLD)((i 10)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SAMPLE)(RXCLK))
			((CLEAR)(iFilterClear))
			((D)(SIN))
			((Q)(iFSIN))
		)
		(_use (_entity . slib_mv_filter)
			(_generic
				((WIDTH)((i 4)))
				((THRESHOLD)((i 10)))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal RXCLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal RXCLEAR ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal WLS ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal STB ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal PEN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal EPS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SIN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal PE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal FE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal BI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal RXFINISHED ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal state_type 0 84 (_enum1 idle start data par stop mwait (_to (i 0)(i 5)))))
		(_signal (_internal CState state_type 0 85 (_architecture (_uni ))))
		(_signal (_internal NState state_type 0 85 (_architecture (_uni ))))
		(_signal (_internal iBaudCountClear ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal iBaudStep ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal iBaudStepD ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal iFilterClear ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal iFSIN ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal iParity ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal iParityReceived ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~8~13 0 95 (_scalar (_to (i 0)(i 8)))))
		(_signal (_internal iDataCount ~INTEGER~range~0~to~8~13 0 95 (_architecture (_uni ))))
		(_signal (_internal iDataCountInit ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal iDataCountFinish ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal iRXFinished ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal iFE ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal iBI ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal iNoStopReceived ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal iDOUT ~STD_LOGIC_VECTOR{7~downto~0}~13 0 102 (_architecture (_uni ))))
		(_process
			(RX_IFC(_architecture 0 0 134 (_process (_target(19))(_sensitivity(0)(1)(18))(_dssslsensitivity 2))))
			(line__143(_architecture 1 0 143 (_assignment (_simple)(_target(20))(_sensitivity(17)(19)))))
			(RX_PAR(_architecture 2 0 146 (_process (_simple)(_target(22))(_sensitivity(7)(31)))))
			(RX_DATACOUNT(_architecture 3 0 152 (_process (_target(24)(31))(_sensitivity(0)(1)(18)(21)(24)(25)(26))(_dssslsensitivity 2))))
			(line__170(_architecture 4 0 170 (_assignment (_simple)(_target(26))(_sensitivity(4)(24)))))
			(RX_FSMUPDATE(_architecture 5 0 176 (_process (_target(15))(_sensitivity(0)(1)(16))(_dssslsensitivity 2))))
			(RX_FSM(_architecture 6 0 186 (_process (_simple)(_target(16)(17)(25)(27))(_sensitivity(4)(5)(6)(9)(15)(18)(21)(26)))))
			(RX_PARCHECK(_architecture 7 0 241 (_process (_target(10)(23))(_sensitivity(0)(1)(6)(7)(8)(15)(18)(21)(22)(23))(_dssslsensitivity 2))))
			(line__271(_architecture 8 0 271 (_assignment (_simple)(_target(30))(_sensitivity(15)(21)))))
			(line__272(_architecture 9 0 272 (_assignment (_simple)(_target(29))(_sensitivity(23)(30)(31)))))
			(line__275(_architecture 10 0 275 (_assignment (_simple)(_target(28))(_sensitivity(30)))))
			(line__278(_architecture 11 0 278 (_assignment (_simple)(_alias((DOUT)(iDOUT)))(_target(13))(_sensitivity(31)))))
			(line__279(_architecture 12 0 279 (_assignment (_simple)(_alias((BI)(iBI)))(_simpleassign BUF)(_target(12))(_sensitivity(29)))))
			(line__280(_architecture 13 0 280 (_assignment (_simple)(_alias((FE)(iFE)))(_simpleassign BUF)(_target(11))(_sensitivity(28)))))
			(line__281(_architecture 14 0 281 (_assignment (_simple)(_alias((RXFINISHED)(iRXFinished)))(_simpleassign BUF)(_target(14))(_sensitivity(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (31)
	)
	(_static
		(33686018 33686018 )
		(33686018 33686018 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686018 33686018 )
	)
	(_model . rtl 17 -1
	)
)
V 000047 55 7515          1557997306289 struct
(_unit VHDL (uart_top 0 36 (struct 0 65 ))
	(_version v98)
	(_time 1557997306290 2019.05.16 12:01:46)
	(_source (\./src/uart_top_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 12131f151144440510435449471444151215171413)
	(_entity
		(_time 1557997306280)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(uart_16750
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{2~downto~0}~13 0 78 (_entity (_in ))))
				(_port (_internal BAUDCE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal CTSN ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal DCDN ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal DSRN ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal RD ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal RIN ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal SIN ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal BAUDOUTN ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal DDIS ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~132 0 94 (_entity (_out ))))
				(_port (_internal DTRN ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal INT ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal OUT1N ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal OUT2N ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
				(_port (_internal RTSN ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_out ))))
				(_port (_internal SOUT ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_out ))))
			)
		)
	)
	(_instantiation U_0 0 114 (_component uart_16750 )
		(_port
			((A)(abus))
			((BAUDCE)(BAUDCE))
			((CLK)(clk))
			((CS)(CS))
			((CTSN)(CTSn))
			((DCDN)(DCDn))
			((DIN)(dbus_in))
			((DSRN)(DSRn))
			((RCLK)(BR_clk))
			((RD)(RD))
			((RIN)(RIn))
			((RST)(rst))
			((SIN)(sRX))
			((WR)(WR))
			((BAUDOUTN)(B_CLK))
			((DDIS)(_open))
			((DOUT)(dbus_out))
			((DTRN)(DTRn))
			((INT)(IRQ))
			((OUT1N)(OUT1n))
			((OUT2N)(OUT2n))
			((RTSN)(RTSn))
			((SOUT)(stx))
		)
		(_use (_entity . uart_16750)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((BAUDCE)(BAUDCE))
				((CS)(CS))
				((WR)(WR))
				((RD)(RD))
				((A)(A))
				((DIN)(DIN))
				((DOUT)(DOUT))
				((DDIS)(DDIS))
				((INT)(INT))
				((OUT1N)(OUT1N))
				((OUT2N)(OUT2N))
				((RCLK)(RCLK))
				((BAUDOUTN)(BAUDOUTN))
				((RTSN)(RTSN))
				((DTRN)(DTRN))
				((CTSN)(CTSN))
				((DSRN)(DSRN))
				((DCDN)(DCDN))
				((RIN)(RIN))
				((SIN)(SIN))
				((SOUT)(SOUT))
			)
		)
	)
	(_object
		(_port (_internal BR_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal CTSn ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 3))))))
		(_port (_internal DCDn ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 3))))))
		(_port (_internal DSRn ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 3))))))
		(_port (_internal RIn ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal abus ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal csn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_in ))))
		(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_port (_internal resetn ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal sRX ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_port (_internal B_CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal DTRn ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal IRQ ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal OUT1n ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal OUT2n ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RTSn ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 57 (_entity (_out ))))
		(_port (_internal stx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_signal (_internal BAUDCE ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal RD ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__106(_architecture 0 0 106 (_assignment (_simple)(_alias((rst)(resetn)))(_simpleassign "not")(_target(25))(_sensitivity(10)))))
			(line__107(_architecture 1 0 107 (_assignment (_simple)(_alias((rd)(rdn)))(_simpleassign "not")(_target(23))(_sensitivity(9)))))
			(line__108(_architecture 2 0 108 (_assignment (_simple)(_alias((wr)(wrn)))(_simpleassign "not")(_target(24))(_sensitivity(12)))))
			(line__109(_architecture 3 0 109 (_assignment (_simple)(_alias((cs)(csn)))(_simpleassign "not")(_target(22))(_sensitivity(7)))))
			(line__111(_architecture 4 0 111 (_assignment (_simple)(_alias((BAUDCE)(_string \"1"\)))(_target(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . struct 5 -1
	)
)
V 000044 55 3851          1557997306359 rtl
(_unit VHDL (uart_transmitter 0 29 (rtl 0 48 ))
	(_version v98)
	(_time 1557997306360 2019.05.16 12:01:46)
	(_source (\./src/uart_transmitter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 61606c61613737763732273a346663676067346662)
	(_entity
		(_time 1557997306350)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal TXCLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal TXSTART ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal WLS ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal STB ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal PEN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EPS ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal BC ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 42 (_entity (_in ))))
		(_port (_internal TXFINISHED ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal SOUT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal state_type 0 50 (_enum1 idle start bit0 bit1 bit2 bit3 bit4 bit5 bit6 bit7 par stop stop2 (_to (i 0)(i 12)))))
		(_signal (_internal CState state_type 0 51 (_architecture (_uni ))))
		(_signal (_internal NState state_type 0 51 (_architecture (_uni ))))
		(_signal (_internal iTx2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal iSout ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal iParity ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal iFinished ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_variable (_internal iP40 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_process 2 )))
		(_variable (_internal iP50 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_process 2 )))
		(_variable (_internal iP60 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_process 2 )))
		(_variable (_internal iP70 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_process 2 )))
		(_variable (_internal iLast ~extieee.std_logic_1164.STD_LOGIC 0 192 (_process 3 )))
		(_process
			(TX_PROC(_architecture 0 0 61 (_process (_target(14)(16))(_sensitivity(0)(1)(2)(5)(6)(14)(15)(16))(_dssslsensitivity 2))))
			(TX_FSM(_architecture 1 0 85 (_process (_simple)(_target(15)(17))(_sensitivity(3)(5)(6)(7)(8)(9)(11)(14)(18)))))
			(TX_PAR(_architecture 2 0 173 (_process (_simple)(_target(18))(_sensitivity(5)(11)))))
			(TX_FIN(_architecture 3 0 191 (_process (_simple)(_target(19))(_sensitivity(0)(1))(_read(14)))))
			(line__212(_architecture 4 0 212 (_assignment (_simple)(_target(13))(_sensitivity(10)(17)))))
			(line__213(_architecture 5 0 213 (_assignment (_simple)(_alias((TXFINISHED)(iFinished)))(_simpleassign BUF)(_target(12))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . rtl 6 -1
	)
)
V 000025 55 4185 0 utils
(_unit VHDL (utils 0 11 (utils 0 38 ))
	(_version v98)
	(_time 1557997306445 2019.05.16 12:01:46)
	(_source (\./src/utils.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code afaea2f9fdf8f2b9affabcf4fba8aba9a6a9fca8ac)
	(_entity
		(_time 1557997306436)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~16 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING{1~to~256}~16 0 143 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 256))))))
		(_constant (_internal ASCII_TABLE ~STRING{1~to~256}~16 0 143 (_internal (_code 8))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~16 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_subprogram
			(_internal to_std_logic_vector 0 0 15 (_entity (_function (_uto))))
			(_internal std_to_string 1 0 17 (_entity (_function (_range(_to 0 2147483647 ))(_uto))))
			(_internal std_to_char 2 0 18 (_entity (_function (_range(_to 0 2147483647 )))))
			(_internal std_to_hex 3 0 19 (_entity (_function (_range(_to 0 2147483647 ))(_uto))))
			(_internal init_signal_spy 4 0 21 (_entity (_procedure )))
			(_internal to_real 5 0 27 (_entity (_function )))
			(_internal to_time 6 0 30 (_entity (_function )))
			(_internal get_resolution 7 0 33 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751554 33686018 )
		(50528770 33686018 )
		(50528770 50463234 )
		(50528770 33751554 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 50529026 )
		(50528770 33686019 )
		(50528770 50463235 )
		(33686274 50463234 )
		(33686274 33751554 )
		(33686274 50528770 )
		(33686274 33686274 )
		(33686274 50463490 )
		(33686274 33751810 )
		(33686274 50529026 )
		(33686274 33686019 )
		(33686274 50463235 )
		(33686274 33751555 )
		(33686274 50528771 )
		(33686274 33686275 )
		(33686274 50463491 )
		(33686274 33751811 )
		(33686274 50529027 )
		(50463490 33686018 )
		(50463490 50463234 )
		(50463490 33751554 )
		(50463490 50528770 )
		(50463490 33686274 )
		(50463490 50463490 )
		(50463490 33751810 )
		(50463490 50529026 )
		(50463490 33686019 )
		(50463490 50463235 )
		(50463490 33751555 )
		(33686018 33751555 )
		(33686018 50528771 )
		(50463234 50528771 )
		(1330795077 1948269138 1953718127 1869373284 1600350567 1952671094 690516591 1713389101 1701603681 1869881444 1852793632 1953654134 1886284064 1663071349 1634885992 1919251555 )
		(33686018 33686018 )
		(1685353256 1601139807 695756136 1902473760 1701996917 543236211 1952671094 2191983 )
		(1330795077 1646279250 1953261941 1931505257 1919967861 1634887535 1869488237 1633886324 1684368492 )
		(1330795077 1646279250 1953261941 1713401449 1952673397 544108393 544501614 1819042147 25701 )
		(774778414 774778414 774778414 774778414 774778414 774778414 11822 )
		(774778414 774778414 774778414 774778414 774778414 774778414 774778414 774778414 774778414 3026478 )
		(1953722993 2021095029 2088467065 774798973 774778414 774778414 774778414 774778414 774778414 3026478 )
		(1296845642 1364217678 1431589714 1498961750 1566333786 1633705822 1701077858 1768449894 1835821930 7368558 )
		(639968291 707340327 774712363 842084399 909456435 976828471 1044200507 1111572543 1178944579 4802631 )
		(774778414 774778414 773860910 774774830 774778414 774778414 774778414 774778414 8480 )
	)
	(_model . utils 9 -1
	)
)
I 000047 55 25971         1557997306762 struct
(_unit VHDL (biu 0 39 (struct 0 79 ))
	(_version v98)
	(_time 1557997306763 2019.05.16 12:01:46)
	(_source (\./src/biu_struct.vhd\))
	(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f7f7fca7f9a1a6e1f5f3fdf5e2ada4f1fef0f2f1f5f1fe)
	(_entity
		(_time 1557997306573)
		(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(biufsm
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
				(_port (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal irq_type ~STD_LOGIC_VECTOR{1~downto~0}~132 0 137 (_entity (_in ))))
				(_port (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_in ))))
				(_port (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
				(_port (_internal reg1freed ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reg4free ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal regnbok ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_in ))))
				(_port (_internal w_biufsm_s ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal addrplus4 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
				(_port (_internal biu_error ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_out ))))
				(_port (_internal biu_status ~STD_LOGIC_VECTOR{2~downto~0}~134 0 148 (_entity (_out ))))
				(_port (_internal irq_ack ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
				(_port (_internal irq_clr ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_out ))))
				(_port (_internal latchabus ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_out ))))
				(_port (_internal latchclr ~extieee.std_logic_1164.STD_LOGIC 0 152 (_entity (_out ))))
				(_port (_internal latchm ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal latchrw ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal ldposplus1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
				(_port (_internal muxabus ~STD_LOGIC_VECTOR{1~downto~0}~136 0 157 (_entity (_out ))))
				(_port (_internal rdcode_s ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_out ))))
				(_port (_internal rddata_s ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal regplus1 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_out ))))
				(_port (_internal wr_s ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_buffer ))))
				(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 164 (_entity (_buffer ))))
			)
		)
		(formatter
			(_object
				(_port (_internal lutbus ~STD_LOGIC_VECTOR{15~downto~0}~138 0 169 (_entity (_in ))))
				(_port (_internal mux_addr ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 170 (_entity (_out ))))
				(_port (_internal mux_data ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 171 (_entity (_out ))))
				(_port (_internal mux_reg ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 172 (_entity (_out ))))
				(_port (_internal nbreq ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 173 (_entity (_out ))))
			)
		)
		(regshiftmux
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 178 (_entity (_in ))))
				(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 179 (_entity (_in ))))
				(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_in ))))
				(_port (_internal latchm ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal mux_addr ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 183 (_entity (_in ))))
				(_port (_internal mux_data ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 184 (_entity (_in ))))
				(_port (_internal mux_reg ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 185 (_entity (_in ))))
				(_port (_internal nbreq ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 186 (_entity (_in ))))
				(_port (_internal regplus1 ~extieee.std_logic_1164.STD_LOGIC 0 187 (_entity (_in ))))
				(_port (_internal ldposplus1 ~extieee.std_logic_1164.STD_LOGIC 0 188 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 189 (_entity (_in ))))
				(_port (_internal irq ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_in ))))
				(_port (_internal inta2_s ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal irq_type ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 193 (_entity (_in ))))
				(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 194 (_entity (_out ))))
				(_port (_internal halt_instr ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal lutbus ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 196 (_entity (_out ))))
				(_port (_internal reg1free ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_buffer ))))
				(_port (_internal reg1freed ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_buffer ))))
				(_port (_internal regnbok ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_out ))))
			)
		)
	)
	(_instantiation fsm 0 524 (_component biufsm )
		(_port
			((clk)(clk))
			((flush_coming)(flush_coming))
			((flush_req)(flush_req))
			((irq_req)(irq_req_internal))
			((irq_type)(irq_type))
			((opc_req)(opc_req))
			((read_req)(read_req))
			((reg1freed)(reg1freed))
			((reg4free)(reg4free))
			((regnbok)(regnbok))
			((reset)(reset))
			((w_biufsm_s)(w_biufsm_s))
			((write_req)(write_req))
			((addrplus4)(addrplus4))
			((biu_error)(biu_error))
			((biu_status)(biu_status))
			((irq_ack)(irq_ack))
			((irq_clr)(irq_clr))
			((latchabus)(latchabus))
			((latchclr)(latchclr))
			((latchm)(latchm))
			((latcho)(latcho_internal))
			((latchrw)(latchrw))
			((ldposplus1)(ldposplus1))
			((muxabus)(muxabus))
			((rdcode_s)(rdcode_s))
			((rddata_s)(rddata_s))
			((regplus1)(regplus1))
			((rw_ack)(rw_ack))
			((wr_s)(wr_s))
			((flush_ack)(flush_ack_internal))
			((inta1)(inta1_internal))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((flush_coming)(flush_coming))
				((flush_req)(flush_req))
				((irq_req)(irq_req))
				((irq_type)(irq_type))
				((opc_req)(opc_req))
				((read_req)(read_req))
				((reg1freed)(reg1freed))
				((reg4free)(reg4free))
				((regnbok)(regnbok))
				((reset)(reset))
				((w_biufsm_s)(w_biufsm_s))
				((write_req)(write_req))
				((addrplus4)(addrplus4))
				((biu_error)(biu_error))
				((biu_status)(biu_status))
				((irq_ack)(irq_ack))
				((irq_clr)(irq_clr))
				((latchabus)(latchabus))
				((latchclr)(latchclr))
				((latchm)(latchm))
				((latcho)(latcho))
				((latchrw)(latchrw))
				((ldposplus1)(ldposplus1))
				((muxabus)(muxabus))
				((rdcode_s)(rdcode_s))
				((rddata_s)(rddata_s))
				((regplus1)(regplus1))
				((rw_ack)(rw_ack))
				((wr_s)(wr_s))
				((flush_ack)(flush_ack))
				((inta1)(inta1))
			)
		)
	)
	(_instantiation I4 0 559 (_component formatter )
		(_port
			((lutbus)(lutbus))
			((mux_addr)(mux_addr))
			((mux_data)(mux_data))
			((mux_reg)(mux_reg))
			((nbreq)(nbreq))
		)
		(_use (_entity . formatter)
		)
	)
	(_instantiation shift 0 567 (_component regshiftmux )
		(_port
			((clk)(clk))
			((dbus_in)(dbus_in))
			((flush_req)(flush_req))
			((latchm)(latchm))
			((latcho)(latcho_internal))
			((mux_addr)(mux_addr))
			((mux_data)(mux_data))
			((mux_reg)(mux_reg))
			((nbreq)(nbreq))
			((regplus1)(regplus1))
			((ldposplus1)(ldposplus1))
			((reset)(reset))
			((irq)(irq_ack))
			((inta1)(inta1_internal))
			((inta2_s)(inta2_s))
			((irq_type)(irq_type))
			((instr)(instr))
			((halt_instr)(halt_instr))
			((lutbus)(lutbus))
			((reg1free)(reg4free))
			((reg1freed)(reg1freed))
			((regnbok)(regnbok))
		)
		(_use (_entity . regshiftmux)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal csbus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dbusdp_in ~STD_LOGIC_VECTOR{15~downto~0}~122 0 44 (_entity (_in ))))
		(_port (_internal decode_state ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_port (_internal intack ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal intr ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ipbus ~STD_LOGIC_VECTOR{15~downto~0}~124 0 51 (_entity (_in ))))
		(_port (_internal irq_block ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
		(_port (_internal nmi ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_port (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
		(_port (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
		(_port (_internal status ~extpic17c42.cpu86pack.status_out_type 0 57 (_entity (_in ))))
		(_port (_internal word ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~12 0 60 (_entity (_out ))))
		(_port (_internal biu_error ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~126 0 62 (_entity (_out ))))
		(_port (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 64 (_entity (_out ))))
		(_port (_internal inta ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal iom ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal mdbus_out ~STD_LOGIC_VECTOR{15~downto~0}~128 0 70 (_entity (_out ))))
		(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal wran ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal abus_s ~STD_LOGIC_VECTOR{19~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal abusdp_in ~STD_LOGIC_VECTOR{19~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal addrplus4 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal biu_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal csbusbiu_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal halt_instr ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal inta2_s ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal ipbusbiu_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal ipbusp1_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal irq_ack ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal irq_clr ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal irq_type ~STD_LOGIC_VECTOR{1~downto~0}~13 0 92 (_architecture (_uni ))))
		(_signal (_internal latchabus ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal latchclr ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal latchm ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal latchrw ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal ldposplus1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal lutbus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98 (_architecture (_uni ))))
		(_signal (_internal mux_addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mux_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal mux_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal muxabus ~STD_LOGIC_VECTOR{1~downto~0}~13 0 102 (_architecture (_uni ))))
		(_signal (_internal nbreq ~STD_LOGIC_VECTOR{2~downto~0}~13 0 103 (_architecture (_uni ))))
		(_signal (_internal rdcode_s ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal rddata_s ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal reg1freed ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal reg4free ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal regnbok ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal regplus1 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal w_biufsm_s ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal wr_s ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal flush_ack_internal ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal inta1_internal ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal irq_req_internal ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal latcho_internal ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal nmi_s ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal nmipre_s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 120 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outbus_s ~STD_LOGIC_VECTOR{7~downto~0}~13 0 121 (_architecture (_uni ))))
		(_signal (_internal latchmd_s ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal abusdp_inp1l_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 123 (_architecture (_uni ))))
		(_signal (_internal latchrw_d_s ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal latchclr_d_s ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal iom_s ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_signal (_internal instr_trace_s ~extieee.std_logic_1164.STD_LOGIC 0 127 (_architecture (_uni ))))
		(_signal (_internal irq_req_s ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 148 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 157 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 170 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 179 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 184 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__209(_architecture 0 0 209 (_process (_target(21))(_sensitivity(0)(15)(49)(71))(_dssslsensitivity 2))))
			(line__224(_architecture 1 0 224 (_process (_simple)(_target(71))(_sensitivity(3)(34)))))
			(line__236(_architecture 2 0 236 (_process (_target(63))(_sensitivity(0)(15)(17)(49))(_dssslsensitivity 2))))
			(line__248(_architecture 3 0 248 (_process (_simple)(_target(70))(_sensitivity(0)(15))(_read(12)(70(0))))))
			(line__258(_architecture 4 0 258 (_process (_target(69))(_sensitivity(0)(15)(44)(69)(70(0))(70(1)))(_dssslsensitivity 2))))
			(line__274(_architecture 5 0 274 (_process (_target(77))(_sensitivity(0)(15)(4)(16(4_8))(39))(_dssslsensitivity 2)(_read(16)))))
			(line__288(_architecture 6 0 288 (_assignment (_simple)(_target(78))(_sensitivity(8)(11)(16(4_9))(16(5))(69)(77))(_read(16)))))
			(line__291(_architecture 7 0 291 (_process (_target(67))(_sensitivity(0)(15)(44)(78))(_dssslsensitivity 2))))
			(line__305(_architecture 8 0 305 (_process (_target(45))(_sensitivity(0)(15)(16(4_8))(67)(69))(_dssslsensitivity 2)(_read(16)))))
			(line__325(_architecture 9 0 325 (_process (_target(74)(75))(_sensitivity(0)(15)(47)(49))(_dssslsensitivity 2))))
			(line__339(_architecture 10 0 339 (_process (_target(76))(_sensitivity(0)(15)(9)(49)(55))(_dssslsensitivity 2))))
			(line__351(_architecture 11 0 351 (_assignment (_simple)(_alias((iom)(iom_s)))(_simpleassign BUF)(_target(26))(_sensitivity(76)))))
			(line__361(_architecture 12 0 361 (_process (_target(32))(_sensitivity(0)(15)(64)(75))(_dssslsensitivity 2))))
			(line__387(_architecture 13 0 387 (_process (_target(33))(_sensitivity(0)(15)(64)(75))(_dssslsensitivity 2))))
			(line__409(_architecture 14 0 409 (_process (_target(30)(72))(_sensitivity(0)(15)(7)(49)(57)(58)(74)(75))(_dssslsensitivity 2))))
			(line__436(_architecture 15 0 436 (_process (_target(40))(_sensitivity(0)(15)(7)(74)(75))(_dssslsensitivity 2))))
			(line__449(_architecture 16 0 449 (_assignment (_simple)(_target(24))(_sensitivity(40)(66)))))
			(line__458(_architecture 17 0 458 (_process (_target(29(d_7_0))(29(d_15_8))(29))(_sensitivity(0)(15)(2)(17)(55)(72))(_dssslsensitivity 2))))
			(line__477(_architecture 18 0 477 (_process (_target(38)(41))(_sensitivity(0)(15)(1)(10)(36)(41)(46))(_dssslsensitivity 2))))
			(line__497(_architecture 19 0 497 (_assignment (_simple)(_target(42))(_sensitivity(10)))))
			(line__498(_architecture 20 0 498 (_assignment (_simple)(_target(73))(_sensitivity(10)(42)(49)))))
			(line__500(_architecture 21 0 500 (_process (_simple)(_target(34))(_sensitivity(1)(10)(38)(41)(55)(73)))))
			(line__512(_architecture 22 0 512 (_process (_target(19))(_sensitivity(0)(15)(34)(49))(_dssslsensitivity 2))))
			(line__593(_architecture 23 0 593 (_assignment (_simple)(_alias((flush_ack)(flush_ack_internal)))(_simpleassign BUF)(_target(22))(_sensitivity(65)))))
			(line__594(_architecture 24 0 594 (_assignment (_simple)(_alias((inta1)(inta1_internal)))(_simpleassign BUF)(_target(25))(_sensitivity(66)))))
			(line__595(_architecture 25 0 595 (_assignment (_simple)(_alias((irq_req)(irq_req_internal)))(_simpleassign BUF)(_target(27))(_sensitivity(67)))))
			(line__596(_architecture 26 0 596 (_assignment (_simple)(_alias((latcho)(latcho_internal)))(_simpleassign BUF)(_target(28))(_sensitivity(68)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1522 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1522)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~1524 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~1524)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1526 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1526)))
		(_type (_external ~extpic17c42.cpu86pack.status_out_type (. cpu86pack status_out_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1514 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1514)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1516 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1516)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1518 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1518)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1520 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1520)))
		(_type (_external ~extpic17c42.cpu86pack.instruction_type (. cpu86pack instruction_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{31~downto~0}~1512 (. cpu86pack ~STD_LOGIC_VECTOR{31~downto~0}~1512)))
		(_variable (_external pic17c42.cpu86pack.DONTCARE (. cpu86pack DONTCARE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~152 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~152)))
		(_variable (_external pic17c42.cpu86pack.RESET_IP_C (. cpu86pack RESET_IP_C)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external pic17c42.cpu86pack.RESET_CS_C (. cpu86pack RESET_CS_C)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{19~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{19~downto~0}~15)))
		(_variable (_external pic17c42.cpu86pack.RESET_VECTOR_C (. cpu86pack RESET_VECTOR_C)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(514 )
		(515 )
		(770 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 )
	)
	(_model . struct 27 -1
	)
)
V 000044 55 36067         1557997307070 rtl
(_unit VHDL (alu 0 42 (rtl 0 62 ))
	(_version v98)
	(_time 1557997307071 2019.05.16 12:01:47)
	(_source (\./src/alu_rtl.vhd\))
	(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 202073247376713621257173357a702673272526212673)
	(_entity
		(_time 1557997306853)
		(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(divider
			(_object
				(_generic (_internal WIDTH_DIVID ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 32)))))
				(_generic (_internal WIDTH_DIVIS ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 16)))))
				(_generic (_internal WIDTH_SHORT ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH_DIVID-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 37 )(i 0))))))
				(_port (_internal dividend ~STD_LOGIC_VECTOR{WIDTH_DIVID-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 38 )(i 0))))))
				(_port (_internal divisor ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~13 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 39 )(i 0))))))
				(_port (_internal quotient ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~132 0 75 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 40 )(i 0))))))
				(_port (_internal remainder ~STD_LOGIC_VECTOR{WIDTH_DIVIS-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal twocomp ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal overflow ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
			)
		)
		(multiplier
			(_object
				(_generic (_internal WIDTH ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 41 )(i 0))))))
				(_port (_internal multiplicant ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~136 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 42 )(i 0))))))
				(_port (_internal multiplier ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~136 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH+WIDTH-1~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 43 )(i 0))))))
				(_port (_internal product ~STD_LOGIC_VECTOR{WIDTH+WIDTH-1~downto~0}~13 0 88 (_entity (_out ))))
				(_port (_internal twocomp ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
			)
		)
	)
	(_instantiation ALUU1 0 176 (_component divider )
		(_generic
			((WIDTH_DIVID)((i 32)))
			((WIDTH_DIVIS)((i 16)))
			((WIDTH_SHORT)((i 8)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((dividend)(dividend_s))
			((divisor)(alureg_s(d_15_0)))
			((quotient)(quotient_s))
			((remainder)(remainder_s))
			((twocomp)(twocomp_s))
			((w)(wl_s))
			((overflow)(div_err_s))
			((start)(startdiv_s))
			((done)(done_s))
		)
		(_use (_entity . divider)
			(_generic
				((WIDTH_DIVID)((i 32)))
				((WIDTH_DIVIS)((i 16)))
				((WIDTH_SHORT)((i 8)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((dividend)(dividend))
				((divisor)(divisor))
				((quotient)(quotient))
				((remainder)(remainder))
				((twocomp)(twocomp))
				((w)(w))
				((overflow)(overflow))
				((start)(start))
				((done)(done))
			)
		)
	)
	(_instantiation ALUU2 0 191 (_component multiplier )
		(_generic
			((WIDTH)((i 16)))
		)
		(_port
			((multiplicant)(alureg_s(d_31_16)))
			((multiplier)(alureg_s(d_15_0)))
			((product)(product_s))
			((twocomp)(twocomp_s))
		)
		(_use (_entity . multiplier)
			(_generic
				((WIDTH)((i 16)))
			)
			(_port
				((multiplicant)(multiplicant))
				((multiplier)(multiplier))
				((product)(product))
				((twocomp)(twocomp))
			)
		)
	)
	(_generate fulladd 0 218 (_for ~INTEGER~range~0~to~15~13 )
		(_object
			(_constant (_internal bit_nr ~INTEGER~range~0~to~15~13 0 218 (_architecture )))
			(_process
				(line__219(_architecture 2 0 219 (_assignment (_simple)(_target(29(_object 0)))(_sensitivity(24(_object 0))(27(_object 0))(28(_object 0)))(_read(24(_object 0))(27(_object 0))(28(_object 0))))))
				(line__221(_architecture 3 0 221 (_assignment (_simple)(_target(28(_index 44)))(_sensitivity(24(_object 0))(24(_object 0))(27(_object 0))(27(_object 0))(28(_object 0))(28(_object 0)))(_read(24(_object 0))(24(_object 0))(27(_object 0))(27(_object 0))(28(_object 0))(28(_object 0))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal alu_inbusa ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal alu_inbusb ~STD_LOGIC_VECTOR{15~downto~0}~122 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal aluopr ~STD_LOGIC_VECTOR{6~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ax_s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 47 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal cx_s ~STD_LOGIC_VECTOR{15~downto~0}~126 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dx_s ~STD_LOGIC_VECTOR{15~downto~0}~128 0 50 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
		(_port (_internal wralu ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_port (_internal wrcc ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
		(_port (_internal wrtemp ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal alubus ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 56 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ccbus ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 57 (_entity (_out ))))
		(_port (_internal div_err ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_s ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92 (_architecture (_uni ))))
		(_signal (_internal dividend_s ~STD_LOGIC_VECTOR{31~downto~0}~13 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal remainder_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal quotient_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal divresult_s ~STD_LOGIC_VECTOR{31~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal div_err_s ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal twocomp_s ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal wl_s ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal alubus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103 (_architecture (_uni ))))
		(_signal (_internal abus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal bbus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106 (_architecture (_uni ))))
		(_signal (_internal dxbus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal addbbus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal cbus_s ~STD_LOGIC_VECTOR{16~downto~0}~13 0 110 (_architecture (_uni ))))
		(_signal (_internal outbus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal sign16a_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal sign16b_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 114 (_architecture (_uni ))))
		(_signal (_internal sign32a_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 115 (_architecture (_uni ))))
		(_signal (_internal aasbus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 117 (_architecture (_uni ))))
		(_signal (_internal aas1bus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal daabus_s ~STD_LOGIC_VECTOR{7~downto~0}~13 0 120 (_architecture (_uni ))))
		(_signal (_internal dasbus_s ~STD_LOGIC_VECTOR{7~downto~0}~13 0 121 (_architecture (_uni ))))
		(_signal (_internal aaabus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 123 (_architecture (_uni ))))
		(_signal (_internal aaa1bus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 124 (_architecture (_uni ))))
		(_signal (_internal aadbus_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 126 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal aad1bus_s ~STD_LOGIC_VECTOR{10~downto~0}~13 0 127 (_architecture (_uni ))))
		(_signal (_internal aad2bus_s ~STD_LOGIC_VECTOR{10~downto~0}~13 0 128 (_architecture (_uni ))))
		(_signal (_internal setaas_s ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal setaaa_s ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 132 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal setdaa_s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 132 (_architecture (_uni ))))
		(_signal (_internal setdas_s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 133 (_architecture (_uni ))))
		(_signal (_internal bit4_s ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal cout_s ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal psrreg_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 138 (_architecture (_uni ))))
		(_signal (_internal zflaglow_s ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal zflaghigh_s ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal zeroflag_s ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal c1flag_s ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal zflagdx_s ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal zflagah_s ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal hflagah_s ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal hflagdx_s ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_signal (_internal overflow_s ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal parityflag_s ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal signflag_s ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_alias OFLAG ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (48(11)))))
		(_signal (_alias DFLAG ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (48(10)))))
		(_signal (_alias IFLAG ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (48(9)))))
		(_signal (_alias TFLAG ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (48(8)))))
		(_signal (_alias SFLAG ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (48(7)))))
		(_signal (_alias ZFLAG ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (48(6)))))
		(_signal (_alias AFLAG ~extieee.std_logic_1164.STD_LOGIC 0 162 (_architecture (48(4)))))
		(_signal (_alias PFLAG ~extieee.std_logic_1164.STD_LOGIC 0 163 (_architecture (48(2)))))
		(_signal (_alias CFLAG ~extieee.std_logic_1164.STD_LOGIC 0 164 (_architecture (48(0)))))
		(_signal (_internal alureg_s ~STD_LOGIC_VECTOR{31~downto~0}~13 0 166 (_architecture (_uni ))))
		(_signal (_internal alucout_s ~extieee.std_logic_1164.STD_LOGIC 0 167 (_architecture (_uni ))))
		(_signal (_internal alu_temp_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 169 (_architecture (_uni ))))
		(_signal (_internal done_s ~extieee.std_logic_1164.STD_LOGIC 0 171 (_architecture (_uni ))))
		(_signal (_internal startdiv_s ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 218 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__198(_architecture 0 0 198 (_assignment (_simple)(_target(16))(_sensitivity(2)(26)(69(d_31_16))(69(d_23_16))))))
			(line__202(_architecture 1 0 202 (_process (_target(73))(_sensitivity(4)(7)(2)(9))(_dssslsensitivity 2))))
			(line__226(_architecture 4 0 226 (_assignment (_simple)(_alias((bit4_s)(cbus_s(4))))(_simpleassign BUF)(_target(46))(_sensitivity(28(4))))))
			(line__228(_architecture 5 0 228 (_assignment (_simple)(_alias((sign16a_s)(alu_inbusa(7))(alu_inbusa(7))(alu_inbusa(7))(alu_inbusa(7))(alu_inbusa(7))(alu_inbusa(7))(alu_inbusa(7))(alu_inbusa(7))(alu_inbusa(d_7_0))))(_target(30))(_sensitivity(0(d_7_0))(0(7))))))
			(line__230(_architecture 6 0 230 (_assignment (_simple)(_alias((sign16b_s)(alu_inbusb(7))(alu_inbusb(7))(alu_inbusb(7))(alu_inbusb(7))(alu_inbusb(7))(alu_inbusb(7))(alu_inbusb(7))(alu_inbusb(7))(alu_inbusb(d_7_0))))(_target(31))(_sensitivity(1(d_7_0))(1(7))))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_alias((sign32a_s)(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))(alu_inbusa(15))))(_target(32))(_sensitivity(0(15))))))
			(line__238(_architecture 8 0 238 (_assignment (_simple)(_target(27))(_sensitivity(2)(25)))))
			(line__244(_architecture 9 0 244 (_assignment (_simple)(_target(21))(_sensitivity(2)))))
			(line__250(_architecture 10 0 250 (_process (_simple)(_target(24)(25))(_sensitivity(0)(1)(2)(3)(8)(30)(31)(69)))))
			(line__292(_architecture 11 0 292 (_process (_simple)(_target(26))(_sensitivity(0)(2)(6)(22)))))
			(line__308(_architecture 12 0 308 (_process (_simple)(_target(28(0)))(_sensitivity(2)(48))(_read(68)))))
			(line__326(_architecture 13 0 326 (_process (_simple)(_target(47))(_sensitivity(0)(2)(8)(28)(48))(_read(68)))))
			(line__348(_architecture 14 0 348 (_process (_simple)(_target(57))(_sensitivity(2)(8)(15)(22)(28)(48)(50)(52)(53)(54)(55)(56)(69)(70))(_read(60)))))
			(line__415(_architecture 15 0 415 (_assignment (_simple)(_target(49))(_sensitivity(23(0))(23(1))(23(2))(23(3))(23(4))(23(5))(23(6))(23(7))))))
			(line__417(_architecture 16 0 417 (_assignment (_simple)(_target(50))(_sensitivity(23(8))(23(9))(23(10))(23(11))(23(12))(23(13))(23(14))(23(15))))))
			(line__419(_architecture 17 0 419 (_assignment (_simple)(_target(51))(_sensitivity(8)(49)(50)))))
			(line__421(_architecture 18 0 421 (_assignment (_simple)(_target(53))(_sensitivity(15(16))(15(17))(15(18))(15(19))(15(20))(15(21))(15(22))(15(23))(15(24))(15(25))(15(26))(15(27))(15(28))(15(29))(15(30))(15(31))))))
			(line__426(_architecture 19 0 426 (_assignment (_simple)(_target(54))(_sensitivity(15(8))(15(9))(15(10))(15(11))(15(12))(15(13))(15(14))(15(15))))))
			(line__432(_architecture 20 0 432 (_assignment (_simple)(_target(55))(_sensitivity(15(8))(15(9))(15(10))(15(11))(15(12))(15(13))(15(14))(15(15))))))
			(line__435(_architecture 21 0 435 (_assignment (_simple)(_target(56))(_sensitivity(15(16))(15(17))(15(18))(15(19))(15(20))(15(21))(15(22))(15(23))(15(24))(15(25))(15(26))(15(27))(15(28))(15(29))(15(30))(15(31))))))
			(line__443(_architecture 22 0 443 (_assignment (_simple)(_target(58))(_sensitivity(23(0))(23(1))(23(2))(23(3))(23(4))(23(5))(23(6))(23(7))))))
			(line__449(_architecture 23 0 449 (_assignment (_simple)(_target(59))(_sensitivity(8)(23(7))(23(15))))))
			(line__455(_architecture 24 0 455 (_assignment (_simple)(_target(52))(_sensitivity(5)(8)))))
			(line__462(_architecture 25 0 462 (_process (_target(71))(_sensitivity(4)(7)(11)(25))(_dssslsensitivity 2))))
			(line__478(_architecture 26 0 478 (_process (_target(22)(69(d_15_0))(69(d_31_16))(69)(70))(_sensitivity(4)(7)(2)(8)(9)(24)(25)(68)(69(d_7_1))(69(d_15_9))(69(7))(69(d_6_0))(69(d_14_7))(69(d_15_1))(69(0))(69(15))(69(d_14_0))(70))(_dssslsensitivity 2))))
			(line__544(_architecture 27 0 544 (_process (_simple)(_target(33(d_15_8))(33(d_7_0))(33)(34)(42))(_sensitivity(0)(34)(48)))))
			(line__560(_architecture 28 0 560 (_process (_simple)(_target(37(d_15_8))(37(d_7_0))(37)(38)(43))(_sensitivity(0)(38)(48)))))
			(line__576(_architecture 29 0 576 (_process (_simple)(_target(35)(44(1))(44(0)))(_sensitivity(0)(44)(48)))))
			(line__599(_architecture 30 0 599 (_process (_simple)(_target(36)(45(1))(45(0)))(_sensitivity(0)(45)(48)))))
			(line__622(_architecture 31 0 622 (_process (_simple)(_target(39)(40)(41))(_sensitivity(0)(40)(41)))))
			(line__632(_architecture 32 0 632 (_process (_simple)(_target(23))(_sensitivity(2)(15)(17)(18)(19)(24)(25)(29)(30)(31)(32)(33)(35)(36)(37)(39)(48)(69)(71)))))
			(line__684(_architecture 33 0 684 (_assignment (_simple)(_alias((alubus)(alubus_s)))(_target(12))(_sensitivity(23)))))
			(line__707(_architecture 34 0 707 (_process (_target(48(d_7_0))(48)(60)(61)(62)(63)(64)(65)(66)(67)(68))(_sensitivity(4)(7)(0(0))(0(2))(0(4))(0(d_7_6))(0(d_11_0))(2)(10)(23(7))(42)(43)(44(1))(44(0))(45(1))(45(0))(46)(47)(48)(49)(51)(57)(58)(59)(68)(70))(_dssslsensitivity 2))))
			(line__821(_architecture 35 0 821 (_assignment (_simple)(_alias((ccbus)(psrreg_s)))(_target(13))(_sensitivity(48)))))
			(line__825(_architecture 36 0 825 (_process (_target(14)(19))(_sensitivity(4)(7)(17)(18)(20)(22)(72))(_dssslsensitivity 2)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15246 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15246)))
		(_variable (_external pic17c42.cpu86pack.ALU_AAM (. cpu86pack ALU_AAM)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15230 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15230)))
		(_variable (_external pic17c42.cpu86pack.ALU_DIV (. cpu86pack ALU_DIV)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15232 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15232)))
		(_variable (_external pic17c42.cpu86pack.ALU_IDIV (. cpu86pack ALU_IDIV)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15146 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15146)))
		(_variable (_external pic17c42.cpu86pack.ALU_CMP (. cpu86pack ALU_CMP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15272 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15272)))
		(_variable (_external pic17c42.cpu86pack.ALU_CMP_SE (. cpu86pack ALU_CMP_SE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15202 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15202)))
		(_variable (_external pic17c42.cpu86pack.ALU_CMPS (. cpu86pack ALU_CMPS)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15198 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15198)))
		(_variable (_external pic17c42.cpu86pack.ALU_DEC (. cpu86pack ALU_DEC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15138 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15138)))
		(_variable (_external pic17c42.cpu86pack.ALU_SBB (. cpu86pack ALU_SBB)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15264 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15264)))
		(_variable (_external pic17c42.cpu86pack.ALU_SBB_SE (. cpu86pack ALU_SBB_SE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15152 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15152)))
		(_variable (_external pic17c42.cpu86pack.ALU_PUSH (. cpu86pack ALU_PUSH)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15142 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15142)))
		(_variable (_external pic17c42.cpu86pack.ALU_SUB (. cpu86pack ALU_SUB)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15268 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15268)))
		(_variable (_external pic17c42.cpu86pack.ALU_SUB_SE (. cpu86pack ALU_SUB_SE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15204 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15204)))
		(_variable (_external pic17c42.cpu86pack.ALU_SCAS (. cpu86pack ALU_SCAS)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15228 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15228)))
		(_variable (_external pic17c42.cpu86pack.ALU_IMUL (. cpu86pack ALU_IMUL)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15240 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15240)))
		(_variable (_external pic17c42.cpu86pack.ALU_IDIV2 (. cpu86pack ALU_IDIV2)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15236 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15236)))
		(_variable (_external pic17c42.cpu86pack.ALU_IMUL2 (. cpu86pack ALU_IMUL2)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15224 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15224)))
		(_variable (_external pic17c42.cpu86pack.ALU_NEG (. cpu86pack ALU_NEG)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15222 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15222)))
		(_variable (_external pic17c42.cpu86pack.ALU_NOT (. cpu86pack ALU_NOT)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15258 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15258)))
		(_variable (_external pic17c42.cpu86pack.ALU_ADD_SE (. cpu86pack ALU_ADD_SE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15262 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15262)))
		(_variable (_external pic17c42.cpu86pack.ALU_ADC_SE (. cpu86pack ALU_ADC_SE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15260 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15260)))
		(_variable (_external pic17c42.cpu86pack.ALU_OR_SE (. cpu86pack ALU_OR_SE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15266 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15266)))
		(_variable (_external pic17c42.cpu86pack.ALU_AND_SE (. cpu86pack ALU_AND_SE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15270 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15270)))
		(_variable (_external pic17c42.cpu86pack.ALU_XOR_SE (. cpu86pack ALU_XOR_SE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15238 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15238)))
		(_variable (_external pic17c42.cpu86pack.ALU_DIV2 (. cpu86pack ALU_DIV2)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15226 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15226)))
		(_variable (_external pic17c42.cpu86pack.ALU_MUL (. cpu86pack ALU_MUL)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15234 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15234)))
		(_variable (_external pic17c42.cpu86pack.ALU_MUL2 (. cpu86pack ALU_MUL2)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15132 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15132)))
		(_variable (_external pic17c42.cpu86pack.ALU_ADD (. cpu86pack ALU_ADD)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15196 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15196)))
		(_variable (_external pic17c42.cpu86pack.ALU_INC (. cpu86pack ALU_INC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15154 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15154)))
		(_variable (_external pic17c42.cpu86pack.ALU_POP (. cpu86pack ALU_POP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15136 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15136)))
		(_variable (_external pic17c42.cpu86pack.ALU_ADC (. cpu86pack ALU_ADC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15168 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15168)))
		(_variable (_external pic17c42.cpu86pack.ALU_ROL1 (. cpu86pack ALU_ROL1)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15172 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15172)))
		(_variable (_external pic17c42.cpu86pack.ALU_RCL1 (. cpu86pack ALU_RCL1)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15176 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15176)))
		(_variable (_external pic17c42.cpu86pack.ALU_SHL1 (. cpu86pack ALU_SHL1)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15182 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15182)))
		(_variable (_external pic17c42.cpu86pack.ALU_ROL (. cpu86pack ALU_ROL)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15186 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15186)))
		(_variable (_external pic17c42.cpu86pack.ALU_RCL (. cpu86pack ALU_RCL)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15190 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15190)))
		(_variable (_external pic17c42.cpu86pack.ALU_SHL (. cpu86pack ALU_SHL)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15170 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15170)))
		(_variable (_external pic17c42.cpu86pack.ALU_ROR1 (. cpu86pack ALU_ROR1)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15174 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15174)))
		(_variable (_external pic17c42.cpu86pack.ALU_RCR1 (. cpu86pack ALU_RCR1)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15178 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15178)))
		(_variable (_external pic17c42.cpu86pack.ALU_SHR1 (. cpu86pack ALU_SHR1)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15180 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15180)))
		(_variable (_external pic17c42.cpu86pack.ALU_SAR1 (. cpu86pack ALU_SAR1)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15184 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15184)))
		(_variable (_external pic17c42.cpu86pack.ALU_ROR (. cpu86pack ALU_ROR)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15188 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15188)))
		(_variable (_external pic17c42.cpu86pack.ALU_RCR (. cpu86pack ALU_RCR)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15192 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15192)))
		(_variable (_external pic17c42.cpu86pack.ALU_SHR (. cpu86pack ALU_SHR)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15194 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15194)))
		(_variable (_external pic17c42.cpu86pack.ALU_SAR (. cpu86pack ALU_SAR)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15162 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15162)))
		(_variable (_external pic17c42.cpu86pack.ALU_TEMP (. cpu86pack ALU_TEMP)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15134 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15134)))
		(_variable (_external pic17c42.cpu86pack.ALU_OR (. cpu86pack ALU_OR)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15140 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15140)))
		(_variable (_external pic17c42.cpu86pack.ALU_AND (. cpu86pack ALU_AND)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15148 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15148)))
		(_variable (_external pic17c42.cpu86pack.ALU_TEST0 (. cpu86pack ALU_TEST0)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15150 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15150)))
		(_variable (_external pic17c42.cpu86pack.ALU_TEST1 (. cpu86pack ALU_TEST1)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15220 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15220)))
		(_variable (_external pic17c42.cpu86pack.ALU_TEST2 (. cpu86pack ALU_TEST2)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15144 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15144)))
		(_variable (_external pic17c42.cpu86pack.ALU_XOR (. cpu86pack ALU_XOR)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15166 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15166)))
		(_variable (_external pic17c42.cpu86pack.ALU_LAHF (. cpu86pack ALU_LAHF)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15242 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15242)))
		(_variable (_external pic17c42.cpu86pack.ALU_SEXT (. cpu86pack ALU_SEXT)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15244 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15244)))
		(_variable (_external pic17c42.cpu86pack.ALU_SEXTW (. cpu86pack ALU_SEXTW)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15256 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15256)))
		(_variable (_external pic17c42.cpu86pack.ALU_AAS (. cpu86pack ALU_AAS)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15254 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15254)))
		(_variable (_external pic17c42.cpu86pack.ALU_AAA (. cpu86pack ALU_AAA)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15250 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15250)))
		(_variable (_external pic17c42.cpu86pack.ALU_DAA (. cpu86pack ALU_DAA)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15252 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15252)))
		(_variable (_external pic17c42.cpu86pack.ALU_DAS (. cpu86pack ALU_DAS)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15248 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15248)))
		(_variable (_external pic17c42.cpu86pack.ALU_AAD (. cpu86pack ALU_AAD)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15156 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15156)))
		(_variable (_external pic17c42.cpu86pack.ALU_REGL (. cpu86pack ALU_REGL)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15158 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15158)))
		(_variable (_external pic17c42.cpu86pack.ALU_REGH (. cpu86pack ALU_REGH)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15160 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15160)))
		(_variable (_external pic17c42.cpu86pack.ALU_PASSA (. cpu86pack ALU_PASSA)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{31~downto~0}~1512 (. cpu86pack ~STD_LOGIC_VECTOR{31~downto~0}~1512)))
		(_variable (_external pic17c42.cpu86pack.DONTCARE (. cpu86pack DONTCARE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15208 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15208)))
		(_variable (_external pic17c42.cpu86pack.ALU_CLC (. cpu86pack ALU_CLC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15206 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15206)))
		(_variable (_external pic17c42.cpu86pack.ALU_CMC (. cpu86pack ALU_CMC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15210 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15210)))
		(_variable (_external pic17c42.cpu86pack.ALU_STC (. cpu86pack ALU_STC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15216 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15216)))
		(_variable (_external pic17c42.cpu86pack.ALU_CLD (. cpu86pack ALU_CLD)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15218 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15218)))
		(_variable (_external pic17c42.cpu86pack.ALU_STD (. cpu86pack ALU_STD)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15212 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15212)))
		(_variable (_external pic17c42.cpu86pack.ALU_CLI (. cpu86pack ALU_CLI)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15214 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15214)))
		(_variable (_external pic17c42.cpu86pack.ALU_STI (. cpu86pack ALU_STI)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15164 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15164)))
		(_variable (_external pic17c42.cpu86pack.ALU_SAHF (. cpu86pack ALU_SAHF)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15200 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15200)))
		(_variable (_external pic17c42.cpu86pack.ALU_CLRTIF (. cpu86pack ALU_CLRTIF)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 50463234 )
		(33686018 50463234 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33751555 )
		(33686018 50463234 33686018 33751810 )
		(50463235 )
		(33686018 )
		(50463235 50529027 )
		(50463235 50463235 )
		(514 )
		(770 )
		(515 )
		(33686018 33751810 )
		(33751810 33686018 )
		(33751810 33751810 )
		(131586 )
		(33686018 33686018 )
		(50529027 33686018 33686018 33751554 )
		(50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(707406378 1986610208 543515753 1919252047 2003790950 707406368 )
	)
	(_model . rtl 45 -1
	)
)
V 000047 55 28072         1557997307389 struct
(_unit VHDL (datapath 0 40 (struct 0 58 ))
	(_version v98)
	(_time 1557997307390 2019.05.16 12:01:47)
	(_source (\./src/datapath_struct.vhd\))
	(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 68683f68613e387e696e3a3f79333d6e606e6c6e696f6c)
	(_entity
		(_time 1557997303047)
		(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ALU
			(_object
				(_port (_internal alu_inbusa ~STD_LOGIC_VECTOR{15~downto~0}~132 0 125 (_entity (_in ))))
				(_port (_internal alu_inbusb ~STD_LOGIC_VECTOR{15~downto~0}~134 0 126 (_entity (_in ))))
				(_port (_internal aluopr ~STD_LOGIC_VECTOR{6~downto~0}~136 0 127 (_entity (_in ))))
				(_port (_internal ax_s ~STD_LOGIC_VECTOR{15~downto~0}~138 0 128 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal cx_s ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 130 (_entity (_in ))))
				(_port (_internal dx_s ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 131 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal wralu ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal wrcc ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
				(_port (_internal wrtemp ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal alubus ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 137 (_entity (_out ))))
				(_port (_internal ccbus ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 138 (_entity (_out ))))
				(_port (_internal div_err ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(dataregfile
			(_object
				(_port (_internal dibus ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 144 (_entity (_in ))))
				(_port (_internal selalua ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 145 (_entity (_in ))))
				(_port (_internal selalub ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 146 (_entity (_in ))))
				(_port (_internal seldreg ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 147 (_entity (_in ))))
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal wrd ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_in ))))
				(_port (_internal alu_inbusa ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 150 (_entity (_out ))))
				(_port (_internal alu_inbusb ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 151 (_entity (_out ))))
				(_port (_internal bp_s ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 152 (_entity (_out ))))
				(_port (_internal bx_s ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 153 (_entity (_out ))))
				(_port (_internal di_s ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 154 (_entity (_out ))))
				(_port (_internal si_s ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 155 (_entity (_out ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 158 (_entity (_in ))))
				(_port (_internal mdbus_in ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 159 (_entity (_in ))))
				(_port (_internal sp_s ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 160 (_entity (_out ))))
				(_port (_internal ax_s ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 161 (_entity (_out ))))
				(_port (_internal cx_s ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 162 (_entity (_out ))))
				(_port (_internal dx_s ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 163 (_entity (_out ))))
			)
		)
		(ipregister
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal ipbus ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 169 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal wrip ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_in ))))
				(_port (_internal ipreg ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 172 (_entity (_out ))))
			)
		)
		(segregfile
			(_object
				(_port (_internal selsreg ~STD_LOGIC_VECTOR{1~downto~0}~1354 0 177 (_entity (_in ))))
				(_port (_internal sibus ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 178 (_entity (_in ))))
				(_port (_internal wrs ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal sdbus ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 182 (_entity (_out ))))
				(_port (_internal dimux ~STD_LOGIC_VECTOR{2~downto~0}~1360 0 183 (_entity (_in ))))
				(_port (_internal es_s ~STD_LOGIC_VECTOR{15~downto~0}~1362 0 184 (_entity (_out ))))
				(_port (_internal cs_s ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 185 (_entity (_out ))))
				(_port (_internal ss_s ~STD_LOGIC_VECTOR{15~downto~0}~1366 0 186 (_entity (_out ))))
				(_port (_internal ds_s ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 187 (_entity (_out ))))
			)
		)
	)
	(_instantiation I6 0 410 (_component ALU )
		(_port
			((alu_inbusa)(alu_inbusa))
			((alu_inbusb)(alu_inbusb))
			((aluopr)(aluopr))
			((ax_s)(ax_s))
			((clk)(clk))
			((cx_s)(cx_s))
			((dx_s)(dx_s))
			((reset)(reset))
			((w)(w))
			((wralu)(wralu))
			((wrcc)(wrcc))
			((wrtemp)(wrtemp))
			((alubus)(alubus))
			((ccbus)(ccbus))
			((div_err)(div_err))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation I0 0 428 (_component dataregfile )
		(_port
			((dibus)(dibus))
			((selalua)(selalua))
			((selalub)(selalub))
			((seldreg)(seldreg))
			((w)(w))
			((wrd)(wrd))
			((alu_inbusa)(alu_inbusa))
			((alu_inbusb)(alu_inbusb))
			((bp_s)(bp_s))
			((bx_s)(bx_s))
			((di_s)(di_s))
			((si_s)(si_s))
			((reset)(reset))
			((clk)(clk))
			((data_in)(data_in))
			((mdbus_in)(mdbus_in))
			((sp_s)(sp_s))
			((ax_s)(ax_s))
			((cx_s)(cx_s))
			((dx_s)(dx_s))
		)
		(_use (_entity . dataregfile)
		)
	)
	(_instantiation I9 0 451 (_component ipregister )
		(_port
			((clk)(clk))
			((ipbus)(ipbus))
			((reset)(reset))
			((wrip)(wrip))
			((ipreg)(ipreg))
		)
		(_use (_entity . ipregister)
		)
	)
	(_instantiation I15 0 459 (_component segregfile )
		(_port
			((selsreg)(selsreg))
			((sibus)(sibus))
			((wrs)(wrs))
			((reset)(reset))
			((clk)(clk))
			((sdbus)(sdbus))
			((dimux)(dimux))
			((es_s)(es_s))
			((cs_s)(cs_s))
			((ss_s)(ss_s))
			((ds_s)(ds_s))
		)
		(_use (_entity . segregfile)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in )(_event))))
		(_port (_internal clrop ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 44 (_entity (_in ))))
		(_port (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal mdbus_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46 (_entity (_in ))))
		(_port (_internal path ~extpic17c42.cpu86pack.path_in_type 0 47 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal wrpath ~extpic17c42.cpu86pack.write_in_type 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dbusdp_out ~STD_LOGIC_VECTOR{15~downto~0}~122 0 50 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal eabus ~STD_LOGIC_VECTOR{15~downto~0}~124 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal segbus ~STD_LOGIC_VECTOR{15~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal status ~extpic17c42.cpu86pack.status_out_type 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal alu_inbusa ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal alu_inbusb ~STD_LOGIC_VECTOR{15~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal alubus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal aluopr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal ax_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal bp_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal bx_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal ccbus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal cs_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal cx_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal di_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal dibus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal dimux ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal disp ~STD_LOGIC_VECTOR{15~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal dispmux ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal div_err ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal domux ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal ds_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal dx_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal ea ~STD_LOGIC_VECTOR{15~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal eamux ~STD_LOGIC_VECTOR{3~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal es_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal ipbus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal ipreg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal nbreq ~STD_LOGIC_VECTOR{2~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal opmux ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal rm ~STD_LOGIC_VECTOR{2~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal sdbus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal segop ~STD_LOGIC_VECTOR{2~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal selalua ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal selalub ~STD_LOGIC_VECTOR{3~downto~0}~13 0 92 (_architecture (_uni ))))
		(_signal (_internal seldreg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 93 (_architecture (_uni ))))
		(_signal (_internal selds ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal selsreg ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal si_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal sibus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal simux ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_signal (_internal sp_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal ss_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal wralu ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal wrcc ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal wrd ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal wrip ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal wrop ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal wrs ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal wrtemp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal xmod ~STD_LOGIC_VECTOR{1~downto~0}~13 0 109 (_architecture (_uni ))))
		(_signal (_internal eabus_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 112 (_architecture (_uni ))))
		(_signal (_internal domux_s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 115 (_architecture (_uni ))))
		(_signal (_internal opreg_s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 116 (_architecture (_uni ))))
		(_signal (_internal opflag_s ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal eam_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal segsel_s ~STD_LOGIC_VECTOR{5~downto~0}~13 0 119 (_architecture (_uni ))))
		(_signal (_internal int0cs_s ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~136 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 145 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 146 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 147 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 150 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 151 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 154 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 155 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 159 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 161 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 163 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1352 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1354 0 177 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1356 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1360 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1362 0 184 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((dimux)(path(0_d_6_4))))(_target(25))(_sensitivity(5(0_d_6_4)))(_read(5)))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_alias((w)(path(0_3))))(_simpleassign BUF)(_target(52))(_sensitivity(5(0_3)))(_read(5)))))
			(line__196(_architecture 2 0 196 (_assignment (_simple)(_alias((seldreg)(path(0_d_2_0))))(_target(44))(_sensitivity(5(0_d_2_0)))(_read(5)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_alias((selalua)(path(1_d_14_11))))(_target(42))(_sensitivity(5(1_d_14_11)))(_read(5)))))
			(line__199(_architecture 4 0 199 (_assignment (_simple)(_alias((selalub)(path(1_d_10_7))))(_target(43))(_sensitivity(5(1_d_10_7)))(_read(5)))))
			(line__200(_architecture 5 0 200 (_assignment (_simple)(_alias((aluopr)(path(1_d_6_0))))(_target(15))(_sensitivity(5(1_d_6_0)))(_read(5)))))
			(line__202(_architecture 6 0 202 (_assignment (_simple)(_alias((domux)(path(2))))(_target(29))(_sensitivity(5(2)))(_read(5)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_alias((simux)(path(3_d_3_2))))(_target(49))(_sensitivity(5(3_d_3_2)))(_read(5)))))
			(line__205(_architecture 8 0 205 (_assignment (_simple)(_alias((selsreg)(path(3_d_1_0))))(_target(46))(_sensitivity(5(3_d_1_0)))(_read(5)))))
			(line__207(_architecture 9 0 207 (_assignment (_simple)(_alias((dispmux)(path(4_d_9_7))))(_target(27))(_sensitivity(5(4_d_9_7)))(_read(5)))))
			(line__208(_architecture 10 0 208 (_assignment (_simple)(_alias((eamux)(path(4_d_6_3))))(_target(33))(_sensitivity(5(4_d_6_3)))(_read(5)))))
			(line__209(_architecture 11 0 209 (_assignment (_simple)(_alias((segop)(path(4_d_2_0))))(_target(41))(_sensitivity(5(4_d_2_0)))(_read(5)))))
			(line__211(_architecture 12 0 211 (_assignment (_simple)(_alias((wrd)(wrpath(0))))(_simpleassign BUF)(_target(55))(_sensitivity(7(0)))(_read(7)))))
			(line__212(_architecture 13 0 212 (_assignment (_simple)(_alias((wralu)(wrpath(1))))(_simpleassign BUF)(_target(53))(_sensitivity(7(1)))(_read(7)))))
			(line__213(_architecture 14 0 213 (_assignment (_simple)(_alias((wrcc)(wrpath(2))))(_simpleassign BUF)(_target(54))(_sensitivity(7(2)))(_read(7)))))
			(line__214(_architecture 15 0 214 (_assignment (_simple)(_alias((wrs)(wrpath(3))))(_simpleassign BUF)(_target(58))(_sensitivity(7(3)))(_read(7)))))
			(line__215(_architecture 16 0 215 (_assignment (_simple)(_alias((wrip)(wrpath(4))))(_simpleassign BUF)(_target(56))(_sensitivity(7(4)))(_read(7)))))
			(line__216(_architecture 17 0 216 (_assignment (_simple)(_alias((wrop)(wrpath(5))))(_simpleassign BUF)(_target(57))(_sensitivity(7(5)))(_read(7)))))
			(line__217(_architecture 18 0 217 (_assignment (_simple)(_alias((wrtemp)(wrpath(6))))(_simpleassign BUF)(_target(59))(_sensitivity(7(6)))(_read(7)))))
			(line__219(_architecture 19 0 219 (_assignment (_simple)(_alias((status(0))(ax_s)))(_target(11(0)))(_sensitivity(16)))))
			(line__220(_architecture 20 0 220 (_assignment (_simple)(_target(11(1)))(_sensitivity(21)))))
			(line__221(_architecture 21 0 221 (_assignment (_simple)(_target(11(2)))(_sensitivity(21)))))
			(line__222(_architecture 22 0 222 (_assignment (_simple)(_alias((status(3))(cx_s(d_7_0))))(_target(11(3)))(_sensitivity(21(d_7_0))))))
			(line__223(_architecture 23 0 223 (_assignment (_simple)(_alias((status(4))(ccbus)))(_target(11(4)))(_sensitivity(19)))))
			(line__224(_architecture 24 0 224 (_assignment (_simple)(_alias((status(5))(div_err)))(_target(11(5)))(_sensitivity(28)))))
			(line__226(_architecture 25 0 226 (_assignment (_simple)(_alias((disp)(instr(5))))(_target(26))(_sensitivity(2(5)))(_read(2)))))
			(line__227(_architecture 26 0 227 (_assignment (_simple)(_alias((data_in)(instr(4))))(_target(22))(_sensitivity(2(4)))(_read(2)))))
			(line__228(_architecture 27 0 228 (_assignment (_simple)(_alias((nbreq)(instr(6))))(_target(37))(_sensitivity(2(6)))(_read(2)))))
			(line__229(_architecture 28 0 229 (_assignment (_simple)(_alias((rm)(instr(3))))(_target(39))(_sensitivity(2(3)))(_read(2)))))
			(line__230(_architecture 29 0 230 (_assignment (_simple)(_alias((xmod)(instr(1))))(_target(60))(_sensitivity(2(1)))(_read(2)))))
			(line__235(_architecture 30 0 235 (_process (_simple)(_target(45)(65))(_sensitivity(16)(17)(18)(21)(23)(26)(31)(39)(47)(50)(60)))))
			(line__280(_architecture 31 0 280 (_assignment (_simple)(_alias((ea)(eam_s)))(_target(32))(_sensitivity(65)))))
			(line__282(_architecture 32 0 282 (_process (_simple)(_target(48))(_sensitivity(4)(14)(22)(49)(61)))))
			(line__292(_architecture 33 0 292 (_process (_simple)(_target(35))(_sensitivity(4)(26)(27)(36)(37)(61)))))
			(line__304(_architecture 34 0 304 (_assignment (_simple)(_alias((domux_s)(eabus_internal(0))(domux)))(_target(62))(_sensitivity(29)(61(0))))))
			(line__306(_architecture 35 0 306 (_process (_simple)(_target(8))(_sensitivity(14)(19)(24)(35)(62)))))
			(line__321(_architecture 36 0 321 (_process (_target(63)(64))(_sensitivity(0)(6)(1)(41(d_1_0))(57))(_dssslsensitivity 2))))
			(line__337(_architecture 37 0 337 (_process (_simple)(_target(38))(_sensitivity(33)(41)(45)(63)(64)))))
			(line__350(_architecture 38 0 350 (_process (_simple)(_target(24))(_sensitivity(4)(14)(22)(25)(40)(61)))))
			(line__361(_architecture 39 0 361 (_assignment (_simple)(_target(67))(_sensitivity(33(d_3_1))))))
			(line__362(_architecture 40 0 362 (_assignment (_simple)(_alias((segsel_s)(iomem)(int0cs_s)(eamux(d_2_1))(opmux)))(_target(66))(_sensitivity(3)(33(d_2_1))(38)(67)))))
			(line__364(_architecture 41 0 364 (_process (_simple)(_target(10))(_sensitivity(20)(30)(34)(51)(66)))))
			(line__390(_architecture 42 0 390 (_process (_simple)(_target(61))(_sensitivity(16)(18)(23)(31)(32)(33)(36)(47)(50)))))
			(line__474(_architecture 43 0 474 (_assignment (_simple)(_alias((eabus)(eabus_internal)))(_target(9))(_sensitivity(61)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1514 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1514)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1516 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1516)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1518 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1518)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1520 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1520)))
		(_type (_external ~extpic17c42.cpu86pack.instruction_type (. cpu86pack instruction_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{14~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{14~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1528 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1528)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{9~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{9~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.path_in_type (. cpu86pack path_in_type)))
		(_type (_external ~extpic17c42.cpu86pack.write_in_type (. cpu86pack write_in_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1522 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1522)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~1524 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~1524)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1526 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1526)))
		(_type (_external ~extpic17c42.cpu86pack.status_out_type (. cpu86pack status_out_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{31~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_variable (_external pic17c42.cpu86pack.ZEROVECTOR_C (. cpu86pack ZEROVECTOR_C)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{31~downto~0}~1512 (. cpu86pack ~STD_LOGIC_VECTOR{31~downto~0}~1512)))
		(_variable (_external pic17c42.cpu86pack.DONTCARE (. cpu86pack DONTCARE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 )
		(771 )
		(514 )
		(770 )
		(515 )
		(33686018 33686018 33686018 2 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
	)
	(_model . struct 44 -1
	)
)
V 000047 55 17424         1557997307476 struct
(_unit VHDL (cpu86 0 40 (struct 0 60 ))
	(_version v98)
	(_time 1557997307477 2019.05.16 12:01:47)
	(_source (\./src/cpu86_struct.vhd\))
	(_use (.(cpu86pack))(.(cpu86instr))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6b6e6e3b0e0e7a5e8b5a0ece4b1b6b1b3b5beb5b0)
	(_entity
		(_time 1557997302897)
		(_use (.(cpu86pack))(.(cpu86instr))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(biu
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal csbus ~STD_LOGIC_VECTOR{15~downto~0}~132 0 95 (_entity (_in ))))
				(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal dbusdp_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 97 (_entity (_in ))))
				(_port (_internal decode_state ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal intack ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal intr ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal ipbus ~STD_LOGIC_VECTOR{15~downto~0}~136 0 104 (_entity (_in ))))
				(_port (_internal irq_block ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal nmi ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal status ~extpic17c42.cpu86pack.status_out_type 0 110 (_entity (_in ))))
				(_port (_internal word ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~13 0 113 (_entity (_out ))))
				(_port (_internal biu_error ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~138 0 115 (_entity (_out ))))
				(_port (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 117 (_entity (_out ))))
				(_port (_internal inta ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal iom ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal mdbus_out ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 123 (_entity (_out ))))
				(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal wran ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
			)
		)
		(datapath
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal clrop ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 134 (_entity (_in ))))
				(_port (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
				(_port (_internal mdbus_in ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 136 (_entity (_in ))))
				(_port (_internal path ~extpic17c42.cpu86pack.path_in_type 0 137 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_in ))))
				(_port (_internal wrpath ~extpic17c42.cpu86pack.write_in_type 0 139 (_entity (_in ))))
				(_port (_internal dbusdp_out ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 140 (_entity (_out ))))
				(_port (_internal eabus ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 141 (_entity (_out ))))
				(_port (_internal segbus ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 142 (_entity (_out ))))
				(_port (_internal status ~extpic17c42.cpu86pack.status_out_type 0 143 (_entity (_out ))))
			)
		)
		(proc
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_in ))))
				(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 150 (_entity (_in ))))
				(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 152 (_entity (_in ))))
				(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal status ~extpic17c42.cpu86pack.status_out_type 0 156 (_entity (_in ))))
				(_port (_internal clrop ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_out ))))
				(_port (_internal decode_state ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_out ))))
				(_port (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal intack ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_out ))))
				(_port (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal irq_blocked ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
				(_port (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 164 (_entity (_out ))))
				(_port (_internal path ~extpic17c42.cpu86pack.path_in_type 0 165 (_entity (_out ))))
				(_port (_internal proc_error ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_out ))))
				(_port (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 167 (_entity (_out ))))
				(_port (_internal word ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_out ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_out ))))
				(_port (_internal wrpath ~extpic17c42.cpu86pack.write_in_type 0 170 (_entity (_out ))))
			)
		)
	)
	(_instantiation cpubiu 0 194 (_component biu )
		(_port
			((clk)(clk))
			((csbus)(segbus))
			((dbus_in)(dbus_in))
			((dbusdp_in)(dbusdp_out))
			((decode_state)(decode_state))
			((flush_coming)(flush_coming))
			((flush_req)(flush_req))
			((intack)(intack))
			((intr)(intr))
			((iomem)(iomem))
			((ipbus)(eabus))
			((irq_block)(irq_blocked))
			((nmi)(nmi))
			((opc_req)(opc_req))
			((read_req)(read_req))
			((reset)(reset))
			((status)(status))
			((word)(word))
			((write_req)(write_req))
			((abus)(abus))
			((biu_error)(biu_error))
			((dbus_out)(dbus_out))
			((flush_ack)(flush_ack))
			((instr)(instr))
			((inta)(inta))
			((inta1)(inta1))
			((iom)(iom))
			((irq_req)(irq_req))
			((latcho)(latcho))
			((mdbus_out)(mdbus_out))
			((rdn)(rdn))
			((rw_ack)(rw_ack))
			((wran)(wran))
			((wrn)(wrn))
		)
		(_use (_entity . biu)
		)
	)
	(_instantiation cpudpath 0 231 (_component datapath )
		(_port
			((clk)(clk))
			((clrop)(clrop))
			((instr)(instr))
			((iomem)(iomem))
			((mdbus_in)(mdbus_out))
			((path)(path))
			((reset)(reset))
			((wrpath)(wrpath))
			((dbusdp_out)(dbusdp_out))
			((eabus)(eabus))
			((segbus)(segbus))
			((status)(status))
		)
		(_use (_entity . datapath)
		)
	)
	(_instantiation cpuproc 0 246 (_component proc )
		(_port
			((clk)(clk))
			((flush_ack)(flush_ack))
			((instr)(instr))
			((inta1)(inta1))
			((irq_req)(irq_req))
			((latcho)(latcho))
			((reset)(reset))
			((rw_ack)(rw_ack))
			((status)(status))
			((clrop)(clrop))
			((decode_state)(decode_state))
			((flush_coming)(flush_coming))
			((flush_req)(flush_req))
			((intack)(intack))
			((iomem)(iomem))
			((irq_blocked)(irq_blocked))
			((opc_req)(opc_req))
			((path)(path))
			((proc_error)(proc_error))
			((read_req)(read_req))
			((word)(word))
			((write_req)(write_req))
			((wrpath)(wrpath))
		)
		(_use (_entity . proc)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43 (_entity (_in ))))
		(_port (_internal intr ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_port (_internal nmi ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal por ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 48 (_entity (_out ))))
		(_port (_internal cpuerror ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal inta ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal iom ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal resoutn ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal wran ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_signal (_internal biu_error ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal clrop ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dbusdp_out ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal decode_state ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal eabus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 70 (_architecture (_uni ))))
		(_signal (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal intack ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal irq_blocked ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mdbus_out ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal path ~extpic17c42.cpu86pack.path_in_type 0 79 (_architecture (_uni ))))
		(_signal (_internal proc_error ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal segbus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal status ~extpic17c42.cpu86pack.status_out_type 0 85 (_architecture (_uni ))))
		(_signal (_internal word ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal wrpath ~extpic17c42.cpu86pack.write_in_type 0 88 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 140 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 141 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__180(_architecture 0 0 180 (_process (_target(11)(34))(_sensitivity(0)(4)))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(7))(_sensitivity(14)(32)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1514 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1514)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1516 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1516)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1518 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1518)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1520 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1520)))
		(_type (_external ~extpic17c42.cpu86pack.instruction_type (. cpu86pack instruction_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{6~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{6~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{14~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{14~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~1528 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~1528)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{3~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{9~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{9~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.path_in_type (. cpu86pack path_in_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1522 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1522)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~1524 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~1524)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1526 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1526)))
		(_type (_external ~extpic17c42.cpu86pack.status_out_type (. cpu86pack status_out_type)))
		(_type (_external ~extpic17c42.cpu86pack.write_in_type (. cpu86pack write_in_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . struct 2 -1
	)
)
V 000044 55 50574         1557997307628 rtl
(_unit VHDL (uart_16750 0 36 (rtl 0 64 ))
	(_version v98)
	(_time 1557997307629 2019.05.16 12:01:47)
	(_source (\./src/uart_16750.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 525303515104044556545259430d055155515751525557)
	(_entity
		(_time 1557997305759)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(slib_edge_detect
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
				(_port (_internal FE ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_out ))))
			)
		)
		(slib_input_sync
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 164 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 165 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_out ))))
			)
		)
		(slib_input_filter
			(_object
				(_generic (_internal SIZE ~extSTD.STANDARD.NATURAL 0 172 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 176 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 177 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 178 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 179 (_entity (_out ))))
			)
		)
		(uart_interrupt
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal IER ~STD_LOGIC_VECTOR{3~downto~0}~13 0 109 (_entity (_in ))))
				(_port (_internal LSR ~STD_LOGIC_VECTOR{4~downto~0}~13 0 110 (_entity (_in ))))
				(_port (_internal THI ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal RDA ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal CTI ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal AFE ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ))))
				(_port (_internal MSR ~STD_LOGIC_VECTOR{3~downto~0}~136 0 115 (_entity (_in ))))
				(_port (_internal IIR ~STD_LOGIC_VECTOR{3~downto~0}~138 0 116 (_entity (_out ))))
				(_port (_internal INT ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
			)
		)
		(uart_baudgen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_in ))))
				(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal DIVIDER ~STD_LOGIC_VECTOR{15~downto~0}~13 0 127 (_entity (_in ))))
				(_port (_internal BAUDTICK ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
			)
		)
		(slib_clock_div
			(_object
				(_generic (_internal RATIO ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 188 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 189 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_out ))))
			)
		)
		(slib_fifo
			(_object
				(_generic (_internal WIDTH ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
				(_generic (_internal SIZE_E ~extSTD.STANDARD.INTEGER 0 135 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
				(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal WRITE ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 113 )(i 0))))))
				(_port (_internal D ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 143 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 114 )(i 0))))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 144 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{SIZE_E-1~downto~0}~13 0 147 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 115 )(i 0))))))
				(_port (_internal USAGE ~STD_LOGIC_VECTOR{SIZE_E-1~downto~0}~13 0 147 (_entity (_out ))))
			)
		)
		(uart_transmitter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TXCLK ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TXSTART ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLEAR ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal WLS ~STD_LOGIC_VECTOR{1~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal STB ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal PEN ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal EPS ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal BC ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_entity (_in ))))
				(_port (_internal TXFINISHED ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal SOUT ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
			)
		)
		(uart_receiver
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal RXCLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal RXCLEAR ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WLS ~STD_LOGIC_VECTOR{1~downto~0}~132 0 91 (_entity (_in ))))
				(_port (_internal STB ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal PEN ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal EPS ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal SIN ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal PE ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal FE ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_out ))))
				(_port (_internal BI ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_out ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~134 0 100 (_entity (_out ))))
				(_port (_internal RXFINISHED ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
			)
		)
	)
	(_instantiation UART_ED_WRITE 0 380 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iCSWR))
			((FE)(iWriteFE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_ED_READ 0 381 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iCSRD))
			((FE)(iReadFE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_IS_SIN 0 400 (_component slib_input_sync )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(SIN))
			((Q)(iSINr))
		)
		(_use (_entity . slib_input_sync)
		)
	)
	(_instantiation UART_IS_CTS 0 401 (_component slib_input_sync )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(CTSN))
			((Q)(iCTSNs))
		)
		(_use (_entity . slib_input_sync)
		)
	)
	(_instantiation UART_IS_DSR 0 402 (_component slib_input_sync )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(DSRN))
			((Q)(iDSRNs))
		)
		(_use (_entity . slib_input_sync)
		)
	)
	(_instantiation UART_IS_DCD 0 403 (_component slib_input_sync )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(DCDN))
			((Q)(iDCDNs))
		)
		(_use (_entity . slib_input_sync)
		)
	)
	(_instantiation UART_IS_RI 0 404 (_component slib_input_sync )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(RIN))
			((Q)(iRINs))
		)
		(_use (_entity . slib_input_sync)
		)
	)
	(_instantiation UART_IF_CTS 0 407 (_component slib_input_filter )
		(_generic
			((SIZE)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(iBaudtick2x))
			((D)(iCTSNs))
			((Q)(iCTSn))
		)
		(_use (_entity . slib_input_filter)
			(_generic
				((SIZE)((i 2)))
			)
		)
	)
	(_instantiation UART_IF_DSR 0 408 (_component slib_input_filter )
		(_generic
			((SIZE)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(iBaudtick2x))
			((D)(iDSRNs))
			((Q)(iDSRn))
		)
		(_use (_entity . slib_input_filter)
			(_generic
				((SIZE)((i 2)))
			)
		)
	)
	(_instantiation UART_IF_DCD 0 409 (_component slib_input_filter )
		(_generic
			((SIZE)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(iBaudtick2x))
			((D)(iDCDNs))
			((Q)(iDCDn))
		)
		(_use (_entity . slib_input_filter)
			(_generic
				((SIZE)((i 2)))
			)
		)
	)
	(_instantiation UART_IF_RI 0 410 (_component slib_input_filter )
		(_generic
			((SIZE)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(iBaudtick2x))
			((D)(iRINs))
			((Q)(iRIn))
		)
		(_use (_entity . slib_input_filter)
			(_generic
				((SIZE)((i 2)))
			)
		)
	)
	(_instantiation UART_IIC 0 460 (_component uart_interrupt )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((IER)(iIER(d_3_0)))
			((LSR)(iLSR(d_4_0)))
			((THI)(iTHRInterrupt))
			((RDA)(iRDAInterrupt))
			((CTI)(iCharTimeout))
			((AFE)(iMCR_AFE))
			((MSR)(iMSR(d_3_0)))
			((IIR)(iIIR(d_3_0)))
			((INT)(INT))
		)
		(_use (_entity . uart_interrupt)
		)
	)
	(_instantiation UART_IIC_THRE_ED 0 473 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iLSR_THRE))
			((RE)(iLSR_THRERE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_PEDET 0 672 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iRXFIFOPE))
			((RE)(iPERE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_FEDET 0 673 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iRXFIFOFE))
			((RE)(iFERE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_BIDET 0 674 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iRXFIFOBI))
			((RE)(iBIRE))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_ED_CTS 0 697 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iMSR_CTS))
			((RE)(iCTSnRE))
			((FE)(iCTSnFE))
		)
		(_use (_entity . slib_edge_detect)
		)
	)
	(_instantiation UART_ED_DSR 0 698 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iMSR_DSR))
			((RE)(iDSRnRE))
			((FE)(iDSRnFE))
		)
		(_use (_entity . slib_edge_detect)
		)
	)
	(_instantiation UART_ED_RI 0 699 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iMSR_RI))
			((RE)(iRInRE))
			((FE)(iRInFE))
		)
		(_use (_entity . slib_edge_detect)
		)
	)
	(_instantiation UART_ED_DCD 0 700 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(iMSR_DCD))
			((RE)(iDCDnRE))
			((FE)(iDCDnFE))
		)
		(_use (_entity . slib_edge_detect)
		)
	)
	(_instantiation UART_BG16 0 761 (_component uart_baudgen )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(BAUDCE))
			((CLEAR)((i 2)))
			((DIVIDER)(iBaudgenDiv))
			((BAUDTICK)(iBaudtick16x))
		)
		(_use (_entity . uart_baudgen)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((CE)(CE))
				((CLEAR)(CLEAR))
				((DIVIDER)(DIVIDER))
				((BAUDTICK)(BAUDTICK))
			)
		)
	)
	(_instantiation UART_BG2 0 768 (_component slib_clock_div )
		(_generic
			((RATIO)((i 8)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CE)(iBaudtick16x))
			((Q)(iBaudtick2x))
		)
		(_use (_entity . slib_clock_div)
			(_generic
				((RATIO)((i 8)))
			)
		)
	)
	(_instantiation UART_RCLK 0 774 (_component slib_edge_detect )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((D)(RCLK))
			((RE)(iRCLK))
		)
		(_use (_entity . slib_edge_detect)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((D)(D))
				((RE)(RE))
				((FE)(FE))
			)
		)
	)
	(_instantiation UART_TXFF 0 781 (_component slib_fifo )
		(_generic
			((WIDTH)((i 8)))
			((SIZE_E)((i 6)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CLEAR)(iTXFIFOClear))
			((WRITE)(iTXFIFOWrite))
			((READ)(iTXFIFORead))
			((D)(iDIN))
			((Q)(iTXFIFOQ))
			((EMPTY)(iTXFIFOEmpty))
			((FULL)(iTXFIFO64Full))
			((USAGE)(iTXFIFOUsage))
		)
		(_use (_entity . slib_fifo)
			(_generic
				((WIDTH)((i 8)))
				((SIZE_E)((i 6)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((CLEAR)(CLEAR))
				((WRITE)(WRITE))
				((READ)(READ))
				((D)(D))
				((Q)(Q))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
				((USAGE)(USAGE))
			)
		)
	)
	(_instantiation UART_RXFF 0 800 (_component slib_fifo )
		(_generic
			((WIDTH)((i 11)))
			((SIZE_E)((i 6)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CLEAR)(iRXFIFOClear))
			((WRITE)(iRXFIFOWrite))
			((READ)(iRXFIFORead))
			((D)(iRXFIFOD))
			((Q)(iRXFIFOQ))
			((EMPTY)(iRXFIFOEmpty))
			((FULL)(iRXFIFO64Full))
			((USAGE)(iRXFIFOUsage))
		)
		(_use (_entity . slib_fifo)
			(_generic
				((WIDTH)((i 11)))
				((SIZE_E)((i 6)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((CLEAR)(CLEAR))
				((WRITE)(WRITE))
				((READ)(READ))
				((D)(D))
				((Q)(Q))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
				((USAGE)(USAGE))
			)
		)
	)
	(_instantiation UART_TX 0 836 (_component uart_transmitter )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((TXCLK)(iBaudtick2x))
			((TXSTART)(iTXStart))
			((CLEAR)(iTXClear))
			((WLS)(iLCR_WLS))
			((STB)(iLCR_STB))
			((PEN)(iLCR_PEN))
			((EPS)(iLCR_EPS))
			((SP)(iLCR_SP))
			((BC)(iLCR_BC))
			((DIN)(iTSR))
			((TXFINISHED)(iTXFinished))
			((SOUT)(iSOUT))
		)
		(_use (_entity . uart_transmitter)
		)
	)
	(_instantiation UART_RX 0 854 (_component uart_receiver )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((RXCLK)(iRCLK))
			((RXCLEAR)(iRXClear))
			((WLS)(iLCR_WLS))
			((STB)(iLCR_STB))
			((PEN)(iLCR_PEN))
			((EPS)(iLCR_EPS))
			((SP)(iLCR_SP))
			((SIN)(iSIN))
			((PE)(iRXPE))
			((FE)(iRXFE))
			((BI)(iRXBI))
			((DOUT)(iRXData))
			((RXFINISHED)(iRXFinished))
		)
		(_use (_entity . uart_receiver)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal BAUDCE ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal RD ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{2~downto~0}~12 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 46 (_entity (_out ))))
		(_port (_internal DDIS ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal INT ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal OUT1N ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal OUT2N ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal BAUDOUTN ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal RTSN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal DTRN ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CTSN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal DSRN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
		(_port (_internal DCDN ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal RIN ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal SIN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal SOUT ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal iCSWR ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal iCSRD ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal iWriteFE ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal iReadFE ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal iWrite ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal iRead ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal iA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal iDIN ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 203 (_architecture (_uni ))))
		(_signal (_internal iRBRRead ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal iTHRWrite ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal iDLLWrite ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_signal (_internal iDLMWrite ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal iIERWrite ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_signal (_internal iIIRRead ~extieee.std_logic_1164.STD_LOGIC 0 211 (_architecture (_uni ))))
		(_signal (_internal iFCRWrite ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal iLCRWrite ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal iMCRWrite ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal iLSRRead ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_signal (_internal iMSRRead ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal iSCRWrite ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_signal (_internal iTSR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 220 (_architecture (_uni ))))
		(_signal (_internal iRBR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 221 (_architecture (_uni ))))
		(_signal (_internal iDLL ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 222 (_architecture (_uni ))))
		(_signal (_internal iDLM ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 223 (_architecture (_uni ))))
		(_signal (_internal iIER ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 224 (_architecture (_uni ))))
		(_signal (_internal iIIR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 225 (_architecture (_uni ))))
		(_signal (_internal iFCR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 226 (_architecture (_uni ))))
		(_signal (_internal iLCR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 227 (_architecture (_uni ))))
		(_signal (_internal iMCR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 228 (_architecture (_uni ))))
		(_signal (_internal iLSR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 229 (_architecture (_uni ))))
		(_signal (_internal iMSR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 230 (_architecture (_uni ))))
		(_signal (_internal iSCR ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 231 (_architecture (_uni ))))
		(_signal (_internal iIER_ERBI ~extieee.std_logic_1164.STD_LOGIC 0 234 (_architecture (_uni ))))
		(_signal (_internal iIER_ETBEI ~extieee.std_logic_1164.STD_LOGIC 0 235 (_architecture (_uni ))))
		(_signal (_internal iIER_ELSI ~extieee.std_logic_1164.STD_LOGIC 0 236 (_architecture (_uni ))))
		(_signal (_internal iIER_EDSSI ~extieee.std_logic_1164.STD_LOGIC 0 237 (_architecture (_uni ))))
		(_signal (_internal iIIR_PI ~extieee.std_logic_1164.STD_LOGIC 0 240 (_architecture (_uni ))))
		(_signal (_internal iIIR_ID0 ~extieee.std_logic_1164.STD_LOGIC 0 241 (_architecture (_uni ))))
		(_signal (_internal iIIR_ID1 ~extieee.std_logic_1164.STD_LOGIC 0 242 (_architecture (_uni ))))
		(_signal (_internal iIIR_ID2 ~extieee.std_logic_1164.STD_LOGIC 0 243 (_architecture (_uni ))))
		(_signal (_internal iIIR_FIFO64 ~extieee.std_logic_1164.STD_LOGIC 0 244 (_architecture (_uni ))))
		(_signal (_internal iFCR_FIFOEnable ~extieee.std_logic_1164.STD_LOGIC 0 247 (_architecture (_uni ))))
		(_signal (_internal iFCR_RXFIFOReset ~extieee.std_logic_1164.STD_LOGIC 0 248 (_architecture (_uni ))))
		(_signal (_internal iFCR_TXFIFOReset ~extieee.std_logic_1164.STD_LOGIC 0 249 (_architecture (_uni ))))
		(_signal (_internal iFCR_DMAMode ~extieee.std_logic_1164.STD_LOGIC 0 250 (_architecture (_uni ))))
		(_signal (_internal iFCR_FIFO64E ~extieee.std_logic_1164.STD_LOGIC 0 251 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 252 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal iFCR_RXTrigger ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 252 (_architecture (_uni ))))
		(_signal (_internal iLCR_WLS ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 255 (_architecture (_uni ))))
		(_signal (_internal iLCR_STB ~extieee.std_logic_1164.STD_LOGIC 0 256 (_architecture (_uni ))))
		(_signal (_internal iLCR_PEN ~extieee.std_logic_1164.STD_LOGIC 0 257 (_architecture (_uni ))))
		(_signal (_internal iLCR_EPS ~extieee.std_logic_1164.STD_LOGIC 0 258 (_architecture (_uni ))))
		(_signal (_internal iLCR_SP ~extieee.std_logic_1164.STD_LOGIC 0 259 (_architecture (_uni ))))
		(_signal (_internal iLCR_BC ~extieee.std_logic_1164.STD_LOGIC 0 260 (_architecture (_uni ))))
		(_signal (_internal iLCR_DLAB ~extieee.std_logic_1164.STD_LOGIC 0 261 (_architecture (_uni ))))
		(_signal (_internal iMCR_DTR ~extieee.std_logic_1164.STD_LOGIC 0 264 (_architecture (_uni ))))
		(_signal (_internal iMCR_RTS ~extieee.std_logic_1164.STD_LOGIC 0 265 (_architecture (_uni ))))
		(_signal (_internal iMCR_OUT1 ~extieee.std_logic_1164.STD_LOGIC 0 266 (_architecture (_uni ))))
		(_signal (_internal iMCR_OUT2 ~extieee.std_logic_1164.STD_LOGIC 0 267 (_architecture (_uni ))))
		(_signal (_internal iMCR_LOOP ~extieee.std_logic_1164.STD_LOGIC 0 268 (_architecture (_uni ))))
		(_signal (_internal iMCR_AFE ~extieee.std_logic_1164.STD_LOGIC 0 269 (_architecture (_uni ))))
		(_signal (_internal iLSR_DR ~extieee.std_logic_1164.STD_LOGIC 0 272 (_architecture (_uni ))))
		(_signal (_internal iLSR_OE ~extieee.std_logic_1164.STD_LOGIC 0 273 (_architecture (_uni ))))
		(_signal (_internal iLSR_PE ~extieee.std_logic_1164.STD_LOGIC 0 274 (_architecture (_uni ))))
		(_signal (_internal iLSR_FE ~extieee.std_logic_1164.STD_LOGIC 0 275 (_architecture (_uni ))))
		(_signal (_internal iLSR_BI ~extieee.std_logic_1164.STD_LOGIC 0 276 (_architecture (_uni ))))
		(_signal (_internal iLSR_THRE ~extieee.std_logic_1164.STD_LOGIC 0 277 (_architecture (_uni ))))
		(_signal (_internal iLSR_TEMT ~extieee.std_logic_1164.STD_LOGIC 0 278 (_architecture (_uni ))))
		(_signal (_internal iLSR_FIFOERR ~extieee.std_logic_1164.STD_LOGIC 0 279 (_architecture (_uni ))))
		(_signal (_internal iMSR_dCTS ~extieee.std_logic_1164.STD_LOGIC 0 282 (_architecture (_uni ))))
		(_signal (_internal iMSR_dDSR ~extieee.std_logic_1164.STD_LOGIC 0 283 (_architecture (_uni ))))
		(_signal (_internal iMSR_TERI ~extieee.std_logic_1164.STD_LOGIC 0 284 (_architecture (_uni ))))
		(_signal (_internal iMSR_dDCD ~extieee.std_logic_1164.STD_LOGIC 0 285 (_architecture (_uni ))))
		(_signal (_internal iMSR_CTS ~extieee.std_logic_1164.STD_LOGIC 0 286 (_architecture (_uni ))))
		(_signal (_internal iMSR_DSR ~extieee.std_logic_1164.STD_LOGIC 0 287 (_architecture (_uni ))))
		(_signal (_internal iMSR_RI ~extieee.std_logic_1164.STD_LOGIC 0 288 (_architecture (_uni ))))
		(_signal (_internal iMSR_DCD ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal iCTSNs ~extieee.std_logic_1164.STD_LOGIC 0 292 (_architecture (_uni ))))
		(_signal (_internal iDSRNs ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal iDCDNs ~extieee.std_logic_1164.STD_LOGIC 0 294 (_architecture (_uni ))))
		(_signal (_internal iRINs ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal iCTSn ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_signal (_internal iDSRn ~extieee.std_logic_1164.STD_LOGIC 0 297 (_architecture (_uni ))))
		(_signal (_internal iDCDn ~extieee.std_logic_1164.STD_LOGIC 0 298 (_architecture (_uni ))))
		(_signal (_internal iRIn ~extieee.std_logic_1164.STD_LOGIC 0 299 (_architecture (_uni ))))
		(_signal (_internal iCTSnRE ~extieee.std_logic_1164.STD_LOGIC 0 300 (_architecture (_uni ))))
		(_signal (_internal iCTSnFE ~extieee.std_logic_1164.STD_LOGIC 0 301 (_architecture (_uni ))))
		(_signal (_internal iDSRnRE ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni ))))
		(_signal (_internal iDSRnFE ~extieee.std_logic_1164.STD_LOGIC 0 303 (_architecture (_uni ))))
		(_signal (_internal iDCDnRE ~extieee.std_logic_1164.STD_LOGIC 0 304 (_architecture (_uni ))))
		(_signal (_internal iDCDnFE ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal iRInRE ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal iRInFE ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 310 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal iBaudgenDiv ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 310 (_architecture (_uni ))))
		(_signal (_internal iBaudtick16x ~extieee.std_logic_1164.STD_LOGIC 0 311 (_architecture (_uni ))))
		(_signal (_internal iBaudtick2x ~extieee.std_logic_1164.STD_LOGIC 0 312 (_architecture (_uni ))))
		(_signal (_internal iRCLK ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal iTXFIFOClear ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal iTXFIFOWrite ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal iTXFIFORead ~extieee.std_logic_1164.STD_LOGIC 0 318 (_architecture (_uni ))))
		(_signal (_internal iTXFIFOEmpty ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal iTXFIFOFull ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal iTXFIFO16Full ~extieee.std_logic_1164.STD_LOGIC 0 321 (_architecture (_uni ))))
		(_signal (_internal iTXFIFO64Full ~extieee.std_logic_1164.STD_LOGIC 0 322 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 323 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal iTXFIFOUsage ~STD_LOGIC_VECTOR{5~downto~0}~13 0 323 (_architecture (_uni ))))
		(_signal (_internal iTXFIFOQ ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 324 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOClear ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOWrite ~extieee.std_logic_1164.STD_LOGIC 0 326 (_architecture (_uni ))))
		(_signal (_internal iRXFIFORead ~extieee.std_logic_1164.STD_LOGIC 0 327 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOEmpty ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOFull ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal iRXFIFO16Full ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal iRXFIFO64Full ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 332 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal iRXFIFOD ~STD_LOGIC_VECTOR{10~downto~0}~13 0 332 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOQ ~STD_LOGIC_VECTOR{10~downto~0}~13 0 333 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOUsage ~STD_LOGIC_VECTOR{5~downto~0}~13 0 334 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOTrigger ~extieee.std_logic_1164.STD_LOGIC 0 335 (_architecture (_uni ))))
		(_signal (_internal iRXFIFO16Trigger ~extieee.std_logic_1164.STD_LOGIC 0 336 (_architecture (_uni ))))
		(_signal (_internal iRXFIFO64Trigger ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOPE ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOFE ~extieee.std_logic_1164.STD_LOGIC 0 339 (_architecture (_uni ))))
		(_signal (_internal iRXFIFOBI ~extieee.std_logic_1164.STD_LOGIC 0 340 (_architecture (_uni ))))
		(_signal (_internal iSOUT ~extieee.std_logic_1164.STD_LOGIC 0 343 (_architecture (_uni ))))
		(_signal (_internal iTXStart ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal iTXClear ~extieee.std_logic_1164.STD_LOGIC 0 345 (_architecture (_uni ))))
		(_signal (_internal iTXFinished ~extieee.std_logic_1164.STD_LOGIC 0 346 (_architecture (_uni ))))
		(_signal (_internal iTXRunning ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal iSINr ~extieee.std_logic_1164.STD_LOGIC 0 350 (_architecture (_uni ))))
		(_signal (_internal iSIN ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal iRXFinished ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal iRXClear ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal iRXData ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 354 (_architecture (_uni ))))
		(_signal (_internal iRXPE ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal iRXFE ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal iRXBI ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal iFERE ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_signal (_internal iPERE ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_signal (_internal iBIRE ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~64~13 0 363 (_scalar (_to (i 0)(i 64)))))
		(_signal (_internal iFECounter ~INTEGER~range~0~to~64~13 0 363 (_architecture (_uni ))))
		(_signal (_internal iFEIncrement ~extieee.std_logic_1164.STD_LOGIC 0 364 (_architecture (_uni ))))
		(_signal (_internal iFEDecrement ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal iRDAInterrupt ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal iTimeoutCount ~UNSIGNED{5~downto~0}~13 0 367 (_architecture (_uni ))))
		(_signal (_internal iCharTimeout ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal iLSR_THRERE ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal iTHRInterrupt ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal iTXEnable ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal iRTS ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_type (_internal state_type 0 879 (_enum1 idle txstart txrun txend (_to (i 0)(i 3)))))
		(_variable (_internal State state_type 0 880 (_process 108 )))
		(_type (_internal state_type~__1 0 920 (_enum1 idle rxsave (_to (i 0)(i 1)))))
		(_variable (_internal State state_type~__1 0 921 (_process 109 )))
		(_process
			(line__378(_architecture 0 0 378 (_assignment (_simple)(_target(23))(_sensitivity(3)(4)))))
			(line__379(_architecture 1 0 379 (_assignment (_simple)(_target(24))(_sensitivity(3)(5)))))
			(line__382(_architecture 2 0 382 (_assignment (_simple)(_target(27))(_sensitivity(25)))))
			(line__383(_architecture 3 0 383 (_assignment (_simple)(_target(28))(_sensitivity(26)))))
			(line__386(_architecture 4 0 386 (_assignment (_simple)(_target(31))(_sensitivity(28)(29)(76)))))
			(line__387(_architecture 5 0 387 (_assignment (_simple)(_target(32))(_sensitivity(27)(29)(76)))))
			(line__388(_architecture 6 0 388 (_assignment (_simple)(_target(33))(_sensitivity(27)(29)(76)))))
			(line__389(_architecture 7 0 389 (_assignment (_simple)(_target(34))(_sensitivity(27)(29)(76)))))
			(line__390(_architecture 8 0 390 (_assignment (_simple)(_target(35))(_sensitivity(27)(29)(76)))))
			(line__391(_architecture 9 0 391 (_assignment (_simple)(_target(36))(_sensitivity(28)(29)))))
			(line__392(_architecture 10 0 392 (_assignment (_simple)(_target(37))(_sensitivity(27)(29)))))
			(line__393(_architecture 11 0 393 (_assignment (_simple)(_target(38))(_sensitivity(27)(29)))))
			(line__394(_architecture 12 0 394 (_assignment (_simple)(_target(39))(_sensitivity(27)(29)))))
			(line__395(_architecture 13 0 395 (_assignment (_simple)(_target(40))(_sensitivity(28)(29)))))
			(line__396(_architecture 14 0 396 (_assignment (_simple)(_target(41))(_sensitivity(28)(29)))))
			(line__397(_architecture 15 0 397 (_assignment (_simple)(_target(42))(_sensitivity(27)(29)))))
			(UART_SIS(_architecture 16 0 413 (_process (_target(29)(30))(_sensitivity(0)(1)(6)(7))(_dssslsensitivity 2))))
			(UART_DLR(_architecture 17 0 426 (_process (_target(45)(46))(_sensitivity(0)(1)(30)(33)(34))(_dssslsensitivity 2))))
			(UART_IER(_architecture 18 0 442 (_process (_target(47(d_3_0)))(_sensitivity(0)(1)(30(d_3_0))(35))(_dssslsensitivity 2))))
			(line__453(_architecture 19 0 453 (_assignment (_simple)(_alias((iIER_ERBI)(iIER(0))))(_simpleassign BUF)(_target(55))(_sensitivity(47(0))))))
			(line__454(_architecture 20 0 454 (_assignment (_simple)(_alias((iIER_ETBEI)(iIER(1))))(_simpleassign BUF)(_target(56))(_sensitivity(47(1))))))
			(line__455(_architecture 21 0 455 (_assignment (_simple)(_alias((iIER_ELSI)(iIER(2))))(_simpleassign BUF)(_target(57))(_sensitivity(47(2))))))
			(line__456(_architecture 22 0 456 (_assignment (_simple)(_alias((iIER_EDSSI)(iIER(3))))(_simpleassign BUF)(_target(58))(_sensitivity(47(3))))))
			(line__457(_architecture 23 0 457 (_assignment (_simple)(_target(47(d_7_4))))))
			(UART_IIC_THREI(_architecture 24 0 474 (_process (_target(167))(_sensitivity(0)(1)(30(1))(32)(35)(36)(48(d_3_1))(66)(88)(166))(_dssslsensitivity 2))))
			(line__487(_architecture 25 0 487 (_assignment (_simple)(_target(163))(_sensitivity(64)(83)(138)))))
			(line__489(_architecture 26 0 489 (_assignment (_simple)(_alias((iIIR_PI)(iIIR(0))))(_simpleassign BUF)(_target(59))(_sensitivity(48(0))))))
			(line__490(_architecture 27 0 490 (_assignment (_simple)(_alias((iIIR_ID0)(iIIR(1))))(_simpleassign BUF)(_target(60))(_sensitivity(48(1))))))
			(line__491(_architecture 28 0 491 (_assignment (_simple)(_alias((iIIR_ID1)(iIIR(2))))(_simpleassign BUF)(_target(61))(_sensitivity(48(2))))))
			(line__492(_architecture 29 0 492 (_assignment (_simple)(_alias((iIIR_ID2)(iIIR(3))))(_simpleassign BUF)(_target(62))(_sensitivity(48(3))))))
			(line__493(_architecture 30 0 493 (_assignment (_simple)(_alias((iIIR_FIFO64)(iIIR(5))))(_simpleassign BUF)(_target(63))(_sensitivity(48(5))))))
			(line__494(_architecture 31 0 494 (_assignment (_simple)(_target(48(4))))))
			(line__495(_architecture 32 0 495 (_assignment (_simple)(_target(48(5)))(_sensitivity(64)(68)))))
			(line__496(_architecture 33 0 496 (_assignment (_simple)(_alias((iIIR(6))(iFCR_FIFOEnable)))(_target(48(6)))(_sensitivity(64)))))
			(line__497(_architecture 34 0 497 (_assignment (_simple)(_alias((iIIR(7))(iFCR_FIFOEnable)))(_target(48(7)))(_sensitivity(64)))))
			(UART_CTI(_architecture 35 0 500 (_process (_target(164)(165))(_sensitivity(0)(1)(31)(64)(117)(129)(131)(164))(_dssslsensitivity 2))))
			(UART_FCR(_architecture 36 0 526 (_process (_target(64)(65)(66)(67)(68)(69))(_sensitivity(0)(1)(30(2))(30(1))(30(5))(30(d_7_6))(30(3))(30(0))(37)(64)(76))(_dssslsensitivity 2))))
			(line__561(_architecture 37 0 561 (_assignment (_simple)(_alias((iFCR(0))(iFCR_FIFOEnable)))(_target(49(0)))(_sensitivity(64)))))
			(line__562(_architecture 38 0 562 (_assignment (_simple)(_alias((iFCR(1))(iFCR_RXFIFOReset)))(_target(49(1)))(_sensitivity(65)))))
			(line__563(_architecture 39 0 563 (_assignment (_simple)(_alias((iFCR(2))(iFCR_TXFIFOReset)))(_target(49(2)))(_sensitivity(66)))))
			(line__564(_architecture 40 0 564 (_assignment (_simple)(_alias((iFCR(3))(iFCR_DMAMode)))(_target(49(3)))(_sensitivity(67)))))
			(line__565(_architecture 41 0 565 (_assignment (_simple)(_target(49(4))))))
			(line__566(_architecture 42 0 566 (_assignment (_simple)(_alias((iFCR(5))(iFCR_FIFO64E)))(_target(49(5)))(_sensitivity(68)))))
			(line__567(_architecture 43 0 567 (_assignment (_simple)(_alias((iFCR(d_7_6))(iFCR_RXTrigger)))(_target(49(d_7_6)))(_sensitivity(69)))))
			(UART_LCR(_architecture 44 0 570 (_process (_target(50))(_sensitivity(0)(1)(30)(38))(_dssslsensitivity 2))))
			(line__581(_architecture 45 0 581 (_assignment (_simple)(_alias((iLCR_WLS)(iLCR(d_1_0))))(_target(70))(_sensitivity(50(d_1_0))))))
			(line__582(_architecture 46 0 582 (_assignment (_simple)(_alias((iLCR_STB)(iLCR(2))))(_simpleassign BUF)(_target(71))(_sensitivity(50(2))))))
			(line__583(_architecture 47 0 583 (_assignment (_simple)(_alias((iLCR_PEN)(iLCR(3))))(_simpleassign BUF)(_target(72))(_sensitivity(50(3))))))
			(line__584(_architecture 48 0 584 (_assignment (_simple)(_alias((iLCR_EPS)(iLCR(4))))(_simpleassign BUF)(_target(73))(_sensitivity(50(4))))))
			(line__585(_architecture 49 0 585 (_assignment (_simple)(_alias((iLCR_SP)(iLCR(5))))(_simpleassign BUF)(_target(74))(_sensitivity(50(5))))))
			(line__586(_architecture 50 0 586 (_assignment (_simple)(_alias((iLCR_BC)(iLCR(6))))(_simpleassign BUF)(_target(75))(_sensitivity(50(6))))))
			(line__587(_architecture 51 0 587 (_assignment (_simple)(_alias((iLCR_DLAB)(iLCR(7))))(_simpleassign BUF)(_target(76))(_sensitivity(50(7))))))
			(UART_MCR(_architecture 52 0 590 (_process (_target(51(d_5_0)))(_sensitivity(0)(1)(30(d_5_0))(39))(_dssslsensitivity 2))))
			(line__601(_architecture 53 0 601 (_assignment (_simple)(_alias((iMCR_DTR)(iMCR(0))))(_simpleassign BUF)(_target(77))(_sensitivity(51(0))))))
			(line__602(_architecture 54 0 602 (_assignment (_simple)(_alias((iMCR_RTS)(iMCR(1))))(_simpleassign BUF)(_target(78))(_sensitivity(51(1))))))
			(line__603(_architecture 55 0 603 (_assignment (_simple)(_alias((iMCR_OUT1)(iMCR(2))))(_simpleassign BUF)(_target(79))(_sensitivity(51(2))))))
			(line__604(_architecture 56 0 604 (_assignment (_simple)(_alias((iMCR_OUT2)(iMCR(3))))(_simpleassign BUF)(_target(80))(_sensitivity(51(3))))))
			(line__605(_architecture 57 0 605 (_assignment (_simple)(_alias((iMCR_LOOP)(iMCR(4))))(_simpleassign BUF)(_target(81))(_sensitivity(51(4))))))
			(line__606(_architecture 58 0 606 (_assignment (_simple)(_alias((iMCR_AFE)(iMCR(5))))(_simpleassign BUF)(_target(82))(_sensitivity(51(5))))))
			(line__607(_architecture 59 0 607 (_assignment (_simple)(_target(51(6))))))
			(line__608(_architecture 60 0 608 (_assignment (_simple)(_target(51(7))))))
			(UART_LSR(_architecture 61 0 611 (_process (_target(84)(85)(86)(87)(90)(160))(_sensitivity(0)(1)(40)(64)(83)(128)(131)(132)(136(d_10_8))(151)(157)(158)(159)(160)(161)(162))(_dssslsensitivity 2))))
			(line__669(_architecture 62 0 669 (_assignment (_simple)(_target(141))(_sensitivity(131)(136(8))))))
			(line__670(_architecture 63 0 670 (_assignment (_simple)(_target(142))(_sensitivity(131)(136(9))))))
			(line__671(_architecture 64 0 671 (_assignment (_simple)(_target(143))(_sensitivity(131)(136(10))))))
			(line__675(_architecture 65 0 675 (_assignment (_simple)(_target(161))(_sensitivity(129)(135(d_10_8))))))
			(line__676(_architecture 66 0 676 (_assignment (_simple)(_target(162))(_sensitivity(131)(157)(158)(159)(160)))))
			(line__678(_architecture 67 0 678 (_assignment (_simple)(_alias((iLSR(0))(iLSR_DR)))(_target(52(0)))(_sensitivity(83)))))
			(line__679(_architecture 68 0 679 (_assignment (_simple)(_alias((iLSR(1))(iLSR_OE)))(_target(52(1)))(_sensitivity(84)))))
			(line__680(_architecture 69 0 680 (_assignment (_simple)(_alias((iLSR(2))(iLSR_PE)))(_target(52(2)))(_sensitivity(85)))))
			(line__681(_architecture 70 0 681 (_assignment (_simple)(_alias((iLSR(3))(iLSR_FE)))(_target(52(3)))(_sensitivity(86)))))
			(line__682(_architecture 71 0 682 (_assignment (_simple)(_alias((iLSR(4))(iLSR_BI)))(_target(52(4)))(_sensitivity(87)))))
			(line__683(_architecture 72 0 683 (_assignment (_simple)(_alias((iLSR(5))(iLSR_THRE)))(_target(52(5)))(_sensitivity(88)))))
			(line__684(_architecture 73 0 684 (_assignment (_simple)(_alias((iLSR(6))(iLSR_TEMT)))(_target(52(6)))(_sensitivity(89)))))
			(line__685(_architecture 74 0 685 (_assignment (_simple)(_target(52(7)))(_sensitivity(64)(90)))))
			(line__686(_architecture 75 0 686 (_assignment (_simple)(_target(83))(_sensitivity(129)(131)))))
			(line__687(_architecture 76 0 687 (_assignment (_simple)(_target(88))(_sensitivity(122)))))
			(line__688(_architecture 77 0 688 (_assignment (_simple)(_target(89))(_sensitivity(88)(148)))))
			(line__691(_architecture 78 0 691 (_assignment (_simple)(_target(95))(_sensitivity(81)(103)(169)))))
			(line__692(_architecture 79 0 692 (_assignment (_simple)(_target(96))(_sensitivity(77)(81)(104)))))
			(line__693(_architecture 80 0 693 (_assignment (_simple)(_target(97))(_sensitivity(79)(81)(106)))))
			(line__694(_architecture 81 0 694 (_assignment (_simple)(_target(98))(_sensitivity(80)(81)(105)))))
			(UART_MSR(_architecture 82 0 702 (_process (_target(91)(92)(93)(94))(_sensitivity(0)(1)(41)(107)(108)(109)(110)(111)(112)(114))(_dssslsensitivity 2))))
			(line__737(_architecture 83 0 737 (_assignment (_simple)(_alias((iMSR(0))(iMSR_dCTS)))(_target(53(0)))(_sensitivity(91)))))
			(line__738(_architecture 84 0 738 (_assignment (_simple)(_alias((iMSR(1))(iMSR_dDSR)))(_target(53(1)))(_sensitivity(92)))))
			(line__739(_architecture 85 0 739 (_assignment (_simple)(_alias((iMSR(2))(iMSR_TERI)))(_target(53(2)))(_sensitivity(93)))))
			(line__740(_architecture 86 0 740 (_assignment (_simple)(_alias((iMSR(3))(iMSR_dDCD)))(_target(53(3)))(_sensitivity(94)))))
			(line__741(_architecture 87 0 741 (_assignment (_simple)(_alias((iMSR(4))(iMSR_CTS)))(_target(53(4)))(_sensitivity(95)))))
			(line__742(_architecture 88 0 742 (_assignment (_simple)(_alias((iMSR(5))(iMSR_DSR)))(_target(53(5)))(_sensitivity(96)))))
			(line__743(_architecture 89 0 743 (_assignment (_simple)(_alias((iMSR(6))(iMSR_RI)))(_target(53(6)))(_sensitivity(97)))))
			(line__744(_architecture 90 0 744 (_assignment (_simple)(_alias((iMSR(7))(iMSR_DCD)))(_target(53(7)))(_sensitivity(98)))))
			(UART_SCR(_architecture 91 0 747 (_process (_target(54))(_sensitivity(0)(1)(30)(42))(_dssslsensitivity 2))))
			(line__760(_architecture 92 0 760 (_assignment (_simple)(_alias((iBaudgenDiv)(iDLM)(iDLL)))(_target(115))(_sensitivity(45)(46)))))
			(line__794(_architecture 93 0 794 (_assignment (_simple)(_alias((iTXFIFO16Full)(iTXFIFOUsage(4))))(_simpleassign BUF)(_target(124))(_sensitivity(126(4))))))
			(line__795(_architecture 94 0 795 (_assignment (_simple)(_target(123))(_sensitivity(68)(124)(125)))))
			(line__796(_architecture 95 0 796 (_assignment (_simple)(_target(120))(_sensitivity(32)(64)(122)(123)))))
			(line__797(_architecture 96 0 797 (_assignment (_simple)(_target(119))(_sensitivity(66)))))
			(line__813(_architecture 97 0 813 (_assignment (_simple)(_target(130))(_sensitivity(31)))))
			(line__814(_architecture 98 0 814 (_assignment (_simple)(_alias((iRXFIFO16Full)(iRXFIFOUsage(4))))(_simpleassign BUF)(_target(133))(_sensitivity(137(4))))))
			(line__815(_architecture 99 0 815 (_assignment (_simple)(_target(132))(_sensitivity(68)(133)(134)))))
			(line__819(_architecture 100 0 819 (_assignment (_simple)(_alias((iRBR)(iRXFIFOQ(d_7_0))))(_target(44))(_sensitivity(136(d_7_0))))))
			(line__822(_architecture 101 0 822 (_assignment (_simple)(_target(139))(_sensitivity(69)(131)(133)(137(1))(137(3))(137(2))))))
			(line__828(_architecture 102 0 828 (_assignment (_simple)(_target(140))(_sensitivity(69)(131)(134)(137(3))(137(5))(137(4))))))
			(line__833(_architecture 103 0 833 (_assignment (_simple)(_target(138))(_sensitivity(68)(139)(140)))))
			(line__851(_architecture 104 0 851 (_assignment (_simple)(_alias((iTXClear)(_string \"0"\)))(_target(146)))))
			(line__870(_architecture 105 0 870 (_assignment (_simple)(_alias((iRXClear)(_string \"0"\)))(_target(152)))))
			(line__871(_architecture 106 0 871 (_assignment (_simple)(_target(150))(_sensitivity(81)(144)(149)))))
			(line__875(_architecture 107 0 875 (_assignment (_simple)(_target(168))(_sensitivity(82)(95)(122)))))
			(UART_TXPROC(_architecture 108 0 878 (_process (_simple)(_target(43)(121)(145)(148))(_sensitivity(0)(1))(_read(127)(147)(168)))))
			(UART_RXPROC(_architecture 109 0 919 (_process (_simple)(_target(128)(129)(135))(_sensitivity(0)(1))(_read(64)(65)(132)(151)(153)(154)(155)(156)))))
			(UART_AFC(_architecture 110 0 955 (_process (_target(169))(_sensitivity(0)(1)(78)(82)(131)(138))(_dssslsensitivity 2))))
			(UART_OUTREGS(_architecture 111 0 971 (_process (_target(9)(11)(12)(14)(15)(16)(22))(_sensitivity(0)(1)(3)(5)(77)(79)(80)(81)(116)(144)(169))(_dssslsensitivity 2))))
			(UART_DOUT(_architecture 112 0 1024 (_process (_simple)(_target(8))(_sensitivity(6)(44)(45)(46)(47)(48)(50)(51)(52)(53)(54)(76)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
		(131586 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 )
		(33686018 )
		(33686018 514 )
		(33686018 514 )
		(514 )
		(33686018 33686018 )
		(33686018 514 )
		(33686018 33686018 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686018 33686018 )
		(33686018 33686018 131586 )
	)
	(_model . rtl 116 -1
	)
)
V 000050 55 4773          1557997307753 behaviour
(_unit VHDL (tester 0 41 (behaviour 0 54 ))
	(_version v98)
	(_time 1557997307754 2019.05.16 12:01:47)
	(_source (\./src/tester_behaviour.vhd\))
	(_use (.(utils))(std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cfce9f9a9c9998d8c2c1da949cc8cbc9cac8ccc8cb)
	(_entity
		(_time 1557997307739)
		(_use (.(utils))(std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(uarttx
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal resetn ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal dbus ~STD_LOGIC_VECTOR{7~downto~0}~134 0 73 (_entity (_in ))))
				(_port (_internal tdre ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
				(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal tx ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation I0 0 174 (_component uarttx )
		(_port
			((clk)(CLOCK_40MHZ))
			((enable)(txenable))
			((resetn)(resoutn))
			((dbus)(char_s))
			((tdre)(tdre_s))
			((wrn)(wrn_s))
			((tx)(txcmd))
		)
		(_use (_entity . uarttx)
		)
	)
	(_object
		(_port (_internal resoutn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal CTS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal rxenable ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal CLOCK_40MHZ ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_buffer ((i 2)))(_event))))
		(_port (_internal txenable ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_buffer ))))
		(_port (_internal txcmd ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DIVIDER_c ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_string \"01000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal divtx_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal divreg_s ~STD_LOGIC_VECTOR{7~downto~0}~132 0 59 (_architecture (_uni ))))
		(_signal (_internal divcnt_s ~STD_LOGIC_VECTOR{7~downto~0}~132 0 60 (_architecture (_uni ))))
		(_signal (_internal rxclk16_s ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal tdre_s ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni )(_event))))
		(_signal (_internal wrn_s ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal char_s ~STD_LOGIC_VECTOR{7~downto~0}~132 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal L ~extstd.TEXTIO.LINE 0 85 (_process 1 )))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__84(_architecture 1 0 84 (_process (_wait_for)(_target(12)(13)(1)(2))(_monitor)(_read(11)(4)))))
			(line__133(_architecture 2 0 133 (_process (_target(9)(10))(_sensitivity(0)(4)(9))(_dssslsensitivity 2))))
			(line__149(_architecture 3 0 149 (_assignment (_simple)(_alias((rxenable)(rxclk16_s)))(_simpleassign BUF)(_target(3))(_sensitivity(10)))))
			(line__155(_architecture 4 0 155 (_process (_target(7)(5))(_sensitivity(0)(4)(7)(10))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_internal write_to_uart 5 0 87 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external to_std_logic_vector (. utils 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . behaviour 6 -1
	)
)
V 000047 55 6442          1557997307828 struct
(_unit VHDL (formatter 0 35 (struct 0 46 ))
	(_version v98)
	(_time 1557997307829 2019.05.16 12:01:47)
	(_source (\./src/formatter_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d1d4e1a1f4b4b0b4f180c46481a191b181a1f1b1b)
	(_entity
		(_time 1557997303628)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(a_table
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(d_table
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~134 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
		(m_table
			(_object
				(_port (_internal ireg ~STD_LOGIC_VECTOR{7~downto~0}~136 0 72 (_entity (_in ))))
				(_port (_internal modrrm ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_entity (_in ))))
				(_port (_internal muxout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(n_table
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 79 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 80 (_entity (_out ))))
			)
		)
		(r_table
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 85 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 86 (_entity (_out ))))
			)
		)
	)
	(_instantiation I2 0 105 (_component a_table )
		(_port
			((addr)(dout))
			((dout)(mux_addr))
		)
		(_use (_entity . a_table)
		)
	)
	(_instantiation I3 0 110 (_component d_table )
		(_port
			((addr)(dout))
			((dout)(mux_data))
		)
		(_use (_entity . d_table)
		)
	)
	(_instantiation I6 0 115 (_component m_table )
		(_port
			((ireg)(dout4))
			((modrrm)(dout5))
			((muxout)(muxout))
		)
		(_use (_entity . m_table)
		)
	)
	(_instantiation I4 0 121 (_component n_table )
		(_port
			((addr)(dout))
			((dout)(nbreq))
		)
		(_use (_entity . n_table)
		)
	)
	(_instantiation I5 0 126 (_component r_table )
		(_port
			((addr)(dout))
			((dout)(mux_reg))
		)
		(_use (_entity . r_table)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal lutbus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal mux_addr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal mux_data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal mux_reg ~STD_LOGIC_VECTOR{2~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal nbreq ~STD_LOGIC_VECTOR{2~downto~0}~124 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal dout4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal dout5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal muxout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal mw_I1temp_din ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal temp_din ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 97 (_process 2 )))
		(_process
			(line__93(_architecture 0 0 93 (_assignment (_simple)(_alias((dout)(dout4)(muxout)))(_target(5))(_sensitivity(6)(8)))))
			(line__95(_architecture 1 0 95 (_assignment (_simple)(_alias((mw_I1temp_din)(lutbus)))(_target(9))(_sensitivity(0)))))
			(i1combo_proc(_architecture 2 0 96 (_process (_simple)(_target(6)(7))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . struct 3 -1
	)
)
V 000047 55 12521         1557997307894 struct
(_unit VHDL (cpu86_top 0 41 (struct 0 62 ))
	(_version v98)
	(_time 1557997307895 2019.05.16 12:01:47)
	(_source (\./src/cpu86_top_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5c5c0a5e0f0a0d4f075a4a055b5b585a0a5b5c5a5f)
	(_entity
		(_time 1557997302951)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(cpu86
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~132 0 94 (_entity (_in ))))
				(_port (_internal intr ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal nmi ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal por ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~134 0 98 (_entity (_out ))))
				(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~136 0 99 (_entity (_out ))))
				(_port (_internal cpuerror ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_out ))))
				(_port (_internal inta ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
				(_port (_internal iom ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_out ))))
				(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_out ))))
				(_port (_internal resoutn ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_out ))))
				(_port (_internal wran ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
			)
		)
		(uart_top
			(_object
				(_port (_internal BR_clk ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal CTSn ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 3))))))
				(_port (_internal DCDn ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 3))))))
				(_port (_internal DSRn ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 3))))))
				(_port (_internal RIn ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 3))))))
				(_port (_internal abus ~STD_LOGIC_VECTOR{2~downto~0}~13 0 116 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal csn ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~138 0 119 (_entity (_in ))))
				(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_in ))))
				(_port (_internal resetn ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal sRX ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal B_CLK ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal DTRn ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal IRQ ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal OUT1n ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal OUT2n ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RTSn ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 130 (_entity (_out ))))
				(_port (_internal stx ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
			)
		)
		(bootstrap
			(_object
				(_port (_internal abus ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 136 (_entity (_in ))))
				(_port (_internal dbus ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 137 (_entity (_out ))))
			)
		)
	)
	(_instantiation U_1 0 185 (_component cpu86 )
		(_port
			((clk)(clk))
			((dbus_in)(dbus_in_cpu))
			((intr)(intr))
			((nmi)(nmi))
			((por)(por))
			((abus)(abus_s))
			((dbus_out)(dbus_out_s))
			((cpuerror)(cpuerror))
			((inta)(_open))
			((iom)(iom))
			((rdn)(rdn_s))
			((resoutn)(resoutn_s))
			((wran)(_open))
			((wrn)(wrn_s))
		)
		(_use (_entity . cpu86)
		)
	)
	(_instantiation U_0 0 202 (_component uart_top )
		(_port
			((BR_clk)(rxclk_s))
			((CTSn)(CTS))
			((DCDn)(DCDn))
			((DSRn)(DSRn))
			((RIn)(RIn))
			((abus)(abus_s(d_2_0)))
			((clk)(clk))
			((csn)(cscom1))
			((dbus_in)(dbus_out_s))
			((rdn)(rdn_s))
			((resetn)(resoutn_s))
			((sRX)(RXD))
			((wrn)(wrn_s))
			((B_CLK)(rxclk_s))
			((DTRn)(_open))
			((IRQ)(_open))
			((OUT1n)(led2n))
			((OUT2n)(led3n))
			((RTSn)(RTS))
			((dbus_out)(dbus_com1))
			((stx)(TXD))
		)
		(_use (_entity . uart_top)
		)
	)
	(_instantiation U_11 0 227 (_component bootstrap )
		(_port
			((abus)(abus_s(d_7_0)))
			((dbus)(dbus_rom))
		)
		(_use (_entity . bootstrap)
		)
	)
	(_object
		(_port (_internal clock_40mhz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal cts ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 3))))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal rxd ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal rts ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal txd ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~12 0 50 (_entity (_out ))))
		(_port (_internal cpuerror ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal led2n ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal led3n ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal csramn ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~122 0 55 (_entity (_out ))))
		(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal resoutn ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_signal (_internal csromn ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal DCDn ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 3))))))
		(_signal (_internal DSRn ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ((i 3))))))
		(_signal (_internal RIn ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal cscom1 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal dbus_com1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal dbus_in_cpu ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal dbus_rom ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal intr ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal iom ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal nmi ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal por ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal sel_s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal resoutn_s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dbus_out_s ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal abus_s ~STD_LOGIC_VECTOR{19~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal wrn_s ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal rdn_s ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal rxclk_s ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~134 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__144(_architecture 0 0 144 (_process (_simple)(_target(23))(_sensitivity(4)(22)(24)(29)))))
			(line__153(_architecture 1 0 153 (_assignment (_simple)(_alias((clk)(clock_40mhz)))(_simpleassign BUF)(_target(20))(_sensitivity(0)))))
			(line__155(_architecture 2 0 155 (_assignment (_simple)(_target(28))(_sensitivity(2)))))
			(line__156(_architecture 3 0 156 (_assignment (_simple)(_alias((abus)(abus_s)))(_target(7))(_sensitivity(32)))))
			(line__157(_architecture 4 0 157 (_assignment (_simple)(_alias((resoutn)(resoutn_s)))(_simpleassign BUF)(_target(14))(_sensitivity(30)))))
			(line__158(_architecture 5 0 158 (_assignment (_simple)(_alias((dbus_out)(dbus_out_s)))(_target(12))(_sensitivity(31)))))
			(line__159(_architecture 6 0 159 (_assignment (_simple)(_alias((wrn)(wrn_s)))(_simpleassign BUF)(_target(15))(_sensitivity(33)))))
			(line__160(_architecture 7 0 160 (_assignment (_simple)(_alias((rdn)(rdn_s)))(_simpleassign BUF)(_target(13))(_sensitivity(34)))))
			(line__165(_architecture 8 0 165 (_assignment (_simple)(_alias((sel_s)(cscom1)(csromn)))(_target(29))(_sensitivity(16)(21)))))
			(line__170(_architecture 9 0 170 (_assignment (_simple)(_target(21))(_sensitivity(26)(32(d_15_3))))))
			(line__173(_architecture 10 0 173 (_assignment (_simple)(_target(16))(_sensitivity(26)(32(d_19_8))))))
			(line__176(_architecture 11 0 176 (_assignment (_simple)(_target(11))(_sensitivity(16)(26)))))
			(line__178(_architecture 12 0 178 (_assignment (_simple)(_alias((nmi)(_string \"0"\)))(_target(27)))))
			(line__179(_architecture 13 0 179 (_assignment (_simple)(_alias((intr)(_string \"0"\)))(_target(25)))))
			(line__180(_architecture 14 0 180 (_assignment (_simple)(_alias((DCDn)(_string \"0"\)))(_target(17)))))
			(line__181(_architecture 15 0 181 (_assignment (_simple)(_alias((DSRn)(_string \"0"\)))(_target(18)))))
			(line__182(_architecture 16 0 182 (_assignment (_simple)(_alias((RIn)(_string \"0"\)))(_target(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(33686018 50528770 50529027 3 )
		(50529027 50529027 50529027 )
	)
	(_model . struct 17 -1
	)
)
V 000047 55 15929         1557997307963 struct
(_unit VHDL (cpu86_top_tb 0 42 (struct 0 46 ))
	(_version v98)
	(_time 1557997307964 2019.05.16 12:01:47)
	(_source (\./src/cpu86_top_tb_struct.vhd\))
	(_use (.(utils))(std(standard))(std(TEXTIO))(ieee(std_logic_1164)))
	(_code 9a9acc94cbcccb8992989cccdcc1cf9ccc9d9a9fcc9d9e)
	(_entity
		(_time 1557997307949)
		(_use (.(utils))(std(standard))(std(TEXTIO))(ieee(std_logic_1164)))
	)
	(_component
		(cpu86_top
			(_object
				(_port (_internal CLOCK_40MHZ ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal CTS ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 3))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal RXD ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~132 0 82 (_entity (_in ))))
				(_port (_internal RTS ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_out ))))
				(_port (_internal TXD ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_out ))))
				(_port (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~134 0 85 (_entity (_out ))))
				(_port (_internal cpuerror ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal led2n ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal led3n ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal csramn ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~136 0 90 (_entity (_out ))))
				(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
				(_port (_internal resoutn ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
				(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
			)
		)
		(sram
			(_object
				(_generic (_internal clear_on_power_up ~extSTD.STANDARD.BOOLEAN 0 98 (_entity -1 )))
				(_generic (_internal download_on_power_up ~extSTD.STANDARD.BOOLEAN 0 99 (_entity -1 )))
				(_generic (_internal trace_ram_load ~extSTD.STANDARD.BOOLEAN 0 100 (_entity -1 )))
				(_generic (_internal enable_nWE_only_control ~extSTD.STANDARD.BOOLEAN 0 101 (_entity -1 )))
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 102 (_entity -1 )))
				(_generic (_internal adr_width ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 )))
				(_generic (_internal width ~extSTD.STANDARD.INTEGER 0 104 (_entity -1 )))
				(_generic (_internal tAA_max ~extSTD.STANDARD.TIME 0 105 (_entity -1 )))
				(_generic (_internal tOHA_min ~extSTD.STANDARD.TIME 0 106 (_entity -1 )))
				(_generic (_internal tACE_max ~extSTD.STANDARD.TIME 0 107 (_entity -1 )))
				(_generic (_internal tDOE_max ~extSTD.STANDARD.TIME 0 108 (_entity -1 )))
				(_generic (_internal tLZOE_min ~extSTD.STANDARD.TIME 0 109 (_entity -1 )))
				(_generic (_internal tHZOE_max ~extSTD.STANDARD.TIME 0 110 (_entity -1 )))
				(_generic (_internal tLZCE_min ~extSTD.STANDARD.TIME 0 111 (_entity -1 )))
				(_generic (_internal tHZCE_max ~extSTD.STANDARD.TIME 0 112 (_entity -1 )))
				(_generic (_internal tWC_min ~extSTD.STANDARD.TIME 0 113 (_entity -1 )))
				(_generic (_internal tSCE_min ~extSTD.STANDARD.TIME 0 114 (_entity -1 )))
				(_generic (_internal tAW_min ~extSTD.STANDARD.TIME 0 115 (_entity -1 )))
				(_generic (_internal tHA_min ~extSTD.STANDARD.TIME 0 116 (_entity -1 )))
				(_generic (_internal tSA_min ~extSTD.STANDARD.TIME 0 117 (_entity -1 )))
				(_generic (_internal tPWE_min ~extSTD.STANDARD.TIME 0 118 (_entity -1 )))
				(_generic (_internal tSD_min ~extSTD.STANDARD.TIME 0 119 (_entity -1 )))
				(_generic (_internal tHD_min ~extSTD.STANDARD.TIME 0 120 (_entity -1 )))
				(_generic (_internal tHZWE_max ~extSTD.STANDARD.TIME 0 121 (_entity -1 )))
				(_generic (_internal tLZWE_min ~extSTD.STANDARD.TIME 0 122 (_entity -1 )))
				(_type (_internal ~STD_LOGIC_VECTOR{adr_width-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal A ~STD_LOGIC_VECTOR{adr_width-1~downto~0}~13 0 125 (_entity (_in ))))
				(_port (_internal CE2 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ((i 3))))))
				(_port (_internal download ~extSTD.STANDARD.BOOLEAN 0 127 (_entity (_in ((i 0))))))
				(_port (_internal download_filename ~STRING~13 0 128 (_entity (_in (_string \"loadfname.dat"\)))))
				(_port (_internal dump ~extSTD.STANDARD.BOOLEAN 0 129 (_entity (_in ((i 0))))))
				(_port (_internal dump_end ~extSTD.STANDARD.NATURAL 0 130 (_entity (_in (_code 8)))))
				(_port (_internal dump_filename ~STRING~137 0 131 (_entity (_in (_string \"dumpfname.dat"\)))))
				(_port (_internal dump_start ~extSTD.STANDARD.NATURAL 0 132 (_entity (_in ((i 0))))))
				(_port (_internal nCE ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ((i 3))))))
				(_port (_internal nOE ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ((i 3))))))
				(_port (_internal nWE ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ((i 3))))))
				(_type (_internal ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal D ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 136 (_entity (_inout ))))
			)
		)
		(tester
			(_object
				(_port (_internal resoutn ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal CTS ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal rxenable ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal CLOCK_40MHZ ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_buffer ))))
				(_port (_internal txenable ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_buffer ))))
				(_port (_internal txcmd ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_out ))))
			)
		)
		(uartrx
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 152 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_in ))))
				(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal resetn ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal rx ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal dbus ~STD_LOGIC_VECTOR{7~downto~0}~139 0 157 (_entity (_out ))))
				(_port (_internal ferror ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_out ))))
				(_port (_internal rdrf ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
			)
		)
	)
	(_instantiation U_0 0 221 (_component cpu86_top )
		(_port
			((CLOCK_40MHZ)(CLOCK_40MHZ))
			((CTS)(CTS))
			((RESET)(RESET))
			((RXD)(txcmd))
			((dbus_in)(dbus_in))
			((RTS)(_open))
			((TXD)(TXD))
			((abus)(abus))
			((cpuerror)(cpuerror))
			((led2n)(_open))
			((led3n)(_open))
			((csramn)(csramn))
			((dbus_out)(dbus_out))
			((rdn)(rdn))
			((resoutn)(resoutn))
			((wrn)(wrn))
		)
		(_use (_entity . cpu86_top)
		)
	)
	(_instantiation U_12 0 240 (_component sram )
		(_generic
			((clear_on_power_up)((i 1)))
			((download_on_power_up)((i 1)))
			((trace_ram_load)((i 0)))
			((enable_nWE_only_control)((i 0)))
			((size)((i 262144)))
			((adr_width)((i 18)))
			((width)((i 8)))
			((tAA_max)((NS 4626322717216342016)))
			((tOHA_min)((NS 4613937818241073152)))
			((tACE_max)((NS 4626322717216342016)))
			((tDOE_max)((NS 4620693217682128896)))
			((tLZOE_min)((NS 0)))
			((tHZOE_max)((NS 4620693217682128896)))
			((tLZCE_min)((NS 4613937818241073152)))
			((tHZCE_max)((NS 4621819117588971520)))
			((tWC_min)((NS 4626322717216342016)))
			((tSCE_min)((NS 4625759767262920704)))
			((tAW_min)((NS 4624633867356078080)))
			((tHA_min)((NS 0)))
			((tSA_min)((NS 0)))
			((tPWE_min)((NS 4623507967449235456)))
			((tSD_min)((NS 4621819117588971520)))
			((tHD_min)((NS 0)))
			((tHZWE_max)((NS 4621819117588971520)))
			((tLZWE_min)((NS 0)))
		)
		(_port
			((A)(abus(d_17_0)))
			((CE2)(CE2))
			((download)(_open))
			((download_filename)(_open))
			((dump)(_open))
			((dump_end)(_open))
			((dump_filename)(_open))
			((dump_start)(_open))
			((nCE)(csramn))
			((nOE)(rdn))
			((nWE)(wrn))
			((D)(dbus))
		)
		(_use (_entity . sram)
			(_generic
				((clear_on_power_up)((i 1)))
				((download_on_power_up)((i 1)))
				((trace_ram_load)((i 0)))
				((enable_nWE_only_control)((i 0)))
				((size)((i 262144)))
				((adr_width)((i 18)))
				((width)((i 8)))
				((tAA_max)((NS 4626322717216342016)))
				((tOHA_min)((NS 4613937818241073152)))
				((tACE_max)((NS 4626322717216342016)))
				((tDOE_max)((NS 4620693217682128896)))
				((tLZOE_min)((NS 0)))
				((tHZOE_max)((NS 4620693217682128896)))
				((tLZCE_min)((NS 4613937818241073152)))
				((tHZCE_max)((NS 4621819117588971520)))
				((tWC_min)((NS 4626322717216342016)))
				((tSCE_min)((NS 4625759767262920704)))
				((tAW_min)((NS 4624633867356078080)))
				((tHA_min)((NS 0)))
				((tSA_min)((NS 0)))
				((tPWE_min)((NS 4623507967449235456)))
				((tSD_min)((NS 4621819117588971520)))
				((tHD_min)((NS 0)))
				((tHZWE_max)((NS 4621819117588971520)))
				((tLZWE_min)((NS 0)))
			)
			(_port
				((download_filename)(download_filename))
				((nCE)(nCE))
				((nOE)(nOE))
				((nWE)(nWE))
				((A)(A))
				((D)(D))
				((CE2)(CE2))
				((download)(download))
				((dump)(dump))
				((dump_start)(dump_start))
				((dump_end)(dump_end))
				((dump_filename)(dump_filename))
			)
		)
	)
	(_instantiation U_1 0 282 (_component tester )
		(_port
			((resoutn)(resoutn))
			((CTS)(CTS))
			((RESET)(RESET))
			((rxenable)(rxenable))
			((CLOCK_40MHZ)(CLOCK_40MHZ))
			((txenable)(txenable))
			((txcmd)(txcmd))
		)
		(_use (_entity . tester)
		)
	)
	(_instantiation U_3 0 292 (_component uartrx )
		(_port
			((clk)(CLOCK_40MHZ))
			((enable)(rxenable))
			((rdn)(rdn_s))
			((resetn)(resoutn))
			((rx)(TXD))
			((dbus)(udbus))
			((ferror)(_open))
			((rdrf)(rdrf))
		)
		(_use (_entity . uartrx)
			(_port
				((clk)(clk))
				((enable)(enable))
				((resetn)(resetn))
				((dbus)(dbus))
				((rdn)(rdn))
				((rdrf)(rdrf))
				((ferror)(ferror))
				((rx)(rx))
			)
		)
	)
	(_object
		(_signal (_internal dind1_s ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal dind2_s ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal CE2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal CLOCK_40MHZ ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal CTS ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal TXD ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal csramn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal dbus ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal cpuerror ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal rdn_s ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal rdrf ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni )(_event))))
		(_signal (_internal resoutn ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal rxenable ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal txcmd ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal txenable ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal udbus ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~134 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 128 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~137 0 131 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~139 0 157 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal L ~extstd.TEXTIO.LINE 0 181 (_process 3 )))
		(_variable (_internal i_v ~extSTD.STANDARD.INTEGER 0 182 (_process 3 )))
		(_process
			(line__166(_architecture 0 0 166 (_process (_simple)(_target(9))(_sensitivity(11)(21)))))
			(line__174(_architecture 1 0 174 (_assignment (_simple)(_alias((dbus_in)(dbus)))(_target(10))(_sensitivity(9)))))
			(line__176(_architecture 2 0 176 (_assertion (_simple)(_sensitivity(12))(_monitor))))
			(line__180(_architecture 3 0 180 (_process (_simple)(_sensitivity(15)(16))(_monitor)(_read(20)))))
			(line__205(_architecture 4 0 205 (_process (_target(0)(1))(_sensitivity(3)(16)(0)(15))(_dssslsensitivity 2))))
			(line__216(_architecture 5 0 216 (_assignment (_simple)(_target(14))(_sensitivity(0)(1)))))
			(line__218(_architecture 6 0 218 (_assignment (_simple)(_alias((CE2)(_string \"1"\)))(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITE (std TEXTIO 21))
			(_external WRITELINE (std TEXTIO 17))
			(_external std_to_char (. utils 2))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(67372036 67372036 )
		(16843009 16843009 )
		(707406378 1431323424 1920091424 1713402479 543646060 1702064993 1684370546 707406368 42 )
		(1428178002 542396993 8250 )
		(33686018 50463491 )
		(33686018 33751555 )
	)
	(_model . struct 10 -1
	)
)
V 000044 55 6182          1557997308099 fsm
(_unit VHDL (biufsm 0 39 (fsm 0 77 ))
	(_version v98)
	(_time 1557997308100 2019.05.16 12:01:48)
	(_source (\./src/biufsm_fsm.vhd\))
	(_use (.(cpu86pack))(.(cpu86instr))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 272773232971763121217775637d74212e202221212024)
	(_entity
		(_time 1557997308040)
		(_use (.(cpu86pack))(.(cpu86instr))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_port (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal irq_type ~STD_LOGIC_VECTOR{1~downto~0}~12 0 45 (_entity (_in ))))
		(_port (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_port (_internal reg1freed ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal reg4free ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal regnbok ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
		(_port (_internal w_biufsm_s ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
		(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_port (_internal addrplus4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal biu_error ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal biu_status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 56 (_entity (_out ))))
		(_port (_internal irq_ack ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal irq_clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal latchabus ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal latchclr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal latchm ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal latchrw ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal ldposplus1 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal muxabus ~STD_LOGIC_VECTOR{1~downto~0}~122 0 65 (_entity (_out ))))
		(_port (_internal rdcode_s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal rddata_s ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal regplus1 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal wr_s ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_buffer ))))
		(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{WS_WIDTH-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ws_s ~STD_LOGIC_VECTOR{WS_WIDTH-1~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal oddflag_s ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal rwmem3_s ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_type (_internal STATE_TYPE 0 83 (_enum1 sreset sws smaxws sack srdopc serror swrite swsw smaxwsw sackw swrodd sread srdodd swsr smaxwsr sackr sflush1 sfull sint sintws2 sflush2 sintws1 (_to (i 0)(i 21)))))
		(_signal (_internal current_state STATE_TYPE 0 108 (_architecture (_uni ))))
		(_signal (_internal next_state STATE_TYPE 0 109 (_architecture (_uni ))))
		(_signal (_internal biu_error_int ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal biu_status_cld ~STD_LOGIC_VECTOR{2~downto~0}~13 0 112 (_architecture (_uni ))))
		(_process
			(clocked_proc(_architecture 0 0 116 (_process (_simple)(_target(14)(32)(33)(35)(38))(_sensitivity(0)(10))(_read(1)(2)(3)(5)(6)(8)(9)(12)(32)(34)(35)(36)(37)))))
			(nextstate_proc(_architecture 1 0 230 (_process (_simple)(_target(13)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(36)(37))(_sensitivity(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(32)(34)(35)))))
			(line__492(_architecture 2 0 492 (_assignment (_simple)(_alias((biu_status)(biu_status_cld)))(_target(15))(_sensitivity(38)))))
			(line__493(_architecture 3 0 493 (_assignment (_simple)(_target(34))(_sensitivity(11)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external pic17c42.cpu86pack.WS_WIDTH (. cpu86pack WS_WIDTH)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{WS_WIDTH-1~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{WS_WIDTH-1~downto~0}~15)))
		(_variable (_external pic17c42.cpu86pack.MAX_WS (. cpu86pack MAX_WS)))
	)
	(_static
		(197378 )
		(131586 )
		(131586 )
		(131586 )
		(131842 )
		(197122 )
		(131587 )
		(131586 )
		(131586 )
		(131586 )
		(131586 )
		(131586 )
		(514 )
		(770 )
		(515 )
	)
	(_model . fsm 4 -1
	)
)
V 000047 55 25087         1557997308503 struct
(_unit VHDL (biu 0 39 (struct 0 79 ))
	(_version v98)
	(_time 1557997308504 2019.05.16 12:01:48)
	(_source (\./src/biu_struct.vhd\))
	(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bdbcbfe9e0ebecabbfb9b7bfa8e7eebbb4bab8bbbfbbb4)
	(_entity
		(_time 1557997306572)
		(_use (.(cpu86pack))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(biufsm
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
				(_port (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal irq_type ~STD_LOGIC_VECTOR{1~downto~0}~132 0 137 (_entity (_in ))))
				(_port (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_in ))))
				(_port (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
				(_port (_internal reg1freed ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reg4free ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal regnbok ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_in ))))
				(_port (_internal w_biufsm_s ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_in ))))
				(_port (_internal addrplus4 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
				(_port (_internal biu_error ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_out ))))
				(_port (_internal biu_status ~STD_LOGIC_VECTOR{2~downto~0}~134 0 148 (_entity (_out ))))
				(_port (_internal irq_ack ~extieee.std_logic_1164.STD_LOGIC 0 149 (_entity (_out ))))
				(_port (_internal irq_clr ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_out ))))
				(_port (_internal latchabus ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_out ))))
				(_port (_internal latchclr ~extieee.std_logic_1164.STD_LOGIC 0 152 (_entity (_out ))))
				(_port (_internal latchm ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal latchrw ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal ldposplus1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
				(_port (_internal muxabus ~STD_LOGIC_VECTOR{1~downto~0}~136 0 157 (_entity (_out ))))
				(_port (_internal rdcode_s ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_out ))))
				(_port (_internal rddata_s ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_out ))))
				(_port (_internal regplus1 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
				(_port (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_out ))))
				(_port (_internal wr_s ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_out ))))
				(_port (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_buffer ))))
				(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 164 (_entity (_buffer ))))
			)
		)
		(formatter
			(_object
				(_port (_internal lutbus ~STD_LOGIC_VECTOR{15~downto~0}~138 0 169 (_entity (_in ))))
				(_port (_internal mux_addr ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 170 (_entity (_out ))))
				(_port (_internal mux_data ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 171 (_entity (_out ))))
				(_port (_internal mux_reg ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 172 (_entity (_out ))))
				(_port (_internal nbreq ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 173 (_entity (_out ))))
			)
		)
		(regshiftmux
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 178 (_entity (_in ))))
				(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 179 (_entity (_in ))))
				(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 180 (_entity (_in ))))
				(_port (_internal latchm ~extieee.std_logic_1164.STD_LOGIC 0 181 (_entity (_in ))))
				(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 182 (_entity (_in ))))
				(_port (_internal mux_addr ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 183 (_entity (_in ))))
				(_port (_internal mux_data ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 184 (_entity (_in ))))
				(_port (_internal mux_reg ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 185 (_entity (_in ))))
				(_port (_internal nbreq ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 186 (_entity (_in ))))
				(_port (_internal regplus1 ~extieee.std_logic_1164.STD_LOGIC 0 187 (_entity (_in ))))
				(_port (_internal ldposplus1 ~extieee.std_logic_1164.STD_LOGIC 0 188 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 189 (_entity (_in ))))
				(_port (_internal irq ~extieee.std_logic_1164.STD_LOGIC 0 190 (_entity (_in ))))
				(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 191 (_entity (_in ))))
				(_port (_internal inta2_s ~extieee.std_logic_1164.STD_LOGIC 0 192 (_entity (_in ))))
				(_port (_internal irq_type ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 193 (_entity (_in ))))
				(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 194 (_entity (_out ))))
				(_port (_internal halt_instr ~extieee.std_logic_1164.STD_LOGIC 0 195 (_entity (_out ))))
				(_port (_internal lutbus ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 196 (_entity (_out ))))
				(_port (_internal reg1free ~extieee.std_logic_1164.STD_LOGIC 0 197 (_entity (_buffer ))))
				(_port (_internal reg1freed ~extieee.std_logic_1164.STD_LOGIC 0 198 (_entity (_buffer ))))
				(_port (_internal regnbok ~extieee.std_logic_1164.STD_LOGIC 0 199 (_entity (_out ))))
			)
		)
	)
	(_instantiation fsm 0 524 (_component biufsm )
		(_port
			((clk)(clk))
			((flush_coming)(flush_coming))
			((flush_req)(flush_req))
			((irq_req)(irq_req_internal))
			((irq_type)(irq_type))
			((opc_req)(opc_req))
			((read_req)(read_req))
			((reg1freed)(reg1freed))
			((reg4free)(reg4free))
			((regnbok)(regnbok))
			((reset)(reset))
			((w_biufsm_s)(w_biufsm_s))
			((write_req)(write_req))
			((addrplus4)(addrplus4))
			((biu_error)(biu_error))
			((biu_status)(biu_status))
			((irq_ack)(irq_ack))
			((irq_clr)(irq_clr))
			((latchabus)(latchabus))
			((latchclr)(latchclr))
			((latchm)(latchm))
			((latcho)(latcho_internal))
			((latchrw)(latchrw))
			((ldposplus1)(ldposplus1))
			((muxabus)(muxabus))
			((rdcode_s)(rdcode_s))
			((rddata_s)(rddata_s))
			((regplus1)(regplus1))
			((rw_ack)(rw_ack))
			((wr_s)(wr_s))
			((flush_ack)(flush_ack_internal))
			((inta1)(inta1_internal))
		)
		(_use (_entity . biufsm)
		)
	)
	(_instantiation I4 0 559 (_component formatter )
		(_port
			((lutbus)(lutbus))
			((mux_addr)(mux_addr))
			((mux_data)(mux_data))
			((mux_reg)(mux_reg))
			((nbreq)(nbreq))
		)
		(_use (_entity . formatter)
		)
	)
	(_instantiation shift 0 567 (_component regshiftmux )
		(_port
			((clk)(clk))
			((dbus_in)(dbus_in))
			((flush_req)(flush_req))
			((latchm)(latchm))
			((latcho)(latcho_internal))
			((mux_addr)(mux_addr))
			((mux_data)(mux_data))
			((mux_reg)(mux_reg))
			((nbreq)(nbreq))
			((regplus1)(regplus1))
			((ldposplus1)(ldposplus1))
			((reset)(reset))
			((irq)(irq_ack))
			((inta1)(inta1_internal))
			((inta2_s)(inta2_s))
			((irq_type)(irq_type))
			((instr)(instr))
			((halt_instr)(halt_instr))
			((lutbus)(lutbus))
			((reg1free)(reg4free))
			((reg1freed)(reg1freed))
			((regnbok)(regnbok))
		)
		(_use (_entity . regshiftmux)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal csbus ~STD_LOGIC_VECTOR{15~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_in ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dbusdp_in ~STD_LOGIC_VECTOR{15~downto~0}~122 0 44 (_entity (_in ))))
		(_port (_internal decode_state ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal flush_coming ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal flush_req ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_port (_internal intack ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal intr ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal iomem ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal ipbus ~STD_LOGIC_VECTOR{15~downto~0}~124 0 51 (_entity (_in ))))
		(_port (_internal irq_block ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
		(_port (_internal nmi ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_port (_internal opc_req ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
		(_port (_internal read_req ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
		(_port (_internal status ~extpic17c42.cpu86pack.status_out_type 0 57 (_entity (_in ))))
		(_port (_internal word ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal abus ~STD_LOGIC_VECTOR{19~downto~0}~12 0 60 (_entity (_out ))))
		(_port (_internal biu_error ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal dbus_out ~STD_LOGIC_VECTOR{7~downto~0}~126 0 62 (_entity (_out ))))
		(_port (_internal flush_ack ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal instr ~extpic17c42.cpu86pack.instruction_type 0 64 (_entity (_out ))))
		(_port (_internal inta ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal inta1 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal iom ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal irq_req ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal latcho ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal mdbus_out ~STD_LOGIC_VECTOR{15~downto~0}~128 0 70 (_entity (_out ))))
		(_port (_internal rdn ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal rw_ack ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal wran ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal wrn ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal abus_s ~STD_LOGIC_VECTOR{19~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal abusdp_in ~STD_LOGIC_VECTOR{19~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal addrplus4 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal biu_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal csbusbiu_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal halt_instr ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal inta2_s ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal ipbusbiu_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal ipbusp1_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal irq_ack ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal irq_clr ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal irq_type ~STD_LOGIC_VECTOR{1~downto~0}~13 0 92 (_architecture (_uni ))))
		(_signal (_internal latchabus ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal latchclr ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal latchm ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal latchrw ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal ldposplus1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal lutbus ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98 (_architecture (_uni ))))
		(_signal (_internal mux_addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mux_data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal mux_reg ~STD_LOGIC_VECTOR{2~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal muxabus ~STD_LOGIC_VECTOR{1~downto~0}~13 0 102 (_architecture (_uni ))))
		(_signal (_internal nbreq ~STD_LOGIC_VECTOR{2~downto~0}~13 0 103 (_architecture (_uni ))))
		(_signal (_internal rdcode_s ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal rddata_s ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal reg1freed ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal reg4free ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal regnbok ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal regplus1 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal w_biufsm_s ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal wr_s ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal flush_ack_internal ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal inta1_internal ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal irq_req_internal ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal latcho_internal ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal nmi_s ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal nmipre_s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 120 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outbus_s ~STD_LOGIC_VECTOR{7~downto~0}~13 0 121 (_architecture (_uni ))))
		(_signal (_internal latchmd_s ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal abusdp_inp1l_s ~STD_LOGIC_VECTOR{15~downto~0}~13 0 123 (_architecture (_uni ))))
		(_signal (_internal latchrw_d_s ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal latchclr_d_s ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal iom_s ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_signal (_internal instr_trace_s ~extieee.std_logic_1164.STD_LOGIC 0 127 (_architecture (_uni ))))
		(_signal (_internal irq_req_s ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 148 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 157 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 170 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 179 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 184 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__209(_architecture 0 0 209 (_process (_target(21))(_sensitivity(0)(15)(49)(71))(_dssslsensitivity 2))))
			(line__224(_architecture 1 0 224 (_process (_simple)(_target(71))(_sensitivity(3)(34)))))
			(line__236(_architecture 2 0 236 (_process (_target(63))(_sensitivity(0)(15)(17)(49))(_dssslsensitivity 2))))
			(line__248(_architecture 3 0 248 (_process (_simple)(_target(70))(_sensitivity(0)(15))(_read(12)(70(0))))))
			(line__258(_architecture 4 0 258 (_process (_target(69))(_sensitivity(0)(15)(44)(69)(70(0))(70(1)))(_dssslsensitivity 2))))
			(line__274(_architecture 5 0 274 (_process (_target(77))(_sensitivity(0)(15)(4)(16(4_8))(39))(_dssslsensitivity 2)(_read(16)))))
			(line__288(_architecture 6 0 288 (_assignment (_simple)(_target(78))(_sensitivity(8)(11)(16(4_9))(16(5))(69)(77))(_read(16)))))
			(line__291(_architecture 7 0 291 (_process (_target(67))(_sensitivity(0)(15)(44)(78))(_dssslsensitivity 2))))
			(line__305(_architecture 8 0 305 (_process (_target(45))(_sensitivity(0)(15)(16(4_8))(67)(69))(_dssslsensitivity 2)(_read(16)))))
			(line__325(_architecture 9 0 325 (_process (_target(74)(75))(_sensitivity(0)(15)(47)(49))(_dssslsensitivity 2))))
			(line__339(_architecture 10 0 339 (_process (_target(76))(_sensitivity(0)(15)(9)(49)(55))(_dssslsensitivity 2))))
			(line__351(_architecture 11 0 351 (_assignment (_simple)(_alias((iom)(iom_s)))(_simpleassign BUF)(_target(26))(_sensitivity(76)))))
			(line__361(_architecture 12 0 361 (_process (_target(32))(_sensitivity(0)(15)(64)(75))(_dssslsensitivity 2))))
			(line__387(_architecture 13 0 387 (_process (_target(33))(_sensitivity(0)(15)(64)(75))(_dssslsensitivity 2))))
			(line__409(_architecture 14 0 409 (_process (_target(30)(72))(_sensitivity(0)(15)(7)(49)(57)(58)(74)(75))(_dssslsensitivity 2))))
			(line__436(_architecture 15 0 436 (_process (_target(40))(_sensitivity(0)(15)(7)(74)(75))(_dssslsensitivity 2))))
			(line__449(_architecture 16 0 449 (_assignment (_simple)(_target(24))(_sensitivity(40)(66)))))
			(line__458(_architecture 17 0 458 (_process (_target(29(d_7_0))(29(d_15_8))(29))(_sensitivity(0)(15)(2)(17)(55)(72))(_dssslsensitivity 2))))
			(line__477(_architecture 18 0 477 (_process (_target(38)(41))(_sensitivity(0)(15)(1)(10)(36)(41)(46))(_dssslsensitivity 2))))
			(line__497(_architecture 19 0 497 (_assignment (_simple)(_target(42))(_sensitivity(10)))))
			(line__498(_architecture 20 0 498 (_assignment (_simple)(_target(73))(_sensitivity(10)(42)(49)))))
			(line__500(_architecture 21 0 500 (_process (_simple)(_target(34))(_sensitivity(1)(10)(38)(41)(55)(73)))))
			(line__512(_architecture 22 0 512 (_process (_target(19))(_sensitivity(0)(15)(34)(49))(_dssslsensitivity 2))))
			(line__593(_architecture 23 0 593 (_assignment (_simple)(_alias((flush_ack)(flush_ack_internal)))(_simpleassign BUF)(_target(22))(_sensitivity(65)))))
			(line__594(_architecture 24 0 594 (_assignment (_simple)(_alias((inta1)(inta1_internal)))(_simpleassign BUF)(_target(25))(_sensitivity(66)))))
			(line__595(_architecture 25 0 595 (_assignment (_simple)(_alias((irq_req)(irq_req_internal)))(_simpleassign BUF)(_target(27))(_sensitivity(67)))))
			(line__596(_architecture 26 0 596 (_assignment (_simple)(_alias((latcho)(latcho_internal)))(_simpleassign BUF)(_target(28))(_sensitivity(68)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1522 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1522)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~1524 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~1524)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1526 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1526)))
		(_type (_external ~extpic17c42.cpu86pack.status_out_type (. cpu86pack status_out_type)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{7~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{1~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1514 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1514)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1516 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1516)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~1518 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~1518)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{2~downto~0}~1520 (. cpu86pack ~STD_LOGIC_VECTOR{2~downto~0}~1520)))
		(_type (_external ~extpic17c42.cpu86pack.instruction_type (. cpu86pack instruction_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{31~downto~0}~1512 (. cpu86pack ~STD_LOGIC_VECTOR{31~downto~0}~1512)))
		(_variable (_external pic17c42.cpu86pack.DONTCARE (. cpu86pack DONTCARE)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~152 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~152)))
		(_variable (_external pic17c42.cpu86pack.RESET_IP_C (. cpu86pack RESET_IP_C)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{15~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external pic17c42.cpu86pack.RESET_CS_C (. cpu86pack RESET_CS_C)))
		(_type (_external ~extpic17c42.cpu86pack.~STD_LOGIC_VECTOR{19~downto~0}~15 (. cpu86pack ~STD_LOGIC_VECTOR{19~downto~0}~15)))
		(_variable (_external pic17c42.cpu86pack.RESET_VECTOR_C (. cpu86pack RESET_VECTOR_C)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(514 )
		(515 )
		(770 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33686018 )
	)
	(_model . struct 27 -1
	)
)
