$date
	Fri Aug  8 01:14:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_all_gates $end
$var wire 1 ! tb_xor_out $end
$var wire 1 " tb_xnor_out $end
$var wire 1 # tb_or_out $end
$var wire 1 $ tb_not_out_b $end
$var wire 1 % tb_not_out_a $end
$var wire 1 & tb_nor_out $end
$var wire 1 ' tb_nand_out $end
$var wire 1 ( tb_buf_out_b $end
$var wire 1 ) tb_buf_out_a $end
$var wire 1 * tb_and_out $end
$var reg 1 + tb_a_in $end
$var reg 1 , tb_b_in $end
$scope module dut1 $end
$var wire 1 + a_in $end
$var wire 1 * and_out $end
$var wire 1 , b_in $end
$var wire 1 - buf_out_a $end
$var wire 1 . buf_out_b $end
$var wire 1 / nand_out $end
$var wire 1 0 nor_out $end
$var wire 1 1 not_out_a $end
$var wire 1 2 not_out_b $end
$var wire 1 3 or_out $end
$var wire 1 4 xnor_out $end
$var wire 1 5 xor_out $end
$upscope $end
$scope module dut10 $end
$var wire 1 6 a_in $end
$var wire 1 7 and_out $end
$var wire 1 , b_in $end
$var wire 1 8 buf_out_a $end
$var wire 1 ( buf_out_b $end
$var wire 1 9 nand_out $end
$var wire 1 : nor_out $end
$var wire 1 ; not_out_a $end
$var wire 1 < not_out_b $end
$var wire 1 = or_out $end
$var wire 1 > xnor_out $end
$var wire 1 ? xor_out $end
$upscope $end
$scope module dut2 $end
$var wire 1 + a_in $end
$var wire 1 @ and_out $end
$var wire 1 , b_in $end
$var wire 1 A buf_out_a $end
$var wire 1 B buf_out_b $end
$var wire 1 C nand_out $end
$var wire 1 D nor_out $end
$var wire 1 E not_out_a $end
$var wire 1 F not_out_b $end
$var wire 1 # or_out $end
$var wire 1 G xnor_out $end
$var wire 1 H xor_out $end
$upscope $end
$scope module dut3 $end
$var wire 1 + a_in $end
$var wire 1 I and_out $end
$var wire 1 J b_in $end
$var wire 1 K buf_out_a $end
$var wire 1 L buf_out_b $end
$var wire 1 M nand_out $end
$var wire 1 N nor_out $end
$var wire 1 % not_out_a $end
$var wire 1 O not_out_b $end
$var wire 1 P or_out $end
$var wire 1 Q xnor_out $end
$var wire 1 R xor_out $end
$upscope $end
$scope module dut4 $end
$var wire 1 S a_in $end
$var wire 1 T and_out $end
$var wire 1 , b_in $end
$var wire 1 U buf_out_a $end
$var wire 1 V buf_out_b $end
$var wire 1 W nand_out $end
$var wire 1 X nor_out $end
$var wire 1 Y not_out_a $end
$var wire 1 $ not_out_b $end
$var wire 1 Z or_out $end
$var wire 1 [ xnor_out $end
$var wire 1 \ xor_out $end
$upscope $end
$scope module dut5 $end
$var wire 1 + a_in $end
$var wire 1 ] and_out $end
$var wire 1 , b_in $end
$var wire 1 ^ buf_out_a $end
$var wire 1 _ buf_out_b $end
$var wire 1 ' nand_out $end
$var wire 1 ` nor_out $end
$var wire 1 a not_out_a $end
$var wire 1 b not_out_b $end
$var wire 1 c or_out $end
$var wire 1 d xnor_out $end
$var wire 1 e xor_out $end
$upscope $end
$scope module dut6 $end
$var wire 1 + a_in $end
$var wire 1 f and_out $end
$var wire 1 , b_in $end
$var wire 1 g buf_out_a $end
$var wire 1 h buf_out_b $end
$var wire 1 i nand_out $end
$var wire 1 & nor_out $end
$var wire 1 j not_out_a $end
$var wire 1 k not_out_b $end
$var wire 1 l or_out $end
$var wire 1 m xnor_out $end
$var wire 1 n xor_out $end
$upscope $end
$scope module dut7 $end
$var wire 1 + a_in $end
$var wire 1 o and_out $end
$var wire 1 , b_in $end
$var wire 1 p buf_out_a $end
$var wire 1 q buf_out_b $end
$var wire 1 r nand_out $end
$var wire 1 s nor_out $end
$var wire 1 t not_out_a $end
$var wire 1 u not_out_b $end
$var wire 1 v or_out $end
$var wire 1 " xnor_out $end
$var wire 1 w xor_out $end
$upscope $end
$scope module dut8 $end
$var wire 1 + a_in $end
$var wire 1 x and_out $end
$var wire 1 , b_in $end
$var wire 1 y buf_out_a $end
$var wire 1 z buf_out_b $end
$var wire 1 { nand_out $end
$var wire 1 | nor_out $end
$var wire 1 } not_out_a $end
$var wire 1 ~ not_out_b $end
$var wire 1 !" or_out $end
$var wire 1 "" xnor_out $end
$var wire 1 ! xor_out $end
$upscope $end
$scope module dut9 $end
$var wire 1 + a_in $end
$var wire 1 #" and_out $end
$var wire 1 $" b_in $end
$var wire 1 ) buf_out_a $end
$var wire 1 %" buf_out_b $end
$var wire 1 &" nand_out $end
$var wire 1 '" nor_out $end
$var wire 1 (" not_out_a $end
$var wire 1 )" not_out_b $end
$var wire 1 *" or_out $end
$var wire 1 +" xnor_out $end
$var wire 1 ," xor_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,"
x+"
x*"
z)"
1("
x'"
1&"
z%"
z$"
0#"
1""
0!"
1~
1}
1|
1{
0z
0y
0x
0w
0v
1u
1t
1s
1r
0q
0p
0o
0n
1m
0l
1k
1j
1i
0h
0g
0f
0e
1d
0c
1b
1a
1`
0_
0^
0]
x\
x[
xZ
zY
xX
1W
0V
zU
0T
zS
xR
xQ
xP
zO
xN
1M
zL
0K
zJ
0I
0H
1G
1F
1E
1D
1C
0B
0A
0@
x?
x>
x=
1<
z;
x:
19
z8
07
z6
05
14
03
12
11
10
1/
0.
0-
0,
0+
0*
0)
0(
1'
1&
1%
1$
0#
1"
0!
$end
#10
13
02
00
04
15
1.
x7
1=
0<
x9
0:
1(
1#
0F
0D
0G
1H
1B
xT
1Z
0$
xW
0X
1V
1c
0b
0`
0d
1e
1_
1l
0k
0&
0m
1n
1h
1v
0u
0s
0"
1w
1q
1!"
0~
0|
0""
1!
1z
1,
#20
12
0.
07
x=
1<
19
x:
0(
1F
0B
0T
xZ
1$
1W
xX
0V
1b
0_
1k
0h
1u
0q
1~
0z
01
1-
0E
1A
xI
1P
0%
xM
0N
1K
0a
1^
0j
1g
0t
1p
0}
1y
x#"
1*"
0("
x&"
0'"
1)
0,
1+
#30
1*
02
0/
14
05
1.
x7
1=
0<
x9
0:
1(
1@
0F
0C
1G
0H
1B
xT
1Z
0$
xW
0X
1V
1]
0b
0'
1d
0e
1_
1f
0k
0i
1m
0n
1h
1o
0u
0r
1"
0w
1q
1x
0~
0{
1""
0!
1z
1,
#40
