Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.176,0.577
"Bus Turnaround Time (Slow 900mV 85C Model)",5.427,--
"Core (Slow 900mV 85C Model)",0.319,0.155
"Core Recovery/Removal (Slow 900mV 85C Model)",0.779,0.529
"Read Capture (Slow 900mV 85C Model)",0.149,0.101
"Read Resync (Slow 900mV 85C Model)",2.585,5.306
"Write (Slow 900mV 85C Model)",-0.086,-0.086
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.159,0.647
"Bus Turnaround Time (Slow 900mV 0C Model)",5.465,--
"Core (Slow 900mV 0C Model)",0.53,0.256
"Core Recovery/Removal (Slow 900mV 0C Model)",1.094,0.509
"Read Capture (Slow 900mV 0C Model)",0.152,0.104
"Read Resync (Slow 900mV 0C Model)",2.676,5.37
"Write (Slow 900mV 0C Model)",-0.055,-0.055
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.128,0.831
"Bus Turnaround Time (Fast 900mV 0C Model)",5.519,--
"Core (Fast 900mV 0C Model)",0.675,0.093
"Core Recovery/Removal (Fast 900mV 0C Model)",2.505,0.276
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.181,5.799
"Write (Fast 900mV 0C Model)",-0.075,-0.075
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
