{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635646372288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635646372289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 30 22:12:52 2021 " "Processing started: Sat Oct 30 22:12:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635646372289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646372289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646372289 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646373403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635646373700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635646373701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/lab3/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635646387477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646387477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "C:/intelFPGA_lite/lab3/lab3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635646387480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646387480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/intelFPGA_lite/lab3/fulladder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635646387489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646387489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/lab3/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635646387490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646387490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarry.v 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarry.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripplecarry " "Found entity 1: ripplecarry" {  } { { "ripplecarry.v" "" { Text "C:/intelFPGA_lite/lab3/ripplecarry.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635646387491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646387491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signdecoder.v 2 2 " "Found 2 design units, including 2 entities, in source file signdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adddecoder " "Found entity 1: adddecoder" {  } { { "signdecoder.v" "" { Text "C:/intelFPGA_lite/lab3/signdecoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635646387501 ""} { "Info" "ISGN_ENTITY_NAME" "2 minusdecoder " "Found entity 2: minusdecoder" {  } { { "signdecoder.v" "" { Text "C:/intelFPGA_lite/lab3/signdecoder.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635646387501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646387501 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final rcsubtractor.v(7) " "Verilog HDL Declaration warning at rcsubtractor.v(7): \"final\" is SystemVerilog-2005 keyword" {  } { { "rcsubtractor.v" "" { Text "C:/intelFPGA_lite/lab3/rcsubtractor.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1635646387503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcsubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file rcsubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 rcsubtractor " "Found entity 1: rcsubtractor" {  } { { "rcsubtractor.v" "" { Text "C:/intelFPGA_lite/lab3/rcsubtractor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635646387504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646387504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.v" "" { Text "C:/intelFPGA_lite/lab3/multiplexer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635646387505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646387505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coe1 lab3.v(27) " "Verilog HDL Implicit Net warning at lab3.v(27): created implicit net for \"coe1\"" {  } { { "lab3.v" "" { Text "C:/intelFPGA_lite/lab3/lab3.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cof1 lab3.v(27) " "Verilog HDL Implicit Net warning at lab3.v(27): created implicit net for \"cof1\"" {  } { { "lab3.v" "" { Text "C:/intelFPGA_lite/lab3/lab3.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cog1 lab3.v(27) " "Verilog HDL Implicit Net warning at lab3.v(27): created implicit net for \"cog1\"" {  } { { "lab3.v" "" { Text "C:/intelFPGA_lite/lab3/lab3.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coe2 lab3.v(29) " "Verilog HDL Implicit Net warning at lab3.v(29): created implicit net for \"coe2\"" {  } { { "lab3.v" "" { Text "C:/intelFPGA_lite/lab3/lab3.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cof2 lab3.v(29) " "Verilog HDL Implicit Net warning at lab3.v(29): created implicit net for \"cof2\"" {  } { { "lab3.v" "" { Text "C:/intelFPGA_lite/lab3/lab3.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cog2 lab3.v(29) " "Verilog HDL Implicit Net warning at lab3.v(29): created implicit net for \"cog2\"" {  } { { "lab3.v" "" { Text "C:/intelFPGA_lite/lab3/lab3.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387506 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ripplecarry.v(26) " "Verilog HDL Instantiation warning at ripplecarry.v(26): instance has no name" {  } { { "ripplecarry.v" "" { Text "C:/intelFPGA_lite/lab3/ripplecarry.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1635646387506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635646387543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:input1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:input1\"" {  } { { "lab3.v" "input1" { Text "C:/intelFPGA_lite/lab3/lab3.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripplecarry ripplecarry:rc " "Elaborating entity \"ripplecarry\" for hierarchy \"ripplecarry:rc\"" {  } { { "lab3.v" "rc" { Text "C:/intelFPGA_lite/lab3/lab3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ripplecarry:rc\|fulladder:adder1 " "Elaborating entity \"fulladder\" for hierarchy \"ripplecarry:rc\|fulladder:adder1\"" {  } { { "ripplecarry.v" "adder1" { Text "C:/intelFPGA_lite/lab3/ripplecarry.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adddecoder ripplecarry:rc\|adddecoder:comb_7 " "Elaborating entity \"adddecoder\" for hierarchy \"ripplecarry:rc\|adddecoder:comb_7\"" {  } { { "ripplecarry.v" "comb_7" { Text "C:/intelFPGA_lite/lab3/ripplecarry.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcsubtractor rcsubtractor:rs " "Elaborating entity \"rcsubtractor\" for hierarchy \"rcsubtractor:rs\"" {  } { { "lab3.v" "rs" { Text "C:/intelFPGA_lite/lab3/lab3.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minusdecoder rcsubtractor:rs\|minusdecoder:md1 " "Elaborating entity \"minusdecoder\" for hierarchy \"rcsubtractor:rs\|minusdecoder:md1\"" {  } { { "rcsubtractor.v" "md1" { Text "C:/intelFPGA_lite/lab3/rcsubtractor.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:m1 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:m1\"" {  } { { "lab3.v" "m1" { Text "C:/intelFPGA_lite/lab3/lab3.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646387612 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635646388163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635646388303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635646388827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635646388827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635646388963 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635646388963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635646388963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635646388963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635646388976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 30 22:13:08 2021 " "Processing ended: Sat Oct 30 22:13:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635646388976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635646388976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635646388976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635646388976 ""}
