#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5767cf8f6570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5767cf95baf0 .scope module, "tb_lg_top" "tb_lg_top" 3 3;
 .timescale -9 -12;
P_0x5767cf778310 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000001010>;
v0x5767cf9ae660_0 .var "clk", 0 0;
v0x5767cf9ae700_0 .var/i "errors", 31 0;
v0x5767cf9ae7a0_0 .var/i "i", 31 0;
v0x5767cf9ae840_0 .net "m_tdata", 31 0, L_0x5767cf9c53e0;  1 drivers
v0x5767cf9ae930_0 .net "m_tlast", 0 0, L_0x5767cf9c5540;  1 drivers
v0x5767cf9aea70_0 .var "m_tready", 0 0;
v0x5767cf9aeb60_0 .net "m_tvalid", 0 0, L_0x5767cf9c55e0;  1 drivers
v0x5767cf9aec50_0 .var/i "packet_count", 31 0;
v0x5767cf9aecf0 .array "received_data", 9 0, 31 0;
v0x5767cf9aed90_0 .var "rst", 0 0;
v0x5767cf9aee30_0 .var "s_tdata", 31 0;
v0x5767cf9aeed0_0 .var "s_tlast", 0 0;
v0x5767cf9aefc0_0 .net "s_tready", 0 0, L_0x5767cf9af320;  1 drivers
v0x5767cf9af0b0_0 .var "s_tvalid", 0 0;
v0x5767cf9af1a0 .array "test_triangle", 3 0, 31 0;
v0x5767cf9af240_0 .var/i "transfer_count", 31 0;
S_0x5767cf95c660 .scope module, "dut" "lg_top" 3 35, 4 3 0, S_0x5767cf95baf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "s_tdata";
    .port_info 3 /INPUT 1 "s_tvalid";
    .port_info 4 /OUTPUT 1 "s_tready";
    .port_info 5 /INPUT 1 "s_tlast";
    .port_info 6 /OUTPUT 32 "m_tdata";
    .port_info 7 /OUTPUT 1 "m_tvalid";
    .port_info 8 /INPUT 1 "m_tready";
    .port_info 9 /OUTPUT 1 "m_tlast";
L_0x5767cf8cccb0 .functor NOT 1, v0x5767cf9aed90_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf8c9450 .functor NOT 1, v0x5767cf85a450_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c40e0 .functor BUFZ 32, v0x5767cf9ac7c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5767cf9c5700 .functor NOT 1, v0x5767cf9aed90_0, C4<0>, C4<0>, C4<0>;
v0x5767cf9aa3d0_0 .net *"_ivl_12", 0 0, L_0x5767cf9c3820;  1 drivers
v0x5767cf9aa4b0_0 .net *"_ivl_16", 0 0, L_0x5767cf9c3a10;  1 drivers
v0x5767cf9aa570_0 .net *"_ivl_20", 0 0, L_0x5767cf9c3b90;  1 drivers
v0x5767cf9aa610_0 .net *"_ivl_24", 0 0, L_0x5767cf9c3dc0;  1 drivers
v0x5767cf9aa6d0_0 .net *"_ivl_34", 0 0, L_0x5767cf9c4420;  1 drivers
v0x5767cf9aa7e0_0 .net *"_ivl_38", 0 0, L_0x5767cf9c46c0;  1 drivers
v0x5767cf9aa8a0_0 .net *"_ivl_42", 0 0, L_0x5767cf9c4930;  1 drivers
v0x5767cf9aa960_0 .net *"_ivl_46", 0 0, L_0x5767cf9c4890;  1 drivers
v0x5767cf9aaa20_0 .net/s "_z1", 15 0, v0x5767cf9a3090_0;  1 drivers
v0x5767cf9aaae0_0 .net/s "_z2", 15 0, v0x5767cf9a3450_0;  1 drivers
v0x5767cf9aabf0_0 .net/s "_z3", 15 0, v0x5767cf9a3600_0;  1 drivers
v0x5767cf9aad00_0 .net "clk", 0 0, v0x5767cf9ae660_0;  1 drivers
v0x5767cf9aada0_0 .net "deser_data", 127 0, v0x5767cf77d650_0;  1 drivers
v0x5767cf9aaeb0_0 .net "deser_valid", 0 0, v0x5767cf77d7f0_0;  1 drivers
v0x5767cf9aafa0_0 .net "dl1x", 31 0, v0x5767cf9a1930_0;  1 drivers
v0x5767cf9ab0b0_0 .net "dl1y", 31 0, v0x5767cf9a1af0_0;  1 drivers
v0x5767cf9ab1c0_0 .net "dl2x", 31 0, v0x5767cf9a1c70_0;  1 drivers
v0x5767cf9ab3e0_0 .net "dl2y", 31 0, v0x5767cf9a1e20_0;  1 drivers
v0x5767cf9ab4f0_0 .net "dovalid", 0 0, v0x5767cf9a2b70_0;  1 drivers
v0x5767cf9ab590_0 .net "dzx", 31 0, v0x5767cf9a23e0_0;  1 drivers
v0x5767cf9ab6a0_0 .net "dzy", 31 0, v0x5767cf9a24a0_0;  1 drivers
v0x5767cf9ab7b0_0 .var "header_reg", 31 0;
v0x5767cf9ab890_0 .net "l1", 31 0, v0x5767cf9a2670_0;  1 drivers
v0x5767cf9ab9a0_0 .net "l2", 31 0, v0x5767cf9a28f0_0;  1 drivers
L_0x7ac5a4f36018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5767cf9abab0_0 .net "lambdagen_quad", 1 0, L_0x7ac5a4f36018;  1 drivers
v0x5767cf9abb70_0 .net "lambdagen_stall", 0 0, v0x5767cf85a450_0;  1 drivers
v0x5767cf9abd20_0 .net "m_tdata", 31 0, L_0x5767cf9c53e0;  alias, 1 drivers
v0x5767cf9abdc0_0 .net "m_tlast", 0 0, L_0x5767cf9c5540;  alias, 1 drivers
v0x5767cf9abe60_0 .net "m_tready", 0 0, v0x5767cf9aea70_0;  1 drivers
v0x5767cf9abf00_0 .net "m_tvalid", 0 0, L_0x5767cf9c55e0;  alias, 1 drivers
v0x5767cf9abfa0_0 .net "ovalid_s1", 0 0, v0x5767cf97d110_0;  1 drivers
v0x5767cf9ac040_0 .net "ovalid_s2", 0 0, v0x5767cf97f820_0;  1 drivers
v0x5767cf9ac0e0_0 .net "ovalid_s3", 0 0, v0x5767cf9821b0_0;  1 drivers
v0x5767cf9ac180_0 .net "ovalid_s4", 0 0, v0x5767cf99c9b0_0;  1 drivers
v0x5767cf9ac220_0 .net "ovalid_s5", 0 0, v0x5767cf99fd20_0;  1 drivers
v0x5767cf9ac2c0_0 .net "rst", 0 0, v0x5767cf9aed90_0;  1 drivers
v0x5767cf9ac360_0 .net "s_tdata", 31 0, v0x5767cf9aee30_0;  1 drivers
v0x5767cf9ac400_0 .net "s_tlast", 0 0, v0x5767cf9aeed0_0;  1 drivers
v0x5767cf9ac4a0_0 .net "s_tready", 0 0, L_0x5767cf9af320;  alias, 1 drivers
v0x5767cf9ac540_0 .net "s_tvalid", 0 0, v0x5767cf9af0b0_0;  1 drivers
v0x5767cf9ac5e0_0 .net "src_addr", 3 0, L_0x5767cf9c4f70;  1 drivers
v0x5767cf9ac680_0 .net "src_data", 31 0, L_0x5767cf9c40e0;  1 drivers
v0x5767cf9ac720_0 .var "src_data_mux", 31 0;
v0x5767cf9ac7c0_0 .var "src_data_reg", 31 0;
v0x5767cf9ac860_0 .net "src_enable", 0 0, L_0x5767cf9c5060;  1 drivers
v0x5767cf9ac900_0 .net "tID", 15 0, v0x5767cf9a2e50_0;  1 drivers
v0x5767cf9ac9f0_0 .net "x1_input", 8 0, L_0x5767cf9c4040;  1 drivers
v0x5767cf9aca90_0 .net "x2_input", 8 0, L_0x5767cf9c4150;  1 drivers
v0x5767cf9acb50_0 .net "x3_input", 8 0, L_0x5767cf9c41f0;  1 drivers
v0x5767cf9acc30_0 .net "x_len_calc", 8 0, L_0x5767cf9c4d70;  1 drivers
v0x5767cf9acd10_0 .var "x_len_reg", 7 0;
v0x5767cf9acdf0_0 .net "x_max", 8 0, L_0x5767cf9c4c10;  1 drivers
v0x5767cf9aced0_0 .net "x_max_12", 8 0, L_0x5767cf9c47f0;  1 drivers
v0x5767cf9acfb0_0 .net "x_min", 8 0, L_0x5767cf9c4a20;  1 drivers
v0x5767cf9ad090_0 .net "x_min_12", 8 0, L_0x5767cf9c4540;  1 drivers
v0x5767cf9ad170_0 .net "y1_input", 7 0, L_0x5767cf9c3640;  1 drivers
v0x5767cf9ad250_0 .net "y2_input", 7 0, L_0x5767cf9c36e0;  1 drivers
v0x5767cf9ad330_0 .net "y3_input", 7 0, L_0x5767cf9c3780;  1 drivers
v0x5767cf9ad410_0 .var "y_end_reg", 5 0;
v0x5767cf9ad4f0_0 .net "y_max", 7 0, L_0x5767cf9c3fa0;  1 drivers
v0x5767cf9ad5d0_0 .net "y_max_12", 7 0, L_0x5767cf9c3af0;  1 drivers
v0x5767cf9ad6b0_0 .net "y_min", 7 0, L_0x5767cf9c3cd0;  1 drivers
v0x5767cf9ad790_0 .net "y_min_12", 7 0, L_0x5767cf9c3920;  1 drivers
v0x5767cf9ad870_0 .var "y_start_reg", 5 0;
v0x5767cf9ad950_0 .net "z_", 31 0, v0x5767cf9a36c0_0;  1 drivers
E_0x5767cf772610/0 .event edge, v0x5767cf862210_0, v0x5767cf9ab7b0_0, v0x5767cf9a28f0_0, v0x5767cf9a2670_0;
E_0x5767cf772610/1 .event edge, v0x5767cf9a1e20_0, v0x5767cf9a1930_0, v0x5767cf9a1af0_0, v0x5767cf9a1c70_0;
E_0x5767cf772610/2 .event edge, v0x5767cf9a36c0_0, v0x5767cf9a23e0_0, v0x5767cf9a24a0_0;
E_0x5767cf772610 .event/or E_0x5767cf772610/0, E_0x5767cf772610/1, E_0x5767cf772610/2;
L_0x5767cf9c3640 .part v0x5767cf77d650_0, 56, 8;
L_0x5767cf9c36e0 .part v0x5767cf77d650_0, 48, 8;
L_0x5767cf9c3780 .part v0x5767cf77d650_0, 40, 8;
L_0x5767cf9c3820 .cmp/gt 8, L_0x5767cf9c36e0, L_0x5767cf9c3640;
L_0x5767cf9c3920 .functor MUXZ 8, L_0x5767cf9c36e0, L_0x5767cf9c3640, L_0x5767cf9c3820, C4<>;
L_0x5767cf9c3a10 .cmp/gt 8, L_0x5767cf9c3640, L_0x5767cf9c36e0;
L_0x5767cf9c3af0 .functor MUXZ 8, L_0x5767cf9c36e0, L_0x5767cf9c3640, L_0x5767cf9c3a10, C4<>;
L_0x5767cf9c3b90 .cmp/gt 8, L_0x5767cf9c3780, L_0x5767cf9c3920;
L_0x5767cf9c3cd0 .functor MUXZ 8, L_0x5767cf9c3780, L_0x5767cf9c3920, L_0x5767cf9c3b90, C4<>;
L_0x5767cf9c3dc0 .cmp/gt 8, L_0x5767cf9c3af0, L_0x5767cf9c3780;
L_0x5767cf9c3fa0 .functor MUXZ 8, L_0x5767cf9c3780, L_0x5767cf9c3af0, L_0x5767cf9c3dc0, C4<>;
L_0x5767cf9c4040 .part v0x5767cf77d650_0, 18, 9;
L_0x5767cf9c4150 .part v0x5767cf77d650_0, 9, 9;
L_0x5767cf9c41f0 .part v0x5767cf77d650_0, 0, 9;
L_0x5767cf9c4420 .cmp/gt 9, L_0x5767cf9c4150, L_0x5767cf9c4040;
L_0x5767cf9c4540 .functor MUXZ 9, L_0x5767cf9c4150, L_0x5767cf9c4040, L_0x5767cf9c4420, C4<>;
L_0x5767cf9c46c0 .cmp/gt 9, L_0x5767cf9c4040, L_0x5767cf9c4150;
L_0x5767cf9c47f0 .functor MUXZ 9, L_0x5767cf9c4150, L_0x5767cf9c4040, L_0x5767cf9c46c0, C4<>;
L_0x5767cf9c4930 .cmp/gt 9, L_0x5767cf9c41f0, L_0x5767cf9c4540;
L_0x5767cf9c4a20 .functor MUXZ 9, L_0x5767cf9c41f0, L_0x5767cf9c4540, L_0x5767cf9c4930, C4<>;
L_0x5767cf9c4890 .cmp/gt 9, L_0x5767cf9c47f0, L_0x5767cf9c41f0;
L_0x5767cf9c4c10 .functor MUXZ 9, L_0x5767cf9c41f0, L_0x5767cf9c47f0, L_0x5767cf9c4890, C4<>;
L_0x5767cf9c4d70 .arith/sub 9, L_0x5767cf9c4c10, L_0x5767cf9c4a20;
S_0x5767cf95b240 .scope module, "axis_master_inst" "AXI_STREAM_MASTER" 4 165, 5 2 0, S_0x5767cf95c660;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "S_AXIS_ACLK";
    .port_info 1 /INPUT 1 "S_AXIS_ARESETN";
    .port_info 2 /INPUT 1 "S_AXIS_TREADY";
    .port_info 3 /OUTPUT 32 "S_AXIS_TDATA";
    .port_info 4 /OUTPUT 4 "S_AXIS_TSTRB";
    .port_info 5 /OUTPUT 1 "S_AXIS_TLAST";
    .port_info 6 /OUTPUT 1 "S_AXIS_TVALID";
    .port_info 7 /OUTPUT 4 "src_addr";
    .port_info 8 /OUTPUT 1 "src_enable";
    .port_info 9 /INPUT 32 "src_data";
    .port_info 10 /INPUT 1 "lg_valid";
    .port_info 11 /OUTPUT 1 "lg_stall";
P_0x5767cf739620 .param/l "AXIS_BUSY" 0 5 37, C4<1>;
P_0x5767cf739660 .param/l "AXIS_STREAMING" 0 5 36, C4<0>;
P_0x5767cf7396a0 .param/l "C_S_AXIS_TDATA_WIDTH" 0 5 3, +C4<00000000000000000000000000100000>;
L_0x5767cf9c4f00 .functor AND 1, v0x5767cf862150_0, L_0x5767cf9c52e0, C4<1>, C4<1>;
L_0x5767cf9c4f70 .functor BUFZ 4, v0x5767cf85a2b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7ac5a4f36570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c5060 .functor XNOR 1, v0x5767cf85a1f0_0, L_0x7ac5a4f36570, C4<0>, C4<0>;
L_0x5767cf9c5170 .functor BUFZ 1, v0x5767cf9ae660_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c5210 .functor BUFZ 1, L_0x5767cf9c5700, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c52e0 .functor BUFZ 1, v0x5767cf9aea70_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c53e0 .functor BUFZ 32, v0x5767cf861ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5767cf9c5450 .functor BUFZ 4, v0x5767cf862070_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5767cf9c5540 .functor BUFZ 1, v0x5767cf861fb0_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c55e0 .functor BUFZ 1, v0x5767cf862150_0, C4<0>, C4<0>, C4<0>;
v0x5767cf8df840_0 .net "S_AXIS_ACLK", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf8e0770_0 .net "S_AXIS_ARESETN", 0 0, L_0x5767cf9c5700;  1 drivers
v0x5767cf8e1840_0 .net "S_AXIS_TDATA", 31 0, L_0x5767cf9c53e0;  alias, 1 drivers
v0x5767cf8e2490_0 .net "S_AXIS_TLAST", 0 0, L_0x5767cf9c5540;  alias, 1 drivers
v0x5767cf8cce10_0 .net "S_AXIS_TREADY", 0 0, v0x5767cf9aea70_0;  alias, 1 drivers
v0x5767cf8c95b0_0 .net "S_AXIS_TSTRB", 3 0, L_0x5767cf9c5450;  1 drivers
v0x5767cf8c4650_0 .net "S_AXIS_TVALID", 0 0, L_0x5767cf9c55e0;  alias, 1 drivers
v0x5767cf80a600_0 .net/2u *"_ivl_4", 0 0, L_0x7ac5a4f36570;  1 drivers
v0x5767cf80a6e0_0 .net "aclk", 0 0, L_0x5767cf9c5170;  1 drivers
v0x5767cf80a7a0_0 .net "aresetn", 0 0, L_0x5767cf9c5210;  1 drivers
v0x5767cf85a130_0 .net "axis_handshake", 0 0, L_0x5767cf9c4f00;  1 drivers
v0x5767cf85a1f0_0 .var "axis_state", 0 0;
v0x5767cf85a2b0_0 .var "counter", 3 0;
v0x5767cf85a390_0 .net "i_ready", 0 0, L_0x5767cf9c52e0;  1 drivers
v0x5767cf85a450_0 .var "lg_stall", 0 0;
v0x5767cf85a510_0 .net "lg_valid", 0 0, v0x5767cf9a2b70_0;  alias, 1 drivers
v0x5767cf861ef0_0 .var "o_data", 31 0;
v0x5767cf861fb0_0 .var "o_last", 0 0;
v0x5767cf862070_0 .var "o_strb", 3 0;
v0x5767cf862150_0 .var "o_valid", 0 0;
v0x5767cf862210_0 .net "src_addr", 3 0, L_0x5767cf9c4f70;  alias, 1 drivers
v0x5767cf8622f0_0 .net "src_data", 31 0, L_0x5767cf9c40e0;  alias, 1 drivers
v0x5767cf8211e0_0 .net "src_enable", 0 0, L_0x5767cf9c5060;  alias, 1 drivers
v0x5767cf8212a0_0 .var "transfer_count", 3 0;
E_0x5767cf7752f0 .event posedge, v0x5767cf80a6e0_0;
S_0x5767cf8cf1b0 .scope module, "axis_slave_inst" "axis_deser" 4 39, 6 1 0, S_0x5767cf95c660;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /INPUT 32 "s_tdata";
    .port_info 3 /INPUT 1 "s_tvalid";
    .port_info 4 /OUTPUT 1 "s_tready";
    .port_info 5 /INPUT 1 "s_tlast";
    .port_info 6 /OUTPUT 128 "m_data128";
    .port_info 7 /OUTPUT 1 "m_valid";
    .port_info 8 /INPUT 1 "m_ready";
P_0x5767cf9799f0 .param/l "DATA_W" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x5767cf979a30 .param/l "FREQ_HZ" 0 6 3, +C4<00000101111101011110000100000000>;
L_0x5767cf8e1720 .functor AND 1, v0x5767cf9af0b0_0, L_0x5767cf9af320, C4<1>, C4<1>;
v0x5767cf8215e0_0 .net "aclk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf77d420_0 .net "aresetn", 0 0, L_0x5767cf8cccb0;  1 drivers
v0x5767cf77d4c0_0 .var "buffer_full", 0 0;
v0x5767cf77d590_0 .net "handshake", 0 0, L_0x5767cf8e1720;  1 drivers
v0x5767cf77d650_0 .var "m_data128", 127 0;
v0x5767cf77d730_0 .net "m_ready", 0 0, L_0x5767cf8c9450;  1 drivers
v0x5767cf77d7f0_0 .var "m_valid", 0 0;
v0x5767cf97beb0_0 .net "s_tdata", 31 0, v0x5767cf9aee30_0;  alias, 1 drivers
v0x5767cf97bf50_0 .net "s_tlast", 0 0, v0x5767cf9aeed0_0;  alias, 1 drivers
v0x5767cf97bff0_0 .net "s_tready", 0 0, L_0x5767cf9af320;  alias, 1 drivers
v0x5767cf97c090_0 .net "s_tvalid", 0 0, v0x5767cf9af0b0_0;  alias, 1 drivers
v0x5767cf97c150_0 .var "word_cnt", 1 0;
E_0x5767cf75c130 .event posedge, v0x5767cf8df840_0;
L_0x5767cf9af320 .reduce/nor v0x5767cf77d4c0_0;
S_0x5767cf92fea0 .scope module, "lambdagen_inst" "lambdagen" 4 52, 7 3 0, S_0x5767cf95c660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 128 "input_bus";
    .port_info 4 /INPUT 1 "stall";
    .port_info 5 /INPUT 2 "quad";
    .port_info 6 /OUTPUT 32 "l1";
    .port_info 7 /OUTPUT 32 "l2";
    .port_info 8 /OUTPUT 32 "dl1x";
    .port_info 9 /OUTPUT 32 "dl2x";
    .port_info 10 /OUTPUT 32 "dl1y";
    .port_info 11 /OUTPUT 32 "dl2y";
    .port_info 12 /OUTPUT 32 "z_";
    .port_info 13 /OUTPUT 32 "dzx";
    .port_info 14 /OUTPUT 32 "dzy";
    .port_info 15 /OUTPUT 16 "_z1";
    .port_info 16 /OUTPUT 16 "_z2";
    .port_info 17 /OUTPUT 16 "_z3";
    .port_info 18 /OUTPUT 16 "tID";
    .port_info 19 /OUTPUT 1 "dovalid";
    .port_info 20 /OUTPUT 1 "ovalid_s1";
    .port_info 21 /OUTPUT 1 "ovalid_s2";
    .port_info 22 /OUTPUT 1 "ovalid_s3";
    .port_info 23 /OUTPUT 1 "ovalid_s4";
    .port_info 24 /OUTPUT 1 "ovalid_s5";
P_0x5767cf966cb0 .param/l "IDWIDTH" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x5767cf966cf0 .param/l "LWIDTH" 0 7 8, +C4<00000000000000000000000000100000>;
P_0x5767cf966d30 .param/l "XWIDTH" 0 7 5, +C4<00000000000000000000000000001001>;
P_0x5767cf966d70 .param/l "YWIDTH" 0 7 6, +C4<00000000000000000000000000001000>;
P_0x5767cf966db0 .param/l "ZWIDTH" 0 7 4, +C4<00000000000000000000000000010000>;
v0x5767cf9a3d70_0 .net/s "E1_s3", 31 0, v0x5767cf9815e0_0;  1 drivers
v0x5767cf9a3e50_0 .net/s "E2_s3", 31 0, v0x5767cf9816c0_0;  1 drivers
v0x5767cf9a3f60_0 .var "_", 7 0;
v0x5767cf9a4020_0 .var "__", 4 0;
v0x5767cf9a4100_0 .net/s "_z1", 15 0, v0x5767cf9a3090_0;  alias, 1 drivers
v0x5767cf9a4210_0 .net/s "_z2", 15 0, v0x5767cf9a3450_0;  alias, 1 drivers
v0x5767cf9a42b0_0 .net/s "_z3", 15 0, v0x5767cf9a3600_0;  alias, 1 drivers
v0x5767cf9a4380_0 .net/s "a0_s2", 19 0, v0x5767cf97eed0_0;  1 drivers
v0x5767cf9a4470_0 .net/s "a1_s2", 19 0, v0x5767cf97efb0_0;  1 drivers
v0x5767cf9a4530_0 .net/s "area_s3", 31 0, v0x5767cf981970_0;  1 drivers
v0x5767cf9a45f0_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf9a4690_0 .net "dl1x", 31 0, v0x5767cf9a1930_0;  alias, 1 drivers
v0x5767cf9a4750_0 .net/s "dl1x_s1", 9 0, v0x5767cf97cd60_0;  1 drivers
v0x5767cf9a4840_0 .net/s "dl1x_s2", 9 0, v0x5767cf97f230_0;  1 drivers
v0x5767cf9a4950_0 .net/s "dl1x_s3", 9 0, v0x5767cf981be0_0;  1 drivers
v0x5767cf9a4a60_0 .net/s "dl1x_s4", 31 0, v0x5767cf99bf00_0;  1 drivers
v0x5767cf9a4b70_0 .net/s "dl1x_s5", 31 0, v0x5767cf99ebe0_0;  1 drivers
v0x5767cf9a4d90_0 .net "dl1y", 31 0, v0x5767cf9a1af0_0;  alias, 1 drivers
v0x5767cf9a4e50_0 .net/s "dl1y_s1", 8 0, v0x5767cf97ce40_0;  1 drivers
v0x5767cf9a4f40_0 .net/s "dl1y_s2", 8 0, v0x5767cf97f400_0;  1 drivers
v0x5767cf9a5050_0 .net/s "dl1y_s3", 8 0, v0x5767cf981d90_0;  1 drivers
v0x5767cf9a5160_0 .net/s "dl1y_s4", 31 0, v0x5767cf99c130_0;  1 drivers
v0x5767cf9a5270_0 .net/s "dl1y_s5", 31 0, v0x5767cf99eda0_0;  1 drivers
v0x5767cf9a5380_0 .net "dl2x", 31 0, v0x5767cf9a1c70_0;  alias, 1 drivers
v0x5767cf9a5440_0 .net/s "dl2x_s1", 9 0, v0x5767cf97cf00_0;  1 drivers
v0x5767cf9a5530_0 .net/s "dl2x_s2", 9 0, v0x5767cf97f5b0_0;  1 drivers
v0x5767cf9a5640_0 .net/s "dl2x_s3", 9 0, v0x5767cf981f40_0;  1 drivers
v0x5767cf9a5750_0 .net/s "dl2x_s4", 31 0, v0x5767cf99c3c0_0;  1 drivers
v0x5767cf9a5860_0 .net/s "dl2x_s5", 31 0, v0x5767cf99ef70_0;  1 drivers
v0x5767cf9a5970_0 .net "dl2y", 31 0, v0x5767cf9a1e20_0;  alias, 1 drivers
v0x5767cf9a5a30_0 .net/s "dl2y_s1", 8 0, v0x5767cf97cfe0_0;  1 drivers
v0x5767cf9a5b20_0 .net/s "dl2y_s2", 8 0, v0x5767cf97f760_0;  1 drivers
v0x5767cf9a5c30_0 .net/s "dl2y_s3", 8 0, v0x5767cf9820f0_0;  1 drivers
v0x5767cf9a5f50_0 .net/s "dl2y_s4", 31 0, v0x5767cf99c650_0;  1 drivers
v0x5767cf9a6060_0 .net/s "dl2y_s5", 31 0, v0x5767cf99f120_0;  1 drivers
v0x5767cf9a6170_0 .net/s "dlx1z1_s5", 31 0, v0x5767cf99f1e0_0;  1 drivers
v0x5767cf9a6280_0 .net/s "dlx2z2_s5", 31 0, v0x5767cf99f2c0_0;  1 drivers
v0x5767cf9a6390_0 .net/s "dlx3z3_s5", 31 0, v0x5767cf99f3a0_0;  1 drivers
v0x5767cf9a64a0_0 .net/s "dly1z1_s5", 31 0, v0x5767cf99f480_0;  1 drivers
v0x5767cf9a65b0_0 .net/s "dly2z2_s5", 31 0, v0x5767cf99f560_0;  1 drivers
v0x5767cf9a66c0_0 .net/s "dly3z3_s5", 31 0, v0x5767cf99f640_0;  1 drivers
v0x5767cf9a67d0_0 .net "dovalid", 0 0, v0x5767cf9a2b70_0;  alias, 1 drivers
v0x5767cf9a68c0_0 .net "dzx", 31 0, v0x5767cf9a23e0_0;  alias, 1 drivers
v0x5767cf9a6980_0 .net "dzy", 31 0, v0x5767cf9a24a0_0;  alias, 1 drivers
v0x5767cf9a6a20_0 .net "input_bus", 127 0, v0x5767cf77d650_0;  alias, 1 drivers
v0x5767cf9a6ac0_0 .net "l1", 31 0, v0x5767cf9a2670_0;  alias, 1 drivers
v0x5767cf9a6b60_0 .net/s "l1_s4", 31 0, v0x5767cf99c7f0_0;  1 drivers
v0x5767cf9a6c50_0 .net "l1_s5", 31 0, v0x5767cf99f810_0;  1 drivers
v0x5767cf9a6d60_0 .net/s "l1z1_s5", 31 0, v0x5767cf99f8d0_0;  1 drivers
v0x5767cf9a6e70_0 .net "l2", 31 0, v0x5767cf9a28f0_0;  alias, 1 drivers
v0x5767cf9a6f30_0 .net/s "l2_s4", 31 0, v0x5767cf99c8d0_0;  1 drivers
v0x5767cf9a7020_0 .net "l2_s5", 31 0, v0x5767cf99faa0_0;  1 drivers
v0x5767cf9a7130_0 .net/s "l2z2_s5", 31 0, v0x5767cf99fb60_0;  1 drivers
v0x5767cf9a7240_0 .net/s "l3z3_s5", 31 0, v0x5767cf99fc40_0;  1 drivers
v0x5767cf9a7350_0 .net "ovalid_s1", 0 0, v0x5767cf97d110_0;  alias, 1 drivers
v0x5767cf9a7440_0 .net "ovalid_s2", 0 0, v0x5767cf97f820_0;  alias, 1 drivers
v0x5767cf9a7530_0 .net "ovalid_s3", 0 0, v0x5767cf9821b0_0;  alias, 1 drivers
v0x5767cf9a75d0_0 .net "ovalid_s4", 0 0, v0x5767cf99c9b0_0;  alias, 1 drivers
v0x5767cf9a76c0_0 .net "ovalid_s5", 0 0, v0x5767cf99fd20_0;  alias, 1 drivers
v0x5767cf9a77b0_0 .net "quad", 1 0, L_0x7ac5a4f36018;  alias, 1 drivers
v0x5767cf9a7890_0 .var "quad_reg", 1 0;
v0x5767cf9a7950_0 .net "rst", 0 0, v0x5767cf9aed90_0;  alias, 1 drivers
v0x5767cf9a79f0_0 .net "stall", 0 0, v0x5767cf85a450_0;  alias, 1 drivers
v0x5767cf9a7a90_0 .net "tID", 15 0, v0x5767cf9a2e50_0;  alias, 1 drivers
v0x5767cf9a7b30_0 .var "tID_s0", 15 0;
v0x5767cf9a7bd0_0 .net "tID_s1", 15 0, v0x5767cf97d4d0_0;  1 drivers
v0x5767cf9a7cc0_0 .net "tID_s2", 15 0, v0x5767cf97faf0_0;  1 drivers
v0x5767cf9a7dd0_0 .net "tID_s3", 15 0, v0x5767cf982580_0;  1 drivers
v0x5767cf9a7ee0_0 .net "tID_s4", 15 0, v0x5767cf99d390_0;  1 drivers
v0x5767cf9a7ff0_0 .net "tID_s5", 15 0, v0x5767cf9a0010_0;  1 drivers
v0x5767cf9a8100_0 .net "valid", 0 0, v0x5767cf77d7f0_0;  alias, 1 drivers
v0x5767cf9a81a0_0 .var "valid_s0", 0 0;
v0x5767cf9a8240_0 .net/s "x12y1_s2", 18 0, v0x5767cf97fd90_0;  1 drivers
v0x5767cf9a8330_0 .var/s "x1_s0", 8 0;
v0x5767cf9a83d0_0 .net/s "x1_s1", 8 0, v0x5767cf97d750_0;  1 drivers
v0x5767cf9a84c0_0 .net/s "x23y2_s2", 18 0, v0x5767cf97ff40_0;  1 drivers
v0x5767cf9a85d0_0 .var/s "x2_s0", 8 0;
v0x5767cf9a8690_0 .net/s "x2_s1", 8 0, v0x5767cf97d910_0;  1 drivers
v0x5767cf9a8780_0 .var/s "x3_s0", 8 0;
v0x5767cf9a8840_0 .net/s "y12x1_s2", 18 0, v0x5767cf9800f0_0;  1 drivers
v0x5767cf9a8930_0 .var/s "y1_s0", 7 0;
v0x5767cf9a89f0_0 .net/s "y1_s1", 7 0, v0x5767cf97dbb0_0;  1 drivers
v0x5767cf9a8ae0_0 .net/s "y23x2_s2", 18 0, v0x5767cf9802a0_0;  1 drivers
v0x5767cf9a8bf0_0 .var/s "y2_s0", 7 0;
v0x5767cf9a8cb0_0 .net/s "y2_s1", 7 0, v0x5767cf97dd70_0;  1 drivers
v0x5767cf9a8da0_0 .var/s "y3_s0", 7 0;
v0x5767cf9a8e60_0 .var/s "z1_s0", 15 0;
v0x5767cf9a8f00_0 .net/s "z1_s1", 15 0, v0x5767cf97e010_0;  1 drivers
v0x5767cf9a8ff0_0 .net/s "z1_s2", 15 0, v0x5767cf980520_0;  1 drivers
v0x5767cf9a9100_0 .net/s "z1_s3", 15 0, v0x5767cf982b20_0;  1 drivers
v0x5767cf9a9210_0 .net/s "z1_s4", 15 0, v0x5767cf99d740_0;  1 drivers
v0x5767cf9a9320_0 .net/s "z1_s5", 15 0, v0x5767cf9a0270_0;  1 drivers
v0x5767cf9a9430_0 .var/s "z2_s0", 15 0;
v0x5767cf9a94f0_0 .net/s "z2_s1", 15 0, v0x5767cf97e1d0_0;  1 drivers
v0x5767cf9a95e0_0 .net/s "z2_s2", 15 0, v0x5767cf9806d0_0;  1 drivers
v0x5767cf9a96f0_0 .net/s "z2_s3", 15 0, v0x5767cf982cd0_0;  1 drivers
v0x5767cf9a9800_0 .net/s "z2_s4", 15 0, v0x5767cf99d9b0_0;  1 drivers
v0x5767cf9a9910_0 .net/s "z2_s5", 15 0, v0x5767cf9a0420_0;  1 drivers
v0x5767cf9a9a20_0 .var/s "z3_s0", 15 0;
v0x5767cf9a9ae0_0 .net/s "z3_s1", 15 0, v0x5767cf97e390_0;  1 drivers
v0x5767cf9a9bd0_0 .net/s "z3_s2", 15 0, v0x5767cf980880_0;  1 drivers
v0x5767cf9a9ce0_0 .net/s "z3_s3", 15 0, v0x5767cf982e80_0;  1 drivers
v0x5767cf9a9df0_0 .net/s "z3_s4", 15 0, v0x5767cf99dc20_0;  1 drivers
v0x5767cf9a9f00_0 .net/s "z3_s5", 15 0, v0x5767cf9a07e0_0;  1 drivers
v0x5767cf9aa010_0 .net "z_", 31 0, v0x5767cf9a36c0_0;  alias, 1 drivers
S_0x5767cf91cb90 .scope module, "stage1" "lambdagen_s1" 7 119, 8 1 0, S_0x5767cf92fea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 16 "tID_s0";
    .port_info 5 /INPUT 2 "quad";
    .port_info 6 /INPUT 9 "x1_s0";
    .port_info 7 /INPUT 9 "x2_s0";
    .port_info 8 /INPUT 9 "x3_s0";
    .port_info 9 /INPUT 8 "y1_s0";
    .port_info 10 /INPUT 8 "y2_s0";
    .port_info 11 /INPUT 8 "y3_s0";
    .port_info 12 /INPUT 16 "z1_s0";
    .port_info 13 /INPUT 16 "z2_s0";
    .port_info 14 /INPUT 16 "z3_s0";
    .port_info 15 /OUTPUT 10 "dl1x_s1";
    .port_info 16 /OUTPUT 10 "dl2x_s1";
    .port_info 17 /OUTPUT 9 "dl1y_s1";
    .port_info 18 /OUTPUT 9 "dl2y_s1";
    .port_info 19 /OUTPUT 9 "x1_s1";
    .port_info 20 /OUTPUT 9 "x2_s1";
    .port_info 21 /OUTPUT 8 "y1_s1";
    .port_info 22 /OUTPUT 8 "y2_s1";
    .port_info 23 /OUTPUT 16 "z1_s1";
    .port_info 24 /OUTPUT 16 "z2_s1";
    .port_info 25 /OUTPUT 16 "z3_s1";
    .port_info 26 /OUTPUT 16 "tID_s1";
    .port_info 27 /OUTPUT 1 "ovalid";
P_0x5767cf97c880 .param/l "IDWIDTH" 0 8 5, +C4<00000000000000000000000000010000>;
P_0x5767cf97c8c0 .param/l "LWIDTH" 0 8 6, +C4<00000000000000000000000000100000>;
P_0x5767cf97c900 .param/l "XWIDTH" 0 8 3, +C4<00000000000000000000000000001001>;
P_0x5767cf97c940 .param/l "YWIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5767cf97c980 .param/l "ZWIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
v0x5767cf97cc50_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf97cd60_0 .var/s "dl1x_s1", 9 0;
v0x5767cf97ce40_0 .var/s "dl1y_s1", 8 0;
v0x5767cf97cf00_0 .var/s "dl2x_s1", 9 0;
v0x5767cf97cfe0_0 .var/s "dl2y_s1", 8 0;
v0x5767cf97d110_0 .var "ovalid", 0 0;
v0x5767cf97d1d0_0 .net "quad", 1 0, v0x5767cf9a7890_0;  1 drivers
v0x5767cf97d2b0_0 .net "rst", 0 0, v0x5767cf9aed90_0;  alias, 1 drivers
v0x5767cf97d370_0 .net "stall", 0 0, v0x5767cf85a450_0;  alias, 1 drivers
v0x5767cf97d410_0 .net "tID_s0", 15 0, v0x5767cf9a7b30_0;  1 drivers
v0x5767cf97d4d0_0 .var "tID_s1", 15 0;
v0x5767cf97d5b0_0 .net "valid", 0 0, v0x5767cf9a81a0_0;  1 drivers
v0x5767cf97d670_0 .net/s "x1_s0", 8 0, v0x5767cf9a8330_0;  1 drivers
v0x5767cf97d750_0 .var/s "x1_s1", 8 0;
v0x5767cf97d830_0 .net/s "x2_s0", 8 0, v0x5767cf9a85d0_0;  1 drivers
v0x5767cf97d910_0 .var/s "x2_s1", 8 0;
v0x5767cf97d9f0_0 .net/s "x3_s0", 8 0, v0x5767cf9a8780_0;  1 drivers
v0x5767cf97dad0_0 .net/s "y1_s0", 7 0, v0x5767cf9a8930_0;  1 drivers
v0x5767cf97dbb0_0 .var/s "y1_s1", 7 0;
v0x5767cf97dc90_0 .net/s "y2_s0", 7 0, v0x5767cf9a8bf0_0;  1 drivers
v0x5767cf97dd70_0 .var/s "y2_s1", 7 0;
v0x5767cf97de50_0 .net/s "y3_s0", 7 0, v0x5767cf9a8da0_0;  1 drivers
v0x5767cf97df30_0 .net/s "z1_s0", 15 0, v0x5767cf9a8e60_0;  1 drivers
v0x5767cf97e010_0 .var/s "z1_s1", 15 0;
v0x5767cf97e0f0_0 .net/s "z2_s0", 15 0, v0x5767cf9a9430_0;  1 drivers
v0x5767cf97e1d0_0 .var/s "z2_s1", 15 0;
v0x5767cf97e2b0_0 .net/s "z3_s0", 15 0, v0x5767cf9a9a20_0;  1 drivers
v0x5767cf97e390_0 .var/s "z3_s1", 15 0;
S_0x5767cf909880 .scope module, "stage2" "lambdagen_s2" 7 153, 9 1 0, S_0x5767cf92fea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "dl1x_s1";
    .port_info 3 /INPUT 10 "dl2x_s1";
    .port_info 4 /INPUT 9 "dl1y_s1";
    .port_info 5 /INPUT 9 "dl2y_s1";
    .port_info 6 /INPUT 9 "x1_s1";
    .port_info 7 /INPUT 9 "x2_s1";
    .port_info 8 /INPUT 8 "y1_s1";
    .port_info 9 /INPUT 8 "y2_s1";
    .port_info 10 /INPUT 16 "z1_s1";
    .port_info 11 /INPUT 16 "z2_s1";
    .port_info 12 /INPUT 16 "z3_s1";
    .port_info 13 /INPUT 1 "valid";
    .port_info 14 /INPUT 1 "stall";
    .port_info 15 /INPUT 16 "tID_s1";
    .port_info 16 /OUTPUT 19 "x12y1_s2";
    .port_info 17 /OUTPUT 19 "x23y2_s2";
    .port_info 18 /OUTPUT 19 "y12x1_s2";
    .port_info 19 /OUTPUT 19 "y23x2_s2";
    .port_info 20 /OUTPUT 20 "a0_s2";
    .port_info 21 /OUTPUT 20 "a1_s2";
    .port_info 22 /OUTPUT 10 "dl1x_s2";
    .port_info 23 /OUTPUT 10 "dl2x_s2";
    .port_info 24 /OUTPUT 9 "dl1y_s2";
    .port_info 25 /OUTPUT 9 "dl2y_s2";
    .port_info 26 /OUTPUT 16 "z1_s2";
    .port_info 27 /OUTPUT 16 "z2_s2";
    .port_info 28 /OUTPUT 16 "z3_s2";
    .port_info 29 /OUTPUT 16 "tID_s2";
    .port_info 30 /OUTPUT 1 "ovalid";
P_0x5767cf97e810 .param/l "IDWIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
P_0x5767cf97e850 .param/l "LWIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
P_0x5767cf97e890 .param/l "XWIDTH" 0 9 3, +C4<00000000000000000000000000001001>;
P_0x5767cf97e8d0 .param/l "YWIDTH" 0 9 4, +C4<00000000000000000000000000001000>;
P_0x5767cf97e910 .param/l "ZWIDTH" 0 9 2, +C4<00000000000000000000000000010000>;
v0x5767cf97eed0_0 .var/s "a0_s2", 19 0;
v0x5767cf97efb0_0 .var/s "a1_s2", 19 0;
v0x5767cf97f090_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf97f160_0 .net/s "dl1x_s1", 9 0, v0x5767cf97cd60_0;  alias, 1 drivers
v0x5767cf97f230_0 .var/s "dl1x_s2", 9 0;
v0x5767cf97f340_0 .net/s "dl1y_s1", 8 0, v0x5767cf97ce40_0;  alias, 1 drivers
v0x5767cf97f400_0 .var/s "dl1y_s2", 8 0;
v0x5767cf97f4c0_0 .net/s "dl2x_s1", 9 0, v0x5767cf97cf00_0;  alias, 1 drivers
v0x5767cf97f5b0_0 .var/s "dl2x_s2", 9 0;
v0x5767cf97f670_0 .net/s "dl2y_s1", 8 0, v0x5767cf97cfe0_0;  alias, 1 drivers
v0x5767cf97f760_0 .var/s "dl2y_s2", 8 0;
v0x5767cf97f820_0 .var "ovalid", 0 0;
v0x5767cf97f8e0_0 .net "rst", 0 0, v0x5767cf9aed90_0;  alias, 1 drivers
v0x5767cf97f9b0_0 .net "stall", 0 0, v0x5767cf85a450_0;  alias, 1 drivers
v0x5767cf97fa50_0 .net "tID_s1", 15 0, v0x5767cf97d4d0_0;  alias, 1 drivers
v0x5767cf97faf0_0 .var "tID_s2", 15 0;
v0x5767cf97fbb0_0 .net "valid", 0 0, v0x5767cf97d110_0;  alias, 1 drivers
v0x5767cf97fd90_0 .var/s "x12y1_s2", 18 0;
v0x5767cf97fe50_0 .net "x1_s1", 8 0, v0x5767cf97d750_0;  alias, 1 drivers
v0x5767cf97ff40_0 .var/s "x23y2_s2", 18 0;
v0x5767cf980000_0 .net "x2_s1", 8 0, v0x5767cf97d910_0;  alias, 1 drivers
v0x5767cf9800f0_0 .var/s "y12x1_s2", 18 0;
v0x5767cf9801b0_0 .net "y1_s1", 7 0, v0x5767cf97dbb0_0;  alias, 1 drivers
v0x5767cf9802a0_0 .var/s "y23x2_s2", 18 0;
v0x5767cf980360_0 .net "y2_s1", 7 0, v0x5767cf97dd70_0;  alias, 1 drivers
v0x5767cf980450_0 .net/s "z1_s1", 15 0, v0x5767cf97e010_0;  alias, 1 drivers
v0x5767cf980520_0 .var/s "z1_s2", 15 0;
v0x5767cf9805e0_0 .net/s "z2_s1", 15 0, v0x5767cf97e1d0_0;  alias, 1 drivers
v0x5767cf9806d0_0 .var/s "z2_s2", 15 0;
v0x5767cf980790_0 .net/s "z3_s1", 15 0, v0x5767cf97e390_0;  alias, 1 drivers
v0x5767cf980880_0 .var/s "z3_s2", 15 0;
S_0x5767cf980d20 .scope module, "stage3" "lambdagen_s3" 7 185, 10 1 0, S_0x5767cf92fea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 19 "x12y1_s2";
    .port_info 3 /INPUT 19 "x23y2_s2";
    .port_info 4 /INPUT 19 "y12x1_s2";
    .port_info 5 /INPUT 19 "y23x2_s2";
    .port_info 6 /INPUT 20 "a0_s2";
    .port_info 7 /INPUT 20 "a1_s2";
    .port_info 8 /INPUT 10 "dl1x_s2";
    .port_info 9 /INPUT 10 "dl2x_s2";
    .port_info 10 /INPUT 9 "dl1y_s2";
    .port_info 11 /INPUT 9 "dl2y_s2";
    .port_info 12 /INPUT 16 "z1_s2";
    .port_info 13 /INPUT 16 "z2_s2";
    .port_info 14 /INPUT 16 "z3_s2";
    .port_info 15 /INPUT 16 "tID_s2";
    .port_info 16 /INPUT 1 "valid";
    .port_info 17 /INPUT 1 "stall";
    .port_info 18 /OUTPUT 32 "E1_s3";
    .port_info 19 /OUTPUT 32 "E2_s3";
    .port_info 20 /OUTPUT 32 "area_s3";
    .port_info 21 /OUTPUT 16 "tID_s3";
    .port_info 22 /OUTPUT 10 "dl1x_s3";
    .port_info 23 /OUTPUT 10 "dl2x_s3";
    .port_info 24 /OUTPUT 9 "dl1y_s3";
    .port_info 25 /OUTPUT 9 "dl2y_s3";
    .port_info 26 /OUTPUT 16 "z1_s3";
    .port_info 27 /OUTPUT 16 "z2_s3";
    .port_info 28 /OUTPUT 16 "z3_s3";
    .port_info 29 /OUTPUT 1 "ovalid";
P_0x5767cf980f30 .param/l "IDWIDTH" 0 10 5, +C4<00000000000000000000000000010000>;
P_0x5767cf980f70 .param/l "LWIDTH" 0 10 6, +C4<00000000000000000000000000100000>;
P_0x5767cf980fb0 .param/l "XWIDTH" 0 10 3, +C4<00000000000000000000000000001001>;
P_0x5767cf980ff0 .param/l "YWIDTH" 0 10 4, +C4<00000000000000000000000000001000>;
P_0x5767cf981030 .param/l "ZWIDTH" 0 10 2, +C4<00000000000000000000000000010000>;
v0x5767cf9815e0_0 .var/s "E1_s3", 31 0;
v0x5767cf9816c0_0 .var/s "E2_s3", 31 0;
v0x5767cf9817a0_0 .net/s "a0_s2", 19 0, v0x5767cf97eed0_0;  alias, 1 drivers
v0x5767cf9818a0_0 .net/s "a1_s2", 19 0, v0x5767cf97efb0_0;  alias, 1 drivers
v0x5767cf981970_0 .var/s "area_s3", 31 0;
v0x5767cf981a80_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf981b20_0 .net/s "dl1x_s2", 9 0, v0x5767cf97f230_0;  alias, 1 drivers
v0x5767cf981be0_0 .var/s "dl1x_s3", 9 0;
v0x5767cf981ca0_0 .net/s "dl1y_s2", 8 0, v0x5767cf97f400_0;  alias, 1 drivers
v0x5767cf981d90_0 .var/s "dl1y_s3", 8 0;
v0x5767cf981e50_0 .net/s "dl2x_s2", 9 0, v0x5767cf97f5b0_0;  alias, 1 drivers
v0x5767cf981f40_0 .var/s "dl2x_s3", 9 0;
v0x5767cf982000_0 .net/s "dl2y_s2", 8 0, v0x5767cf97f760_0;  alias, 1 drivers
v0x5767cf9820f0_0 .var/s "dl2y_s3", 8 0;
v0x5767cf9821b0_0 .var "ovalid", 0 0;
v0x5767cf982270_0 .net "rst", 0 0, v0x5767cf9aed90_0;  alias, 1 drivers
v0x5767cf982310_0 .net "stall", 0 0, v0x5767cf85a450_0;  alias, 1 drivers
v0x5767cf9824c0_0 .net "tID_s2", 15 0, v0x5767cf97faf0_0;  alias, 1 drivers
v0x5767cf982580_0 .var "tID_s3", 15 0;
v0x5767cf982640_0 .net "valid", 0 0, v0x5767cf97f820_0;  alias, 1 drivers
v0x5767cf982710_0 .net/s "x12y1_s2", 18 0, v0x5767cf97fd90_0;  alias, 1 drivers
v0x5767cf9827e0_0 .net/s "x23y2_s2", 18 0, v0x5767cf97ff40_0;  alias, 1 drivers
v0x5767cf9828b0_0 .net/s "y12x1_s2", 18 0, v0x5767cf9800f0_0;  alias, 1 drivers
v0x5767cf982980_0 .net/s "y23x2_s2", 18 0, v0x5767cf9802a0_0;  alias, 1 drivers
v0x5767cf982a50_0 .net/s "z1_s2", 15 0, v0x5767cf980520_0;  alias, 1 drivers
v0x5767cf982b20_0 .var/s "z1_s3", 15 0;
v0x5767cf982be0_0 .net/s "z2_s2", 15 0, v0x5767cf9806d0_0;  alias, 1 drivers
v0x5767cf982cd0_0 .var/s "z2_s3", 15 0;
v0x5767cf982d90_0 .net/s "z3_s2", 15 0, v0x5767cf980880_0;  alias, 1 drivers
v0x5767cf982e80_0 .var/s "z3_s3", 15 0;
S_0x5767cf983400 .scope module, "stage4" "lambdagen_s4" 7 213, 11 1 0, S_0x5767cf92fea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "E1_s3";
    .port_info 3 /INPUT 32 "E2_s3";
    .port_info 4 /INPUT 32 "area_s3";
    .port_info 5 /INPUT 16 "z1_s3";
    .port_info 6 /INPUT 16 "z2_s3";
    .port_info 7 /INPUT 16 "z3_s3";
    .port_info 8 /INPUT 16 "tID_s3";
    .port_info 9 /INPUT 10 "dl1x_s3";
    .port_info 10 /INPUT 10 "dl2x_s3";
    .port_info 11 /INPUT 9 "dl1y_s3";
    .port_info 12 /INPUT 9 "dl2y_s3";
    .port_info 13 /INPUT 1 "valid";
    .port_info 14 /INPUT 1 "stall";
    .port_info 15 /OUTPUT 32 "l1_s4";
    .port_info 16 /OUTPUT 32 "l2_s4";
    .port_info 17 /OUTPUT 32 "dl1x_s4";
    .port_info 18 /OUTPUT 32 "dl2x_s4";
    .port_info 19 /OUTPUT 32 "dl1y_s4";
    .port_info 20 /OUTPUT 32 "dl2y_s4";
    .port_info 21 /OUTPUT 16 "z1_s4";
    .port_info 22 /OUTPUT 16 "z2_s4";
    .port_info 23 /OUTPUT 16 "z3_s4";
    .port_info 24 /OUTPUT 16 "tID_s4";
    .port_info 25 /OUTPUT 1 "ovalid";
P_0x5767cf983590 .param/l "FRAC" 0 11 23, +C4<00000000000000000000000000001000>;
P_0x5767cf9835d0 .param/l "IDWIDTH" 0 11 5, +C4<00000000000000000000000000010000>;
P_0x5767cf983610 .param/l "LWIDTH" 0 11 6, +C4<00000000000000000000000000100000>;
P_0x5767cf983650 .param/l "XWIDTH" 0 11 3, +C4<00000000000000000000000000001001>;
P_0x5767cf983690 .param/l "YWIDTH" 0 11 4, +C4<00000000000000000000000000001000>;
P_0x5767cf9836d0 .param/l "ZWIDTH" 0 11 2, +C4<00000000000000000000000000010000>;
L_0x5767cf8c44f0 .functor BUFZ 1, v0x5767cf987b90_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9bfcf0 .functor NOT 1, v0x5767cf9aed90_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c0770 .functor NOT 1, v0x5767cf9aed90_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c11c0 .functor NOT 1, v0x5767cf9aed90_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c1ca0 .functor NOT 1, v0x5767cf9aed90_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c27a0 .functor NOT 1, v0x5767cf9aed90_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c3260 .functor NOT 1, v0x5767cf9aed90_0, C4<0>, C4<0>, C4<0>;
v0x5767cf99b4f0_0 .net/s "E1_s3", 31 0, v0x5767cf9815e0_0;  alias, 1 drivers
v0x5767cf99b600_0 .net/s "E2_s3", 31 0, v0x5767cf9816c0_0;  alias, 1 drivers
v0x5767cf99b6d0_0 .net/s "area_s3", 31 0, v0x5767cf981970_0;  alias, 1 drivers
v0x5767cf99b7a0_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf99b840_0 .net "divValid", 0 0, L_0x5767cf8c44f0;  1 drivers
v0x5767cf99b8e0_0 .net "divValid1", 0 0, v0x5767cf987b90_0;  1 drivers
v0x5767cf99b980_0 .net "divValid2", 0 0, L_0x5767cf9c0090;  1 drivers
v0x5767cf99ba50_0 .net "divValid3", 0 0, L_0x5767cf9c0b50;  1 drivers
v0x5767cf99bb20_0 .net "divValid4", 0 0, L_0x5767cf9c15e0;  1 drivers
v0x5767cf99bbf0_0 .net "divValid5", 0 0, L_0x5767cf9c20e0;  1 drivers
v0x5767cf99bcc0_0 .net "divValid6", 0 0, L_0x5767cf9c2bd0;  1 drivers
v0x5767cf99bd90_0 .net/s "dl1x_ext", 31 0, L_0x5767cf9af3c0;  1 drivers
v0x5767cf99be30_0 .net/s "dl1x_s3", 9 0, v0x5767cf981be0_0;  alias, 1 drivers
v0x5767cf99bf00_0 .var/s "dl1x_s4", 31 0;
v0x5767cf99bfa0_0 .net/s "dl1y_ext", 31 0, L_0x5767cf9af500;  1 drivers
v0x5767cf99c040_0 .net/s "dl1y_s3", 8 0, v0x5767cf981d90_0;  alias, 1 drivers
v0x5767cf99c130_0 .var/s "dl1y_s4", 31 0;
v0x5767cf99c1f0_0 .net/s "dl2x_ext", 31 0, L_0x5767cf9af460;  1 drivers
v0x5767cf99c2d0_0 .net/s "dl2x_s3", 9 0, v0x5767cf981f40_0;  alias, 1 drivers
v0x5767cf99c3c0_0 .var/s "dl2x_s4", 31 0;
v0x5767cf99c480_0 .net/s "dl2y_ext", 31 0, L_0x5767cf9af5a0;  1 drivers
v0x5767cf99c560_0 .net/s "dl2y_s3", 8 0, v0x5767cf9820f0_0;  alias, 1 drivers
v0x5767cf99c650_0 .var/s "dl2y_s4", 31 0;
v0x5767cf99c710_0 .var/i "i", 31 0;
v0x5767cf99c7f0_0 .var/s "l1_s4", 31 0;
v0x5767cf99c8d0_0 .var/s "l2_s4", 31 0;
v0x5767cf99c9b0_0 .var "ovalid", 0 0;
v0x5767cf99ca70_0 .net/s "quo1", 39 0, L_0x5767cf9bfe00;  1 drivers
v0x5767cf99cb60_0 .net/s "quo2", 39 0, L_0x5767cf9c0880;  1 drivers
v0x5767cf99cc30_0 .net/s "quo3", 39 0, L_0x5767cf9c12d0;  1 drivers
v0x5767cf99cd00_0 .net/s "quo4", 39 0, L_0x5767cf9c1db0;  1 drivers
v0x5767cf99cdd0_0 .net/s "quo5", 39 0, L_0x5767cf9c28b0;  1 drivers
v0x5767cf99cea0_0 .net/s "quo6", 39 0, L_0x5767cf9c3370;  1 drivers
v0x5767cf99d180_0 .net "rst", 0 0, v0x5767cf9aed90_0;  alias, 1 drivers
v0x5767cf99d220_0 .net "stall", 0 0, v0x5767cf85a450_0;  alias, 1 drivers
v0x5767cf99d2c0_0 .net "tID_s3", 15 0, v0x5767cf982580_0;  alias, 1 drivers
v0x5767cf99d390_0 .var "tID_s4", 15 0;
v0x5767cf99d450 .array "tID_s4_latch", 6 0, 15 0;
v0x5767cf99d510_0 .net "valid", 0 0, v0x5767cf9821b0_0;  alias, 1 drivers
v0x5767cf99d5b0 .array "valid_d", 6 0, 0 0;
v0x5767cf99d650_0 .net/s "z1_s3", 15 0, v0x5767cf982b20_0;  alias, 1 drivers
v0x5767cf99d740_0 .var/s "z1_s4", 15 0;
v0x5767cf99d800 .array/s "z1_s4_latch", 6 0, 15 0;
v0x5767cf99d8c0_0 .net/s "z2_s3", 15 0, v0x5767cf982cd0_0;  alias, 1 drivers
v0x5767cf99d9b0_0 .var/s "z2_s4", 15 0;
v0x5767cf99da70 .array/s "z2_s4_latch", 6 0, 15 0;
v0x5767cf99db30_0 .net/s "z3_s3", 15 0, v0x5767cf982e80_0;  alias, 1 drivers
v0x5767cf99dc20_0 .var/s "z3_s4", 15 0;
v0x5767cf99dce0 .array/s "z3_s4_latch", 6 0, 15 0;
L_0x5767cf9af3c0 .extend/s 32, v0x5767cf981be0_0;
L_0x5767cf9af460 .extend/s 32, v0x5767cf981f40_0;
L_0x5767cf9af500 .extend/s 32, v0x5767cf981d90_0;
L_0x5767cf9af5a0 .extend/s 32, v0x5767cf9820f0_0;
L_0x5767cf9bff80 .extend/s 40, v0x5767cf9815e0_0;
L_0x5767cf9c0a00 .extend/s 40, v0x5767cf9816c0_0;
L_0x5767cf9c1480 .extend/s 40, L_0x5767cf9af460;
L_0x5767cf9c1f30 .extend/s 40, L_0x5767cf9af3c0;
L_0x5767cf9c2a70 .extend/s 40, L_0x5767cf9af5a0;
L_0x5767cf9c34f0 .extend/s 40, L_0x5767cf9af500;
S_0x5767cf983ca0 .scope function.vec4.s1, "any_valid_d" "any_valid_d" 11 108, 11 108 0, S_0x5767cf983400;
 .timescale -9 -10;
; Variable any_valid_d is vec4 return value of scope S_0x5767cf983ca0
v0x5767cf983f80_0 .var/i "j", 31 0;
TD_tb_lg_top.dut.lambdagen_inst.stage4.any_valid_d ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to any_valid_d (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf983f80_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5767cf983f80_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load any_valid_d (draw_signal_vec4)
    %ix/getv/s 4, v0x5767cf983f80_0;
    %load/vec4a v0x5767cf99d5b0, 4;
    %or;
    %ret/vec4 0, 0, 1;  Assign to any_valid_d (store_vec4_to_lval)
    %load/vec4 v0x5767cf983f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5767cf983f80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5767cf984060 .scope module, "div1" "division" 11 48, 12 1 0, S_0x5767cf983400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "input_valid";
    .port_info 3 /INPUT 32 "divisor_data";
    .port_info 4 /INPUT 40 "dividend_data";
    .port_info 5 /OUTPUT 1 "quo_valid";
    .port_info 6 /OUTPUT 40 "quo_data";
L_0x5767cf773140 .functor BUFZ 1, v0x5767cf9821b0_0, C4<0>, C4<0>, C4<0>;
L_0x7ac5a4f360a8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
L_0x5767cf9bf8c0 .functor AND 32, L_0x5767cf9bf750, L_0x7ac5a4f360a8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5767cf984c70_0 .var "Q", 71 0;
v0x5767cf984d50_0 .net "X_0", 31 0, v0x5767cf984650_0;  1 drivers
v0x5767cf984e40_0 .net/2u *"_ivl_10", 31 0, L_0x7ac5a4f360a8;  1 drivers
v0x5767cf984f10_0 .net *"_ivl_12", 31 0, L_0x5767cf9bf8c0;  1 drivers
L_0x7ac5a4f360f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf984ff0_0 .net *"_ivl_18", 39 0, L_0x7ac5a4f360f0;  1 drivers
v0x5767cf985120_0 .net *"_ivl_21", 39 0, L_0x5767cf9bfc50;  1 drivers
v0x5767cf985200_0 .net *"_ivl_4", 31 0, L_0x5767cf9bf750;  1 drivers
v0x5767cf9852e0_0 .net *"_ivl_6", 18 0, L_0x5767cf9af640;  1 drivers
L_0x7ac5a4f36060 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf9853c0_0 .net *"_ivl_8", 12 0, L_0x7ac5a4f36060;  1 drivers
v0x5767cf9854a0_0 .net "abs_q", 39 0, L_0x5767cf9bfb40;  1 drivers
v0x5767cf985580_0 .net "accept", 0 0, L_0x5767cf773140;  1 drivers
v0x5767cf985640_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf9856e0_0 .net "dividend_data", 39 0, L_0x5767cf9bff80;  1 drivers
v0x5767cf9857c0_0 .net "divisor_data", 31 0, v0x5767cf981970_0;  alias, 1 drivers
v0x5767cf985880_0 .var "final_X", 63 0;
v0x5767cf985940_0 .var "final_dividend", 39 0;
v0x5767cf985a20_0 .var "final_dividend_reg", 39 0;
v0x5767cf985c10_0 .var "final_sign", 0 0;
v0x5767cf985cd0_0 .var "final_sign_reg", 0 0;
v0x5767cf985d90_0 .var "final_sign_reg2", 0 0;
v0x5767cf985e50_0 .net "input_valid", 0 0, v0x5767cf9821b0_0;  alias, 1 drivers
v0x5767cf985f20_0 .net "lut_index", 2 0, L_0x5767cf9bfa00;  1 drivers
v0x5767cf985ff0_0 .net "lz", 4 0, v0x5767cf984a30_0;  1 drivers
v0x5767cf9860c0_0 .net "quo_data", 39 0, L_0x5767cf9bfe00;  alias, 1 drivers
v0x5767cf986180_0 .net "quo_valid", 0 0, v0x5767cf987b90_0;  alias, 1 drivers
v0x5767cf986240_0 .net "reset", 0 0, L_0x5767cf9bfcf0;  1 drivers
v0x5767cf986300_0 .var "s1_div_zero", 0 0;
v0x5767cf9863c0_0 .var/s "s1_dividend", 39 0;
v0x5767cf9864a0_0 .var/s "s1_divisor", 31 0;
v0x5767cf986580_0 .var "s1_divisor_abs", 31 0;
v0x5767cf986670_0 .var "s1_sign", 0 0;
v0x5767cf986710_0 .var "s2_dividend", 39 0;
v0x5767cf9867f0_0 .var "s2_divisor", 31 0;
v0x5767cf9868d0_0 .var "s2_sign", 0 0;
v0x5767cf986990_0 .var "s3_X", 31 0;
v0x5767cf986a70_0 .var "s3_dividend", 39 0;
v0x5767cf986b50_0 .var "s3_divisor", 31 0;
v0x5767cf986c30_0 .var "s3_sign", 0 0;
v0x5767cf986cf0_0 .var "s4_DX1", 63 0;
v0x5767cf986dd0_0 .var "s4_X", 31 0;
v0x5767cf986eb0_0 .var "s4_dividend", 39 0;
v0x5767cf986f90_0 .var "s4_divisor", 31 0;
v0x5767cf987070_0 .var "s4_sign", 0 0;
v0x5767cf987130_0 .var "s5_X1", 63 0;
v0x5767cf987210_0 .var "s5_dividend", 39 0;
v0x5767cf9872f0_0 .var "s5_divisor", 31 0;
v0x5767cf9873d0_0 .var "s5_sign", 0 0;
v0x5767cf987490_0 .var "s6_DX2", 63 0;
v0x5767cf987570_0 .var "s6_X1", 31 0;
v0x5767cf987650_0 .var "v0", 0 0;
v0x5767cf987710_0 .var "v1", 0 0;
v0x5767cf9877d0_0 .var "v2", 0 0;
v0x5767cf987890_0 .var "v3", 0 0;
v0x5767cf987950_0 .var "v4", 0 0;
v0x5767cf987a10_0 .var "v5", 0 0;
v0x5767cf987ad0_0 .var "v6", 0 0;
v0x5767cf987b90_0 .var "v7", 0 0;
L_0x5767cf9af640 .part v0x5767cf9867f0_0, 13, 19;
L_0x5767cf9bf750 .concat [ 19 13 0 0], L_0x5767cf9af640, L_0x7ac5a4f36060;
L_0x5767cf9bfa00 .part L_0x5767cf9bf8c0, 0, 3;
L_0x5767cf9bfb40 .part v0x5767cf984c70_0, 16, 40;
L_0x5767cf9bfc50 .arith/sub 40, L_0x7ac5a4f360f0, L_0x5767cf9bfb40;
L_0x5767cf9bfe00 .functor MUXZ 40, L_0x5767cf9bfb40, L_0x5767cf9bfc50, v0x5767cf985d90_0, C4<>;
S_0x5767cf984310 .scope module, "lut_inst" "recip_lut" 12 86, 12 250 0, S_0x5767cf984060;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "index";
    .port_info 1 /OUTPUT 32 "value";
v0x5767cf984550_0 .net "index", 2 0, L_0x5767cf9bfa00;  alias, 1 drivers
v0x5767cf984650_0 .var "value", 31 0;
E_0x5767cf97afd0 .event edge, v0x5767cf984550_0;
S_0x5767cf984790 .scope module, "lzc_inst" "lzc32" 12 63, 12 207 0, S_0x5767cf984060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /OUTPUT 5 "lzc";
v0x5767cf984a30_0 .var "lzc", 4 0;
v0x5767cf984b30_0 .net "x", 31 0, v0x5767cf986580_0;  1 drivers
E_0x5767cf9849b0 .event edge, v0x5767cf984b30_0;
S_0x5767cf987d70 .scope module, "div2" "division" 11 58, 12 1 0, S_0x5767cf983400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "input_valid";
    .port_info 3 /INPUT 32 "divisor_data";
    .port_info 4 /INPUT 40 "dividend_data";
    .port_info 5 /OUTPUT 1 "quo_valid";
    .port_info 6 /OUTPUT 40 "quo_data";
L_0x5767cf9c0020 .functor BUFZ 1, v0x5767cf9821b0_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c0090 .functor BUFZ 1, v0x5767cf98b9b0_0, C4<0>, C4<0>, C4<0>;
L_0x7ac5a4f36180 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c03b0 .functor AND 32, L_0x5767cf9c0270, L_0x7ac5a4f36180, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5767cf9889c0_0 .var "Q", 71 0;
v0x5767cf988aa0_0 .net "X_0", 31 0, v0x5767cf9883a0_0;  1 drivers
v0x5767cf988b90_0 .net/2u *"_ivl_10", 31 0, L_0x7ac5a4f36180;  1 drivers
v0x5767cf988c60_0 .net *"_ivl_12", 31 0, L_0x5767cf9c03b0;  1 drivers
L_0x7ac5a4f361c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf988d40_0 .net *"_ivl_18", 39 0, L_0x7ac5a4f361c8;  1 drivers
v0x5767cf988e70_0 .net *"_ivl_21", 39 0, L_0x5767cf9c06d0;  1 drivers
v0x5767cf988f50_0 .net *"_ivl_4", 31 0, L_0x5767cf9c0270;  1 drivers
v0x5767cf989030_0 .net *"_ivl_6", 18 0, L_0x5767cf9c0150;  1 drivers
L_0x7ac5a4f36138 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf989110_0 .net *"_ivl_8", 12 0, L_0x7ac5a4f36138;  1 drivers
v0x5767cf9891f0_0 .net "abs_q", 39 0, L_0x5767cf9c0600;  1 drivers
v0x5767cf9892d0_0 .net "accept", 0 0, L_0x5767cf9c0020;  1 drivers
v0x5767cf989390_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf989430_0 .net "dividend_data", 39 0, L_0x5767cf9c0a00;  1 drivers
v0x5767cf989510_0 .net "divisor_data", 31 0, v0x5767cf981970_0;  alias, 1 drivers
v0x5767cf9895d0_0 .var "final_X", 63 0;
v0x5767cf9896b0_0 .var "final_dividend", 39 0;
v0x5767cf989790_0 .var "final_dividend_reg", 39 0;
v0x5767cf989870_0 .var "final_sign", 0 0;
v0x5767cf989930_0 .var "final_sign_reg", 0 0;
v0x5767cf9899f0_0 .var "final_sign_reg2", 0 0;
v0x5767cf989ab0_0 .net "input_valid", 0 0, v0x5767cf9821b0_0;  alias, 1 drivers
v0x5767cf989ba0_0 .net "lut_index", 2 0, L_0x5767cf9c04c0;  1 drivers
v0x5767cf989c60_0 .net "lz", 4 0, v0x5767cf988780_0;  1 drivers
v0x5767cf989d00_0 .net "quo_data", 39 0, L_0x5767cf9c0880;  alias, 1 drivers
v0x5767cf989dc0_0 .net "quo_valid", 0 0, L_0x5767cf9c0090;  alias, 1 drivers
v0x5767cf989e80_0 .net "reset", 0 0, L_0x5767cf9c0770;  1 drivers
v0x5767cf989f40_0 .var "s1_div_zero", 0 0;
v0x5767cf98a000_0 .var/s "s1_dividend", 39 0;
v0x5767cf98a0e0_0 .var/s "s1_divisor", 31 0;
v0x5767cf98a1c0_0 .var "s1_divisor_abs", 31 0;
v0x5767cf98a280_0 .var "s1_sign", 0 0;
v0x5767cf98a320_0 .var "s2_dividend", 39 0;
v0x5767cf98a400_0 .var "s2_divisor", 31 0;
v0x5767cf98a6f0_0 .var "s2_sign", 0 0;
v0x5767cf98a7b0_0 .var "s3_X", 31 0;
v0x5767cf98a890_0 .var "s3_dividend", 39 0;
v0x5767cf98a970_0 .var "s3_divisor", 31 0;
v0x5767cf98aa50_0 .var "s3_sign", 0 0;
v0x5767cf98ab10_0 .var "s4_DX1", 63 0;
v0x5767cf98abf0_0 .var "s4_X", 31 0;
v0x5767cf98acd0_0 .var "s4_dividend", 39 0;
v0x5767cf98adb0_0 .var "s4_divisor", 31 0;
v0x5767cf98ae90_0 .var "s4_sign", 0 0;
v0x5767cf98af50_0 .var "s5_X1", 63 0;
v0x5767cf98b030_0 .var "s5_dividend", 39 0;
v0x5767cf98b110_0 .var "s5_divisor", 31 0;
v0x5767cf98b1f0_0 .var "s5_sign", 0 0;
v0x5767cf98b2b0_0 .var "s6_DX2", 63 0;
v0x5767cf98b390_0 .var "s6_X1", 31 0;
v0x5767cf98b470_0 .var "v0", 0 0;
v0x5767cf98b530_0 .var "v1", 0 0;
v0x5767cf98b5f0_0 .var "v2", 0 0;
v0x5767cf98b6b0_0 .var "v3", 0 0;
v0x5767cf98b770_0 .var "v4", 0 0;
v0x5767cf98b830_0 .var "v5", 0 0;
v0x5767cf98b8f0_0 .var "v6", 0 0;
v0x5767cf98b9b0_0 .var "v7", 0 0;
L_0x5767cf9c0150 .part v0x5767cf98a400_0, 13, 19;
L_0x5767cf9c0270 .concat [ 19 13 0 0], L_0x5767cf9c0150, L_0x7ac5a4f36138;
L_0x5767cf9c04c0 .part L_0x5767cf9c03b0, 0, 3;
L_0x5767cf9c0600 .part v0x5767cf9889c0_0, 16, 40;
L_0x5767cf9c06d0 .arith/sub 40, L_0x7ac5a4f361c8, L_0x5767cf9c0600;
L_0x5767cf9c0880 .functor MUXZ 40, L_0x5767cf9c0600, L_0x5767cf9c06d0, v0x5767cf9899f0_0, C4<>;
S_0x5767cf987fe0 .scope module, "lut_inst" "recip_lut" 12 86, 12 250 0, S_0x5767cf987d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "index";
    .port_info 1 /OUTPUT 32 "value";
v0x5767cf9882a0_0 .net "index", 2 0, L_0x5767cf9c04c0;  alias, 1 drivers
v0x5767cf9883a0_0 .var "value", 31 0;
E_0x5767cf988220 .event edge, v0x5767cf9882a0_0;
S_0x5767cf9884e0 .scope module, "lzc_inst" "lzc32" 12 63, 12 207 0, S_0x5767cf987d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /OUTPUT 5 "lzc";
v0x5767cf988780_0 .var "lzc", 4 0;
v0x5767cf988880_0 .net "x", 31 0, v0x5767cf98a1c0_0;  1 drivers
E_0x5767cf988700 .event edge, v0x5767cf988880_0;
S_0x5767cf98bb90 .scope module, "div3" "division" 11 68, 12 1 0, S_0x5767cf983400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "input_valid";
    .port_info 3 /INPUT 32 "divisor_data";
    .port_info 4 /INPUT 40 "dividend_data";
    .port_info 5 /OUTPUT 1 "quo_valid";
    .port_info 6 /OUTPUT 40 "quo_data";
L_0x5767cf9c0ae0 .functor BUFZ 1, v0x5767cf9821b0_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c0b50 .functor BUFZ 1, v0x5767cf98f820_0, C4<0>, C4<0>, C4<0>;
L_0x7ac5a4f36258 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c0e50 .functor AND 32, L_0x5767cf9c0ce0, L_0x7ac5a4f36258, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5767cf98c820_0 .var "Q", 71 0;
v0x5767cf98c900_0 .net "X_0", 31 0, v0x5767cf98c200_0;  1 drivers
v0x5767cf98c9f0_0 .net/2u *"_ivl_10", 31 0, L_0x7ac5a4f36258;  1 drivers
v0x5767cf98cac0_0 .net *"_ivl_12", 31 0, L_0x5767cf9c0e50;  1 drivers
L_0x7ac5a4f362a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf98cba0_0 .net *"_ivl_18", 39 0, L_0x7ac5a4f362a0;  1 drivers
v0x5767cf98ccd0_0 .net *"_ivl_21", 39 0, L_0x5767cf9c1120;  1 drivers
v0x5767cf98cdb0_0 .net *"_ivl_4", 31 0, L_0x5767cf9c0ce0;  1 drivers
v0x5767cf98ce90_0 .net *"_ivl_6", 18 0, L_0x5767cf9c0c10;  1 drivers
L_0x7ac5a4f36210 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf98cf70_0 .net *"_ivl_8", 12 0, L_0x7ac5a4f36210;  1 drivers
v0x5767cf98d050_0 .net "abs_q", 39 0, L_0x5767cf9c1050;  1 drivers
v0x5767cf98d130_0 .net "accept", 0 0, L_0x5767cf9c0ae0;  1 drivers
v0x5767cf98d1f0_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf98d290_0 .net "dividend_data", 39 0, L_0x5767cf9c1480;  1 drivers
v0x5767cf98d370_0 .net "divisor_data", 31 0, v0x5767cf981970_0;  alias, 1 drivers
v0x5767cf98d430_0 .var "final_X", 63 0;
v0x5767cf98d510_0 .var "final_dividend", 39 0;
v0x5767cf98d5f0_0 .var "final_dividend_reg", 39 0;
v0x5767cf98d6d0_0 .var "final_sign", 0 0;
v0x5767cf98d790_0 .var "final_sign_reg", 0 0;
v0x5767cf98d850_0 .var "final_sign_reg2", 0 0;
v0x5767cf98d910_0 .net "input_valid", 0 0, v0x5767cf9821b0_0;  alias, 1 drivers
v0x5767cf98d9b0_0 .net "lut_index", 2 0, L_0x5767cf9c0f10;  1 drivers
v0x5767cf98da70_0 .net "lz", 4 0, v0x5767cf98c5e0_0;  1 drivers
v0x5767cf98db40_0 .net "quo_data", 39 0, L_0x5767cf9c12d0;  alias, 1 drivers
v0x5767cf98dc00_0 .net "quo_valid", 0 0, L_0x5767cf9c0b50;  alias, 1 drivers
v0x5767cf98dcc0_0 .net "reset", 0 0, L_0x5767cf9c11c0;  1 drivers
v0x5767cf98dd80_0 .var "s1_div_zero", 0 0;
v0x5767cf98de40_0 .var/s "s1_dividend", 39 0;
v0x5767cf98df20_0 .var/s "s1_divisor", 31 0;
v0x5767cf98e000_0 .var "s1_divisor_abs", 31 0;
v0x5767cf98e0f0_0 .var "s1_sign", 0 0;
v0x5767cf98e190_0 .var "s2_dividend", 39 0;
v0x5767cf98e270_0 .var "s2_divisor", 31 0;
v0x5767cf98e560_0 .var "s2_sign", 0 0;
v0x5767cf98e620_0 .var "s3_X", 31 0;
v0x5767cf98e700_0 .var "s3_dividend", 39 0;
v0x5767cf98e7e0_0 .var "s3_divisor", 31 0;
v0x5767cf98e8c0_0 .var "s3_sign", 0 0;
v0x5767cf98e980_0 .var "s4_DX1", 63 0;
v0x5767cf98ea60_0 .var "s4_X", 31 0;
v0x5767cf98eb40_0 .var "s4_dividend", 39 0;
v0x5767cf98ec20_0 .var "s4_divisor", 31 0;
v0x5767cf98ed00_0 .var "s4_sign", 0 0;
v0x5767cf98edc0_0 .var "s5_X1", 63 0;
v0x5767cf98eea0_0 .var "s5_dividend", 39 0;
v0x5767cf98ef80_0 .var "s5_divisor", 31 0;
v0x5767cf98f060_0 .var "s5_sign", 0 0;
v0x5767cf98f120_0 .var "s6_DX2", 63 0;
v0x5767cf98f200_0 .var "s6_X1", 31 0;
v0x5767cf98f2e0_0 .var "v0", 0 0;
v0x5767cf98f3a0_0 .var "v1", 0 0;
v0x5767cf98f460_0 .var "v2", 0 0;
v0x5767cf98f520_0 .var "v3", 0 0;
v0x5767cf98f5e0_0 .var "v4", 0 0;
v0x5767cf98f6a0_0 .var "v5", 0 0;
v0x5767cf98f760_0 .var "v6", 0 0;
v0x5767cf98f820_0 .var "v7", 0 0;
L_0x5767cf9c0c10 .part v0x5767cf98e270_0, 13, 19;
L_0x5767cf9c0ce0 .concat [ 19 13 0 0], L_0x5767cf9c0c10, L_0x7ac5a4f36210;
L_0x5767cf9c0f10 .part L_0x5767cf9c0e50, 0, 3;
L_0x5767cf9c1050 .part v0x5767cf98c820_0, 16, 40;
L_0x5767cf9c1120 .arith/sub 40, L_0x7ac5a4f362a0, L_0x5767cf9c1050;
L_0x5767cf9c12d0 .functor MUXZ 40, L_0x5767cf9c1050, L_0x5767cf9c1120, v0x5767cf98d850_0, C4<>;
S_0x5767cf98be20 .scope module, "lut_inst" "recip_lut" 12 86, 12 250 0, S_0x5767cf98bb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "index";
    .port_info 1 /OUTPUT 32 "value";
v0x5767cf98c100_0 .net "index", 2 0, L_0x5767cf9c0f10;  alias, 1 drivers
v0x5767cf98c200_0 .var "value", 31 0;
E_0x5767cf98c080 .event edge, v0x5767cf98c100_0;
S_0x5767cf98c340 .scope module, "lzc_inst" "lzc32" 12 63, 12 207 0, S_0x5767cf98bb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /OUTPUT 5 "lzc";
v0x5767cf98c5e0_0 .var "lzc", 4 0;
v0x5767cf98c6e0_0 .net "x", 31 0, v0x5767cf98e000_0;  1 drivers
E_0x5767cf98c560 .event edge, v0x5767cf98c6e0_0;
S_0x5767cf98fa00 .scope module, "div4" "division" 11 78, 12 1 0, S_0x5767cf983400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "input_valid";
    .port_info 3 /INPUT 32 "divisor_data";
    .port_info 4 /INPUT 40 "dividend_data";
    .port_info 5 /OUTPUT 1 "quo_valid";
    .port_info 6 /OUTPUT 40 "quo_data";
L_0x5767cf9c1570 .functor BUFZ 1, v0x5767cf9821b0_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c15e0 .functor BUFZ 1, v0x5767cf993770_0, C4<0>, C4<0>, C4<0>;
L_0x7ac5a4f36330 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c18e0 .functor AND 32, L_0x5767cf9c1770, L_0x7ac5a4f36330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5767cf990690_0 .var "Q", 71 0;
v0x5767cf990770_0 .net "X_0", 31 0, v0x5767cf990070_0;  1 drivers
v0x5767cf990830_0 .net/2u *"_ivl_10", 31 0, L_0x7ac5a4f36330;  1 drivers
v0x5767cf990900_0 .net *"_ivl_12", 31 0, L_0x5767cf9c18e0;  1 drivers
L_0x7ac5a4f36378 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf9909e0_0 .net *"_ivl_18", 39 0, L_0x7ac5a4f36378;  1 drivers
v0x5767cf990b10_0 .net *"_ivl_21", 39 0, L_0x5767cf9c1c00;  1 drivers
v0x5767cf990bf0_0 .net *"_ivl_4", 31 0, L_0x5767cf9c1770;  1 drivers
v0x5767cf990cd0_0 .net *"_ivl_6", 18 0, L_0x5767cf9c16a0;  1 drivers
L_0x7ac5a4f362e8 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf990db0_0 .net *"_ivl_8", 12 0, L_0x7ac5a4f362e8;  1 drivers
v0x5767cf990e90_0 .net "abs_q", 39 0, L_0x5767cf9c1b30;  1 drivers
v0x5767cf990f70_0 .net "accept", 0 0, L_0x5767cf9c1570;  1 drivers
v0x5767cf991030_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf9910d0_0 .net "dividend_data", 39 0, L_0x5767cf9c1f30;  1 drivers
v0x5767cf9911b0_0 .net "divisor_data", 31 0, v0x5767cf981970_0;  alias, 1 drivers
v0x5767cf991270_0 .var "final_X", 63 0;
v0x5767cf991350_0 .var "final_dividend", 39 0;
v0x5767cf991430_0 .var "final_dividend_reg", 39 0;
v0x5767cf991620_0 .var "final_sign", 0 0;
v0x5767cf9916e0_0 .var "final_sign_reg", 0 0;
v0x5767cf9917a0_0 .var "final_sign_reg2", 0 0;
v0x5767cf991860_0 .net "input_valid", 0 0, v0x5767cf9821b0_0;  alias, 1 drivers
v0x5767cf991900_0 .net "lut_index", 2 0, L_0x5767cf9c19f0;  1 drivers
v0x5767cf9919c0_0 .net "lz", 4 0, v0x5767cf990450_0;  1 drivers
v0x5767cf991a90_0 .net "quo_data", 39 0, L_0x5767cf9c1db0;  alias, 1 drivers
v0x5767cf991b50_0 .net "quo_valid", 0 0, L_0x5767cf9c15e0;  alias, 1 drivers
v0x5767cf991c10_0 .net "reset", 0 0, L_0x5767cf9c1ca0;  1 drivers
v0x5767cf991cd0_0 .var "s1_div_zero", 0 0;
v0x5767cf991d90_0 .var/s "s1_dividend", 39 0;
v0x5767cf991e70_0 .var/s "s1_divisor", 31 0;
v0x5767cf991f50_0 .var "s1_divisor_abs", 31 0;
v0x5767cf992040_0 .var "s1_sign", 0 0;
v0x5767cf9920e0_0 .var "s2_dividend", 39 0;
v0x5767cf9921c0_0 .var "s2_divisor", 31 0;
v0x5767cf9924b0_0 .var "s2_sign", 0 0;
v0x5767cf992570_0 .var "s3_X", 31 0;
v0x5767cf992650_0 .var "s3_dividend", 39 0;
v0x5767cf992730_0 .var "s3_divisor", 31 0;
v0x5767cf992810_0 .var "s3_sign", 0 0;
v0x5767cf9928d0_0 .var "s4_DX1", 63 0;
v0x5767cf9929b0_0 .var "s4_X", 31 0;
v0x5767cf992a90_0 .var "s4_dividend", 39 0;
v0x5767cf992b70_0 .var "s4_divisor", 31 0;
v0x5767cf992c50_0 .var "s4_sign", 0 0;
v0x5767cf992d10_0 .var "s5_X1", 63 0;
v0x5767cf992df0_0 .var "s5_dividend", 39 0;
v0x5767cf992ed0_0 .var "s5_divisor", 31 0;
v0x5767cf992fb0_0 .var "s5_sign", 0 0;
v0x5767cf993070_0 .var "s6_DX2", 63 0;
v0x5767cf993150_0 .var "s6_X1", 31 0;
v0x5767cf993230_0 .var "v0", 0 0;
v0x5767cf9932f0_0 .var "v1", 0 0;
v0x5767cf9933b0_0 .var "v2", 0 0;
v0x5767cf993470_0 .var "v3", 0 0;
v0x5767cf993530_0 .var "v4", 0 0;
v0x5767cf9935f0_0 .var "v5", 0 0;
v0x5767cf9936b0_0 .var "v6", 0 0;
v0x5767cf993770_0 .var "v7", 0 0;
L_0x5767cf9c16a0 .part v0x5767cf9921c0_0, 13, 19;
L_0x5767cf9c1770 .concat [ 19 13 0 0], L_0x5767cf9c16a0, L_0x7ac5a4f362e8;
L_0x5767cf9c19f0 .part L_0x5767cf9c18e0, 0, 3;
L_0x5767cf9c1b30 .part v0x5767cf990690_0, 16, 40;
L_0x5767cf9c1c00 .arith/sub 40, L_0x7ac5a4f36378, L_0x5767cf9c1b30;
L_0x5767cf9c1db0 .functor MUXZ 40, L_0x5767cf9c1b30, L_0x5767cf9c1c00, v0x5767cf9917a0_0, C4<>;
S_0x5767cf98fc90 .scope module, "lut_inst" "recip_lut" 12 86, 12 250 0, S_0x5767cf98fa00;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "index";
    .port_info 1 /OUTPUT 32 "value";
v0x5767cf98ff70_0 .net "index", 2 0, L_0x5767cf9c19f0;  alias, 1 drivers
v0x5767cf990070_0 .var "value", 31 0;
E_0x5767cf98fef0 .event edge, v0x5767cf98ff70_0;
S_0x5767cf9901b0 .scope module, "lzc_inst" "lzc32" 12 63, 12 207 0, S_0x5767cf98fa00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /OUTPUT 5 "lzc";
v0x5767cf990450_0 .var "lzc", 4 0;
v0x5767cf990550_0 .net "x", 31 0, v0x5767cf991f50_0;  1 drivers
E_0x5767cf9903d0 .event edge, v0x5767cf990550_0;
S_0x5767cf993950 .scope module, "div5" "division" 11 88, 12 1 0, S_0x5767cf983400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "input_valid";
    .port_info 3 /INPUT 32 "divisor_data";
    .port_info 4 /INPUT 40 "dividend_data";
    .port_info 5 /OUTPUT 1 "quo_valid";
    .port_info 6 /OUTPUT 40 "quo_data";
L_0x5767cf9c2070 .functor BUFZ 1, v0x5767cf9821b0_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c20e0 .functor BUFZ 1, v0x5767cf9974f0_0, C4<0>, C4<0>, C4<0>;
L_0x7ac5a4f36408 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c23e0 .functor AND 32, L_0x5767cf9c2270, L_0x7ac5a4f36408, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5767cf9944f0_0 .var "Q", 71 0;
v0x5767cf9945d0_0 .net "X_0", 31 0, v0x5767cf993f20_0;  1 drivers
v0x5767cf9946c0_0 .net/2u *"_ivl_10", 31 0, L_0x7ac5a4f36408;  1 drivers
v0x5767cf994790_0 .net *"_ivl_12", 31 0, L_0x5767cf9c23e0;  1 drivers
L_0x7ac5a4f36450 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf994870_0 .net *"_ivl_18", 39 0, L_0x7ac5a4f36450;  1 drivers
v0x5767cf9949a0_0 .net *"_ivl_21", 39 0, L_0x5767cf9c2700;  1 drivers
v0x5767cf994a80_0 .net *"_ivl_4", 31 0, L_0x5767cf9c2270;  1 drivers
v0x5767cf994b60_0 .net *"_ivl_6", 18 0, L_0x5767cf9c21a0;  1 drivers
L_0x7ac5a4f363c0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf994c40_0 .net *"_ivl_8", 12 0, L_0x7ac5a4f363c0;  1 drivers
v0x5767cf994d20_0 .net "abs_q", 39 0, L_0x5767cf9c2630;  1 drivers
v0x5767cf994e00_0 .net "accept", 0 0, L_0x5767cf9c2070;  1 drivers
v0x5767cf994ec0_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf994f60_0 .net "dividend_data", 39 0, L_0x5767cf9c2a70;  1 drivers
v0x5767cf995040_0 .net "divisor_data", 31 0, v0x5767cf981970_0;  alias, 1 drivers
v0x5767cf995100_0 .var "final_X", 63 0;
v0x5767cf9951e0_0 .var "final_dividend", 39 0;
v0x5767cf9952c0_0 .var "final_dividend_reg", 39 0;
v0x5767cf9953a0_0 .var "final_sign", 0 0;
v0x5767cf995460_0 .var "final_sign_reg", 0 0;
v0x5767cf995520_0 .var "final_sign_reg2", 0 0;
v0x5767cf9955e0_0 .net "input_valid", 0 0, v0x5767cf9821b0_0;  alias, 1 drivers
v0x5767cf995680_0 .net "lut_index", 2 0, L_0x5767cf9c24f0;  1 drivers
v0x5767cf995740_0 .net "lz", 4 0, v0x5767cf9942b0_0;  1 drivers
v0x5767cf995810_0 .net "quo_data", 39 0, L_0x5767cf9c28b0;  alias, 1 drivers
v0x5767cf9958d0_0 .net "quo_valid", 0 0, L_0x5767cf9c20e0;  alias, 1 drivers
v0x5767cf995990_0 .net "reset", 0 0, L_0x5767cf9c27a0;  1 drivers
v0x5767cf995a50_0 .var "s1_div_zero", 0 0;
v0x5767cf995b10_0 .var/s "s1_dividend", 39 0;
v0x5767cf995bf0_0 .var/s "s1_divisor", 31 0;
v0x5767cf995cd0_0 .var "s1_divisor_abs", 31 0;
v0x5767cf995dc0_0 .var "s1_sign", 0 0;
v0x5767cf995e60_0 .var "s2_dividend", 39 0;
v0x5767cf995f40_0 .var "s2_divisor", 31 0;
v0x5767cf996230_0 .var "s2_sign", 0 0;
v0x5767cf9962f0_0 .var "s3_X", 31 0;
v0x5767cf9963d0_0 .var "s3_dividend", 39 0;
v0x5767cf9964b0_0 .var "s3_divisor", 31 0;
v0x5767cf996590_0 .var "s3_sign", 0 0;
v0x5767cf996650_0 .var "s4_DX1", 63 0;
v0x5767cf996730_0 .var "s4_X", 31 0;
v0x5767cf996810_0 .var "s4_dividend", 39 0;
v0x5767cf9968f0_0 .var "s4_divisor", 31 0;
v0x5767cf9969d0_0 .var "s4_sign", 0 0;
v0x5767cf996a90_0 .var "s5_X1", 63 0;
v0x5767cf996b70_0 .var "s5_dividend", 39 0;
v0x5767cf996c50_0 .var "s5_divisor", 31 0;
v0x5767cf996d30_0 .var "s5_sign", 0 0;
v0x5767cf996df0_0 .var "s6_DX2", 63 0;
v0x5767cf996ed0_0 .var "s6_X1", 31 0;
v0x5767cf996fb0_0 .var "v0", 0 0;
v0x5767cf997070_0 .var "v1", 0 0;
v0x5767cf997130_0 .var "v2", 0 0;
v0x5767cf9971f0_0 .var "v3", 0 0;
v0x5767cf9972b0_0 .var "v4", 0 0;
v0x5767cf997370_0 .var "v5", 0 0;
v0x5767cf997430_0 .var "v6", 0 0;
v0x5767cf9974f0_0 .var "v7", 0 0;
L_0x5767cf9c21a0 .part v0x5767cf995f40_0, 13, 19;
L_0x5767cf9c2270 .concat [ 19 13 0 0], L_0x5767cf9c21a0, L_0x7ac5a4f363c0;
L_0x5767cf9c24f0 .part L_0x5767cf9c23e0, 0, 3;
L_0x5767cf9c2630 .part v0x5767cf9944f0_0, 16, 40;
L_0x5767cf9c2700 .arith/sub 40, L_0x7ac5a4f36450, L_0x5767cf9c2630;
L_0x5767cf9c28b0 .functor MUXZ 40, L_0x5767cf9c2630, L_0x5767cf9c2700, v0x5767cf995520_0, C4<>;
S_0x5767cf993b90 .scope module, "lut_inst" "recip_lut" 12 86, 12 250 0, S_0x5767cf993950;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "index";
    .port_info 1 /OUTPUT 32 "value";
v0x5767cf993e20_0 .net "index", 2 0, L_0x5767cf9c24f0;  alias, 1 drivers
v0x5767cf993f20_0 .var "value", 31 0;
E_0x5767cf993da0 .event edge, v0x5767cf993e20_0;
S_0x5767cf994060 .scope module, "lzc_inst" "lzc32" 12 63, 12 207 0, S_0x5767cf993950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /OUTPUT 5 "lzc";
v0x5767cf9942b0_0 .var "lzc", 4 0;
v0x5767cf9943b0_0 .net "x", 31 0, v0x5767cf995cd0_0;  1 drivers
E_0x5767cf994230 .event edge, v0x5767cf9943b0_0;
S_0x5767cf9976d0 .scope module, "div6" "division" 11 98, 12 1 0, S_0x5767cf983400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "input_valid";
    .port_info 3 /INPUT 32 "divisor_data";
    .port_info 4 /INPUT 40 "dividend_data";
    .port_info 5 /OUTPUT 1 "quo_valid";
    .port_info 6 /OUTPUT 40 "quo_data";
L_0x5767cf9c2b60 .functor BUFZ 1, v0x5767cf9821b0_0, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c2bd0 .functor BUFZ 1, v0x5767cf99b310_0, C4<0>, C4<0>, C4<0>;
L_0x7ac5a4f364e0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
L_0x5767cf9c2ea0 .functor AND 32, L_0x5767cf9c2d30, L_0x7ac5a4f364e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5767cf998310_0 .var "Q", 71 0;
v0x5767cf9983f0_0 .net "X_0", 31 0, v0x5767cf997cf0_0;  1 drivers
v0x5767cf9984e0_0 .net/2u *"_ivl_10", 31 0, L_0x7ac5a4f364e0;  1 drivers
v0x5767cf9985b0_0 .net *"_ivl_12", 31 0, L_0x5767cf9c2ea0;  1 drivers
L_0x7ac5a4f36528 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf998690_0 .net *"_ivl_18", 39 0, L_0x7ac5a4f36528;  1 drivers
v0x5767cf9987c0_0 .net *"_ivl_21", 39 0, L_0x5767cf9c31c0;  1 drivers
v0x5767cf9988a0_0 .net *"_ivl_4", 31 0, L_0x5767cf9c2d30;  1 drivers
v0x5767cf998980_0 .net *"_ivl_6", 18 0, L_0x5767cf9c2c90;  1 drivers
L_0x7ac5a4f36498 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x5767cf998a60_0 .net *"_ivl_8", 12 0, L_0x7ac5a4f36498;  1 drivers
v0x5767cf998b40_0 .net "abs_q", 39 0, L_0x5767cf9c30f0;  1 drivers
v0x5767cf998c20_0 .net "accept", 0 0, L_0x5767cf9c2b60;  1 drivers
v0x5767cf998ce0_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf998d80_0 .net "dividend_data", 39 0, L_0x5767cf9c34f0;  1 drivers
v0x5767cf998e60_0 .net "divisor_data", 31 0, v0x5767cf981970_0;  alias, 1 drivers
v0x5767cf998f20_0 .var "final_X", 63 0;
v0x5767cf999000_0 .var "final_dividend", 39 0;
v0x5767cf9990e0_0 .var "final_dividend_reg", 39 0;
v0x5767cf9991c0_0 .var "final_sign", 0 0;
v0x5767cf999280_0 .var "final_sign_reg", 0 0;
v0x5767cf999340_0 .var "final_sign_reg2", 0 0;
v0x5767cf999400_0 .net "input_valid", 0 0, v0x5767cf9821b0_0;  alias, 1 drivers
v0x5767cf9994a0_0 .net "lut_index", 2 0, L_0x5767cf9c2fb0;  1 drivers
v0x5767cf999560_0 .net "lz", 4 0, v0x5767cf9980d0_0;  1 drivers
v0x5767cf999630_0 .net "quo_data", 39 0, L_0x5767cf9c3370;  alias, 1 drivers
v0x5767cf9996f0_0 .net "quo_valid", 0 0, L_0x5767cf9c2bd0;  alias, 1 drivers
v0x5767cf9997b0_0 .net "reset", 0 0, L_0x5767cf9c3260;  1 drivers
v0x5767cf999870_0 .var "s1_div_zero", 0 0;
v0x5767cf999930_0 .var/s "s1_dividend", 39 0;
v0x5767cf999a10_0 .var/s "s1_divisor", 31 0;
v0x5767cf999af0_0 .var "s1_divisor_abs", 31 0;
v0x5767cf999be0_0 .var "s1_sign", 0 0;
v0x5767cf999c80_0 .var "s2_dividend", 39 0;
v0x5767cf999d60_0 .var "s2_divisor", 31 0;
v0x5767cf99a050_0 .var "s2_sign", 0 0;
v0x5767cf99a110_0 .var "s3_X", 31 0;
v0x5767cf99a1f0_0 .var "s3_dividend", 39 0;
v0x5767cf99a2d0_0 .var "s3_divisor", 31 0;
v0x5767cf99a3b0_0 .var "s3_sign", 0 0;
v0x5767cf99a470_0 .var "s4_DX1", 63 0;
v0x5767cf99a550_0 .var "s4_X", 31 0;
v0x5767cf99a630_0 .var "s4_dividend", 39 0;
v0x5767cf99a710_0 .var "s4_divisor", 31 0;
v0x5767cf99a7f0_0 .var "s4_sign", 0 0;
v0x5767cf99a8b0_0 .var "s5_X1", 63 0;
v0x5767cf99a990_0 .var "s5_dividend", 39 0;
v0x5767cf99aa70_0 .var "s5_divisor", 31 0;
v0x5767cf99ab50_0 .var "s5_sign", 0 0;
v0x5767cf99ac10_0 .var "s6_DX2", 63 0;
v0x5767cf99acf0_0 .var "s6_X1", 31 0;
v0x5767cf99add0_0 .var "v0", 0 0;
v0x5767cf99ae90_0 .var "v1", 0 0;
v0x5767cf99af50_0 .var "v2", 0 0;
v0x5767cf99b010_0 .var "v3", 0 0;
v0x5767cf99b0d0_0 .var "v4", 0 0;
v0x5767cf99b190_0 .var "v5", 0 0;
v0x5767cf99b250_0 .var "v6", 0 0;
v0x5767cf99b310_0 .var "v7", 0 0;
L_0x5767cf9c2c90 .part v0x5767cf999d60_0, 13, 19;
L_0x5767cf9c2d30 .concat [ 19 13 0 0], L_0x5767cf9c2c90, L_0x7ac5a4f36498;
L_0x5767cf9c2fb0 .part L_0x5767cf9c2ea0, 0, 3;
L_0x5767cf9c30f0 .part v0x5767cf998310_0, 16, 40;
L_0x5767cf9c31c0 .arith/sub 40, L_0x7ac5a4f36528, L_0x5767cf9c30f0;
L_0x5767cf9c3370 .functor MUXZ 40, L_0x5767cf9c30f0, L_0x5767cf9c31c0, v0x5767cf999340_0, C4<>;
S_0x5767cf997910 .scope module, "lut_inst" "recip_lut" 12 86, 12 250 0, S_0x5767cf9976d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "index";
    .port_info 1 /OUTPUT 32 "value";
v0x5767cf997bf0_0 .net "index", 2 0, L_0x5767cf9c2fb0;  alias, 1 drivers
v0x5767cf997cf0_0 .var "value", 31 0;
E_0x5767cf997b70 .event edge, v0x5767cf997bf0_0;
S_0x5767cf997e30 .scope module, "lzc_inst" "lzc32" 12 63, 12 207 0, S_0x5767cf9976d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /OUTPUT 5 "lzc";
v0x5767cf9980d0_0 .var "lzc", 4 0;
v0x5767cf9981d0_0 .net "x", 31 0, v0x5767cf999af0_0;  1 drivers
E_0x5767cf998050 .event edge, v0x5767cf9981d0_0;
S_0x5767cf99e1c0 .scope module, "stage5" "lambdagen_s5" 7 246, 13 1 0, S_0x5767cf92fea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "l1_s4";
    .port_info 3 /INPUT 32 "l2_s4";
    .port_info 4 /INPUT 32 "dl1x_s4";
    .port_info 5 /INPUT 32 "dl2x_s4";
    .port_info 6 /INPUT 32 "dl1y_s4";
    .port_info 7 /INPUT 32 "dl2y_s4";
    .port_info 8 /INPUT 16 "tID_s4";
    .port_info 9 /INPUT 16 "z1_s4";
    .port_info 10 /INPUT 16 "z2_s4";
    .port_info 11 /INPUT 16 "z3_s4";
    .port_info 12 /INPUT 1 "valid";
    .port_info 13 /INPUT 1 "stall";
    .port_info 14 /OUTPUT 32 "l1z1_s5";
    .port_info 15 /OUTPUT 32 "l2z2_s5";
    .port_info 16 /OUTPUT 32 "l3z3_s5";
    .port_info 17 /OUTPUT 32 "dlx1z1_s5";
    .port_info 18 /OUTPUT 32 "dlx2z2_s5";
    .port_info 19 /OUTPUT 32 "dlx3z3_s5";
    .port_info 20 /OUTPUT 32 "dly1z1_s5";
    .port_info 21 /OUTPUT 32 "dly2z2_s5";
    .port_info 22 /OUTPUT 32 "dly3z3_s5";
    .port_info 23 /OUTPUT 32 "l1_s5";
    .port_info 24 /OUTPUT 32 "l2_s5";
    .port_info 25 /OUTPUT 32 "dl1x_s5";
    .port_info 26 /OUTPUT 32 "dl2x_s5";
    .port_info 27 /OUTPUT 32 "dl1y_s5";
    .port_info 28 /OUTPUT 32 "dl2y_s5";
    .port_info 29 /OUTPUT 16 "z1_s5";
    .port_info 30 /OUTPUT 16 "z2_s5";
    .port_info 31 /OUTPUT 16 "z3_s5";
    .port_info 32 /OUTPUT 16 "tID_s5";
    .port_info 33 /OUTPUT 1 "ovalid";
P_0x5767cf99e350 .param/l "IDWIDTH" 0 13 5, +C4<00000000000000000000000000010000>;
P_0x5767cf99e390 .param/l "LWIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
P_0x5767cf99e3d0 .param/l "XWIDTH" 0 13 3, +C4<00000000000000000000000000001001>;
P_0x5767cf99e410 .param/l "YWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
P_0x5767cf99e450 .param/l "ZWIDTH" 0 13 2, +C4<00000000000000000000000000010000>;
v0x5767cf99ea30_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf99eaf0_0 .net/s "dl1x_s4", 31 0, v0x5767cf99bf00_0;  alias, 1 drivers
v0x5767cf99ebe0_0 .var/s "dl1x_s5", 31 0;
v0x5767cf99ecb0_0 .net/s "dl1y_s4", 31 0, v0x5767cf99c130_0;  alias, 1 drivers
v0x5767cf99eda0_0 .var/s "dl1y_s5", 31 0;
v0x5767cf99eeb0_0 .net/s "dl2x_s4", 31 0, v0x5767cf99c3c0_0;  alias, 1 drivers
v0x5767cf99ef70_0 .var/s "dl2x_s5", 31 0;
v0x5767cf99f030_0 .net/s "dl2y_s4", 31 0, v0x5767cf99c650_0;  alias, 1 drivers
v0x5767cf99f120_0 .var/s "dl2y_s5", 31 0;
v0x5767cf99f1e0_0 .var/s "dlx1z1_s5", 31 0;
v0x5767cf99f2c0_0 .var/s "dlx2z2_s5", 31 0;
v0x5767cf99f3a0_0 .var/s "dlx3z3_s5", 31 0;
v0x5767cf99f480_0 .var/s "dly1z1_s5", 31 0;
v0x5767cf99f560_0 .var/s "dly2z2_s5", 31 0;
v0x5767cf99f640_0 .var/s "dly3z3_s5", 31 0;
v0x5767cf99f720_0 .net/s "l1_s4", 31 0, v0x5767cf99c7f0_0;  alias, 1 drivers
v0x5767cf99f810_0 .var/s "l1_s5", 31 0;
v0x5767cf99f8d0_0 .var/s "l1z1_s5", 31 0;
v0x5767cf99f9b0_0 .net/s "l2_s4", 31 0, v0x5767cf99c8d0_0;  alias, 1 drivers
v0x5767cf99faa0_0 .var/s "l2_s5", 31 0;
v0x5767cf99fb60_0 .var/s "l2z2_s5", 31 0;
v0x5767cf99fc40_0 .var/s "l3z3_s5", 31 0;
v0x5767cf99fd20_0 .var "ovalid", 0 0;
v0x5767cf99fde0_0 .net "rst", 0 0, v0x5767cf9aed90_0;  alias, 1 drivers
v0x5767cf99fe80_0 .net "stall", 0 0, v0x5767cf85a450_0;  alias, 1 drivers
v0x5767cf99ff20_0 .net "tID_s4", 15 0, v0x5767cf99d390_0;  alias, 1 drivers
v0x5767cf9a0010_0 .var "tID_s5", 15 0;
v0x5767cf9a00d0_0 .net "valid", 0 0, v0x5767cf99c9b0_0;  alias, 1 drivers
v0x5767cf9a01a0_0 .net/s "z1_s4", 15 0, v0x5767cf99d740_0;  alias, 1 drivers
v0x5767cf9a0270_0 .var/s "z1_s5", 15 0;
v0x5767cf9a0330_0 .net/s "z2_s4", 15 0, v0x5767cf99d9b0_0;  alias, 1 drivers
v0x5767cf9a0420_0 .var/s "z2_s5", 15 0;
v0x5767cf9a04e0_0 .net/s "z3_s4", 15 0, v0x5767cf99dc20_0;  alias, 1 drivers
v0x5767cf9a07e0_0 .var/s "z3_s5", 15 0;
S_0x5767cf9a0ce0 .scope module, "stage6" "lambdagen_s6" 7 271, 14 1 0, S_0x5767cf92fea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "l1z1_s5";
    .port_info 3 /INPUT 32 "l2z2_s5";
    .port_info 4 /INPUT 32 "l3z3_s5";
    .port_info 5 /INPUT 32 "dlx1z1_s5";
    .port_info 6 /INPUT 32 "dlx2z2_s5";
    .port_info 7 /INPUT 32 "dlx3z3_s5";
    .port_info 8 /INPUT 32 "dly1z1_s5";
    .port_info 9 /INPUT 32 "dly2z2_s5";
    .port_info 10 /INPUT 32 "dly3z3_s5";
    .port_info 11 /INPUT 32 "l1_s5";
    .port_info 12 /INPUT 32 "l2_s5";
    .port_info 13 /INPUT 32 "dl1x_s5";
    .port_info 14 /INPUT 32 "dl2x_s5";
    .port_info 15 /INPUT 32 "dl1y_s5";
    .port_info 16 /INPUT 32 "dl2y_s5";
    .port_info 17 /INPUT 16 "z1_s5";
    .port_info 18 /INPUT 16 "z2_s5";
    .port_info 19 /INPUT 16 "z3_s5";
    .port_info 20 /INPUT 16 "tID_s5";
    .port_info 21 /INPUT 1 "valid";
    .port_info 22 /INPUT 1 "stall";
    .port_info 23 /OUTPUT 32 "z_";
    .port_info 24 /OUTPUT 32 "dzx";
    .port_info 25 /OUTPUT 32 "dzy";
    .port_info 26 /OUTPUT 32 "l1_s6";
    .port_info 27 /OUTPUT 32 "l2_s6";
    .port_info 28 /OUTPUT 32 "dl1x_s6";
    .port_info 29 /OUTPUT 32 "dl2x_s6";
    .port_info 30 /OUTPUT 32 "dl1y_s6";
    .port_info 31 /OUTPUT 32 "dl2y_s6";
    .port_info 32 /OUTPUT 16 "z1_s6";
    .port_info 33 /OUTPUT 16 "z2_s6";
    .port_info 34 /OUTPUT 16 "z3_s6";
    .port_info 35 /OUTPUT 16 "tID_s6";
    .port_info 36 /OUTPUT 1 "ovalid";
P_0x5767cf9a0e70 .param/l "IDWIDTH" 0 14 5, +C4<00000000000000000000000000010000>;
P_0x5767cf9a0eb0 .param/l "LWIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
P_0x5767cf9a0ef0 .param/l "XWIDTH" 0 14 3, +C4<00000000000000000000000000001001>;
P_0x5767cf9a0f30 .param/l "YWIDTH" 0 14 4, +C4<00000000000000000000000000001000>;
P_0x5767cf9a0f70 .param/l "ZWIDTH" 0 14 2, +C4<00000000000000000000000000010000>;
v0x5767cf9a1780_0 .net "clk", 0 0, v0x5767cf9ae660_0;  alias, 1 drivers
v0x5767cf9a1840_0 .net/s "dl1x_s5", 31 0, v0x5767cf99ebe0_0;  alias, 1 drivers
v0x5767cf9a1930_0 .var/s "dl1x_s6", 31 0;
v0x5767cf9a1a00_0 .net/s "dl1y_s5", 31 0, v0x5767cf99eda0_0;  alias, 1 drivers
v0x5767cf9a1af0_0 .var/s "dl1y_s6", 31 0;
v0x5767cf9a1bb0_0 .net/s "dl2x_s5", 31 0, v0x5767cf99ef70_0;  alias, 1 drivers
v0x5767cf9a1c70_0 .var/s "dl2x_s6", 31 0;
v0x5767cf9a1d30_0 .net/s "dl2y_s5", 31 0, v0x5767cf99f120_0;  alias, 1 drivers
v0x5767cf9a1e20_0 .var/s "dl2y_s6", 31 0;
v0x5767cf9a1ee0_0 .net/s "dlx1z1_s5", 31 0, v0x5767cf99f1e0_0;  alias, 1 drivers
v0x5767cf9a1fd0_0 .net/s "dlx2z2_s5", 31 0, v0x5767cf99f2c0_0;  alias, 1 drivers
v0x5767cf9a20a0_0 .net/s "dlx3z3_s5", 31 0, v0x5767cf99f3a0_0;  alias, 1 drivers
v0x5767cf9a2170_0 .net/s "dly1z1_s5", 31 0, v0x5767cf99f480_0;  alias, 1 drivers
v0x5767cf9a2240_0 .net/s "dly2z2_s5", 31 0, v0x5767cf99f560_0;  alias, 1 drivers
v0x5767cf9a2310_0 .net/s "dly3z3_s5", 31 0, v0x5767cf99f640_0;  alias, 1 drivers
v0x5767cf9a23e0_0 .var "dzx", 31 0;
v0x5767cf9a24a0_0 .var "dzy", 31 0;
v0x5767cf9a2580_0 .net/s "l1_s5", 31 0, v0x5767cf99f810_0;  alias, 1 drivers
v0x5767cf9a2670_0 .var/s "l1_s6", 31 0;
v0x5767cf9a2730_0 .net/s "l1z1_s5", 31 0, v0x5767cf99f8d0_0;  alias, 1 drivers
v0x5767cf9a2820_0 .net/s "l2_s5", 31 0, v0x5767cf99faa0_0;  alias, 1 drivers
v0x5767cf9a28f0_0 .var/s "l2_s6", 31 0;
v0x5767cf9a29b0_0 .net/s "l2z2_s5", 31 0, v0x5767cf99fb60_0;  alias, 1 drivers
v0x5767cf9a2aa0_0 .net/s "l3z3_s5", 31 0, v0x5767cf99fc40_0;  alias, 1 drivers
v0x5767cf9a2b70_0 .var "ovalid", 0 0;
v0x5767cf9a2c40_0 .net "rst", 0 0, v0x5767cf9aed90_0;  alias, 1 drivers
v0x5767cf9a2ce0_0 .net "stall", 0 0, v0x5767cf85a450_0;  alias, 1 drivers
v0x5767cf9a2d80_0 .net "tID_s5", 15 0, v0x5767cf9a0010_0;  alias, 1 drivers
v0x5767cf9a2e50_0 .var "tID_s6", 15 0;
v0x5767cf9a2ef0_0 .net "valid", 0 0, v0x5767cf99fd20_0;  alias, 1 drivers
v0x5767cf9a2fc0_0 .net/s "z1_s5", 15 0, v0x5767cf9a0270_0;  alias, 1 drivers
v0x5767cf9a3090_0 .var/s "z1_s6", 15 0;
v0x5767cf9a3150_0 .net/s "z2_s5", 15 0, v0x5767cf9a0420_0;  alias, 1 drivers
v0x5767cf9a3450_0 .var/s "z2_s6", 15 0;
v0x5767cf9a3510_0 .net/s "z3_s5", 15 0, v0x5767cf9a07e0_0;  alias, 1 drivers
v0x5767cf9a3600_0 .var/s "z3_s6", 15 0;
v0x5767cf9a36c0_0 .var "z_", 31 0;
S_0x5767cf9ade50 .scope task, "send_triangle_packet" "send_triangle_packet" 3 71, 3 71 0, S_0x5767cf95baf0;
 .timescale -9 -12;
v0x5767cf9ae030_0 .var/i "j", 31 0;
v0x5767cf9ae0d0_0 .var "word0", 31 0;
v0x5767cf9ae170_0 .var "word1", 31 0;
v0x5767cf9ae210_0 .var "word2", 31 0;
v0x5767cf9ae2b0_0 .var "word3", 31 0;
E_0x5767cf979800 .event edge, v0x5767cf97bff0_0;
TD_tb_lg_top.send_triangle_packet ;
    %vpi_call/w 3 75 "$display", "\012[%0t] Sending triangle packet...", $time {0 0 0};
T_1.2 ;
    %load/vec4 v0x5767cf9aefc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_0x5767cf979800;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ae030_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x5767cf9ae030_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %wait E_0x5767cf75c130;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf9af0b0_0, 0;
    %load/vec4 v0x5767cf9ae030_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5767cf9aeed0_0, 0;
    %load/vec4 v0x5767cf9ae030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v0x5767cf9ae0d0_0;
    %assign/vec4 v0x5767cf9aee30_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v0x5767cf9ae170_0;
    %assign/vec4 v0x5767cf9aee30_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v0x5767cf9ae210_0;
    %assign/vec4 v0x5767cf9aee30_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x5767cf9ae2b0_0;
    %assign/vec4 v0x5767cf9aee30_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %vpi_call/w 3 93 "$display", "[%0t] TX Word %0d: 0x%08h, TLAST=%b", $time, v0x5767cf9ae030_0, v0x5767cf9aee30_0, v0x5767cf9aeed0_0 {0 0 0};
T_1.11 ;
    %load/vec4 v0x5767cf9aefc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.12, 6;
    %wait E_0x5767cf979800;
    %jmp T_1.11;
T_1.12 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9ae030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5767cf9ae030_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9af0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9aeed0_0, 0;
    %vpi_call/w 3 103 "$display", "[%0t] Triangle packet sent", $time {0 0 0};
    %end;
S_0x5767cf9ae3a0 .scope task, "wait_for_output_packet" "wait_for_output_packet" 3 108, 3 108 0, S_0x5767cf95baf0;
 .timescale -9 -12;
v0x5767cf9ae5c0_0 .var/i "expected_words", 31 0;
E_0x5767cf9ae580 .event edge, v0x5767cf9af240_0, v0x5767cf9ae5c0_0;
TD_tb_lg_top.wait_for_output_packet ;
    %vpi_call/w 3 111 "$display", "\012[%0t] Waiting for output packet (%0d words)...", $time, v0x5767cf9ae5c0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9af240_0, 0, 32;
T_2.13 ;
    %load/vec4 v0x5767cf9af240_0;
    %load/vec4 v0x5767cf9ae5c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.14, 6;
    %wait E_0x5767cf9ae580;
    %jmp T_2.13;
T_2.14 ;
    %delay 20000, 0;
    %vpi_call/w 3 116 "$display", "[%0t] Output packet received", $time {0 0 0};
    %end;
    .scope S_0x5767cf8cf1b0;
T_3 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf77d420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5767cf97c150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf77d7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf77d4c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5767cf77d7f0_0;
    %load/vec4 v0x5767cf77d730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf77d7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf77d4c0_0, 0;
T_3.2 ;
    %load/vec4 v0x5767cf77d590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5767cf77d650_0;
    %parti/s 96, 0, 2;
    %load/vec4 v0x5767cf97beb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5767cf77d650_0, 0;
    %load/vec4 v0x5767cf97c150_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5767cf97c150_0, 0;
    %load/vec4 v0x5767cf97c150_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf77d7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf77d4c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5767cf97c150_0, 0;
T_3.6 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5767cf91cb90;
T_4 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf97d2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5767cf97cd60_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5767cf97cf00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5767cf97ce40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5767cf97cfe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf97d4d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5767cf97d750_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5767cf97d910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5767cf97dbb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5767cf97dd70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf97e010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf97e1d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf97e390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf97d110_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5767cf97d5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5767cf97dc90_0;
    %pad/s 10;
    %load/vec4 v0x5767cf97dad0_0;
    %pad/s 10;
    %sub;
    %assign/vec4 v0x5767cf97cd60_0, 0;
    %load/vec4 v0x5767cf97de50_0;
    %pad/s 10;
    %load/vec4 v0x5767cf97dc90_0;
    %pad/s 10;
    %sub;
    %assign/vec4 v0x5767cf97cf00_0, 0;
    %load/vec4 v0x5767cf97d670_0;
    %load/vec4 v0x5767cf97d830_0;
    %sub;
    %assign/vec4 v0x5767cf97ce40_0, 0;
    %load/vec4 v0x5767cf97d830_0;
    %load/vec4 v0x5767cf97d9f0_0;
    %sub;
    %assign/vec4 v0x5767cf97cfe0_0, 0;
    %load/vec4 v0x5767cf97d410_0;
    %assign/vec4 v0x5767cf97d4d0_0, 0;
    %load/vec4 v0x5767cf97d670_0;
    %load/vec4 v0x5767cf97d1d0_0;
    %pad/u 9;
    %muli 100, 0, 9;
    %sub;
    %assign/vec4 v0x5767cf97d750_0, 0;
    %load/vec4 v0x5767cf97d830_0;
    %load/vec4 v0x5767cf97d1d0_0;
    %pad/u 9;
    %muli 100, 0, 9;
    %sub;
    %assign/vec4 v0x5767cf97d910_0, 0;
    %load/vec4 v0x5767cf97dad0_0;
    %load/vec4 v0x5767cf97d1d0_0;
    %pad/u 8;
    %muli 100, 0, 8;
    %sub;
    %assign/vec4 v0x5767cf97dbb0_0, 0;
    %load/vec4 v0x5767cf97dc90_0;
    %load/vec4 v0x5767cf97d1d0_0;
    %pad/u 8;
    %muli 100, 0, 8;
    %sub;
    %assign/vec4 v0x5767cf97dd70_0, 0;
    %load/vec4 v0x5767cf97df30_0;
    %assign/vec4 v0x5767cf97e010_0, 0;
    %load/vec4 v0x5767cf97e0f0_0;
    %assign/vec4 v0x5767cf97e1d0_0, 0;
    %load/vec4 v0x5767cf97e2b0_0;
    %assign/vec4 v0x5767cf97e390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf97d110_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5767cf97d370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5767cf97cd60_0;
    %assign/vec4 v0x5767cf97cd60_0, 0;
    %load/vec4 v0x5767cf97cf00_0;
    %assign/vec4 v0x5767cf97cf00_0, 0;
    %load/vec4 v0x5767cf97ce40_0;
    %assign/vec4 v0x5767cf97ce40_0, 0;
    %load/vec4 v0x5767cf97cfe0_0;
    %assign/vec4 v0x5767cf97cfe0_0, 0;
    %load/vec4 v0x5767cf97d4d0_0;
    %assign/vec4 v0x5767cf97d4d0_0, 0;
    %load/vec4 v0x5767cf97d750_0;
    %assign/vec4 v0x5767cf97d750_0, 0;
    %load/vec4 v0x5767cf97d910_0;
    %assign/vec4 v0x5767cf97d910_0, 0;
    %load/vec4 v0x5767cf97dbb0_0;
    %assign/vec4 v0x5767cf97dbb0_0, 0;
    %load/vec4 v0x5767cf97dd70_0;
    %assign/vec4 v0x5767cf97dd70_0, 0;
    %load/vec4 v0x5767cf97e010_0;
    %assign/vec4 v0x5767cf97e010_0, 0;
    %load/vec4 v0x5767cf97e1d0_0;
    %assign/vec4 v0x5767cf97e1d0_0, 0;
    %load/vec4 v0x5767cf97e390_0;
    %assign/vec4 v0x5767cf97e390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf97d110_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf97d110_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5767cf909880;
T_5 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf97f8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x5767cf97fd90_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x5767cf97ff40_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x5767cf9800f0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x5767cf9802a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5767cf97eed0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5767cf97efb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf97faf0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5767cf97f230_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5767cf97f5b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5767cf97f400_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5767cf97f760_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf980520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9806d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf980880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf97f820_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5767cf97fbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5767cf97f340_0;
    %pad/s 19;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5767cf9801b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 19;
    %mul;
    %inv;
    %pushi/vec4 1, 0, 19;
    %add;
    %assign/vec4 v0x5767cf97fd90_0, 0;
    %load/vec4 v0x5767cf97f670_0;
    %pad/s 19;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5767cf980360_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 19;
    %mul;
    %inv;
    %pushi/vec4 1, 0, 19;
    %add;
    %assign/vec4 v0x5767cf97ff40_0, 0;
    %load/vec4 v0x5767cf97f160_0;
    %pad/s 19;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5767cf97fe50_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 19;
    %mul;
    %inv;
    %pushi/vec4 1, 0, 19;
    %add;
    %assign/vec4 v0x5767cf9800f0_0, 0;
    %load/vec4 v0x5767cf97f4c0_0;
    %pad/s 19;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5767cf980000_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 19;
    %mul;
    %inv;
    %pushi/vec4 1, 0, 19;
    %add;
    %assign/vec4 v0x5767cf9802a0_0, 0;
    %load/vec4 v0x5767cf97f340_0;
    %pad/s 20;
    %load/vec4 v0x5767cf97f4c0_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0x5767cf97eed0_0, 0;
    %load/vec4 v0x5767cf97f160_0;
    %pad/s 20;
    %load/vec4 v0x5767cf97f670_0;
    %pad/s 20;
    %mul;
    %inv;
    %pushi/vec4 1, 0, 20;
    %add;
    %assign/vec4 v0x5767cf97efb0_0, 0;
    %load/vec4 v0x5767cf97fa50_0;
    %assign/vec4 v0x5767cf97faf0_0, 0;
    %load/vec4 v0x5767cf97f160_0;
    %assign/vec4 v0x5767cf97f230_0, 0;
    %load/vec4 v0x5767cf97f4c0_0;
    %assign/vec4 v0x5767cf97f5b0_0, 0;
    %load/vec4 v0x5767cf97f340_0;
    %assign/vec4 v0x5767cf97f400_0, 0;
    %load/vec4 v0x5767cf97f670_0;
    %assign/vec4 v0x5767cf97f760_0, 0;
    %load/vec4 v0x5767cf980450_0;
    %assign/vec4 v0x5767cf980520_0, 0;
    %load/vec4 v0x5767cf9805e0_0;
    %assign/vec4 v0x5767cf9806d0_0, 0;
    %load/vec4 v0x5767cf980790_0;
    %assign/vec4 v0x5767cf980880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf97f820_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5767cf97f9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5767cf97fd90_0;
    %assign/vec4 v0x5767cf97fd90_0, 0;
    %load/vec4 v0x5767cf97ff40_0;
    %assign/vec4 v0x5767cf97ff40_0, 0;
    %load/vec4 v0x5767cf9800f0_0;
    %assign/vec4 v0x5767cf9800f0_0, 0;
    %load/vec4 v0x5767cf9802a0_0;
    %assign/vec4 v0x5767cf9802a0_0, 0;
    %load/vec4 v0x5767cf97eed0_0;
    %assign/vec4 v0x5767cf97eed0_0, 0;
    %load/vec4 v0x5767cf97efb0_0;
    %assign/vec4 v0x5767cf97efb0_0, 0;
    %load/vec4 v0x5767cf97faf0_0;
    %assign/vec4 v0x5767cf97faf0_0, 0;
    %load/vec4 v0x5767cf97f230_0;
    %assign/vec4 v0x5767cf97f230_0, 0;
    %load/vec4 v0x5767cf97f5b0_0;
    %assign/vec4 v0x5767cf97f5b0_0, 0;
    %load/vec4 v0x5767cf97f400_0;
    %assign/vec4 v0x5767cf97f400_0, 0;
    %load/vec4 v0x5767cf97f760_0;
    %assign/vec4 v0x5767cf97f760_0, 0;
    %load/vec4 v0x5767cf980520_0;
    %assign/vec4 v0x5767cf980520_0, 0;
    %load/vec4 v0x5767cf9806d0_0;
    %assign/vec4 v0x5767cf9806d0_0, 0;
    %load/vec4 v0x5767cf980880_0;
    %assign/vec4 v0x5767cf980880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf97f820_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf97f820_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5767cf980d20;
T_6 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf982270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9815e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9816c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf981970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf982580_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5767cf981be0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5767cf981f40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5767cf981d90_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5767cf9820f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf982b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf982cd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf982e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9821b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5767cf982640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5767cf9827e0_0;
    %pad/s 32;
    %load/vec4 v0x5767cf982980_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0x5767cf9815e0_0, 0;
    %load/vec4 v0x5767cf982710_0;
    %pad/s 32;
    %load/vec4 v0x5767cf9828b0_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0x5767cf9816c0_0, 0;
    %load/vec4 v0x5767cf9817a0_0;
    %pad/s 32;
    %load/vec4 v0x5767cf9818a0_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0x5767cf981970_0, 0;
    %load/vec4 v0x5767cf9824c0_0;
    %assign/vec4 v0x5767cf982580_0, 0;
    %load/vec4 v0x5767cf981b20_0;
    %assign/vec4 v0x5767cf981be0_0, 0;
    %load/vec4 v0x5767cf981e50_0;
    %assign/vec4 v0x5767cf981f40_0, 0;
    %load/vec4 v0x5767cf981ca0_0;
    %assign/vec4 v0x5767cf981d90_0, 0;
    %load/vec4 v0x5767cf982000_0;
    %assign/vec4 v0x5767cf9820f0_0, 0;
    %load/vec4 v0x5767cf982a50_0;
    %assign/vec4 v0x5767cf982b20_0, 0;
    %load/vec4 v0x5767cf982be0_0;
    %assign/vec4 v0x5767cf982cd0_0, 0;
    %load/vec4 v0x5767cf982d90_0;
    %assign/vec4 v0x5767cf982e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf9821b0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5767cf982310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5767cf9815e0_0;
    %assign/vec4 v0x5767cf9815e0_0, 0;
    %load/vec4 v0x5767cf9816c0_0;
    %assign/vec4 v0x5767cf9816c0_0, 0;
    %load/vec4 v0x5767cf981970_0;
    %assign/vec4 v0x5767cf981970_0, 0;
    %load/vec4 v0x5767cf982580_0;
    %assign/vec4 v0x5767cf982580_0, 0;
    %load/vec4 v0x5767cf981be0_0;
    %assign/vec4 v0x5767cf981be0_0, 0;
    %load/vec4 v0x5767cf981f40_0;
    %assign/vec4 v0x5767cf981f40_0, 0;
    %load/vec4 v0x5767cf981d90_0;
    %assign/vec4 v0x5767cf981d90_0, 0;
    %load/vec4 v0x5767cf9820f0_0;
    %assign/vec4 v0x5767cf9820f0_0, 0;
    %load/vec4 v0x5767cf982b20_0;
    %assign/vec4 v0x5767cf982b20_0, 0;
    %load/vec4 v0x5767cf982cd0_0;
    %assign/vec4 v0x5767cf982cd0_0, 0;
    %load/vec4 v0x5767cf982e80_0;
    %assign/vec4 v0x5767cf982e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9821b0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9821b0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5767cf984790;
T_7 ;
    %wait E_0x5767cf9849b0;
    %load/vec4 v0x5767cf984b30_0;
    %parti/s 31, 0, 2;
    %dup/vec4;
    %pushi/vec4 1073741824, 1073741823, 31;
    %cmp/z;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 536870912, 536870911, 31;
    %cmp/z;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 268435456, 268435455, 31;
    %cmp/z;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 134217728, 134217727, 31;
    %cmp/z;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 67108863, 31;
    %cmp/z;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 33554432, 33554431, 31;
    %cmp/z;
    %jmp/1 T_7.5, 4;
    %dup/vec4;
    %pushi/vec4 16777216, 16777215, 31;
    %cmp/z;
    %jmp/1 T_7.6, 4;
    %dup/vec4;
    %pushi/vec4 8388608, 8388607, 31;
    %cmp/z;
    %jmp/1 T_7.7, 4;
    %dup/vec4;
    %pushi/vec4 4194304, 4194303, 31;
    %cmp/z;
    %jmp/1 T_7.8, 4;
    %dup/vec4;
    %pushi/vec4 2097152, 2097151, 31;
    %cmp/z;
    %jmp/1 T_7.9, 4;
    %dup/vec4;
    %pushi/vec4 1048576, 1048575, 31;
    %cmp/z;
    %jmp/1 T_7.10, 4;
    %dup/vec4;
    %pushi/vec4 524288, 524287, 31;
    %cmp/z;
    %jmp/1 T_7.11, 4;
    %dup/vec4;
    %pushi/vec4 262144, 262143, 31;
    %cmp/z;
    %jmp/1 T_7.12, 4;
    %dup/vec4;
    %pushi/vec4 131072, 131071, 31;
    %cmp/z;
    %jmp/1 T_7.13, 4;
    %dup/vec4;
    %pushi/vec4 65536, 65535, 31;
    %cmp/z;
    %jmp/1 T_7.14, 4;
    %dup/vec4;
    %pushi/vec4 32768, 32767, 31;
    %cmp/z;
    %jmp/1 T_7.15, 4;
    %dup/vec4;
    %pushi/vec4 16384, 16383, 31;
    %cmp/z;
    %jmp/1 T_7.16, 4;
    %dup/vec4;
    %pushi/vec4 8192, 8191, 31;
    %cmp/z;
    %jmp/1 T_7.17, 4;
    %dup/vec4;
    %pushi/vec4 4096, 4095, 31;
    %cmp/z;
    %jmp/1 T_7.18, 4;
    %dup/vec4;
    %pushi/vec4 2048, 2047, 31;
    %cmp/z;
    %jmp/1 T_7.19, 4;
    %dup/vec4;
    %pushi/vec4 1024, 1023, 31;
    %cmp/z;
    %jmp/1 T_7.20, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 31;
    %cmp/z;
    %jmp/1 T_7.21, 4;
    %dup/vec4;
    %pushi/vec4 256, 255, 31;
    %cmp/z;
    %jmp/1 T_7.22, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 31;
    %cmp/z;
    %jmp/1 T_7.23, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 31;
    %cmp/z;
    %jmp/1 T_7.24, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 31;
    %cmp/z;
    %jmp/1 T_7.25, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 31;
    %cmp/z;
    %jmp/1 T_7.26, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 31;
    %cmp/z;
    %jmp/1 T_7.27, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 31;
    %cmp/z;
    %jmp/1 T_7.28, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 31;
    %cmp/z;
    %jmp/1 T_7.29, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 31;
    %cmp/z;
    %jmp/1 T_7.30, 4;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.1 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.2 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.3 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.5 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.6 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.7 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.8 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.9 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.10 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.11 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.13 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.14 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.15 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.16 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.17 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.18 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.19 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.20 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.21 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.22 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.23 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.24 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.25 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.26 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.27 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.28 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.29 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.30 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5767cf984a30_0, 0, 5;
    %jmp T_7.32;
T_7.32 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5767cf984310;
T_8 ;
    %wait E_0x5767cf97afd0;
    %load/vec4 v0x5767cf984550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf984650_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %pushi/vec4 131072, 0, 32;
    %store/vec4 v0x5767cf984650_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %pushi/vec4 109227, 0, 32;
    %store/vec4 v0x5767cf984650_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %pushi/vec4 93622, 0, 32;
    %store/vec4 v0x5767cf984650_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %pushi/vec4 81920, 0, 32;
    %store/vec4 v0x5767cf984650_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 72818, 0, 32;
    %store/vec4 v0x5767cf984650_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf984650_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 59578, 0, 32;
    %store/vec4 v0x5767cf984650_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 54613, 0, 32;
    %store/vec4 v0x5767cf984650_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5767cf984060;
T_9 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf986240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf987650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf987710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9877d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf987890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf987950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf987a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf987ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf987b90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5767cf985580_0;
    %assign/vec4 v0x5767cf987650_0, 0;
    %load/vec4 v0x5767cf987650_0;
    %assign/vec4 v0x5767cf987710_0, 0;
    %load/vec4 v0x5767cf987710_0;
    %assign/vec4 v0x5767cf9877d0_0, 0;
    %load/vec4 v0x5767cf9877d0_0;
    %assign/vec4 v0x5767cf987890_0, 0;
    %load/vec4 v0x5767cf987890_0;
    %assign/vec4 v0x5767cf987950_0, 0;
    %load/vec4 v0x5767cf987950_0;
    %assign/vec4 v0x5767cf987a10_0, 0;
    %load/vec4 v0x5767cf987a10_0;
    %assign/vec4 v0x5767cf987ad0_0, 0;
    %load/vec4 v0x5767cf987ad0_0;
    %assign/vec4 v0x5767cf987b90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5767cf984060;
T_10 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf986240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf9863c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9864a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf986580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf986300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf986670_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5767cf985580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5767cf9856e0_0;
    %parti/s 1, 39, 7;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %load/vec4 v0x5767cf9856e0_0;
    %inv;
    %addi 1, 0, 40;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %load/vec4 v0x5767cf9856e0_0;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %assign/vec4 v0x5767cf9863c0_0, 0;
    %load/vec4 v0x5767cf9857c0_0;
    %assign/vec4 v0x5767cf9864a0_0, 0;
    %load/vec4 v0x5767cf9856e0_0;
    %parti/s 1, 39, 7;
    %load/vec4 v0x5767cf9857c0_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x5767cf986670_0, 0;
    %load/vec4 v0x5767cf9857c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5767cf986300_0, 0;
    %load/vec4 v0x5767cf9857c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_10.6, 8;
    %load/vec4 v0x5767cf9857c0_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %load/vec4 v0x5767cf9857c0_0;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %assign/vec4 v0x5767cf986580_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5767cf984060;
T_11 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf986240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9867f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf986710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9868d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5767cf985ff0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.2, 5;
    %load/vec4 v0x5767cf986580_0;
    %load/vec4 v0x5767cf985ff0_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf9867f0_0, 0;
    %load/vec4 v0x5767cf9863c0_0;
    %load/vec4 v0x5767cf985ff0_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf986710_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5767cf986580_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf985ff0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x5767cf9867f0_0, 0;
    %load/vec4 v0x5767cf9863c0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf985ff0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x5767cf986710_0, 0;
T_11.3 ;
    %load/vec4 v0x5767cf986670_0;
    %assign/vec4 v0x5767cf9868d0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5767cf984060;
T_12 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf986240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf986c30_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf986a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf986b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf986990_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5767cf9868d0_0;
    %assign/vec4 v0x5767cf986c30_0, 0;
    %load/vec4 v0x5767cf986710_0;
    %assign/vec4 v0x5767cf986a70_0, 0;
    %load/vec4 v0x5767cf9867f0_0;
    %assign/vec4 v0x5767cf986b50_0, 0;
    %load/vec4 v0x5767cf984d50_0;
    %assign/vec4 v0x5767cf986990_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5767cf984060;
T_13 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf986240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf986cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf987070_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf986eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf986f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf986dd0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5767cf986b50_0;
    %pad/u 64;
    %load/vec4 v0x5767cf986990_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf986cf0_0, 0;
    %load/vec4 v0x5767cf986c30_0;
    %assign/vec4 v0x5767cf987070_0, 0;
    %load/vec4 v0x5767cf986a70_0;
    %assign/vec4 v0x5767cf986eb0_0, 0;
    %load/vec4 v0x5767cf986b50_0;
    %assign/vec4 v0x5767cf986f90_0, 0;
    %load/vec4 v0x5767cf986990_0;
    %assign/vec4 v0x5767cf986dd0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5767cf984060;
T_14 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf986240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf987130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9873d0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf987210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9872f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5767cf986dd0_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf986cf0_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf987130_0, 0;
    %load/vec4 v0x5767cf987070_0;
    %assign/vec4 v0x5767cf9873d0_0, 0;
    %load/vec4 v0x5767cf986eb0_0;
    %assign/vec4 v0x5767cf987210_0, 0;
    %load/vec4 v0x5767cf986f90_0;
    %assign/vec4 v0x5767cf9872f0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5767cf984060;
T_15 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf986240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf987490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf987570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf985c10_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf985940_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5767cf9872f0_0;
    %pad/u 64;
    %load/vec4 v0x5767cf987130_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf987490_0, 0;
    %load/vec4 v0x5767cf987130_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v0x5767cf987570_0, 0;
    %load/vec4 v0x5767cf9873d0_0;
    %assign/vec4 v0x5767cf985c10_0, 0;
    %load/vec4 v0x5767cf987210_0;
    %assign/vec4 v0x5767cf985940_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5767cf984060;
T_16 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf986240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf985880_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf985a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf985cd0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5767cf987570_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf987490_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf985880_0, 0;
    %load/vec4 v0x5767cf985940_0;
    %assign/vec4 v0x5767cf985a20_0, 0;
    %load/vec4 v0x5767cf985c10_0;
    %assign/vec4 v0x5767cf985cd0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5767cf984060;
T_17 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf986240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x5767cf984c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf985d90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5767cf985a20_0;
    %pad/u 72;
    %load/vec4 v0x5767cf985880_0;
    %parti/s 32, 16, 6;
    %pad/u 72;
    %mul;
    %assign/vec4 v0x5767cf984c70_0, 0;
    %load/vec4 v0x5767cf985cd0_0;
    %assign/vec4 v0x5767cf985d90_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5767cf9884e0;
T_18 ;
    %wait E_0x5767cf988700;
    %load/vec4 v0x5767cf988880_0;
    %parti/s 31, 0, 2;
    %dup/vec4;
    %pushi/vec4 1073741824, 1073741823, 31;
    %cmp/z;
    %jmp/1 T_18.0, 4;
    %dup/vec4;
    %pushi/vec4 536870912, 536870911, 31;
    %cmp/z;
    %jmp/1 T_18.1, 4;
    %dup/vec4;
    %pushi/vec4 268435456, 268435455, 31;
    %cmp/z;
    %jmp/1 T_18.2, 4;
    %dup/vec4;
    %pushi/vec4 134217728, 134217727, 31;
    %cmp/z;
    %jmp/1 T_18.3, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 67108863, 31;
    %cmp/z;
    %jmp/1 T_18.4, 4;
    %dup/vec4;
    %pushi/vec4 33554432, 33554431, 31;
    %cmp/z;
    %jmp/1 T_18.5, 4;
    %dup/vec4;
    %pushi/vec4 16777216, 16777215, 31;
    %cmp/z;
    %jmp/1 T_18.6, 4;
    %dup/vec4;
    %pushi/vec4 8388608, 8388607, 31;
    %cmp/z;
    %jmp/1 T_18.7, 4;
    %dup/vec4;
    %pushi/vec4 4194304, 4194303, 31;
    %cmp/z;
    %jmp/1 T_18.8, 4;
    %dup/vec4;
    %pushi/vec4 2097152, 2097151, 31;
    %cmp/z;
    %jmp/1 T_18.9, 4;
    %dup/vec4;
    %pushi/vec4 1048576, 1048575, 31;
    %cmp/z;
    %jmp/1 T_18.10, 4;
    %dup/vec4;
    %pushi/vec4 524288, 524287, 31;
    %cmp/z;
    %jmp/1 T_18.11, 4;
    %dup/vec4;
    %pushi/vec4 262144, 262143, 31;
    %cmp/z;
    %jmp/1 T_18.12, 4;
    %dup/vec4;
    %pushi/vec4 131072, 131071, 31;
    %cmp/z;
    %jmp/1 T_18.13, 4;
    %dup/vec4;
    %pushi/vec4 65536, 65535, 31;
    %cmp/z;
    %jmp/1 T_18.14, 4;
    %dup/vec4;
    %pushi/vec4 32768, 32767, 31;
    %cmp/z;
    %jmp/1 T_18.15, 4;
    %dup/vec4;
    %pushi/vec4 16384, 16383, 31;
    %cmp/z;
    %jmp/1 T_18.16, 4;
    %dup/vec4;
    %pushi/vec4 8192, 8191, 31;
    %cmp/z;
    %jmp/1 T_18.17, 4;
    %dup/vec4;
    %pushi/vec4 4096, 4095, 31;
    %cmp/z;
    %jmp/1 T_18.18, 4;
    %dup/vec4;
    %pushi/vec4 2048, 2047, 31;
    %cmp/z;
    %jmp/1 T_18.19, 4;
    %dup/vec4;
    %pushi/vec4 1024, 1023, 31;
    %cmp/z;
    %jmp/1 T_18.20, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 31;
    %cmp/z;
    %jmp/1 T_18.21, 4;
    %dup/vec4;
    %pushi/vec4 256, 255, 31;
    %cmp/z;
    %jmp/1 T_18.22, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 31;
    %cmp/z;
    %jmp/1 T_18.23, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 31;
    %cmp/z;
    %jmp/1 T_18.24, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 31;
    %cmp/z;
    %jmp/1 T_18.25, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 31;
    %cmp/z;
    %jmp/1 T_18.26, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 31;
    %cmp/z;
    %jmp/1 T_18.27, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 31;
    %cmp/z;
    %jmp/1 T_18.28, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 31;
    %cmp/z;
    %jmp/1 T_18.29, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 31;
    %cmp/z;
    %jmp/1 T_18.30, 4;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.1 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.2 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.3 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.5 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.6 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.7 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.8 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.9 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.10 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.11 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.13 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.14 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.15 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.16 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.17 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.18 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.19 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.20 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.21 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.22 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.23 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.24 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.25 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.26 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.27 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.28 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.29 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.30 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5767cf988780_0, 0, 5;
    %jmp T_18.32;
T_18.32 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5767cf987fe0;
T_19 ;
    %wait E_0x5767cf988220;
    %load/vec4 v0x5767cf9882a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf9883a0_0, 0, 32;
    %jmp T_19.9;
T_19.0 ;
    %pushi/vec4 131072, 0, 32;
    %store/vec4 v0x5767cf9883a0_0, 0, 32;
    %jmp T_19.9;
T_19.1 ;
    %pushi/vec4 109227, 0, 32;
    %store/vec4 v0x5767cf9883a0_0, 0, 32;
    %jmp T_19.9;
T_19.2 ;
    %pushi/vec4 93622, 0, 32;
    %store/vec4 v0x5767cf9883a0_0, 0, 32;
    %jmp T_19.9;
T_19.3 ;
    %pushi/vec4 81920, 0, 32;
    %store/vec4 v0x5767cf9883a0_0, 0, 32;
    %jmp T_19.9;
T_19.4 ;
    %pushi/vec4 72818, 0, 32;
    %store/vec4 v0x5767cf9883a0_0, 0, 32;
    %jmp T_19.9;
T_19.5 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf9883a0_0, 0, 32;
    %jmp T_19.9;
T_19.6 ;
    %pushi/vec4 59578, 0, 32;
    %store/vec4 v0x5767cf9883a0_0, 0, 32;
    %jmp T_19.9;
T_19.7 ;
    %pushi/vec4 54613, 0, 32;
    %store/vec4 v0x5767cf9883a0_0, 0, 32;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5767cf987d70;
T_20 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf989e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98b530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98b5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98b770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98b830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98b8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98b9b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5767cf9892d0_0;
    %assign/vec4 v0x5767cf98b470_0, 0;
    %load/vec4 v0x5767cf98b470_0;
    %assign/vec4 v0x5767cf98b530_0, 0;
    %load/vec4 v0x5767cf98b530_0;
    %assign/vec4 v0x5767cf98b5f0_0, 0;
    %load/vec4 v0x5767cf98b5f0_0;
    %assign/vec4 v0x5767cf98b6b0_0, 0;
    %load/vec4 v0x5767cf98b6b0_0;
    %assign/vec4 v0x5767cf98b770_0, 0;
    %load/vec4 v0x5767cf98b770_0;
    %assign/vec4 v0x5767cf98b830_0, 0;
    %load/vec4 v0x5767cf98b830_0;
    %assign/vec4 v0x5767cf98b8f0_0, 0;
    %load/vec4 v0x5767cf98b8f0_0;
    %assign/vec4 v0x5767cf98b9b0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5767cf987d70;
T_21 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf989e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98a000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98a0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98a1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf989f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98a280_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5767cf9892d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5767cf989430_0;
    %parti/s 1, 39, 7;
    %flag_set/vec4 8;
    %jmp/0 T_21.4, 8;
    %load/vec4 v0x5767cf989430_0;
    %inv;
    %addi 1, 0, 40;
    %jmp/1 T_21.5, 8;
T_21.4 ; End of true expr.
    %load/vec4 v0x5767cf989430_0;
    %jmp/0 T_21.5, 8;
 ; End of false expr.
    %blend;
T_21.5;
    %assign/vec4 v0x5767cf98a000_0, 0;
    %load/vec4 v0x5767cf989510_0;
    %assign/vec4 v0x5767cf98a0e0_0, 0;
    %load/vec4 v0x5767cf989430_0;
    %parti/s 1, 39, 7;
    %load/vec4 v0x5767cf989510_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x5767cf98a280_0, 0;
    %load/vec4 v0x5767cf989510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5767cf989f40_0, 0;
    %load/vec4 v0x5767cf989510_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_21.6, 8;
    %load/vec4 v0x5767cf989510_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_21.7, 8;
T_21.6 ; End of true expr.
    %load/vec4 v0x5767cf989510_0;
    %jmp/0 T_21.7, 8;
 ; End of false expr.
    %blend;
T_21.7;
    %assign/vec4 v0x5767cf98a1c0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5767cf987d70;
T_22 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf989e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98a400_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98a320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98a6f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5767cf989c60_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_22.2, 5;
    %load/vec4 v0x5767cf98a1c0_0;
    %load/vec4 v0x5767cf989c60_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf98a400_0, 0;
    %load/vec4 v0x5767cf98a000_0;
    %load/vec4 v0x5767cf989c60_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf98a320_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5767cf98a1c0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf989c60_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x5767cf98a400_0, 0;
    %load/vec4 v0x5767cf98a000_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf989c60_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x5767cf98a320_0, 0;
T_22.3 ;
    %load/vec4 v0x5767cf98a280_0;
    %assign/vec4 v0x5767cf98a6f0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5767cf987d70;
T_23 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf989e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98aa50_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98a890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98a970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98a7b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5767cf98a6f0_0;
    %assign/vec4 v0x5767cf98aa50_0, 0;
    %load/vec4 v0x5767cf98a320_0;
    %assign/vec4 v0x5767cf98a890_0, 0;
    %load/vec4 v0x5767cf98a400_0;
    %assign/vec4 v0x5767cf98a970_0, 0;
    %load/vec4 v0x5767cf988aa0_0;
    %assign/vec4 v0x5767cf98a7b0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5767cf987d70;
T_24 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf989e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf98ab10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98ae90_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98acd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98adb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98abf0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5767cf98a970_0;
    %pad/u 64;
    %load/vec4 v0x5767cf98a7b0_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf98ab10_0, 0;
    %load/vec4 v0x5767cf98aa50_0;
    %assign/vec4 v0x5767cf98ae90_0, 0;
    %load/vec4 v0x5767cf98a890_0;
    %assign/vec4 v0x5767cf98acd0_0, 0;
    %load/vec4 v0x5767cf98a970_0;
    %assign/vec4 v0x5767cf98adb0_0, 0;
    %load/vec4 v0x5767cf98a7b0_0;
    %assign/vec4 v0x5767cf98abf0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5767cf987d70;
T_25 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf989e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf98af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98b1f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98b030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98b110_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5767cf98abf0_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf98ab10_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf98af50_0, 0;
    %load/vec4 v0x5767cf98ae90_0;
    %assign/vec4 v0x5767cf98b1f0_0, 0;
    %load/vec4 v0x5767cf98acd0_0;
    %assign/vec4 v0x5767cf98b030_0, 0;
    %load/vec4 v0x5767cf98adb0_0;
    %assign/vec4 v0x5767cf98b110_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5767cf987d70;
T_26 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf989e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf98b2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98b390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf989870_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf9896b0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5767cf98b110_0;
    %pad/u 64;
    %load/vec4 v0x5767cf98af50_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf98b2b0_0, 0;
    %load/vec4 v0x5767cf98af50_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v0x5767cf98b390_0, 0;
    %load/vec4 v0x5767cf98b1f0_0;
    %assign/vec4 v0x5767cf989870_0, 0;
    %load/vec4 v0x5767cf98b030_0;
    %assign/vec4 v0x5767cf9896b0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5767cf987d70;
T_27 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf989e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf9895d0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf989790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf989930_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5767cf98b390_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf98b2b0_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf9895d0_0, 0;
    %load/vec4 v0x5767cf9896b0_0;
    %assign/vec4 v0x5767cf989790_0, 0;
    %load/vec4 v0x5767cf989870_0;
    %assign/vec4 v0x5767cf989930_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5767cf987d70;
T_28 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf989e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x5767cf9889c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9899f0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5767cf989790_0;
    %pad/u 72;
    %load/vec4 v0x5767cf9895d0_0;
    %parti/s 32, 16, 6;
    %pad/u 72;
    %mul;
    %assign/vec4 v0x5767cf9889c0_0, 0;
    %load/vec4 v0x5767cf989930_0;
    %assign/vec4 v0x5767cf9899f0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5767cf98c340;
T_29 ;
    %wait E_0x5767cf98c560;
    %load/vec4 v0x5767cf98c6e0_0;
    %parti/s 31, 0, 2;
    %dup/vec4;
    %pushi/vec4 1073741824, 1073741823, 31;
    %cmp/z;
    %jmp/1 T_29.0, 4;
    %dup/vec4;
    %pushi/vec4 536870912, 536870911, 31;
    %cmp/z;
    %jmp/1 T_29.1, 4;
    %dup/vec4;
    %pushi/vec4 268435456, 268435455, 31;
    %cmp/z;
    %jmp/1 T_29.2, 4;
    %dup/vec4;
    %pushi/vec4 134217728, 134217727, 31;
    %cmp/z;
    %jmp/1 T_29.3, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 67108863, 31;
    %cmp/z;
    %jmp/1 T_29.4, 4;
    %dup/vec4;
    %pushi/vec4 33554432, 33554431, 31;
    %cmp/z;
    %jmp/1 T_29.5, 4;
    %dup/vec4;
    %pushi/vec4 16777216, 16777215, 31;
    %cmp/z;
    %jmp/1 T_29.6, 4;
    %dup/vec4;
    %pushi/vec4 8388608, 8388607, 31;
    %cmp/z;
    %jmp/1 T_29.7, 4;
    %dup/vec4;
    %pushi/vec4 4194304, 4194303, 31;
    %cmp/z;
    %jmp/1 T_29.8, 4;
    %dup/vec4;
    %pushi/vec4 2097152, 2097151, 31;
    %cmp/z;
    %jmp/1 T_29.9, 4;
    %dup/vec4;
    %pushi/vec4 1048576, 1048575, 31;
    %cmp/z;
    %jmp/1 T_29.10, 4;
    %dup/vec4;
    %pushi/vec4 524288, 524287, 31;
    %cmp/z;
    %jmp/1 T_29.11, 4;
    %dup/vec4;
    %pushi/vec4 262144, 262143, 31;
    %cmp/z;
    %jmp/1 T_29.12, 4;
    %dup/vec4;
    %pushi/vec4 131072, 131071, 31;
    %cmp/z;
    %jmp/1 T_29.13, 4;
    %dup/vec4;
    %pushi/vec4 65536, 65535, 31;
    %cmp/z;
    %jmp/1 T_29.14, 4;
    %dup/vec4;
    %pushi/vec4 32768, 32767, 31;
    %cmp/z;
    %jmp/1 T_29.15, 4;
    %dup/vec4;
    %pushi/vec4 16384, 16383, 31;
    %cmp/z;
    %jmp/1 T_29.16, 4;
    %dup/vec4;
    %pushi/vec4 8192, 8191, 31;
    %cmp/z;
    %jmp/1 T_29.17, 4;
    %dup/vec4;
    %pushi/vec4 4096, 4095, 31;
    %cmp/z;
    %jmp/1 T_29.18, 4;
    %dup/vec4;
    %pushi/vec4 2048, 2047, 31;
    %cmp/z;
    %jmp/1 T_29.19, 4;
    %dup/vec4;
    %pushi/vec4 1024, 1023, 31;
    %cmp/z;
    %jmp/1 T_29.20, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 31;
    %cmp/z;
    %jmp/1 T_29.21, 4;
    %dup/vec4;
    %pushi/vec4 256, 255, 31;
    %cmp/z;
    %jmp/1 T_29.22, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 31;
    %cmp/z;
    %jmp/1 T_29.23, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 31;
    %cmp/z;
    %jmp/1 T_29.24, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 31;
    %cmp/z;
    %jmp/1 T_29.25, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 31;
    %cmp/z;
    %jmp/1 T_29.26, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 31;
    %cmp/z;
    %jmp/1 T_29.27, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 31;
    %cmp/z;
    %jmp/1 T_29.28, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 31;
    %cmp/z;
    %jmp/1 T_29.29, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 31;
    %cmp/z;
    %jmp/1 T_29.30, 4;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.1 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.2 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.3 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.5 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.6 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.7 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.8 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.9 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.10 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.11 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.13 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.14 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.15 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.16 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.17 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.18 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.19 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.20 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.21 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.22 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.23 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.24 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.25 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.26 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.27 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.28 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.29 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.30 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5767cf98c5e0_0, 0, 5;
    %jmp T_29.32;
T_29.32 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5767cf98be20;
T_30 ;
    %wait E_0x5767cf98c080;
    %load/vec4 v0x5767cf98c100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf98c200_0, 0, 32;
    %jmp T_30.9;
T_30.0 ;
    %pushi/vec4 131072, 0, 32;
    %store/vec4 v0x5767cf98c200_0, 0, 32;
    %jmp T_30.9;
T_30.1 ;
    %pushi/vec4 109227, 0, 32;
    %store/vec4 v0x5767cf98c200_0, 0, 32;
    %jmp T_30.9;
T_30.2 ;
    %pushi/vec4 93622, 0, 32;
    %store/vec4 v0x5767cf98c200_0, 0, 32;
    %jmp T_30.9;
T_30.3 ;
    %pushi/vec4 81920, 0, 32;
    %store/vec4 v0x5767cf98c200_0, 0, 32;
    %jmp T_30.9;
T_30.4 ;
    %pushi/vec4 72818, 0, 32;
    %store/vec4 v0x5767cf98c200_0, 0, 32;
    %jmp T_30.9;
T_30.5 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf98c200_0, 0, 32;
    %jmp T_30.9;
T_30.6 ;
    %pushi/vec4 59578, 0, 32;
    %store/vec4 v0x5767cf98c200_0, 0, 32;
    %jmp T_30.9;
T_30.7 ;
    %pushi/vec4 54613, 0, 32;
    %store/vec4 v0x5767cf98c200_0, 0, 32;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5767cf98bb90;
T_31 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf98dcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98f3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98f520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98f5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98f760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98f820_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5767cf98d130_0;
    %assign/vec4 v0x5767cf98f2e0_0, 0;
    %load/vec4 v0x5767cf98f2e0_0;
    %assign/vec4 v0x5767cf98f3a0_0, 0;
    %load/vec4 v0x5767cf98f3a0_0;
    %assign/vec4 v0x5767cf98f460_0, 0;
    %load/vec4 v0x5767cf98f460_0;
    %assign/vec4 v0x5767cf98f520_0, 0;
    %load/vec4 v0x5767cf98f520_0;
    %assign/vec4 v0x5767cf98f5e0_0, 0;
    %load/vec4 v0x5767cf98f5e0_0;
    %assign/vec4 v0x5767cf98f6a0_0, 0;
    %load/vec4 v0x5767cf98f6a0_0;
    %assign/vec4 v0x5767cf98f760_0, 0;
    %load/vec4 v0x5767cf98f760_0;
    %assign/vec4 v0x5767cf98f820_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5767cf98bb90;
T_32 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf98dcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98de40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98df20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98e000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98e0f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5767cf98d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5767cf98d290_0;
    %parti/s 1, 39, 7;
    %flag_set/vec4 8;
    %jmp/0 T_32.4, 8;
    %load/vec4 v0x5767cf98d290_0;
    %inv;
    %addi 1, 0, 40;
    %jmp/1 T_32.5, 8;
T_32.4 ; End of true expr.
    %load/vec4 v0x5767cf98d290_0;
    %jmp/0 T_32.5, 8;
 ; End of false expr.
    %blend;
T_32.5;
    %assign/vec4 v0x5767cf98de40_0, 0;
    %load/vec4 v0x5767cf98d370_0;
    %assign/vec4 v0x5767cf98df20_0, 0;
    %load/vec4 v0x5767cf98d290_0;
    %parti/s 1, 39, 7;
    %load/vec4 v0x5767cf98d370_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x5767cf98e0f0_0, 0;
    %load/vec4 v0x5767cf98d370_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5767cf98dd80_0, 0;
    %load/vec4 v0x5767cf98d370_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_32.6, 8;
    %load/vec4 v0x5767cf98d370_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_32.7, 8;
T_32.6 ; End of true expr.
    %load/vec4 v0x5767cf98d370_0;
    %jmp/0 T_32.7, 8;
 ; End of false expr.
    %blend;
T_32.7;
    %assign/vec4 v0x5767cf98e000_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5767cf98bb90;
T_33 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf98dcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98e270_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98e190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98e560_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5767cf98da70_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.2, 5;
    %load/vec4 v0x5767cf98e000_0;
    %load/vec4 v0x5767cf98da70_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf98e270_0, 0;
    %load/vec4 v0x5767cf98de40_0;
    %load/vec4 v0x5767cf98da70_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf98e190_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x5767cf98e000_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf98da70_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x5767cf98e270_0, 0;
    %load/vec4 v0x5767cf98de40_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf98da70_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x5767cf98e190_0, 0;
T_33.3 ;
    %load/vec4 v0x5767cf98e0f0_0;
    %assign/vec4 v0x5767cf98e560_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5767cf98bb90;
T_34 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf98dcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98e8c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98e700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98e7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98e620_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5767cf98e560_0;
    %assign/vec4 v0x5767cf98e8c0_0, 0;
    %load/vec4 v0x5767cf98e190_0;
    %assign/vec4 v0x5767cf98e700_0, 0;
    %load/vec4 v0x5767cf98e270_0;
    %assign/vec4 v0x5767cf98e7e0_0, 0;
    %load/vec4 v0x5767cf98c900_0;
    %assign/vec4 v0x5767cf98e620_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5767cf98bb90;
T_35 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf98dcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf98e980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98ed00_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98eb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98ec20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98ea60_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5767cf98e7e0_0;
    %pad/u 64;
    %load/vec4 v0x5767cf98e620_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf98e980_0, 0;
    %load/vec4 v0x5767cf98e8c0_0;
    %assign/vec4 v0x5767cf98ed00_0, 0;
    %load/vec4 v0x5767cf98e700_0;
    %assign/vec4 v0x5767cf98eb40_0, 0;
    %load/vec4 v0x5767cf98e7e0_0;
    %assign/vec4 v0x5767cf98ec20_0, 0;
    %load/vec4 v0x5767cf98e620_0;
    %assign/vec4 v0x5767cf98ea60_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5767cf98bb90;
T_36 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf98dcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf98edc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98f060_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98eea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98ef80_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5767cf98ea60_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf98e980_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf98edc0_0, 0;
    %load/vec4 v0x5767cf98ed00_0;
    %assign/vec4 v0x5767cf98f060_0, 0;
    %load/vec4 v0x5767cf98eb40_0;
    %assign/vec4 v0x5767cf98eea0_0, 0;
    %load/vec4 v0x5767cf98ec20_0;
    %assign/vec4 v0x5767cf98ef80_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5767cf98bb90;
T_37 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf98dcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf98f120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf98f200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98d6d0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98d510_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5767cf98ef80_0;
    %pad/u 64;
    %load/vec4 v0x5767cf98edc0_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf98f120_0, 0;
    %load/vec4 v0x5767cf98edc0_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v0x5767cf98f200_0, 0;
    %load/vec4 v0x5767cf98f060_0;
    %assign/vec4 v0x5767cf98d6d0_0, 0;
    %load/vec4 v0x5767cf98eea0_0;
    %assign/vec4 v0x5767cf98d510_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5767cf98bb90;
T_38 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf98dcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf98d430_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf98d5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98d790_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5767cf98f200_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf98f120_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf98d430_0, 0;
    %load/vec4 v0x5767cf98d510_0;
    %assign/vec4 v0x5767cf98d5f0_0, 0;
    %load/vec4 v0x5767cf98d6d0_0;
    %assign/vec4 v0x5767cf98d790_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5767cf98bb90;
T_39 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf98dcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x5767cf98c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf98d850_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5767cf98d5f0_0;
    %pad/u 72;
    %load/vec4 v0x5767cf98d430_0;
    %parti/s 32, 16, 6;
    %pad/u 72;
    %mul;
    %assign/vec4 v0x5767cf98c820_0, 0;
    %load/vec4 v0x5767cf98d790_0;
    %assign/vec4 v0x5767cf98d850_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5767cf9901b0;
T_40 ;
    %wait E_0x5767cf9903d0;
    %load/vec4 v0x5767cf990550_0;
    %parti/s 31, 0, 2;
    %dup/vec4;
    %pushi/vec4 1073741824, 1073741823, 31;
    %cmp/z;
    %jmp/1 T_40.0, 4;
    %dup/vec4;
    %pushi/vec4 536870912, 536870911, 31;
    %cmp/z;
    %jmp/1 T_40.1, 4;
    %dup/vec4;
    %pushi/vec4 268435456, 268435455, 31;
    %cmp/z;
    %jmp/1 T_40.2, 4;
    %dup/vec4;
    %pushi/vec4 134217728, 134217727, 31;
    %cmp/z;
    %jmp/1 T_40.3, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 67108863, 31;
    %cmp/z;
    %jmp/1 T_40.4, 4;
    %dup/vec4;
    %pushi/vec4 33554432, 33554431, 31;
    %cmp/z;
    %jmp/1 T_40.5, 4;
    %dup/vec4;
    %pushi/vec4 16777216, 16777215, 31;
    %cmp/z;
    %jmp/1 T_40.6, 4;
    %dup/vec4;
    %pushi/vec4 8388608, 8388607, 31;
    %cmp/z;
    %jmp/1 T_40.7, 4;
    %dup/vec4;
    %pushi/vec4 4194304, 4194303, 31;
    %cmp/z;
    %jmp/1 T_40.8, 4;
    %dup/vec4;
    %pushi/vec4 2097152, 2097151, 31;
    %cmp/z;
    %jmp/1 T_40.9, 4;
    %dup/vec4;
    %pushi/vec4 1048576, 1048575, 31;
    %cmp/z;
    %jmp/1 T_40.10, 4;
    %dup/vec4;
    %pushi/vec4 524288, 524287, 31;
    %cmp/z;
    %jmp/1 T_40.11, 4;
    %dup/vec4;
    %pushi/vec4 262144, 262143, 31;
    %cmp/z;
    %jmp/1 T_40.12, 4;
    %dup/vec4;
    %pushi/vec4 131072, 131071, 31;
    %cmp/z;
    %jmp/1 T_40.13, 4;
    %dup/vec4;
    %pushi/vec4 65536, 65535, 31;
    %cmp/z;
    %jmp/1 T_40.14, 4;
    %dup/vec4;
    %pushi/vec4 32768, 32767, 31;
    %cmp/z;
    %jmp/1 T_40.15, 4;
    %dup/vec4;
    %pushi/vec4 16384, 16383, 31;
    %cmp/z;
    %jmp/1 T_40.16, 4;
    %dup/vec4;
    %pushi/vec4 8192, 8191, 31;
    %cmp/z;
    %jmp/1 T_40.17, 4;
    %dup/vec4;
    %pushi/vec4 4096, 4095, 31;
    %cmp/z;
    %jmp/1 T_40.18, 4;
    %dup/vec4;
    %pushi/vec4 2048, 2047, 31;
    %cmp/z;
    %jmp/1 T_40.19, 4;
    %dup/vec4;
    %pushi/vec4 1024, 1023, 31;
    %cmp/z;
    %jmp/1 T_40.20, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 31;
    %cmp/z;
    %jmp/1 T_40.21, 4;
    %dup/vec4;
    %pushi/vec4 256, 255, 31;
    %cmp/z;
    %jmp/1 T_40.22, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 31;
    %cmp/z;
    %jmp/1 T_40.23, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 31;
    %cmp/z;
    %jmp/1 T_40.24, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 31;
    %cmp/z;
    %jmp/1 T_40.25, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 31;
    %cmp/z;
    %jmp/1 T_40.26, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 31;
    %cmp/z;
    %jmp/1 T_40.27, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 31;
    %cmp/z;
    %jmp/1 T_40.28, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 31;
    %cmp/z;
    %jmp/1 T_40.29, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 31;
    %cmp/z;
    %jmp/1 T_40.30, 4;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.1 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.2 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.3 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.5 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.6 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.7 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.8 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.9 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.10 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.11 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.13 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.14 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.15 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.16 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.17 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.18 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.19 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.20 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.21 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.22 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.23 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.24 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.25 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.26 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.27 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.28 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.29 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.30 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5767cf990450_0, 0, 5;
    %jmp T_40.32;
T_40.32 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x5767cf98fc90;
T_41 ;
    %wait E_0x5767cf98fef0;
    %load/vec4 v0x5767cf98ff70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf990070_0, 0, 32;
    %jmp T_41.9;
T_41.0 ;
    %pushi/vec4 131072, 0, 32;
    %store/vec4 v0x5767cf990070_0, 0, 32;
    %jmp T_41.9;
T_41.1 ;
    %pushi/vec4 109227, 0, 32;
    %store/vec4 v0x5767cf990070_0, 0, 32;
    %jmp T_41.9;
T_41.2 ;
    %pushi/vec4 93622, 0, 32;
    %store/vec4 v0x5767cf990070_0, 0, 32;
    %jmp T_41.9;
T_41.3 ;
    %pushi/vec4 81920, 0, 32;
    %store/vec4 v0x5767cf990070_0, 0, 32;
    %jmp T_41.9;
T_41.4 ;
    %pushi/vec4 72818, 0, 32;
    %store/vec4 v0x5767cf990070_0, 0, 32;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf990070_0, 0, 32;
    %jmp T_41.9;
T_41.6 ;
    %pushi/vec4 59578, 0, 32;
    %store/vec4 v0x5767cf990070_0, 0, 32;
    %jmp T_41.9;
T_41.7 ;
    %pushi/vec4 54613, 0, 32;
    %store/vec4 v0x5767cf990070_0, 0, 32;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x5767cf98fa00;
T_42 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf991c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf993230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9932f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9933b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf993470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf993530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9935f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9936b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf993770_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5767cf990f70_0;
    %assign/vec4 v0x5767cf993230_0, 0;
    %load/vec4 v0x5767cf993230_0;
    %assign/vec4 v0x5767cf9932f0_0, 0;
    %load/vec4 v0x5767cf9932f0_0;
    %assign/vec4 v0x5767cf9933b0_0, 0;
    %load/vec4 v0x5767cf9933b0_0;
    %assign/vec4 v0x5767cf993470_0, 0;
    %load/vec4 v0x5767cf993470_0;
    %assign/vec4 v0x5767cf993530_0, 0;
    %load/vec4 v0x5767cf993530_0;
    %assign/vec4 v0x5767cf9935f0_0, 0;
    %load/vec4 v0x5767cf9935f0_0;
    %assign/vec4 v0x5767cf9936b0_0, 0;
    %load/vec4 v0x5767cf9936b0_0;
    %assign/vec4 v0x5767cf993770_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5767cf98fa00;
T_43 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf991c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf991d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf991e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf991f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf991cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf992040_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5767cf990f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x5767cf9910d0_0;
    %parti/s 1, 39, 7;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x5767cf9910d0_0;
    %inv;
    %addi 1, 0, 40;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0x5767cf9910d0_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0x5767cf991d90_0, 0;
    %load/vec4 v0x5767cf9911b0_0;
    %assign/vec4 v0x5767cf991e70_0, 0;
    %load/vec4 v0x5767cf9910d0_0;
    %parti/s 1, 39, 7;
    %load/vec4 v0x5767cf9911b0_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x5767cf992040_0, 0;
    %load/vec4 v0x5767cf9911b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5767cf991cd0_0, 0;
    %load/vec4 v0x5767cf9911b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_43.6, 8;
    %load/vec4 v0x5767cf9911b0_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_43.7, 8;
T_43.6 ; End of true expr.
    %load/vec4 v0x5767cf9911b0_0;
    %jmp/0 T_43.7, 8;
 ; End of false expr.
    %blend;
T_43.7;
    %assign/vec4 v0x5767cf991f50_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5767cf98fa00;
T_44 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf991c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9921c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf9920e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9924b0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5767cf9919c0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_44.2, 5;
    %load/vec4 v0x5767cf991f50_0;
    %load/vec4 v0x5767cf9919c0_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf9921c0_0, 0;
    %load/vec4 v0x5767cf991d90_0;
    %load/vec4 v0x5767cf9919c0_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf9920e0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5767cf991f50_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf9919c0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x5767cf9921c0_0, 0;
    %load/vec4 v0x5767cf991d90_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf9919c0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x5767cf9920e0_0, 0;
T_44.3 ;
    %load/vec4 v0x5767cf992040_0;
    %assign/vec4 v0x5767cf9924b0_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5767cf98fa00;
T_45 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf991c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf992810_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf992650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf992730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf992570_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5767cf9924b0_0;
    %assign/vec4 v0x5767cf992810_0, 0;
    %load/vec4 v0x5767cf9920e0_0;
    %assign/vec4 v0x5767cf992650_0, 0;
    %load/vec4 v0x5767cf9921c0_0;
    %assign/vec4 v0x5767cf992730_0, 0;
    %load/vec4 v0x5767cf990770_0;
    %assign/vec4 v0x5767cf992570_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5767cf98fa00;
T_46 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf991c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf9928d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf992c50_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf992a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf992b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9929b0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5767cf992730_0;
    %pad/u 64;
    %load/vec4 v0x5767cf992570_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf9928d0_0, 0;
    %load/vec4 v0x5767cf992810_0;
    %assign/vec4 v0x5767cf992c50_0, 0;
    %load/vec4 v0x5767cf992650_0;
    %assign/vec4 v0x5767cf992a90_0, 0;
    %load/vec4 v0x5767cf992730_0;
    %assign/vec4 v0x5767cf992b70_0, 0;
    %load/vec4 v0x5767cf992570_0;
    %assign/vec4 v0x5767cf9929b0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5767cf98fa00;
T_47 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf991c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf992d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf992fb0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf992df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf992ed0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5767cf9929b0_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf9928d0_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf992d10_0, 0;
    %load/vec4 v0x5767cf992c50_0;
    %assign/vec4 v0x5767cf992fb0_0, 0;
    %load/vec4 v0x5767cf992a90_0;
    %assign/vec4 v0x5767cf992df0_0, 0;
    %load/vec4 v0x5767cf992b70_0;
    %assign/vec4 v0x5767cf992ed0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5767cf98fa00;
T_48 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf991c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf993070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf993150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf991620_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf991350_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5767cf992ed0_0;
    %pad/u 64;
    %load/vec4 v0x5767cf992d10_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf993070_0, 0;
    %load/vec4 v0x5767cf992d10_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v0x5767cf993150_0, 0;
    %load/vec4 v0x5767cf992fb0_0;
    %assign/vec4 v0x5767cf991620_0, 0;
    %load/vec4 v0x5767cf992df0_0;
    %assign/vec4 v0x5767cf991350_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5767cf98fa00;
T_49 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf991c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf991270_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf991430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9916e0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5767cf993150_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf993070_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf991270_0, 0;
    %load/vec4 v0x5767cf991350_0;
    %assign/vec4 v0x5767cf991430_0, 0;
    %load/vec4 v0x5767cf991620_0;
    %assign/vec4 v0x5767cf9916e0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5767cf98fa00;
T_50 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf991c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x5767cf990690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9917a0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5767cf991430_0;
    %pad/u 72;
    %load/vec4 v0x5767cf991270_0;
    %parti/s 32, 16, 6;
    %pad/u 72;
    %mul;
    %assign/vec4 v0x5767cf990690_0, 0;
    %load/vec4 v0x5767cf9916e0_0;
    %assign/vec4 v0x5767cf9917a0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5767cf994060;
T_51 ;
    %wait E_0x5767cf994230;
    %load/vec4 v0x5767cf9943b0_0;
    %parti/s 31, 0, 2;
    %dup/vec4;
    %pushi/vec4 1073741824, 1073741823, 31;
    %cmp/z;
    %jmp/1 T_51.0, 4;
    %dup/vec4;
    %pushi/vec4 536870912, 536870911, 31;
    %cmp/z;
    %jmp/1 T_51.1, 4;
    %dup/vec4;
    %pushi/vec4 268435456, 268435455, 31;
    %cmp/z;
    %jmp/1 T_51.2, 4;
    %dup/vec4;
    %pushi/vec4 134217728, 134217727, 31;
    %cmp/z;
    %jmp/1 T_51.3, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 67108863, 31;
    %cmp/z;
    %jmp/1 T_51.4, 4;
    %dup/vec4;
    %pushi/vec4 33554432, 33554431, 31;
    %cmp/z;
    %jmp/1 T_51.5, 4;
    %dup/vec4;
    %pushi/vec4 16777216, 16777215, 31;
    %cmp/z;
    %jmp/1 T_51.6, 4;
    %dup/vec4;
    %pushi/vec4 8388608, 8388607, 31;
    %cmp/z;
    %jmp/1 T_51.7, 4;
    %dup/vec4;
    %pushi/vec4 4194304, 4194303, 31;
    %cmp/z;
    %jmp/1 T_51.8, 4;
    %dup/vec4;
    %pushi/vec4 2097152, 2097151, 31;
    %cmp/z;
    %jmp/1 T_51.9, 4;
    %dup/vec4;
    %pushi/vec4 1048576, 1048575, 31;
    %cmp/z;
    %jmp/1 T_51.10, 4;
    %dup/vec4;
    %pushi/vec4 524288, 524287, 31;
    %cmp/z;
    %jmp/1 T_51.11, 4;
    %dup/vec4;
    %pushi/vec4 262144, 262143, 31;
    %cmp/z;
    %jmp/1 T_51.12, 4;
    %dup/vec4;
    %pushi/vec4 131072, 131071, 31;
    %cmp/z;
    %jmp/1 T_51.13, 4;
    %dup/vec4;
    %pushi/vec4 65536, 65535, 31;
    %cmp/z;
    %jmp/1 T_51.14, 4;
    %dup/vec4;
    %pushi/vec4 32768, 32767, 31;
    %cmp/z;
    %jmp/1 T_51.15, 4;
    %dup/vec4;
    %pushi/vec4 16384, 16383, 31;
    %cmp/z;
    %jmp/1 T_51.16, 4;
    %dup/vec4;
    %pushi/vec4 8192, 8191, 31;
    %cmp/z;
    %jmp/1 T_51.17, 4;
    %dup/vec4;
    %pushi/vec4 4096, 4095, 31;
    %cmp/z;
    %jmp/1 T_51.18, 4;
    %dup/vec4;
    %pushi/vec4 2048, 2047, 31;
    %cmp/z;
    %jmp/1 T_51.19, 4;
    %dup/vec4;
    %pushi/vec4 1024, 1023, 31;
    %cmp/z;
    %jmp/1 T_51.20, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 31;
    %cmp/z;
    %jmp/1 T_51.21, 4;
    %dup/vec4;
    %pushi/vec4 256, 255, 31;
    %cmp/z;
    %jmp/1 T_51.22, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 31;
    %cmp/z;
    %jmp/1 T_51.23, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 31;
    %cmp/z;
    %jmp/1 T_51.24, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 31;
    %cmp/z;
    %jmp/1 T_51.25, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 31;
    %cmp/z;
    %jmp/1 T_51.26, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 31;
    %cmp/z;
    %jmp/1 T_51.27, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 31;
    %cmp/z;
    %jmp/1 T_51.28, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 31;
    %cmp/z;
    %jmp/1 T_51.29, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 31;
    %cmp/z;
    %jmp/1 T_51.30, 4;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.1 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.2 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.3 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.5 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.6 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.7 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.8 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.9 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.10 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.11 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.13 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.14 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.15 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.16 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.17 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.18 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.19 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.20 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.21 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.22 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.23 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.24 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.25 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.26 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.27 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.28 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.29 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.30 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5767cf9942b0_0, 0, 5;
    %jmp T_51.32;
T_51.32 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x5767cf993b90;
T_52 ;
    %wait E_0x5767cf993da0;
    %load/vec4 v0x5767cf993e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf993f20_0, 0, 32;
    %jmp T_52.9;
T_52.0 ;
    %pushi/vec4 131072, 0, 32;
    %store/vec4 v0x5767cf993f20_0, 0, 32;
    %jmp T_52.9;
T_52.1 ;
    %pushi/vec4 109227, 0, 32;
    %store/vec4 v0x5767cf993f20_0, 0, 32;
    %jmp T_52.9;
T_52.2 ;
    %pushi/vec4 93622, 0, 32;
    %store/vec4 v0x5767cf993f20_0, 0, 32;
    %jmp T_52.9;
T_52.3 ;
    %pushi/vec4 81920, 0, 32;
    %store/vec4 v0x5767cf993f20_0, 0, 32;
    %jmp T_52.9;
T_52.4 ;
    %pushi/vec4 72818, 0, 32;
    %store/vec4 v0x5767cf993f20_0, 0, 32;
    %jmp T_52.9;
T_52.5 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf993f20_0, 0, 32;
    %jmp T_52.9;
T_52.6 ;
    %pushi/vec4 59578, 0, 32;
    %store/vec4 v0x5767cf993f20_0, 0, 32;
    %jmp T_52.9;
T_52.7 ;
    %pushi/vec4 54613, 0, 32;
    %store/vec4 v0x5767cf993f20_0, 0, 32;
    %jmp T_52.9;
T_52.9 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x5767cf993950;
T_53 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf995990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf996fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf997070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf997130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9971f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9972b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf997370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf997430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9974f0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5767cf994e00_0;
    %assign/vec4 v0x5767cf996fb0_0, 0;
    %load/vec4 v0x5767cf996fb0_0;
    %assign/vec4 v0x5767cf997070_0, 0;
    %load/vec4 v0x5767cf997070_0;
    %assign/vec4 v0x5767cf997130_0, 0;
    %load/vec4 v0x5767cf997130_0;
    %assign/vec4 v0x5767cf9971f0_0, 0;
    %load/vec4 v0x5767cf9971f0_0;
    %assign/vec4 v0x5767cf9972b0_0, 0;
    %load/vec4 v0x5767cf9972b0_0;
    %assign/vec4 v0x5767cf997370_0, 0;
    %load/vec4 v0x5767cf997370_0;
    %assign/vec4 v0x5767cf997430_0, 0;
    %load/vec4 v0x5767cf997430_0;
    %assign/vec4 v0x5767cf9974f0_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5767cf993950;
T_54 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf995990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf995b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf995bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf995cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf995a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf995dc0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5767cf994e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x5767cf994f60_0;
    %parti/s 1, 39, 7;
    %flag_set/vec4 8;
    %jmp/0 T_54.4, 8;
    %load/vec4 v0x5767cf994f60_0;
    %inv;
    %addi 1, 0, 40;
    %jmp/1 T_54.5, 8;
T_54.4 ; End of true expr.
    %load/vec4 v0x5767cf994f60_0;
    %jmp/0 T_54.5, 8;
 ; End of false expr.
    %blend;
T_54.5;
    %assign/vec4 v0x5767cf995b10_0, 0;
    %load/vec4 v0x5767cf995040_0;
    %assign/vec4 v0x5767cf995bf0_0, 0;
    %load/vec4 v0x5767cf994f60_0;
    %parti/s 1, 39, 7;
    %load/vec4 v0x5767cf995040_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x5767cf995dc0_0, 0;
    %load/vec4 v0x5767cf995040_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5767cf995a50_0, 0;
    %load/vec4 v0x5767cf995040_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_54.6, 8;
    %load/vec4 v0x5767cf995040_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_54.7, 8;
T_54.6 ; End of true expr.
    %load/vec4 v0x5767cf995040_0;
    %jmp/0 T_54.7, 8;
 ; End of false expr.
    %blend;
T_54.7;
    %assign/vec4 v0x5767cf995cd0_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5767cf993950;
T_55 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf995990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf995f40_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf995e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf996230_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5767cf995740_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_55.2, 5;
    %load/vec4 v0x5767cf995cd0_0;
    %load/vec4 v0x5767cf995740_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf995f40_0, 0;
    %load/vec4 v0x5767cf995b10_0;
    %load/vec4 v0x5767cf995740_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf995e60_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x5767cf995cd0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf995740_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x5767cf995f40_0, 0;
    %load/vec4 v0x5767cf995b10_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf995740_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x5767cf995e60_0, 0;
T_55.3 ;
    %load/vec4 v0x5767cf995dc0_0;
    %assign/vec4 v0x5767cf996230_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5767cf993950;
T_56 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf995990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf996590_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf9963d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9964b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9962f0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5767cf996230_0;
    %assign/vec4 v0x5767cf996590_0, 0;
    %load/vec4 v0x5767cf995e60_0;
    %assign/vec4 v0x5767cf9963d0_0, 0;
    %load/vec4 v0x5767cf995f40_0;
    %assign/vec4 v0x5767cf9964b0_0, 0;
    %load/vec4 v0x5767cf9945d0_0;
    %assign/vec4 v0x5767cf9962f0_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5767cf993950;
T_57 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf995990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf996650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9969d0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf996810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9968f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf996730_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x5767cf9964b0_0;
    %pad/u 64;
    %load/vec4 v0x5767cf9962f0_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf996650_0, 0;
    %load/vec4 v0x5767cf996590_0;
    %assign/vec4 v0x5767cf9969d0_0, 0;
    %load/vec4 v0x5767cf9963d0_0;
    %assign/vec4 v0x5767cf996810_0, 0;
    %load/vec4 v0x5767cf9964b0_0;
    %assign/vec4 v0x5767cf9968f0_0, 0;
    %load/vec4 v0x5767cf9962f0_0;
    %assign/vec4 v0x5767cf996730_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5767cf993950;
T_58 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf995990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf996a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf996d30_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf996b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf996c50_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5767cf996730_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf996650_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf996a90_0, 0;
    %load/vec4 v0x5767cf9969d0_0;
    %assign/vec4 v0x5767cf996d30_0, 0;
    %load/vec4 v0x5767cf996810_0;
    %assign/vec4 v0x5767cf996b70_0, 0;
    %load/vec4 v0x5767cf9968f0_0;
    %assign/vec4 v0x5767cf996c50_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5767cf993950;
T_59 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf995990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf996df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf996ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9953a0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf9951e0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x5767cf996c50_0;
    %pad/u 64;
    %load/vec4 v0x5767cf996a90_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf996df0_0, 0;
    %load/vec4 v0x5767cf996a90_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v0x5767cf996ed0_0, 0;
    %load/vec4 v0x5767cf996d30_0;
    %assign/vec4 v0x5767cf9953a0_0, 0;
    %load/vec4 v0x5767cf996b70_0;
    %assign/vec4 v0x5767cf9951e0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5767cf993950;
T_60 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf995990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf995100_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf9952c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf995460_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5767cf996ed0_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf996df0_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf995100_0, 0;
    %load/vec4 v0x5767cf9951e0_0;
    %assign/vec4 v0x5767cf9952c0_0, 0;
    %load/vec4 v0x5767cf9953a0_0;
    %assign/vec4 v0x5767cf995460_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5767cf993950;
T_61 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf995990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x5767cf9944f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf995520_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x5767cf9952c0_0;
    %pad/u 72;
    %load/vec4 v0x5767cf995100_0;
    %parti/s 32, 16, 6;
    %pad/u 72;
    %mul;
    %assign/vec4 v0x5767cf9944f0_0, 0;
    %load/vec4 v0x5767cf995460_0;
    %assign/vec4 v0x5767cf995520_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5767cf997e30;
T_62 ;
    %wait E_0x5767cf998050;
    %load/vec4 v0x5767cf9981d0_0;
    %parti/s 31, 0, 2;
    %dup/vec4;
    %pushi/vec4 1073741824, 1073741823, 31;
    %cmp/z;
    %jmp/1 T_62.0, 4;
    %dup/vec4;
    %pushi/vec4 536870912, 536870911, 31;
    %cmp/z;
    %jmp/1 T_62.1, 4;
    %dup/vec4;
    %pushi/vec4 268435456, 268435455, 31;
    %cmp/z;
    %jmp/1 T_62.2, 4;
    %dup/vec4;
    %pushi/vec4 134217728, 134217727, 31;
    %cmp/z;
    %jmp/1 T_62.3, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 67108863, 31;
    %cmp/z;
    %jmp/1 T_62.4, 4;
    %dup/vec4;
    %pushi/vec4 33554432, 33554431, 31;
    %cmp/z;
    %jmp/1 T_62.5, 4;
    %dup/vec4;
    %pushi/vec4 16777216, 16777215, 31;
    %cmp/z;
    %jmp/1 T_62.6, 4;
    %dup/vec4;
    %pushi/vec4 8388608, 8388607, 31;
    %cmp/z;
    %jmp/1 T_62.7, 4;
    %dup/vec4;
    %pushi/vec4 4194304, 4194303, 31;
    %cmp/z;
    %jmp/1 T_62.8, 4;
    %dup/vec4;
    %pushi/vec4 2097152, 2097151, 31;
    %cmp/z;
    %jmp/1 T_62.9, 4;
    %dup/vec4;
    %pushi/vec4 1048576, 1048575, 31;
    %cmp/z;
    %jmp/1 T_62.10, 4;
    %dup/vec4;
    %pushi/vec4 524288, 524287, 31;
    %cmp/z;
    %jmp/1 T_62.11, 4;
    %dup/vec4;
    %pushi/vec4 262144, 262143, 31;
    %cmp/z;
    %jmp/1 T_62.12, 4;
    %dup/vec4;
    %pushi/vec4 131072, 131071, 31;
    %cmp/z;
    %jmp/1 T_62.13, 4;
    %dup/vec4;
    %pushi/vec4 65536, 65535, 31;
    %cmp/z;
    %jmp/1 T_62.14, 4;
    %dup/vec4;
    %pushi/vec4 32768, 32767, 31;
    %cmp/z;
    %jmp/1 T_62.15, 4;
    %dup/vec4;
    %pushi/vec4 16384, 16383, 31;
    %cmp/z;
    %jmp/1 T_62.16, 4;
    %dup/vec4;
    %pushi/vec4 8192, 8191, 31;
    %cmp/z;
    %jmp/1 T_62.17, 4;
    %dup/vec4;
    %pushi/vec4 4096, 4095, 31;
    %cmp/z;
    %jmp/1 T_62.18, 4;
    %dup/vec4;
    %pushi/vec4 2048, 2047, 31;
    %cmp/z;
    %jmp/1 T_62.19, 4;
    %dup/vec4;
    %pushi/vec4 1024, 1023, 31;
    %cmp/z;
    %jmp/1 T_62.20, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 31;
    %cmp/z;
    %jmp/1 T_62.21, 4;
    %dup/vec4;
    %pushi/vec4 256, 255, 31;
    %cmp/z;
    %jmp/1 T_62.22, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 31;
    %cmp/z;
    %jmp/1 T_62.23, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 31;
    %cmp/z;
    %jmp/1 T_62.24, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 31;
    %cmp/z;
    %jmp/1 T_62.25, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 31;
    %cmp/z;
    %jmp/1 T_62.26, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 31;
    %cmp/z;
    %jmp/1 T_62.27, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 31;
    %cmp/z;
    %jmp/1 T_62.28, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 31;
    %cmp/z;
    %jmp/1 T_62.29, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 31;
    %cmp/z;
    %jmp/1 T_62.30, 4;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.1 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.2 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.3 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.5 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.6 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.7 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.8 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.9 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.10 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.11 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.13 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.14 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.15 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.16 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.17 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.18 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.19 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.20 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.21 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.22 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.23 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.24 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.25 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.26 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.27 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.28 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.29 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.30 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5767cf9980d0_0, 0, 5;
    %jmp T_62.32;
T_62.32 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x5767cf997910;
T_63 ;
    %wait E_0x5767cf997b70;
    %load/vec4 v0x5767cf997bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf997cf0_0, 0, 32;
    %jmp T_63.9;
T_63.0 ;
    %pushi/vec4 131072, 0, 32;
    %store/vec4 v0x5767cf997cf0_0, 0, 32;
    %jmp T_63.9;
T_63.1 ;
    %pushi/vec4 109227, 0, 32;
    %store/vec4 v0x5767cf997cf0_0, 0, 32;
    %jmp T_63.9;
T_63.2 ;
    %pushi/vec4 93622, 0, 32;
    %store/vec4 v0x5767cf997cf0_0, 0, 32;
    %jmp T_63.9;
T_63.3 ;
    %pushi/vec4 81920, 0, 32;
    %store/vec4 v0x5767cf997cf0_0, 0, 32;
    %jmp T_63.9;
T_63.4 ;
    %pushi/vec4 72818, 0, 32;
    %store/vec4 v0x5767cf997cf0_0, 0, 32;
    %jmp T_63.9;
T_63.5 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5767cf997cf0_0, 0, 32;
    %jmp T_63.9;
T_63.6 ;
    %pushi/vec4 59578, 0, 32;
    %store/vec4 v0x5767cf997cf0_0, 0, 32;
    %jmp T_63.9;
T_63.7 ;
    %pushi/vec4 54613, 0, 32;
    %store/vec4 v0x5767cf997cf0_0, 0, 32;
    %jmp T_63.9;
T_63.9 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x5767cf9976d0;
T_64 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9997b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99ae90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99b010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99b0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99b190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99b310_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x5767cf998c20_0;
    %assign/vec4 v0x5767cf99add0_0, 0;
    %load/vec4 v0x5767cf99add0_0;
    %assign/vec4 v0x5767cf99ae90_0, 0;
    %load/vec4 v0x5767cf99ae90_0;
    %assign/vec4 v0x5767cf99af50_0, 0;
    %load/vec4 v0x5767cf99af50_0;
    %assign/vec4 v0x5767cf99b010_0, 0;
    %load/vec4 v0x5767cf99b010_0;
    %assign/vec4 v0x5767cf99b0d0_0, 0;
    %load/vec4 v0x5767cf99b0d0_0;
    %assign/vec4 v0x5767cf99b190_0, 0;
    %load/vec4 v0x5767cf99b190_0;
    %assign/vec4 v0x5767cf99b250_0, 0;
    %load/vec4 v0x5767cf99b250_0;
    %assign/vec4 v0x5767cf99b310_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x5767cf9976d0;
T_65 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9997b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf999930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf999a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf999af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf999870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf999be0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x5767cf998c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x5767cf998d80_0;
    %parti/s 1, 39, 7;
    %flag_set/vec4 8;
    %jmp/0 T_65.4, 8;
    %load/vec4 v0x5767cf998d80_0;
    %inv;
    %addi 1, 0, 40;
    %jmp/1 T_65.5, 8;
T_65.4 ; End of true expr.
    %load/vec4 v0x5767cf998d80_0;
    %jmp/0 T_65.5, 8;
 ; End of false expr.
    %blend;
T_65.5;
    %assign/vec4 v0x5767cf999930_0, 0;
    %load/vec4 v0x5767cf998e60_0;
    %assign/vec4 v0x5767cf999a10_0, 0;
    %load/vec4 v0x5767cf998d80_0;
    %parti/s 1, 39, 7;
    %load/vec4 v0x5767cf998e60_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x5767cf999be0_0, 0;
    %load/vec4 v0x5767cf998e60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5767cf999870_0, 0;
    %load/vec4 v0x5767cf998e60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_65.6, 8;
    %load/vec4 v0x5767cf998e60_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_65.7, 8;
T_65.6 ; End of true expr.
    %load/vec4 v0x5767cf998e60_0;
    %jmp/0 T_65.7, 8;
 ; End of false expr.
    %blend;
T_65.7;
    %assign/vec4 v0x5767cf999af0_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x5767cf9976d0;
T_66 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9997b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf999d60_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf999c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99a050_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5767cf999560_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_66.2, 5;
    %load/vec4 v0x5767cf999af0_0;
    %load/vec4 v0x5767cf999560_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf999d60_0, 0;
    %load/vec4 v0x5767cf999930_0;
    %load/vec4 v0x5767cf999560_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5767cf999c80_0, 0;
    %jmp T_66.3;
T_66.2 ;
    %load/vec4 v0x5767cf999af0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf999560_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x5767cf999d60_0, 0;
    %load/vec4 v0x5767cf999930_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5767cf999560_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x5767cf999c80_0, 0;
T_66.3 ;
    %load/vec4 v0x5767cf999be0_0;
    %assign/vec4 v0x5767cf99a050_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5767cf9976d0;
T_67 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9997b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99a3b0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf99a1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99a2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99a110_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5767cf99a050_0;
    %assign/vec4 v0x5767cf99a3b0_0, 0;
    %load/vec4 v0x5767cf999c80_0;
    %assign/vec4 v0x5767cf99a1f0_0, 0;
    %load/vec4 v0x5767cf999d60_0;
    %assign/vec4 v0x5767cf99a2d0_0, 0;
    %load/vec4 v0x5767cf9983f0_0;
    %assign/vec4 v0x5767cf99a110_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5767cf9976d0;
T_68 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9997b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf99a470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99a7f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf99a630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99a710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99a550_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x5767cf99a2d0_0;
    %pad/u 64;
    %load/vec4 v0x5767cf99a110_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf99a470_0, 0;
    %load/vec4 v0x5767cf99a3b0_0;
    %assign/vec4 v0x5767cf99a7f0_0, 0;
    %load/vec4 v0x5767cf99a1f0_0;
    %assign/vec4 v0x5767cf99a630_0, 0;
    %load/vec4 v0x5767cf99a2d0_0;
    %assign/vec4 v0x5767cf99a710_0, 0;
    %load/vec4 v0x5767cf99a110_0;
    %assign/vec4 v0x5767cf99a550_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5767cf9976d0;
T_69 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9997b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf99a8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99ab50_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf99a990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99aa70_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x5767cf99a550_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf99a470_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf99a8b0_0, 0;
    %load/vec4 v0x5767cf99a7f0_0;
    %assign/vec4 v0x5767cf99ab50_0, 0;
    %load/vec4 v0x5767cf99a630_0;
    %assign/vec4 v0x5767cf99a990_0, 0;
    %load/vec4 v0x5767cf99a710_0;
    %assign/vec4 v0x5767cf99aa70_0, 0;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x5767cf9976d0;
T_70 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9997b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf99ac10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99acf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9991c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf999000_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x5767cf99aa70_0;
    %pad/u 64;
    %load/vec4 v0x5767cf99a8b0_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x5767cf99ac10_0, 0;
    %load/vec4 v0x5767cf99a8b0_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v0x5767cf99acf0_0, 0;
    %load/vec4 v0x5767cf99ab50_0;
    %assign/vec4 v0x5767cf9991c0_0, 0;
    %load/vec4 v0x5767cf99a990_0;
    %assign/vec4 v0x5767cf999000_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x5767cf9976d0;
T_71 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9997b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5767cf998f20_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x5767cf9990e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf999280_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x5767cf99acf0_0;
    %pad/u 64;
    %pushi/vec4 131072, 0, 64;
    %load/vec4 v0x5767cf99ac10_0;
    %parti/s 32, 16, 6;
    %pad/u 64;
    %sub;
    %mul;
    %assign/vec4 v0x5767cf998f20_0, 0;
    %load/vec4 v0x5767cf999000_0;
    %assign/vec4 v0x5767cf9990e0_0, 0;
    %load/vec4 v0x5767cf9991c0_0;
    %assign/vec4 v0x5767cf999280_0, 0;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5767cf9976d0;
T_72 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9997b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x5767cf998310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf999340_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x5767cf9990e0_0;
    %pad/u 72;
    %load/vec4 v0x5767cf998f20_0;
    %parti/s 32, 16, 6;
    %pad/u 72;
    %mul;
    %assign/vec4 v0x5767cf998310_0, 0;
    %load/vec4 v0x5767cf999280_0;
    %assign/vec4 v0x5767cf999340_0, 0;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x5767cf983400;
T_73 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf99d180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99c7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99c8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99bf00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99c3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99c130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99c650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99c9b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf99d390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf99d740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf99d9b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf99dc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf99c710_0, 0, 32;
T_73.2 ;
    %load/vec4 v0x5767cf99c710_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_73.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5767cf99c710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99d5b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5767cf99c710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99d450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5767cf99c710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99d800, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5767cf99c710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99da70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5767cf99c710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99dce0, 0, 4;
    %load/vec4 v0x5767cf99c710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5767cf99c710_0, 0, 32;
    %jmp T_73.2;
T_73.3 ;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x5767cf99d220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x5767cf99d510_0;
    %flag_set/vec4 8;
    %callf/vec4 TD_tb_lg_top.dut.lambdagen_inst.stage4.any_valid_d, S_0x5767cf983ca0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_73.6, 9;
    %load/vec4 v0x5767cf99d2c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99d450, 0, 4;
    %load/vec4 v0x5767cf99d650_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99d800, 0, 4;
    %load/vec4 v0x5767cf99d8c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99da70, 0, 4;
    %load/vec4 v0x5767cf99db30_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99dce0, 0, 4;
    %load/vec4 v0x5767cf99d510_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99d5b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5767cf99c710_0, 0, 32;
T_73.8 ;
    %load/vec4 v0x5767cf99c710_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_73.9, 5;
    %load/vec4 v0x5767cf99c710_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5767cf99d5b0, 4;
    %ix/getv/s 3, v0x5767cf99c710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99d5b0, 0, 4;
    %load/vec4 v0x5767cf99c710_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5767cf99d450, 4;
    %ix/getv/s 3, v0x5767cf99c710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99d450, 0, 4;
    %load/vec4 v0x5767cf99c710_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5767cf99d800, 4;
    %ix/getv/s 3, v0x5767cf99c710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99d800, 0, 4;
    %load/vec4 v0x5767cf99c710_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5767cf99da70, 4;
    %ix/getv/s 3, v0x5767cf99c710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99da70, 0, 4;
    %load/vec4 v0x5767cf99c710_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5767cf99dce0, 4;
    %ix/getv/s 3, v0x5767cf99c710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5767cf99dce0, 0, 4;
    %load/vec4 v0x5767cf99c710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5767cf99c710_0, 0, 32;
    %jmp T_73.8;
T_73.9 ;
T_73.6 ;
    %load/vec4 v0x5767cf99b840_0;
    %assign/vec4 v0x5767cf99c9b0_0, 0;
    %load/vec4 v0x5767cf99ca70_0;
    %parti/s 32, 8, 5;
    %assign/vec4 v0x5767cf99c7f0_0, 0;
    %load/vec4 v0x5767cf99cb60_0;
    %parti/s 32, 8, 5;
    %assign/vec4 v0x5767cf99c8d0_0, 0;
    %load/vec4 v0x5767cf99cd00_0;
    %parti/s 32, 8, 5;
    %assign/vec4 v0x5767cf99bf00_0, 0;
    %load/vec4 v0x5767cf99cc30_0;
    %parti/s 32, 8, 5;
    %assign/vec4 v0x5767cf99c3c0_0, 0;
    %load/vec4 v0x5767cf99cea0_0;
    %parti/s 32, 8, 5;
    %assign/vec4 v0x5767cf99c130_0, 0;
    %load/vec4 v0x5767cf99cdd0_0;
    %parti/s 32, 8, 5;
    %assign/vec4 v0x5767cf99c650_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5767cf99d450, 4;
    %assign/vec4 v0x5767cf99d390_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5767cf99d800, 4;
    %assign/vec4 v0x5767cf99d740_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5767cf99da70, 4;
    %assign/vec4 v0x5767cf99d9b0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5767cf99dce0, 4;
    %assign/vec4 v0x5767cf99dc20_0, 0;
    %jmp T_73.5;
T_73.4 ;
    %load/vec4 v0x5767cf99d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf99c9b0_0, 0;
T_73.10 ;
T_73.5 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x5767cf99e1c0;
T_74 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf99fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99f810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99faa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99ebe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99ef70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99eda0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99f120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99f8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99fb60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99fc40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99f1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99f2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99f3a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99f480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99f560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf99f640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a0010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99fd20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a0270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a0420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a07e0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x5767cf9a00d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x5767cf99f720_0;
    %load/vec4 v0x5767cf9a01a0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5767cf99f8d0_0, 0;
    %load/vec4 v0x5767cf99f9b0_0;
    %load/vec4 v0x5767cf9a04e0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5767cf99fb60_0, 0;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x5767cf99f720_0;
    %sub;
    %load/vec4 v0x5767cf99f9b0_0;
    %sub;
    %load/vec4 v0x5767cf9a0330_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5767cf99fc40_0, 0;
    %load/vec4 v0x5767cf99eaf0_0;
    %load/vec4 v0x5767cf9a01a0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5767cf99f1e0_0, 0;
    %load/vec4 v0x5767cf99eeb0_0;
    %load/vec4 v0x5767cf9a04e0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5767cf99f2c0_0, 0;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x5767cf99eaf0_0;
    %sub;
    %load/vec4 v0x5767cf99eeb0_0;
    %sub;
    %load/vec4 v0x5767cf9a0330_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5767cf99f3a0_0, 0;
    %load/vec4 v0x5767cf99ecb0_0;
    %load/vec4 v0x5767cf9a01a0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5767cf99f480_0, 0;
    %load/vec4 v0x5767cf99f030_0;
    %load/vec4 v0x5767cf9a04e0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5767cf99f560_0, 0;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x5767cf99ecb0_0;
    %sub;
    %load/vec4 v0x5767cf99f030_0;
    %sub;
    %load/vec4 v0x5767cf9a0330_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5767cf99f640_0, 0;
    %load/vec4 v0x5767cf99f720_0;
    %assign/vec4 v0x5767cf99f810_0, 0;
    %load/vec4 v0x5767cf99f9b0_0;
    %assign/vec4 v0x5767cf99faa0_0, 0;
    %load/vec4 v0x5767cf99eaf0_0;
    %assign/vec4 v0x5767cf99ebe0_0, 0;
    %load/vec4 v0x5767cf99eeb0_0;
    %assign/vec4 v0x5767cf99ef70_0, 0;
    %load/vec4 v0x5767cf99ecb0_0;
    %assign/vec4 v0x5767cf99eda0_0, 0;
    %load/vec4 v0x5767cf99f030_0;
    %assign/vec4 v0x5767cf99f120_0, 0;
    %load/vec4 v0x5767cf9a01a0_0;
    %assign/vec4 v0x5767cf9a0270_0, 0;
    %load/vec4 v0x5767cf9a0330_0;
    %assign/vec4 v0x5767cf9a0420_0, 0;
    %load/vec4 v0x5767cf9a04e0_0;
    %assign/vec4 v0x5767cf9a07e0_0, 0;
    %load/vec4 v0x5767cf99ff20_0;
    %assign/vec4 v0x5767cf9a0010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf99fd20_0, 0;
    %jmp T_74.3;
T_74.2 ;
    %load/vec4 v0x5767cf99fe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.4, 8;
    %load/vec4 v0x5767cf99f8d0_0;
    %assign/vec4 v0x5767cf99f8d0_0, 0;
    %load/vec4 v0x5767cf99fb60_0;
    %assign/vec4 v0x5767cf99fb60_0, 0;
    %load/vec4 v0x5767cf99fc40_0;
    %assign/vec4 v0x5767cf99fc40_0, 0;
    %load/vec4 v0x5767cf99f1e0_0;
    %assign/vec4 v0x5767cf99f1e0_0, 0;
    %load/vec4 v0x5767cf99f2c0_0;
    %assign/vec4 v0x5767cf99f2c0_0, 0;
    %load/vec4 v0x5767cf99f3a0_0;
    %assign/vec4 v0x5767cf99f3a0_0, 0;
    %load/vec4 v0x5767cf99f480_0;
    %assign/vec4 v0x5767cf99f480_0, 0;
    %load/vec4 v0x5767cf99f560_0;
    %assign/vec4 v0x5767cf99f560_0, 0;
    %load/vec4 v0x5767cf99f640_0;
    %assign/vec4 v0x5767cf99f640_0, 0;
    %load/vec4 v0x5767cf99f810_0;
    %assign/vec4 v0x5767cf99f810_0, 0;
    %load/vec4 v0x5767cf99faa0_0;
    %assign/vec4 v0x5767cf99faa0_0, 0;
    %load/vec4 v0x5767cf99ebe0_0;
    %assign/vec4 v0x5767cf99ebe0_0, 0;
    %load/vec4 v0x5767cf99ef70_0;
    %assign/vec4 v0x5767cf99ef70_0, 0;
    %load/vec4 v0x5767cf99eda0_0;
    %assign/vec4 v0x5767cf99eda0_0, 0;
    %load/vec4 v0x5767cf99f120_0;
    %assign/vec4 v0x5767cf99f120_0, 0;
    %load/vec4 v0x5767cf9a0270_0;
    %assign/vec4 v0x5767cf9a0270_0, 0;
    %load/vec4 v0x5767cf9a0420_0;
    %assign/vec4 v0x5767cf9a0420_0, 0;
    %load/vec4 v0x5767cf9a07e0_0;
    %assign/vec4 v0x5767cf9a07e0_0, 0;
    %load/vec4 v0x5767cf9a0010_0;
    %assign/vec4 v0x5767cf9a0010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99fd20_0, 0;
    %jmp T_74.5;
T_74.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf99fd20_0, 0;
T_74.5 ;
T_74.3 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x5767cf9a0ce0;
T_75 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9a2c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9a2670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9a28f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9a1930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9a1c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9a1af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9a1e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9a36c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9a23e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9a24a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a3090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a3450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a3600_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a2e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9a2b70_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x5767cf9a2ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x5767cf9a2730_0;
    %load/vec4 v0x5767cf9a29b0_0;
    %add;
    %load/vec4 v0x5767cf9a2aa0_0;
    %add;
    %assign/vec4 v0x5767cf9a36c0_0, 0;
    %load/vec4 v0x5767cf9a1ee0_0;
    %load/vec4 v0x5767cf9a1fd0_0;
    %add;
    %load/vec4 v0x5767cf9a20a0_0;
    %add;
    %assign/vec4 v0x5767cf9a23e0_0, 0;
    %load/vec4 v0x5767cf9a2170_0;
    %load/vec4 v0x5767cf9a2240_0;
    %add;
    %load/vec4 v0x5767cf9a2310_0;
    %add;
    %assign/vec4 v0x5767cf9a24a0_0, 0;
    %load/vec4 v0x5767cf9a2580_0;
    %assign/vec4 v0x5767cf9a2670_0, 0;
    %load/vec4 v0x5767cf9a2820_0;
    %assign/vec4 v0x5767cf9a28f0_0, 0;
    %load/vec4 v0x5767cf9a1840_0;
    %assign/vec4 v0x5767cf9a1930_0, 0;
    %load/vec4 v0x5767cf9a1bb0_0;
    %assign/vec4 v0x5767cf9a1c70_0, 0;
    %load/vec4 v0x5767cf9a1a00_0;
    %assign/vec4 v0x5767cf9a1af0_0, 0;
    %load/vec4 v0x5767cf9a1d30_0;
    %assign/vec4 v0x5767cf9a1e20_0, 0;
    %load/vec4 v0x5767cf9a2fc0_0;
    %assign/vec4 v0x5767cf9a3090_0, 0;
    %load/vec4 v0x5767cf9a3150_0;
    %assign/vec4 v0x5767cf9a3450_0, 0;
    %load/vec4 v0x5767cf9a3510_0;
    %assign/vec4 v0x5767cf9a3600_0, 0;
    %load/vec4 v0x5767cf9a2d80_0;
    %assign/vec4 v0x5767cf9a2e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf9a2b70_0, 0;
    %jmp T_75.3;
T_75.2 ;
    %load/vec4 v0x5767cf9a2ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.4, 8;
    %load/vec4 v0x5767cf9a2670_0;
    %assign/vec4 v0x5767cf9a2670_0, 0;
    %load/vec4 v0x5767cf9a28f0_0;
    %assign/vec4 v0x5767cf9a28f0_0, 0;
    %load/vec4 v0x5767cf9a1930_0;
    %assign/vec4 v0x5767cf9a1930_0, 0;
    %load/vec4 v0x5767cf9a1c70_0;
    %assign/vec4 v0x5767cf9a1c70_0, 0;
    %load/vec4 v0x5767cf9a1af0_0;
    %assign/vec4 v0x5767cf9a1af0_0, 0;
    %load/vec4 v0x5767cf9a1e20_0;
    %assign/vec4 v0x5767cf9a1e20_0, 0;
    %load/vec4 v0x5767cf9a36c0_0;
    %assign/vec4 v0x5767cf9a36c0_0, 0;
    %load/vec4 v0x5767cf9a23e0_0;
    %assign/vec4 v0x5767cf9a23e0_0, 0;
    %load/vec4 v0x5767cf9a24a0_0;
    %assign/vec4 v0x5767cf9a24a0_0, 0;
    %load/vec4 v0x5767cf9a3090_0;
    %assign/vec4 v0x5767cf9a3090_0, 0;
    %load/vec4 v0x5767cf9a3450_0;
    %assign/vec4 v0x5767cf9a3450_0, 0;
    %load/vec4 v0x5767cf9a3600_0;
    %assign/vec4 v0x5767cf9a3600_0, 0;
    %load/vec4 v0x5767cf9a2e50_0;
    %assign/vec4 v0x5767cf9a2e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9a2b70_0, 0;
    %jmp T_75.5;
T_75.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9a2b70_0, 0;
T_75.5 ;
T_75.3 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5767cf92fea0;
T_76 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9a7950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a7b30_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5767cf9a8330_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5767cf9a85d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5767cf9a8780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5767cf9a8930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5767cf9a8bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5767cf9a8da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a8e60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a9430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5767cf9a9a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9a81a0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x5767cf9a79f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x5767cf9a8100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.4, 8;
    %load/vec4 v0x5767cf9a6a20_0;
    %split/vec4 16;
    %assign/vec4 v0x5767cf9a9a20_0, 0;
    %split/vec4 16;
    %assign/vec4 v0x5767cf9a9430_0, 0;
    %split/vec4 9;
    %assign/vec4 v0x5767cf9a8780_0, 0;
    %split/vec4 9;
    %assign/vec4 v0x5767cf9a85d0_0, 0;
    %split/vec4 9;
    %assign/vec4 v0x5767cf9a8330_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x5767cf9a4020_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x5767cf9a8da0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x5767cf9a8bf0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x5767cf9a8930_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x5767cf9a3f60_0, 0;
    %split/vec4 16;
    %assign/vec4 v0x5767cf9a8e60_0, 0;
    %assign/vec4 v0x5767cf9a7b30_0, 0;
    %load/vec4 v0x5767cf9a77b0_0;
    %assign/vec4 v0x5767cf9a7890_0, 0;
T_76.4 ;
    %load/vec4 v0x5767cf9a8100_0;
    %assign/vec4 v0x5767cf9a81a0_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x5767cf95b240;
T_77 ;
    %wait E_0x5767cf7752f0;
    %load/vec4 v0x5767cf80a7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf85a1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf861ef0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5767cf862070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf861fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf862150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf85a450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5767cf85a2b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5767cf8212a0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x5767cf85a1f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %jmp T_77.4;
T_77.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf862150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf861fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf85a450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5767cf85a2b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5767cf8212a0_0, 0;
    %load/vec4 v0x5767cf85a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf85a1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf85a450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5767cf85a2b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5767cf8212a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf862150_0, 0;
T_77.5 ;
    %jmp T_77.4;
T_77.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf85a450_0, 0;
    %load/vec4 v0x5767cf8622f0_0;
    %assign/vec4 v0x5767cf861ef0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5767cf862070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf862150_0, 0;
    %load/vec4 v0x5767cf8212a0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_77.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf861fb0_0, 0;
    %jmp T_77.8;
T_77.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf861fb0_0, 0;
T_77.8 ;
    %load/vec4 v0x5767cf85a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.9, 8;
    %load/vec4 v0x5767cf8212a0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_77.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf85a1f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5767cf85a2b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5767cf8212a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf85a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf862150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf861fb0_0, 0;
    %jmp T_77.12;
T_77.11 ;
    %load/vec4 v0x5767cf85a2b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5767cf85a2b0_0, 0;
    %load/vec4 v0x5767cf8212a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5767cf8212a0_0, 0;
T_77.12 ;
T_77.9 ;
    %jmp T_77.4;
T_77.4 ;
    %pop/vec4 1;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x5767cf95c660;
T_78 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9ac2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5767cf9ad870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5767cf9ad410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5767cf9acd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9ab7b0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x5767cf9aaeb0_0;
    %load/vec4 v0x5767cf9abb70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x5767cf9ad6b0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x5767cf9ad870_0, 0;
    %load/vec4 v0x5767cf9ad4f0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x5767cf9ad410_0, 0;
    %load/vec4 v0x5767cf9acc30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5767cf9acd10_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x5767cf9ab4f0_0;
    %load/vec4 v0x5767cf9abb70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5767cf9ac900_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5767cf9acd10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5767cf9ad410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5767cf9ad870_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x5767cf9ab7b0_0, 0;
T_78.4 ;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5767cf95c660;
T_79 ;
    %wait E_0x5767cf772610;
    %load/vec4 v0x5767cf9ac5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_79.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ac720_0, 0, 32;
    %jmp T_79.11;
T_79.0 ;
    %load/vec4 v0x5767cf9ab7b0_0;
    %store/vec4 v0x5767cf9ac720_0, 0, 32;
    %jmp T_79.11;
T_79.1 ;
    %load/vec4 v0x5767cf9ab9a0_0;
    %store/vec4 v0x5767cf9ac720_0, 0, 32;
    %jmp T_79.11;
T_79.2 ;
    %load/vec4 v0x5767cf9ab890_0;
    %store/vec4 v0x5767cf9ac720_0, 0, 32;
    %jmp T_79.11;
T_79.3 ;
    %load/vec4 v0x5767cf9ab3e0_0;
    %store/vec4 v0x5767cf9ac720_0, 0, 32;
    %jmp T_79.11;
T_79.4 ;
    %load/vec4 v0x5767cf9aafa0_0;
    %store/vec4 v0x5767cf9ac720_0, 0, 32;
    %jmp T_79.11;
T_79.5 ;
    %load/vec4 v0x5767cf9ab0b0_0;
    %store/vec4 v0x5767cf9ac720_0, 0, 32;
    %jmp T_79.11;
T_79.6 ;
    %load/vec4 v0x5767cf9ab1c0_0;
    %store/vec4 v0x5767cf9ac720_0, 0, 32;
    %jmp T_79.11;
T_79.7 ;
    %load/vec4 v0x5767cf9ad950_0;
    %store/vec4 v0x5767cf9ac720_0, 0, 32;
    %jmp T_79.11;
T_79.8 ;
    %load/vec4 v0x5767cf9ab590_0;
    %store/vec4 v0x5767cf9ac720_0, 0, 32;
    %jmp T_79.11;
T_79.9 ;
    %load/vec4 v0x5767cf9ab6a0_0;
    %store/vec4 v0x5767cf9ac720_0, 0, 32;
    %jmp T_79.11;
T_79.11 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x5767cf95c660;
T_80 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9ac2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5767cf9ac7c0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x5767cf9ac860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x5767cf9ac720_0;
    %assign/vec4 v0x5767cf9ac7c0_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5767cf95baf0;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5767cf9ae660_0, 0, 1;
T_81.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5767cf9ae660_0;
    %inv;
    %store/vec4 v0x5767cf9ae660_0, 0, 1;
    %jmp T_81.0;
    %end;
    .thread T_81;
    .scope S_0x5767cf95baf0;
T_82 ;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9aeb60_0;
    %load/vec4 v0x5767cf9aea70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %vpi_call/w 3 57 "$display", "[%0t] RX Transfer #%0d: Data=0x%08h, TLAST=%b", $time, v0x5767cf9af240_0, v0x5767cf9ae840_0, v0x5767cf9ae930_0 {0 0 0};
    %load/vec4 v0x5767cf9ae840_0;
    %ix/getv/s 4, v0x5767cf9af240_0;
    %store/vec4a v0x5767cf9aecf0, 4, 0;
    %load/vec4 v0x5767cf9af240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5767cf9af240_0, 0, 32;
    %load/vec4 v0x5767cf9ae930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 63 "$display", "[%0t] Packet %0d complete (%0d transfers)", $time, v0x5767cf9aec50_0, v0x5767cf9af240_0 {0 0 0};
    %load/vec4 v0x5767cf9aec50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5767cf9aec50_0, 0, 32;
T_82.2 ;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5767cf95baf0;
T_83 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5767cf9aed90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9aee30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5767cf9af0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5767cf9aeed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5767cf9aea70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9af240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9aec50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ae700_0, 0, 32;
    %vpi_call/w 3 133 "$dumpfile", "lg_top.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5767cf95baf0 {0 0 0};
    %vpi_call/w 3 137 "$display", "\012=== Test Start ===" {0 0 0};
    %vpi_call/w 3 138 "$display", "[%0t] Asserting reset", $time {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5767cf9aed90_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 146 "$display", "\012=== TEST 1: Single Triangle (Master Always Ready) ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9af240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9aec50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5767cf9aea70_0, 0, 1;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5767cf9af1a0, 4, 0;
    %pushi/vec4 2882400000, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5767cf9af1a0, 4, 0;
    %pushi/vec4 287454020, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5767cf9af1a0, 4, 0;
    %pushi/vec4 1432778632, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5767cf9af1a0, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5767cf9af1a0, 4;
    %store/vec4 v0x5767cf9ae0d0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5767cf9af1a0, 4;
    %store/vec4 v0x5767cf9ae170_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5767cf9af1a0, 4;
    %store/vec4 v0x5767cf9ae210_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5767cf9af1a0, 4;
    %store/vec4 v0x5767cf9ae2b0_0, 0, 32;
    %fork TD_tb_lg_top.send_triangle_packet, S_0x5767cf9ade50;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5767cf9ae5c0_0, 0, 32;
    %fork TD_tb_lg_top.wait_for_output_packet, S_0x5767cf9ae3a0;
    %join;
    %load/vec4 v0x5767cf9af240_0;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_83.0, 4;
    %vpi_call/w 3 170 "$display", "ERROR: Expected 10 transfers, got %0d", v0x5767cf9af240_0 {0 0 0};
    %load/vec4 v0x5767cf9ae700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5767cf9ae700_0, 0, 32;
T_83.0 ;
    %vpi_call/w 3 175 "$display", "\012Received data:" {0 0 0};
    %vpi_call/w 3 176 "$display", "  [0] Header:  0x%08h", &A<v0x5767cf9aecf0, 0> {0 0 0};
    %vpi_call/w 3 177 "$display", "  [1] l2:      0x%08h", &A<v0x5767cf9aecf0, 1> {0 0 0};
    %vpi_call/w 3 178 "$display", "  [2] l1:      0x%08h", &A<v0x5767cf9aecf0, 2> {0 0 0};
    %vpi_call/w 3 179 "$display", "  [3] dl2y:    0x%08h", &A<v0x5767cf9aecf0, 3> {0 0 0};
    %vpi_call/w 3 180 "$display", "  [4] dl1x:    0x%08h", &A<v0x5767cf9aecf0, 4> {0 0 0};
    %vpi_call/w 3 181 "$display", "  [5] dl1y:    0x%08h", &A<v0x5767cf9aecf0, 5> {0 0 0};
    %vpi_call/w 3 182 "$display", "  [6] dl2x:    0x%08h", &A<v0x5767cf9aecf0, 6> {0 0 0};
    %vpi_call/w 3 183 "$display", "  [7] z_:      0x%08h", &A<v0x5767cf9aecf0, 7> {0 0 0};
    %vpi_call/w 3 184 "$display", "  [8] dzx:     0x%08h", &A<v0x5767cf9aecf0, 8> {0 0 0};
    %vpi_call/w 3 185 "$display", "  [9] dzy:     0x%08h", &A<v0x5767cf9aecf0, 9> {0 0 0};
    %load/vec4 v0x5767cf9ae700_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_83.2, 4;
    %vpi_call/w 3 188 "$display", "TEST 1 PASSED" {0 0 0};
    %jmp T_83.3;
T_83.2 ;
    %vpi_call/w 3 190 "$display", "TEST 1 FAILED with %0d errors", v0x5767cf9ae700_0 {0 0 0};
T_83.3 ;
    %vpi_call/w 3 239 "$display", "\012=== TEST 3: Random Master Backpressure ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9af240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9aec50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ae700_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x5767cf9ae0d0_0, 0, 32;
    %pushi/vec4 572662306, 0, 32;
    %store/vec4 v0x5767cf9ae170_0, 0, 32;
    %pushi/vec4 858993459, 0, 32;
    %store/vec4 v0x5767cf9ae210_0, 0, 32;
    %pushi/vec4 1145324612, 0, 32;
    %store/vec4 v0x5767cf9ae2b0_0, 0, 32;
    %fork TD_tb_lg_top.send_triangle_packet, S_0x5767cf9ade50;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ae7a0_0, 0, 32;
T_83.4 ;
    %load/vec4 v0x5767cf9ae7a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_83.5, 5;
    %wait E_0x5767cf75c130;
    %vpi_func 3 259 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x5767cf9aea70_0, 0, 1;
    %load/vec4 v0x5767cf9ae7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5767cf9ae7a0_0, 0, 32;
    %jmp T_83.4;
T_83.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5767cf9aea70_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5767cf9ae5c0_0, 0, 32;
    %fork TD_tb_lg_top.wait_for_output_packet, S_0x5767cf9ae3a0;
    %join;
    %load/vec4 v0x5767cf9ae700_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_83.6, 4;
    %vpi_call/w 3 269 "$display", "TEST 3 PASSED" {0 0 0};
    %jmp T_83.7;
T_83.6 ;
    %vpi_call/w 3 271 "$display", "TEST 3 FAILED with %0d errors", v0x5767cf9ae700_0 {0 0 0};
T_83.7 ;
    %vpi_call/w 3 276 "$display", "\012=== TEST 4: Back-to-Back Triangles ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ae700_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5767cf9aea70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ae7a0_0, 0, 32;
T_83.8 ;
    %load/vec4 v0x5767cf9ae7a0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_83.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9af240_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 268435456, 0, 32;
    %load/vec4 v0x5767cf9ae7a0_0;
    %add;
    %store/vec4 v0x5767cf9ae0d0_0, 0, 32;
    %pushi/vec4 536870912, 0, 32;
    %load/vec4 v0x5767cf9ae7a0_0;
    %add;
    %store/vec4 v0x5767cf9ae170_0, 0, 32;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x5767cf9ae7a0_0;
    %add;
    %store/vec4 v0x5767cf9ae210_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %load/vec4 v0x5767cf9ae7a0_0;
    %add;
    %store/vec4 v0x5767cf9ae2b0_0, 0, 32;
    %fork TD_tb_lg_top.send_triangle_packet, S_0x5767cf9ade50;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5767cf9ae5c0_0, 0, 32;
    %fork TD_tb_lg_top.wait_for_output_packet, S_0x5767cf9ae3a0;
    %join;
    %vpi_call/w 3 294 "$display", "[%0t] Triangle %0d completed", $time, v0x5767cf9ae7a0_0 {0 0 0};
    %load/vec4 v0x5767cf9ae7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5767cf9ae7a0_0, 0, 32;
    %jmp T_83.8;
T_83.9 ;
    %vpi_call/w 3 297 "$display", "TEST 4 PASSED" {0 0 0};
    %vpi_call/w 3 302 "$display", "\012=== TEST 5: Slave Not Ready (Input Backpressure) ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9af240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9aec50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ae700_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5767cf9aea70_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x5767cf75c130;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5767cf9af0b0_0, 0;
    %pushi/vec4 2863311530, 0, 32;
    %assign/vec4 v0x5767cf9aee30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9aeed0_0, 0;
    %wait E_0x5767cf75c130;
    %load/vec4 v0x5767cf9aefc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.10, 8;
    %vpi_call/w 3 319 "$display", "[%0t] Slave correctly blocking input", $time {0 0 0};
T_83.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5767cf9af0b0_0, 0;
T_83.12 ;
    %load/vec4 v0x5767cf9aefc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_83.13, 6;
    %wait E_0x5767cf979800;
    %jmp T_83.12;
T_83.13 ;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0x5767cf9ae0d0_0, 0, 32;
    %pushi/vec4 1717986918, 0, 32;
    %store/vec4 v0x5767cf9ae170_0, 0, 32;
    %pushi/vec4 2004318071, 0, 32;
    %store/vec4 v0x5767cf9ae210_0, 0, 32;
    %pushi/vec4 2290649224, 0, 32;
    %store/vec4 v0x5767cf9ae2b0_0, 0, 32;
    %fork TD_tb_lg_top.send_triangle_packet, S_0x5767cf9ade50;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5767cf9ae5c0_0, 0, 32;
    %fork TD_tb_lg_top.wait_for_output_packet, S_0x5767cf9ae3a0;
    %join;
    %vpi_call/w 3 335 "$display", "TEST 5 PASSED" {0 0 0};
    %vpi_call/w 3 340 "$display", "\012=== TEST 6: Header Format Verification ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9af240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9aec50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5767cf9aea70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ae0d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ae170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ae210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5767cf9ae2b0_0, 0, 32;
    %fork TD_tb_lg_top.send_triangle_packet, S_0x5767cf9ade50;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5767cf9ae5c0_0, 0, 32;
    %fork TD_tb_lg_top.wait_for_output_packet, S_0x5767cf9ae3a0;
    %join;
    %vpi_call/w 3 357 "$display", "\012Header breakdown (0x%08h):", &A<v0x5767cf9aecf0, 0> {0 0 0};
    %vpi_call/w 3 358 "$display", "  y_start: %0d", &APV<v0x5767cf9aecf0, 0, 0, 6> {0 0 0};
    %vpi_call/w 3 359 "$display", "  y_end:   %0d", &APV<v0x5767cf9aecf0, 0, 6, 6> {0 0 0};
    %vpi_call/w 3 360 "$display", "  x_len:   %0d", &APV<v0x5767cf9aecf0, 0, 12, 8> {0 0 0};
    %vpi_call/w 3 361 "$display", "  tID:     %0d", &APV<v0x5767cf9aecf0, 0, 20, 12> {0 0 0};
    %vpi_call/w 3 363 "$display", "TEST 6 PASSED" {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 3 369 "$display", "\012=== All Tests Complete ===" {0 0 0};
    %vpi_call/w 3 370 "$finish" {0 0 0};
    %end;
    .thread T_83;
    .scope S_0x5767cf95baf0;
T_84 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 376 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call/w 3 377 "$finish" {0 0 0};
    %end;
    .thread T_84;
    .scope S_0x5767cf95baf0;
T_85 ;
    %vpi_call/w 3 382 "$display", "\012Signal Monitor:" {0 0 0};
    %vpi_call/w 3 383 "$monitor", "[%0t] rst=%b s_tvalid=%b s_tready=%b m_tvalid=%b m_tready=%b", $time, v0x5767cf9aed90_0, v0x5767cf9af0b0_0, v0x5767cf9aefc0_0, v0x5767cf9aeb60_0, v0x5767cf9aea70_0 {0 0 0};
    %end;
    .thread T_85;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "top_tb.v";
    "lg_top.v";
    "axis_master.v";
    "axi_stream_slave.v";
    "lambdagen.v";
    "lambdagen_s1.v";
    "lambdagen_s2.v";
    "lambdagen_s3.v";
    "lambdagen_s4.v";
    "div.v";
    "lambdagen_s5.v";
    "lambdagen_s6.v";
