#include "saot/CircuitGraph.h"
#include "saot/FPGAInst.h"
#include "saot/Fusion.h"
#include "saot/Parser.h"
#include "saot/ast.h"

#include "openqasm/parser.h"

#include <chrono>
#include <cmath>

using namespace saot;
using namespace saot::fpga;

using namespace IOColor;

void printInstructionStatistics(
    const std::vector<fpga::Instruction>& insts,
    const FPGACostConfig& costConfig,
    bool additionalExtMemOp) {
  int nNonExtMemInst = 0, nExtMemInst = 0, nSqGateInst = 0, nUpGateInst = 0;
  for (const auto& inst : insts) {
    if (inst.gInst->getKind() == GOp_SQ)
      ++nSqGateInst;
    else if (inst.gInst->getKind() == GOp_UP)
      ++nUpGateInst;
    if (!inst.mInst->isNull()) {
      if (inst.mInst->getKind() == MOp_EXT)
        ++nExtMemInst;
      else
        ++nNonExtMemInst;
    }
  }

  int nTwiceExtMemTime = 0, nExtMemTime = 0, nNonExtMemTime = 0;
  int nGeneralSQGate = 0, nRealOnlySQGate = 0, nUPGate = 0;
  int nOverlappingInst = 0;

  for (const auto& inst : insts) {
    // inst.print(std::cerr);
    if (!inst.mInst->isNull() && !inst.gInst->isNull())
      nOverlappingInst++;
    auto costKind = inst.getCostKind(costConfig);
    switch (costKind) {
    case Instruction::CK_TwiceExtMemTime:
      ++nTwiceExtMemTime;
      break;
    case Instruction::CK_ExtMemTime:
      ++nExtMemTime;
      break;
    case Instruction::CK_NonExtMemTime:
      ++nNonExtMemTime;
      break;
    case Instruction::CK_GeneralSQGate:
      ++nGeneralSQGate;
      break;
    case Instruction::CK_RealOnlySQGate:
      ++nRealOnlySQGate;
      break;
    case Instruction::CK_UPGate:
      ++nUPGate;
      break;
    default:
      assert(false && "Unreachable");
      break;
    }
  }

  if (additionalExtMemOp)
    nExtMemInst++;

  int tTotal = 84 * nTwiceExtMemTime + 42 * nExtMemTime + 1 * nNonExtMemTime +
               2 * nGeneralSQGate + 1 * nRealOnlySQGate + 1 * nUPGate;
  int tTotalNoOpt = tTotal + 1 * nOverlappingInst;

  std::cerr
      << BOLDCYAN("====== Instruction Statistics: =======\n"
        "Num Instructions: " << insts.size() << "\n")
      //   << "  - num gate instructions:   " << nSqGateInst + nUpGateInst <<
      //   "\n"
      //   << "    - num SQ gate instructions: " << nSqGateInst << "\n"
      //   << "    - num UP gate instructions: " << nUpGateInst << "\n"
      //   << "  - num memory instructions: " << nExtMemInst + nNonExtMemInst <<
      //   "\n"
      //   << "    - num EXT mem instructions:     " << nExtMemInst << "\n"
      //   << "    - num non-EXT mem instructions: " << nNonExtMemInst << "\n"
      << " ----------------------------------- \n"
      << BOLDCYAN(
        "Num Normalized Cycles: " << tTotal << " (" << tTotalNoOpt << ")\n")
      << CYAN(
         "  - nTwiceExtMemTime: " << nTwiceExtMemTime << "\n"
      << "  - nExtMemTime:      " << nExtMemTime << "\n"
      << "  - nNonExtMemTime:   " << nNonExtMemTime << "\n"
      << "  - nGeneralSQGate:   " << nGeneralSQGate << "\n"
      << "  - nRealOnlySQGate:  " << nRealOnlySQGate << "\n"
      << "  - nUPGate:          " << nUPGate << "\n");
}

int costKindToNumNormalizedCycle(Instruction::CostKind kind) {
  switch (kind) {
  case Instruction::CK_TwiceExtMemTime:
    return 84;
  case Instruction::CK_ExtMemTime:
    return 42;
  case Instruction::CK_NonExtMemTime:
    return 1;

  case Instruction::CK_GeneralSQGate:
    return 2;
  case Instruction::CK_RealOnlySQGate:
    return 1;
  case Instruction::CK_UPGate:
    return 1;
  default:
    assert(false && "Unreachable");
    return 0;
  }
}

void runExperiment(std::function<void(CircuitGraph&)> f) {
  CircuitGraph graph;
  std::vector<Instruction> instructions;

  int nLocalQubits = 14;
  int gridSize = 4;
  FPGAFusionConfig fusionConfig{
      .maxUnitaryPermutationSize = 8,
      .ignoreSingleQubitNonCompGates = true,
      .multiTraverse = true,
      .tolerances = FPGAGateCategoryTolerance::Default,
  };

  FPGACostConfig costConfig{.lowestQIdxForTwiceExtTime = 7};

  FPGAInstGenConfig instGen11ConfigUp8{
      .nLocalQubits = nLocalQubits,
      .gridSize = gridSize,
      .selectiveGenerationMode = true,
      .maxUpSize = 8,
      .tolerances = FPGAGateCategoryTolerance::Default,
  };

  FPGAInstGenConfig instGen11Config{
      .nLocalQubits = nLocalQubits,
      .gridSize = gridSize,
      .selectiveGenerationMode = true,
      .maxUpSize = 5,
      .tolerances = FPGAGateCategoryTolerance::Default,
  };

  FPGAInstGenConfig instGen10Config{
      .nLocalQubits = nLocalQubits,
      .gridSize = gridSize,
      .selectiveGenerationMode = false,
      .maxUpSize = 5,
      .tolerances = FPGAGateCategoryTolerance::Default,
  };

  FPGAInstGenConfig instGen01Config{
      .nLocalQubits = nLocalQubits,
      .gridSize = gridSize,
      .selectiveGenerationMode = true,
      .maxUpSize = 0,
      .tolerances = FPGAGateCategoryTolerance::Default,
  };

  FPGAInstGenConfig instGen00Config{
      .nLocalQubits = nLocalQubits,
      .gridSize = gridSize,
      .selectiveGenerationMode = false,
      .maxUpSize = 0,
      .tolerances = FPGAGateCategoryTolerance::Default,
  };

  FPGAInstGenConfig instGenBadConfig{
      .nLocalQubits = nLocalQubits,
      .gridSize = gridSize,
      .selectiveGenerationMode = false,
      .maxUpSize = 0,
      .tolerances = FPGAGateCategoryTolerance::Zero,
  };

  // std::cerr << YELLOW_FG << BOLD << "Test -1: Fusion  ON, InstGen ON, MaxUP =
  // 8\n" << RESET; f(G); std::cerr << "Number of gates: " << G.countBlocks()
  // << "\n"; utils::timedExecute([&]() {
  //     instructions = fpga::genInstruction(G, instGen11ConfigUp8);
  // }, "Inst Gen Complete!");
  // printInstructionStatistics(instructions, costConfig, G.nQubits > 22);

  std::cerr << BOLDYELLOW("Test 0: Fusion  ON, InstGen  ON\n");
  f(graph);
  std::cerr << "Number of gates: " << graph.countBlocks() << "\n";
  utils::timedExecute(
      [&]() { instructions = fpga::genInstruction(graph, instGen11Config); },
      "Inst Gen Complete!");
  printInstructionStatistics(instructions, costConfig, graph.nQubits > 22);

  std::cerr << BOLDYELLOW("Test 1: Fusion  ON, InstGen OFF\n");
  f(graph);
  utils::timedExecute(
      [&]() { instructions = fpga::genInstruction(graph, instGen10Config); },
      "Inst Gen Complete!");
  printInstructionStatistics(instructions, costConfig, graph.nQubits > 22);

  std::cerr << BOLDYELLOW("Test 2: Fusion OFF, InstGen  ON\n");
  f(graph);
  utils::timedExecute(
      [&]() { instructions = fpga::genInstruction(graph, instGen01Config); },
      "Inst Gen Complete!");
  printInstructionStatistics(instructions, costConfig, graph.nQubits > 22);

  std::cerr << BOLDYELLOW("Test 3: Fusion OFF, InstGen OFF\n");
  f(graph);
  utils::timedExecute(
      [&]() { instructions = fpga::genInstruction(graph, instGen00Config); },
      "Inst Gen Complete!");
  printInstructionStatistics(instructions, costConfig, graph.nQubits > 22);

  std::cerr << BOLDYELLOW(
    "Test 4: Fusion OFF, InstGen OFF, No gate value tolerance\n");
  f(graph);
  utils::timedExecute(
      [&]() { instructions = fpga::genInstruction(graph, instGenBadConfig); },
      "Inst Gen Complete!");
  printInstructionStatistics(instructions, costConfig, graph.nQubits > 22);
}

int main(int argc, const char** argv) {
  assert(argc > 1);

  // std::vector<fpga::Instruction> instructions;

  // openqasm::Parser qasmParser(argv[1], -1);
  // auto G = qasmParser.parse()->toCircuitGraph();

  // parse::Parser saotParser(argv[1]);
  // auto G = saotParser.parseQuantumCircuit().toCircuitGraph();

  // auto G = CircuitGraph::QFTCircuit(std::stoi(argv[1]));
  // auto G = CircuitGraph::ALACircuit(std::stoi(argv[1]));

  // G.print(std::cerr);

  runExperiment([arg = argv[1]](CircuitGraph& graph) {
    openqasm::Parser qasmParser(arg, -1);
    qasmParser.parse()->toCircuitGraph(graph);
  });

  // runExperiment([arg = argv[1]]() {
  // return CircuitGraph::QFTCircuit(std::stoi(arg));
  // CircuitGraph graph;
  // graph.addGate(QuantumGate(GateMatrix::FromName("u3", {M_PI_2, 0.0, M_PI}),
  // 0)); return graph;
  // });

  return 0;
}
