// Seed: 2803479905
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    output logic id_5
);
  assign id_5 = 1;
  initial begin
    {id_1, id_3} <= id_2;
  end
  assign id_4 = "";
  logic id_6;
  assign id_6 = 1;
endmodule
