// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ld_weights5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_weights5_AWVALID,
        m_axi_weights5_AWREADY,
        m_axi_weights5_AWADDR,
        m_axi_weights5_AWID,
        m_axi_weights5_AWLEN,
        m_axi_weights5_AWSIZE,
        m_axi_weights5_AWBURST,
        m_axi_weights5_AWLOCK,
        m_axi_weights5_AWCACHE,
        m_axi_weights5_AWPROT,
        m_axi_weights5_AWQOS,
        m_axi_weights5_AWREGION,
        m_axi_weights5_AWUSER,
        m_axi_weights5_WVALID,
        m_axi_weights5_WREADY,
        m_axi_weights5_WDATA,
        m_axi_weights5_WSTRB,
        m_axi_weights5_WLAST,
        m_axi_weights5_WID,
        m_axi_weights5_WUSER,
        m_axi_weights5_ARVALID,
        m_axi_weights5_ARREADY,
        m_axi_weights5_ARADDR,
        m_axi_weights5_ARID,
        m_axi_weights5_ARLEN,
        m_axi_weights5_ARSIZE,
        m_axi_weights5_ARBURST,
        m_axi_weights5_ARLOCK,
        m_axi_weights5_ARCACHE,
        m_axi_weights5_ARPROT,
        m_axi_weights5_ARQOS,
        m_axi_weights5_ARREGION,
        m_axi_weights5_ARUSER,
        m_axi_weights5_RVALID,
        m_axi_weights5_RREADY,
        m_axi_weights5_RDATA,
        m_axi_weights5_RLAST,
        m_axi_weights5_RID,
        m_axi_weights5_RUSER,
        m_axi_weights5_RRESP,
        m_axi_weights5_BVALID,
        m_axi_weights5_BREADY,
        m_axi_weights5_BRESP,
        m_axi_weights5_BID,
        m_axi_weights5_BUSER,
        weights5_offset,
        weights5_buf_address0,
        weights5_buf_ce0,
        weights5_buf_we0,
        weights5_buf_d0
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_weights5_AWVALID;
input   m_axi_weights5_AWREADY;
output  [31:0] m_axi_weights5_AWADDR;
output  [0:0] m_axi_weights5_AWID;
output  [31:0] m_axi_weights5_AWLEN;
output  [2:0] m_axi_weights5_AWSIZE;
output  [1:0] m_axi_weights5_AWBURST;
output  [1:0] m_axi_weights5_AWLOCK;
output  [3:0] m_axi_weights5_AWCACHE;
output  [2:0] m_axi_weights5_AWPROT;
output  [3:0] m_axi_weights5_AWQOS;
output  [3:0] m_axi_weights5_AWREGION;
output  [0:0] m_axi_weights5_AWUSER;
output   m_axi_weights5_WVALID;
input   m_axi_weights5_WREADY;
output  [31:0] m_axi_weights5_WDATA;
output  [3:0] m_axi_weights5_WSTRB;
output   m_axi_weights5_WLAST;
output  [0:0] m_axi_weights5_WID;
output  [0:0] m_axi_weights5_WUSER;
output   m_axi_weights5_ARVALID;
input   m_axi_weights5_ARREADY;
output  [31:0] m_axi_weights5_ARADDR;
output  [0:0] m_axi_weights5_ARID;
output  [31:0] m_axi_weights5_ARLEN;
output  [2:0] m_axi_weights5_ARSIZE;
output  [1:0] m_axi_weights5_ARBURST;
output  [1:0] m_axi_weights5_ARLOCK;
output  [3:0] m_axi_weights5_ARCACHE;
output  [2:0] m_axi_weights5_ARPROT;
output  [3:0] m_axi_weights5_ARQOS;
output  [3:0] m_axi_weights5_ARREGION;
output  [0:0] m_axi_weights5_ARUSER;
input   m_axi_weights5_RVALID;
output   m_axi_weights5_RREADY;
input  [31:0] m_axi_weights5_RDATA;
input   m_axi_weights5_RLAST;
input  [0:0] m_axi_weights5_RID;
input  [0:0] m_axi_weights5_RUSER;
input  [1:0] m_axi_weights5_RRESP;
input   m_axi_weights5_BVALID;
output   m_axi_weights5_BREADY;
input  [1:0] m_axi_weights5_BRESP;
input  [0:0] m_axi_weights5_BID;
input  [0:0] m_axi_weights5_BUSER;
input  [29:0] weights5_offset;
output  [15:0] weights5_buf_address0;
output   weights5_buf_ce0;
output   weights5_buf_we0;
output  [31:0] weights5_buf_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_weights5_ARVALID;
reg m_axi_weights5_RREADY;
reg weights5_buf_ce0;
reg weights5_buf_we0;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    weights5_blk_n_AR;
wire    ap_CS_fsm_state5;
reg    weights5_blk_n_R;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln166_fu_258_p2;
wire   [63:0] zext_ln167_fu_143_p1;
reg   [63:0] zext_ln167_reg_279;
wire   [6:0] i_fu_153_p2;
reg   [6:0] i_reg_287;
wire    ap_CS_fsm_state2;
wire   [11:0] zext_ln164_fu_167_p1;
reg   [11:0] zext_ln164_reg_292;
wire   [0:0] icmp_ln163_fu_147_p2;
wire   [4:0] j_fu_177_p2;
reg   [4:0] j_reg_300;
wire    ap_CS_fsm_state3;
wire   [63:0] add_ln167_1_fu_208_p2;
reg   [63:0] add_ln167_1_reg_305;
wire   [0:0] icmp_ln164_fu_171_p2;
wire   [2:0] k_fu_220_p2;
reg   [2:0] k_reg_313;
wire    ap_CS_fsm_state4;
wire   [63:0] add_ln167_3_fu_241_p2;
reg   [63:0] add_ln167_3_reg_318;
wire   [0:0] icmp_ln165_fu_214_p2;
reg   [31:0] weights5_addr_reg_323;
wire   [2:0] l_fu_264_p2;
reg   [2:0] l_reg_332;
reg    ap_block_state12;
wire   [63:0] add_ln167_4_fu_274_p2;
reg   [63:0] add_ln167_4_reg_337;
reg   [31:0] weights5_addr_read_reg_342;
reg   [6:0] i_0_reg_99;
reg   [4:0] j_0_reg_110;
reg   [2:0] k_0_reg_121;
reg   [2:0] l_0_reg_132;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state11;
wire   [63:0] add_ln167_5_fu_247_p2;
wire   [10:0] tmp_fu_159_p3;
wire   [11:0] zext_ln167_1_fu_183_p1;
wire   [11:0] add_ln167_fu_187_p2;
wire   [13:0] tmp_1_fu_196_p3;
wire   [63:0] zext_ln167_4_fu_192_p1;
wire   [63:0] zext_ln167_5_fu_204_p1;
wire   [63:0] zext_ln167_2_fu_226_p1;
wire   [63:0] add_ln167_2_fu_230_p2;
wire   [63:0] shl_ln167_fu_235_p2;
wire   [63:0] zext_ln167_3_fu_270_p1;
reg   [12:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln164_fu_171_p2 == 1'd1))) begin
        i_0_reg_99 <= i_reg_287;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_99 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln165_fu_214_p2 == 1'd1))) begin
        j_0_reg_110 <= j_reg_300;
    end else if (((icmp_ln163_fu_147_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_110 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln166_fu_258_p2 == 1'd0) & (m_axi_weights5_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln166_fu_258_p2 == 1'd1))) begin
        k_0_reg_121 <= k_reg_313;
    end else if (((icmp_ln164_fu_171_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        k_0_reg_121 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l_0_reg_132 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        l_0_reg_132 <= l_reg_332;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln164_fu_171_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln167_1_reg_305 <= add_ln167_1_fu_208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_fu_214_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        add_ln167_3_reg_318 <= add_ln167_3_fu_241_p2;
        weights5_addr_reg_323 <= add_ln167_5_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln166_fu_258_p2 == 1'd0) & (m_axi_weights5_RVALID == 1'b0)) & (icmp_ln166_fu_258_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        add_ln167_4_reg_337 <= add_ln167_4_fu_274_p2;
        weights5_addr_read_reg_342 <= m_axi_weights5_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_287 <= i_fu_153_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_300 <= j_fu_177_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k_reg_313 <= k_fu_220_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln166_fu_258_p2 == 1'd0) & (m_axi_weights5_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
        l_reg_332 <= l_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln163_fu_147_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln164_reg_292[10 : 4] <= zext_ln164_fu_167_p1[10 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        zext_ln167_reg_279[29 : 0] <= zext_ln167_fu_143_p1[29 : 0];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln163_fu_147_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln163_fu_147_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_weights5_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_weights5_ARVALID = 1'b1;
    end else begin
        m_axi_weights5_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln166_fu_258_p2 == 1'd0) & (m_axi_weights5_RVALID == 1'b0)) & (icmp_ln166_fu_258_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_weights5_RREADY = 1'b1;
    end else begin
        m_axi_weights5_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weights5_blk_n_AR = m_axi_weights5_ARREADY;
    end else begin
        weights5_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln166_fu_258_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        weights5_blk_n_R = m_axi_weights5_RVALID;
    end else begin
        weights5_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        weights5_buf_ce0 = 1'b1;
    end else begin
        weights5_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        weights5_buf_we0 = 1'b1;
    end else begin
        weights5_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln163_fu_147_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln164_fu_171_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln165_fu_214_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((m_axi_weights5_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if ((~((icmp_ln166_fu_258_p2 == 1'd0) & (m_axi_weights5_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln166_fu_258_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((icmp_ln166_fu_258_p2 == 1'd0) & (m_axi_weights5_RVALID == 1'b0)) & (icmp_ln166_fu_258_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln167_1_fu_208_p2 = (zext_ln167_4_fu_192_p1 + zext_ln167_5_fu_204_p1);

assign add_ln167_2_fu_230_p2 = (add_ln167_1_reg_305 + zext_ln167_2_fu_226_p1);

assign add_ln167_3_fu_241_p2 = (add_ln167_2_fu_230_p2 + shl_ln167_fu_235_p2);

assign add_ln167_4_fu_274_p2 = (zext_ln167_3_fu_270_p1 + add_ln167_3_reg_318);

assign add_ln167_5_fu_247_p2 = (zext_ln167_reg_279 + add_ln167_3_fu_241_p2);

assign add_ln167_fu_187_p2 = (zext_ln164_reg_292 + zext_ln167_1_fu_183_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state12 = ((icmp_ln166_fu_258_p2 == 1'd0) & (m_axi_weights5_RVALID == 1'b0));
end

assign i_fu_153_p2 = (i_0_reg_99 + 7'd1);

assign icmp_ln163_fu_147_p2 = ((i_0_reg_99 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_171_p2 = ((j_0_reg_110 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_214_p2 = ((k_0_reg_121 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_258_p2 = ((l_0_reg_132 == 3'd5) ? 1'b1 : 1'b0);

assign j_fu_177_p2 = (j_0_reg_110 + 5'd1);

assign k_fu_220_p2 = (k_0_reg_121 + 3'd1);

assign l_fu_264_p2 = (l_0_reg_132 + 3'd1);

assign m_axi_weights5_ARADDR = weights5_addr_reg_323;

assign m_axi_weights5_ARBURST = 2'd0;

assign m_axi_weights5_ARCACHE = 4'd0;

assign m_axi_weights5_ARID = 1'd0;

assign m_axi_weights5_ARLEN = 32'd5;

assign m_axi_weights5_ARLOCK = 2'd0;

assign m_axi_weights5_ARPROT = 3'd0;

assign m_axi_weights5_ARQOS = 4'd0;

assign m_axi_weights5_ARREGION = 4'd0;

assign m_axi_weights5_ARSIZE = 3'd0;

assign m_axi_weights5_ARUSER = 1'd0;

assign m_axi_weights5_AWADDR = 32'd0;

assign m_axi_weights5_AWBURST = 2'd0;

assign m_axi_weights5_AWCACHE = 4'd0;

assign m_axi_weights5_AWID = 1'd0;

assign m_axi_weights5_AWLEN = 32'd0;

assign m_axi_weights5_AWLOCK = 2'd0;

assign m_axi_weights5_AWPROT = 3'd0;

assign m_axi_weights5_AWQOS = 4'd0;

assign m_axi_weights5_AWREGION = 4'd0;

assign m_axi_weights5_AWSIZE = 3'd0;

assign m_axi_weights5_AWUSER = 1'd0;

assign m_axi_weights5_AWVALID = 1'b0;

assign m_axi_weights5_BREADY = 1'b0;

assign m_axi_weights5_WDATA = 32'd0;

assign m_axi_weights5_WID = 1'd0;

assign m_axi_weights5_WLAST = 1'b0;

assign m_axi_weights5_WSTRB = 4'd0;

assign m_axi_weights5_WUSER = 1'd0;

assign m_axi_weights5_WVALID = 1'b0;

assign shl_ln167_fu_235_p2 = add_ln167_2_fu_230_p2 << 64'd2;

assign tmp_1_fu_196_p3 = {{add_ln167_fu_187_p2}, {2'd0}};

assign tmp_fu_159_p3 = {{i_0_reg_99}, {4'd0}};

assign weights5_buf_address0 = add_ln167_4_reg_337;

assign weights5_buf_d0 = weights5_addr_read_reg_342;

assign zext_ln164_fu_167_p1 = tmp_fu_159_p3;

assign zext_ln167_1_fu_183_p1 = j_0_reg_110;

assign zext_ln167_2_fu_226_p1 = k_0_reg_121;

assign zext_ln167_3_fu_270_p1 = l_0_reg_132;

assign zext_ln167_4_fu_192_p1 = add_ln167_fu_187_p2;

assign zext_ln167_5_fu_204_p1 = tmp_1_fu_196_p3;

assign zext_ln167_fu_143_p1 = weights5_offset;

always @ (posedge ap_clk) begin
    zext_ln167_reg_279[63:30] <= 34'b0000000000000000000000000000000000;
    zext_ln164_reg_292[3:0] <= 4'b0000;
    zext_ln164_reg_292[11] <= 1'b0;
end

endmodule //ld_weights5
