<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › clock-s3c2440.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-s3c2440.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s3c2440/clock.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004-2005 Simtec Electronics</span>
<span class="cm"> *	http://armlinux.simtec.co.uk/</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2440 Clock support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/serial_core.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;linux/atomic.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>

<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>

<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/regs-serial.h&gt;</span>

<span class="cm">/* S3C2440 extended clock support */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2440_camif_upll_round</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
					      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="n">parent_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">parent_rate</span><span class="p">;</span>

	<span class="cm">/* note, we remove the +/- 1 calculations for the divisor */</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">div</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2440_camif_upll_setrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">camdivn</span> <span class="o">=</span>  <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2440_CAMDIVN</span><span class="p">);</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">s3c2440_camif_upll_round</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="n">camdivn</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S3C2440_CAMDIVN_CAMCLK_SEL</span> <span class="o">|</span> <span class="n">S3C2440_CAMDIVN_CAMCLK_MASK</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">!=</span> <span class="n">parent_rate</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">camdivn</span> <span class="o">|=</span> <span class="n">S3C2440_CAMDIVN_CAMCLK_SEL</span><span class="p">;</span>
		<span class="n">camdivn</span> <span class="o">|=</span> <span class="p">(((</span><span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">camdivn</span><span class="p">,</span> <span class="n">S3C2440_CAMDIVN</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Extra S3C2440 clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c2440_clk_cam</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;camif&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2410_clkcon_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2440_CLKCON_CAMERA</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c2440_clk_cam_upll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;camif-upll&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">s3c2440_camif_upll_setrate</span><span class="p">,</span>
		<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">s3c2440_camif_upll_round</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c2440_clk_ac97</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ac97&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2410_clkcon_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2440_CLKCON_CAMERA</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span>  <span class="nf">s3c2440_fclk_n_getrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ucon0</span><span class="p">,</span> <span class="n">ucon1</span><span class="p">,</span> <span class="n">ucon2</span><span class="p">,</span> <span class="n">divisor</span><span class="p">;</span>

	<span class="cm">/* the fun of calculating the uart divisors on the s3c2440 */</span>
	<span class="n">ucon0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C24XX_VA_UART0</span> <span class="o">+</span> <span class="n">S3C2410_UCON</span><span class="p">);</span>
	<span class="n">ucon1</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C24XX_VA_UART1</span> <span class="o">+</span> <span class="n">S3C2410_UCON</span><span class="p">);</span>
	<span class="n">ucon2</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C24XX_VA_UART2</span> <span class="o">+</span> <span class="n">S3C2410_UCON</span><span class="p">);</span>

	<span class="n">ucon0</span> <span class="o">&amp;=</span> <span class="n">S3C2440_UCON0_DIVMASK</span><span class="p">;</span>
	<span class="n">ucon1</span> <span class="o">&amp;=</span> <span class="n">S3C2440_UCON1_DIVMASK</span><span class="p">;</span>
	<span class="n">ucon2</span> <span class="o">&amp;=</span> <span class="n">S3C2440_UCON2_DIVMASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ucon0</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="p">(</span><span class="n">ucon0</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2440_UCON_DIVSHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">6</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ucon1</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="p">(</span><span class="n">ucon1</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2440_UCON_DIVSHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">21</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ucon2</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="p">(</span><span class="n">ucon2</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2440_UCON_DIVSHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">36</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="cm">/* manual calims 44, seems to be 9 */</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">divisor</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c2440_clk_fclk_n</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fclk_n&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_f</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s3c2440_fclk_n_getrate</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">s3c2440_clk_lookup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">s3c24xx_uclk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">s3c2440_clk_fclk_n</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2440_clk_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">subsys_interface</span> <span class="o">*</span><span class="n">sif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clock_upll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clock_h</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clock_p</span><span class="p">;</span>

	<span class="n">clock_p</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pclk&quot;</span><span class="p">);</span>
	<span class="n">clock_h</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">);</span>
	<span class="n">clock_upll</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;upll&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clock_p</span><span class="p">)</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">clock_h</span><span class="p">)</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">clock_upll</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;S3C2440: Failed to get parent clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">s3c2440_clk_cam</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="n">clock_h</span><span class="p">;</span>
	<span class="n">s3c2440_clk_ac97</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="n">clock_p</span><span class="p">;</span>
	<span class="n">s3c2440_clk_cam_upll</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="n">clock_upll</span><span class="p">;</span>
	<span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2440_clk_fclk_n</span><span class="p">);</span>

	<span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2440_clk_ac97</span><span class="p">);</span>
	<span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2440_clk_cam</span><span class="p">);</span>
	<span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2440_clk_cam_upll</span><span class="p">);</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">s3c2440_clk_lookup</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s3c2440_clk_lookup</span><span class="p">));</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2440_clk_ac97</span><span class="p">);</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2440_clk_cam</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">subsys_interface</span> <span class="n">s3c2440_clk_interface</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;s3c2440_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subsys</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2440_subsys</span><span class="p">,</span>
	<span class="p">.</span><span class="n">add_dev</span>	<span class="o">=</span> <span class="n">s3c2440_clk_add</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">int</span> <span class="nf">s3c24xx_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">subsys_interface_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2440_clk_interface</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">s3c24xx_clk_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
