// Seed: 3000140167
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    input wand id_5,
    output wire id_6,
    input supply0 id_7,
    input tri id_8
);
  always @(posedge 1 | 1 & 1 or negedge 1) id_6 = id_0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wor id_2,
    output wor id_3,
    output supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    output tri1 id_7,
    output tri id_8,
    output supply1 id_9,
    output wor id_10,
    input uwire id_11,
    output supply1 id_12,
    output wor id_13,
    input tri1 id_14,
    output uwire id_15
);
  assign id_3 = 1'b0;
  module_0(
      id_6, id_5, id_14, id_5, id_1, id_1, id_8, id_5, id_14
  );
endmodule
