INFO: [v++ 60-1548] Creating build summary session with primary output D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract\xf_cv_subtract.hlscompile_summary, at 07/21/24 20:36:04
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract -config D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg -cmdlineconfig D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jul 21 20:36:06 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Pear' on host 'laptop-pear' (Windows NT_amd64 version 10.0) on Sun Jul 21 20:36:07 -0400 2024
INFO: [HLS 200-10] In directory 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test'
INFO: [HLS 200-2005] Using work_dir D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.137 seconds; current allocated memory: 176.215 MB.
INFO: [HLS 200-10] Analyzing design file 'xf_cv_subtract.cpp' ... 
WARNING: [HLS 207-5541] 'factor' in '#pragma HLS array_reshape' is ignored (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1141:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1411:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file xf_cv_subtract.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'src' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter '_policytype' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:134:138)
WARNING: [HLS 207-5292] unused parameter '_policytype' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:152:138)
WARNING: [HLS 207-5292] unused parameter 'p' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:202:57)
WARNING: [HLS 207-5292] unused parameter 'comp_op' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:202:138)
WARNING: [HLS 207-5292] unused parameter 'p' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:213:57)
WARNING: [HLS 207-5292] unused parameter 'q' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:213:94)
WARNING: [HLS 207-5292] unused parameter 'comp_op' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:213:138)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.979 seconds; current allocated memory: 184.301 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 8,321 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 694 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 528 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 498 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 400 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 400 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 400 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 400 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 315 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 311 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 316 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<16, 1920, 1080, 1, 2>::Mat(int, int)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'void kernel_sub::apply<16>(PixelType<16>::name&, PixelType<16>::name&, PixelType<16>::name&, int)' into 'void xf::cv::xFarithm_proc<16, 1920, 1080, 3, 16, 1, 2, 2, 2, 10, 10, 1080, kernel_sub, 1>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int, unsigned short, unsigned short)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::Scalar<3, unsigned char>::Scalar(unsigned char)' into 'void xf::cv::subtract<0, 16, 1920, 1080, 1, 2, 2, 2>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1017:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::Mat(int, int)' into 'xf_cv_subtract(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)' (xf_cv_subtract.cpp:32:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::Mat(int, int)' into 'xf_cv_subtract(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)' (xf_cv_subtract.cpp:33:52)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::Mat(int, int)' into 'xf_cv_subtract(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)' (xf_cv_subtract.cpp:34:52)
INFO: [HLS 214-377] Adding 'imgOutput' into disaggregation list because there's stream pragma applied on the struct field (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'imgInput2' into disaggregation list because there's stream pragma applied on the struct field (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'imgInput1' into disaggregation list because there's stream pragma applied on the struct field (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'agg.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:253:9)
INFO: [HLS 214-210] Disaggregating variable 'imgOutput' (xf_cv_subtract.cpp:34:52)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'imgInput2' (xf_cv_subtract.cpp:33:52)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'imgInput1' (xf_cv_subtract.cpp:32:49)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'agg.tmp'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'procLoop' is marked as complete unroll implied by the pipeline pragma (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:838:13)
WARNING: [HLS 214-398] Updating loop upper bound from 1920 to 1 for loop 'MMIterInLoop1' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1017:9) in function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2AxiStream'. (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'procLoop' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:838:13) in function 'xf::cv::xFarithm_proc<16, 1920, 1080, 3, 16, 1, 2, 2, 2, 10, 10, 1080, kernel_sub, 1>' completely with a factor of 3 (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:810:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIter<32, 16, 1920, 1080, 1, 2>::addrbound(int, int)' into 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2AxiStream(ap_uint<32>*, hls::stream<ap_uint<32>, 0>&, int, int, int, int) (.106)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Array2xfMat(ap_uint<32>*, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int) (.35.58.100)' into 'void xf::cv::Array2xfMat<32, 16, 1920, 1080, 1, 2>(ap_uint<32>*, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:834:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1920, 1080, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xFarithm_proc<16, 1920, 1080, 3, 16, 1, 2, 2, 2, 10, 10, 1080, kernel_sub, 1>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int, unsigned short, unsigned short)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:810:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1920, 1080, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void xf::cv::xFarithm_proc<16, 1920, 1080, 3, 16, 1, 2, 2, 2, 10, 10, 1080, kernel_sub, 1>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int, unsigned short, unsigned short)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:810:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xFarithm_proc<16, 1920, 1080, 3, 16, 1, 2, 2, 2, 10, 10, 1080, kernel_sub, 1>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int, unsigned short, unsigned short)' into 'void xf::cv::subtract<0, 16, 1920, 1080, 1, 2, 2, 2>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1000:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::xfMat2Array(xf::cv::Mat<16, 1920, 1080, 1, 2>&, ap_uint<32>*, int)' into 'void xf::cv::xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, ap_uint<32>*, int)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:824:0)
INFO: [HLS 214-115] Multiple burst reads of length 1555200 and bit width 32 in loop 'VITIS_LOOP_1021_1'(D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'MMIterOutLoop2'(D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 13.87 seconds; current allocated memory: 185.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 185.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 193.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 200.215 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1080 for loop 'MMIterOutCol' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1308:9) in function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1920 for loop 'MMIterOutRow' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1303:9) in function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1555200 for loop 'MMIterOutLoop2' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1381:9) in function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::AxiStream2Axi'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2073600 for loop 'MMIterInLoopRow' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1056:9) in function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::AxiStream2MatStream<2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 810 to 1555200 for loop 'VITIS_LOOP_1021_1' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1023:9) in function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2AxiStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1555200 for loop 'VITIS_LOOP_1021_1' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1023:9) in function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2AxiStream'.
WARNING: [HLS 200-805] An internal stream 'ldata' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::AxiStream2Mat' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1117:5), detected/extracted 1 process function(s): 
	 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::AxiStream2MatStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2Mat' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143:5), detected/extracted 2 process function(s): 
	 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::AxiStream2Mat'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::Mat2AxiStream' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1355:5), detected/extracted 1 process function(s): 
	 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::Mat2Axi' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf_cv_subtract' (xf_cv_subtract.cpp:21:1), detected/extracted 5 process function(s): 
	 'entry_proc1'
	 'xf::cv::Array2xfMat<32, 16, 1920, 1080, 1, 2>'
	 'xf::cv::Array2xfMat<32, 16, 1920, 1080, 1, 2>.1'
	 'xf::cv::subtract<0, 16, 1920, 1080, 1, 2, 2, 2>'
	 'xf::cv::xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066:25) to (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1073:13) in function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.952 seconds; current allocated memory: 225.934 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'MMIterOutRow'(D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301:9) and 'MMIterOutCol'(D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306:13) in function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::MatStream2AxiStream<2>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301:9) in function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 378.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xf_cv_subtract' ...
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>' to 'AxiStream2MatStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<32, 16, 1920, 1080, 1, 2>' to 'Array2xfMat_32_16_1920_1080_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<32, 16, 1920, 1080, 1, 2>.1' to 'Array2xfMat_32_16_1920_1080_1_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop' to 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop'.
WARNING: [SYN 201-103] Legalizing function name 'subtract<0, 16, 1920, 1080, 1, 2, 2, 2>' to 'subtract_0_16_1920_1080_1_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol' to 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>' to 'MatStream2AxiStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>' to 'xfMat2Array_32_16_1920_1080_1_2_1_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:949->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 381.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 382.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1021_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1021_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.304 seconds; current allocated memory: 383.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 384.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 384.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 384.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 384.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 385.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 385.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 385.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.698 seconds; current allocated memory: 385.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 385.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_32_16_1920_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 385.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 385.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_32_16_1920_1080_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 385.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'colLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 386.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 386.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subtract_0_16_1920_1080_1_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 386.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.714 seconds; current allocated memory: 386.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 386.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 386.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 387.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 387.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 387.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 387.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 387.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 387.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 387.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 388.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 388.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 388.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 388.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 388.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_32_16_1920_1080_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 388.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 388.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xf_cv_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0 (from entry_proc1_U0 to xfMat2Array_32_16_1920_1080_1_2_1_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 388.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 388.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 389.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' pipeline 'VITIS_LOOP_1021_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 392.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 393.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2MatStream_2_s' pipeline 'MMIterInLoopRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.657 seconds; current allocated memory: 394.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process AxiStream2MatStream<2> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 396.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(xf_cv_subtract_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Mat_U0_U(xf_cv_subtract_start_for_AxiStream2Mat_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 397.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_32_16_1920_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_32_16_1920_1080_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 397.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_32_16_1920_1080_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_32_16_1920_1080_1_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.527 seconds; current allocated memory: 398.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop' pipeline 'colLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 399.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subtract_0_16_1920_1080_1_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subtract_0_16_1920_1080_1_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 399.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 400.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' pipeline 'MMIterOutRow_MMIterOutCol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 401.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.132 seconds; current allocated memory: 402.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 403.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' pipeline 'MMIterOutLoop2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.435 seconds; current allocated memory: 403.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 405.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(xf_cv_subtract_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(xf_cv_subtract_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Axi_U0_U(xf_cv_subtract_start_for_AxiStream2Axi_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.811 seconds; current allocated memory: 406.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_32_16_1920_1080_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_32_16_1920_1080_1_2_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 406.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xf_cv_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/img_in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/img_in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xf_cv_subtract' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_in1', 'img_in2', 'img_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xf_cv_subtract'.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_c_U(xf_cv_subtract_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput1_data_U(xf_cv_subtract_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput2_data_U(xf_cv_subtract_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_data_U(xf_cv_subtract_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0_U(xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_subtract_0_16_1920_1080_1_2_2_2_U0_U(xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 409.324 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 413.137 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.133 seconds; current allocated memory: 425.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for xf_cv_subtract.
INFO: [VLOG 209-307] Generating Verilog RTL for xf_cv_subtract.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 52.301 seconds; peak allocated memory: 425.250 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 57s
