  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../HLS/symmetrical_fir_filter.cpp' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/workspace/FM-Bistatic-Radar/HLS/symmetrical_fir_filter.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../HLS/fir_filter_testbench.cpp' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/workspace/FM-Bistatic-Radar/HLS/fir_filter_testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=fir_optimized' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-1' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.895 seconds; current allocated memory: 157.695 MB.
INFO: [HLS 200-10] Analyzing design file '../HLS/symmetrical_fir_filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.993 seconds; current allocated memory: 160.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 220 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (../HLS/symmetrical_fir_filter.cpp:43:19)
INFO: [HLS 214-291] Loop 'Shift_Loop' is marked as complete unroll implied by the pipeline pragma (../HLS/symmetrical_fir_filter.cpp:32:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (../HLS/symmetrical_fir_filter.cpp:43:19) in function 'fir_optimized' completely with a factor of 23 (../HLS/symmetrical_fir_filter.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'Shift_Loop' (../HLS/symmetrical_fir_filter.cpp:32:5) in function 'fir_optimized' completely with a factor of 46 (../HLS/symmetrical_fir_filter.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13fir_optimizedPiiE9shift_reg': Complete partitioning on dimension 1. (../HLS/symmetrical_fir_filter.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.186 seconds; current allocated memory: 162.059 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 162.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 165.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 167.070 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_optimized' (../HLS/symmetrical_fir_filter.cpp:9)...25 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 187.645 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 187.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_optimized' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir_optimized'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, function 'fir_optimized'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 187.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 187.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_optimized/output_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_optimized/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_optimized' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13fir_optimizedPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_optimized_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_optimized_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_optimized_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_optimized_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_optimized_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_optimized_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_optimized_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_optimized_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_optimized_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_optimized_int_int_shift_reg' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_optimized' pipeline 'fir_optimized' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_optimized'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.491 seconds; current allocated memory: 190.863 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.872 seconds; current allocated memory: 198.562 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 200.254 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_optimized.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_optimized.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.72 seconds; peak allocated memory: 200.328 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 21s
