[03/26 02:58:57      0s] 
[03/26 02:58:57      0s] Cadence Innovus(TM) Implementation System.
[03/26 02:58:57      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/26 02:58:57      0s] 
[03/26 02:58:57      0s] Version:	v23.13-s082_1, built Wed Nov 13 13:42:48 PST 2024
[03/26 02:58:57      0s] Options:	
[03/26 02:58:57      0s] Date:		Wed Mar 26 02:58:57 2025
[03/26 02:58:57      0s] Host:		cadencea16 (x86_64 w/Linux 4.18.0-305.el8.x86_64) (16cores*24cpus*12th Gen Intel(R) Core(TM) i9-12900K 30720KB)
[03/26 02:58:57      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[03/26 02:58:57      0s] 
[03/26 02:58:57      0s] License:
[03/26 02:58:57      0s] 		[02:58:57.447961] Configured Lic search path (23.02-s006): 5280@172.16.201.225

[03/26 02:58:57      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[03/26 02:58:57      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/26 02:59:07      9s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.13-s082_1 (64bit) 11/13/2024 13:42 (Linux 3.10.0-693.el7.x86_64)
[03/26 02:59:09     11s] @(#)CDS: NanoRoute 23.13-s082_1 NR241029-2256/23_13-UB (database version 18.20.652) {superthreading v2.20}
[03/26 02:59:09     11s] @(#)CDS: AAE 23.13-s019 (64bit) 11/13/2024 (Linux 3.10.0-693.el7.x86_64)
[03/26 02:59:09     11s] @(#)CDS: CTE 23.13-s028_1 () Nov 11 2024 03:58:52 ( )
[03/26 02:59:09     11s] @(#)CDS: SYNTECH 23.13-s009_1 () Oct 30 2024 09:17:13 ( )
[03/26 02:59:09     11s] @(#)CDS: CPE v23.13-s062
[03/26 02:59:09     11s] @(#)CDS: IQuantus/TQuantus 23.1.1-s235 (64bit) Fri Sep 27 22:21:33 PDT 2024 (Linux 3.10.0-693.el7.x86_64)
[03/26 02:59:09     11s] @(#)CDS: OA 22.61-p018 Fri Oct 18 10:45:49 2024
[03/26 02:59:09     11s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[03/26 02:59:09     11s] @(#)CDS: RCDB 11.15.0
[03/26 02:59:09     11s] @(#)CDS: STYLUS 23.14-s002_1 (09/11/2024 13:54 PDT)
[03/26 02:59:09     11s] @(#)CDS: IntegrityPlanner-23.13-16927 (23.13) (2024-10-14 10:21:59+0800)
[03/26 02:59:09     11s] @(#)CDS: SYNTHESIS_ENGINE 23.13-s072
[03/26 02:59:09     11s] Create and set the environment variable TMPDIR to /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060.

[03/26 02:59:09     11s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[03/26 02:59:10     12s] Info: Process UID = 52050 / e8470bcf-bf1a-48c5-bbc2-62d155f29a77 / cYH98FmXop
[03/26 02:59:10     12s] 
[03/26 02:59:10     12s] **INFO:  MMMC transition support version v31-84 
[03/26 02:59:10     12s] 
[03/26 02:59:10     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/26 02:59:10     12s] <CMD> suppressMessage ENCEXT-2799
[03/26 02:59:10     12s] <CMD> getVersion
[03/26 02:59:11     12s] [INFO] Loading PVS 21.12 fill procedures
[03/26 02:59:11     12s] <CMD> win
[03/26 02:59:24     13s] <CMD> encMessage warning 0
[03/26 02:59:24     13s] Suppress "**WARN ..." messages.
[03/26 02:59:24     13s] <CMD> encMessage debug 0
[03/26 02:59:24     13s] <CMD> is_common_ui_mode
[03/26 02:59:24     13s] <CMD> restoreDesign /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat adder
[03/26 02:59:24     13s] #% Begin load design ... (date=03/26 02:59:24, mem=1877.1M)
[03/26 02:59:24     14s] Set Default Input Pin Transition as 0.1 ps.
[03/26 02:59:25     14s] Loading design 'adder' saved by 'Innovus' '23.13-s082_1' on 'Wed Mar 26 02:40:25 2025'.
[03/26 02:59:25     14s] % Begin Load MMMC data ... (date=03/26 02:59:25, mem=1880.8M)
[03/26 02:59:25     14s] % End Load MMMC data ... (date=03/26 02:59:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1882.2M, current mem=1882.2M)
[03/26 02:59:25     14s] 
[03/26 02:59:25     14s] Loading LEF file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/lef/gsclib045_tech.lef ...
[03/26 02:59:25     14s] Set DBUPerIGU to M2 pitch 400.
[03/26 02:59:25     14s] 
[03/26 02:59:25     14s] Loading LEF file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/lef/gsclib045_macro.lef ...
[03/26 02:59:25     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/26 02:59:25     15s] Type 'man IMPLF-200' for more detail.
[03/26 02:59:25     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[03/26 02:59:25     15s] Loading view definition file from /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/viewDefinition.tcl
[03/26 02:59:25     15s] Reading slow timing library '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
[03/26 02:59:25     15s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
[03/26 02:59:26     15s] Read 480 cells in library 'slow_vdd1v0' 
[03/26 02:59:26     15s] Reading fast timing library '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
[03/26 02:59:26     16s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
[03/26 02:59:26     16s] Read 480 cells in library 'fast_vdd1v0' 
[03/26 02:59:26     16s] Ending "PreSetAnalysisView" (total cpu=0:00:01.1, real=0:00:01.0, peak res=1972.7M, current mem=1905.0M)
[03/26 02:59:26     16s] *** End library_loading (cpu=0.02min, real=0.02min, mem=47.5M, fe_cpu=0.27min, fe_real=0.48min, fe_mem=1811.3M) ***
[03/26 02:59:26     16s] % Begin Load netlist data ... (date=03/26 02:59:26, mem=1905.0M)
[03/26 02:59:26     16s] *** Begin netlist parsing (mem=1811.3M) ***
[03/26 02:59:26     16s] Created 480 new cells from 2 timing libraries.
[03/26 02:59:26     16s] Reading netlist ...
[03/26 02:59:26     16s] Backslashed names will retain backslash and a trailing blank character.
[03/26 02:59:26     16s] Reading verilogBinary netlist '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.v.bin'
[03/26 02:59:26     16s] 
[03/26 02:59:26     16s] *** Memory Usage v#2 (Current mem = 1817.328M, initial mem = 839.484M) ***
[03/26 02:59:26     16s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1817.3M) ***
[03/26 02:59:26     16s] % End Load netlist data ... (date=03/26 02:59:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1919.0M, current mem=1919.0M)
[03/26 02:59:26     16s] Top level cell is adder.
[03/26 02:59:26     16s] Hooked 960 DB cells to tlib cells.
[03/26 02:59:26     16s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1936.9M, current mem=1936.9M)
[03/26 02:59:26     16s] Starting recursive module instantiation check.
[03/26 02:59:26     16s] No recursion found.
[03/26 02:59:26     16s] Building hierarchical netlist for Cell adder ...
[03/26 02:59:26     16s] ***** UseNewTieNetMode *****.
[03/26 02:59:26     16s] *** Netlist is unique.
[03/26 02:59:26     16s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[03/26 02:59:26     16s] ** info: there are 1055 modules.
[03/26 02:59:26     16s] ** info: there are 34 stdCell insts.
[03/26 02:59:26     16s] ** info: there are 34 stdCell insts with at least one signal pin.
[03/26 02:59:26     16s] 
[03/26 02:59:26     16s] *** Memory Usage v#2 (Current mem = 1871.742M, initial mem = 839.484M) ***
[03/26 02:59:26     16s] *info: set bottom ioPad orient R0
[03/26 02:59:26     16s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/26 02:59:26     16s] Type 'man IMPFP-3961' for more detail.
[03/26 02:59:26     16s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/26 02:59:26     16s] Type 'man IMPFP-3961' for more detail.
[03/26 02:59:26     16s] Start create_tracks
[03/26 02:59:26     16s] Set Shrink Factor to 0.90000
[03/26 02:59:26     16s] Loading preference file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/gui.pref.tcl ...
[03/26 02:59:26     16s] addRing command will ignore shorts while creating rings.
[03/26 02:59:26     16s] addRing command will disallow rings to go over rows.
[03/26 02:59:26     16s] addRing command will consider rows while creating rings.
[03/26 02:59:26     16s] The ring targets are set to core/block ring wires.
[03/26 02:59:26     16s] addStripe will allow jog to connect padcore ring and block ring.
[03/26 02:59:26     16s] 
[03/26 02:59:26     16s] Stripes will not extend to closest target.
[03/26 02:59:26     16s] When breaking rings, the power planner will consider the existence of blocks.
[03/26 02:59:26     16s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/26 02:59:26     16s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/26 02:59:26     16s] Stripes will not be created over regions without power planning wires.
[03/26 02:59:26     16s] Offset for stripe breaking is set to 0.
[03/26 02:59:26     16s] Stripes will stop at the boundary of the specified area.
[03/26 02:59:26     16s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/26 02:59:26     16s] Change floorplan default-technical-site to 'CoreSite'.
[03/26 02:59:26     16s] Extraction setup Delayed 
[03/26 02:59:26     16s] *Info: initialize multi-corner CTS.
[03/26 02:59:26     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2217.5M, current mem=1971.8M)
[03/26 02:59:26     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 02:59:26     16s] 
[03/26 02:59:26     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 02:59:26     16s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 02:59:26     16s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 02:59:26     16s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 02:59:26     16s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 02:59:26     16s] Summary for sequential cells identification: 
[03/26 02:59:26     16s]   Identified SBFF number: 104
[03/26 02:59:26     16s]   Identified MBFF number: 0
[03/26 02:59:26     16s]   Identified SB Latch number: 8
[03/26 02:59:26     16s]   Identified MB Latch number: 0
[03/26 02:59:26     16s]   Not identified SBFF number: 16
[03/26 02:59:26     16s]   Not identified MBFF number: 0
[03/26 02:59:26     16s]   Not identified SB Latch number: 8
[03/26 02:59:26     16s]   Not identified MB Latch number: 0
[03/26 02:59:26     16s]   Number of sequential cells which are not FFs: 16
[03/26 02:59:26     16s] Total number of combinational cells: 318
[03/26 02:59:26     16s] Total number of sequential cells: 152
[03/26 02:59:26     16s] Total number of tristate cells: 10
[03/26 02:59:26     16s] Total number of level shifter cells: 0
[03/26 02:59:26     16s] Total number of power gating cells: 0
[03/26 02:59:26     16s] Total number of isolation cells: 0
[03/26 02:59:26     16s] Total number of power switch cells: 0
[03/26 02:59:26     16s] Total number of pulse generator cells: 0
[03/26 02:59:26     16s] Total number of always on buffers: 0
[03/26 02:59:26     16s] Total number of retention cells: 0
[03/26 02:59:26     16s] Total number of physical cells: 0
[03/26 02:59:26     16s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[03/26 02:59:26     16s] Total number of usable buffers: 16
[03/26 02:59:26     16s] List of unusable buffers:
[03/26 02:59:26     16s] Total number of unusable buffers: 0
[03/26 02:59:26     16s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[03/26 02:59:26     16s] Total number of usable inverters: 19
[03/26 02:59:26     16s] List of unusable inverters:
[03/26 02:59:26     16s] Total number of unusable inverters: 0
[03/26 02:59:26     16s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[03/26 02:59:26     16s] Total number of identified usable delay cells: 8
[03/26 02:59:26     16s] List of identified unusable delay cells:
[03/26 02:59:26     16s] Total number of identified unusable delay cells: 0
[03/26 02:59:26     16s] 
[03/26 02:59:26     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[03/26 02:59:26     16s] 
[03/26 02:59:26     16s] TimeStamp Deleting Cell Server Begin ...
[03/26 02:59:26     16s] 
[03/26 02:59:26     16s] TimeStamp Deleting Cell Server End ...
[03/26 02:59:26     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2232.5M, current mem=2232.4M)
[03/26 02:59:26     16s] 
[03/26 02:59:26     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 02:59:26     16s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 02:59:26     16s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 02:59:26     16s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 02:59:26     16s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 02:59:26     16s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 02:59:26     16s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 02:59:26     16s] Summary for sequential cells identification: 
[03/26 02:59:26     16s]   Identified SBFF number: 104
[03/26 02:59:26     16s]   Identified MBFF number: 0
[03/26 02:59:26     16s]   Identified SB Latch number: 8
[03/26 02:59:26     16s]   Identified MB Latch number: 0
[03/26 02:59:26     16s]   Not identified SBFF number: 16
[03/26 02:59:26     16s]   Not identified MBFF number: 0
[03/26 02:59:26     16s]   Not identified SB Latch number: 8
[03/26 02:59:26     16s]   Not identified MB Latch number: 0
[03/26 02:59:26     16s]   Number of sequential cells which are not FFs: 16
[03/26 02:59:26     16s]  Visiting view : setup
[03/26 02:59:26     16s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[03/26 02:59:26     16s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 02:59:26     16s]  Visiting view : hold
[03/26 02:59:26     16s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[03/26 02:59:26     16s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 02:59:26     16s] 
[03/26 02:59:26     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[03/26 02:59:26     16s] 
[03/26 02:59:26     16s] TimeStamp Deleting Cell Server Begin ...
[03/26 02:59:26     16s] 
[03/26 02:59:26     16s] TimeStamp Deleting Cell Server End ...
[03/26 02:59:26     16s] Reading floorplan file - /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.fp.gz (mem = 2121.2M).
[03/26 02:59:26     16s] % Begin Load floorplan data ... (date=03/26 02:59:26, mem=2234.7M)
[03/26 02:59:27     16s] *info: reset 60 existing net BottomPreferredLayer and AvoidDetour
[03/26 02:59:27     16s] Deleting old partition specification.
[03/26 02:59:27     16s] Set FPlanBox to (0 0 52800 51300)
[03/26 02:59:27     16s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/26 02:59:27     16s] Type 'man IMPFP-3961' for more detail.
[03/26 02:59:27     16s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/26 02:59:27     16s] Type 'man IMPFP-3961' for more detail.
[03/26 02:59:27     16s]  ... processed partition successfully.
[03/26 02:59:27     16s] Reading binary special route file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.fp.spr.gz (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:40:25 2025, version: 1)
[03/26 02:59:27     16s] Convert 0 swires and 0 svias from compressed groups
[03/26 02:59:27     16s] 42 swires and 370 svias were compressed
[03/26 02:59:27     16s] 22 swires and 30 svias were decompressed from small or sparse groups
[03/26 02:59:27     16s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2236.5M, current mem=2236.5M)
[03/26 02:59:27     16s] Extracting standard cell pins and blockage ...... 
[03/26 02:59:27     16s] Pin and blockage extraction finished
[03/26 02:59:27     16s] % End Load floorplan data ... (date=03/26 02:59:27, total cpu=0:00:00.0, real=0:00:01.0, peak res=2237.5M, current mem=2237.5M)
[03/26 02:59:27     16s] Reading congestion map file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.route.congmap.gz ...
[03/26 02:59:27     16s] % Begin Load SymbolTable ... (date=03/26 02:59:27, mem=2237.8M)
[03/26 02:59:27     16s] routingBox: (0 0) (52800 51300)
[03/26 02:59:27     16s] coreBox:    (10000 10260) (42800 41040)
[03/26 02:59:27     16s] Un-suppress "**WARN ..." messages.
[03/26 02:59:27     16s] % End Load SymbolTable ... (date=03/26 02:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2238.9M, current mem=2238.9M)
[03/26 02:59:27     16s] Loading place ...
[03/26 02:59:27     16s] % Begin Load placement data ... (date=03/26 02:59:27, mem=2238.9M)
[03/26 02:59:27     16s] Reading placement file - /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.place.gz.
[03/26 02:59:27     16s] ** Reading stdCellPlacement_binary (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:40:25 2025, version# 2) ...
[03/26 02:59:27     16s] Read Views for adaptive view pruning ...
[03/26 02:59:27     16s] Read 0 views from Binary DB for adaptive view pruning
[03/26 02:59:27     16s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2123.2M) ***
[03/26 02:59:27     16s] Total net length = 5.217e+02 (2.634e+02 2.583e+02) (ext = 3.009e+02)
[03/26 02:59:27     16s] % End Load placement data ... (date=03/26 02:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2239.4M, current mem=2239.4M)
[03/26 02:59:27     16s] Reading PG file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.pg.gz, version#2, (Created by Innovus v23.13-s082_1 on       Wed Mar 26 02:40:25 2025)
[03/26 02:59:27     16s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2120.2M) ***
[03/26 02:59:27     16s] % Begin Load routing data ... (date=03/26 02:59:27, mem=2239.7M)
[03/26 02:59:27     16s] Reading routing file - /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.route.gz.
[03/26 02:59:27     16s] Reading Innovus routing data (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:40:25 2025 Format: 23.1) ...
[03/26 02:59:27     16s] *** Total 60 nets are successfully restored.
[03/26 02:59:27     16s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2120.2M) ***
[03/26 02:59:27     16s] % End Load routing data ... (date=03/26 02:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2240.9M, current mem=2240.3M)
[03/26 02:59:27     16s] TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/26 02:59:27     16s] Reading property file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.prop
[03/26 02:59:27     16s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2123.2M) ***
[03/26 02:59:27     17s] Set Default Input Pin Transition as 0.1 ps.
[03/26 02:59:27     17s] eee: Design meta data file: /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/extraction/extractionMetaData.gz doesn't exist
[03/26 02:59:27     17s] Extraction setup Started for TopCell adder 
[03/26 02:59:27     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/26 02:59:27     17s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[03/26 02:59:27     17s] Type 'man IMPEXT-6202' for more detail.
[03/26 02:59:27     17s] Reading Capacitance Table File /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[03/26 02:59:27     17s] Cap table was created using Encounter 10.10-b056_1.
[03/26 02:59:27     17s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[03/26 02:59:27     17s] Set Shrink Factor to 0.90000
[03/26 02:59:27     17s] Importing multi-corner RC tables ... 
[03/26 02:59:27     17s] Summary of Active RC-Corners : 
[03/26 02:59:27     17s]  
[03/26 02:59:27     17s]  Analysis View: setup
[03/26 02:59:27     17s]     RC-Corner Name        : rc_corner
[03/26 02:59:27     17s]     RC-Corner Index       : 0
[03/26 02:59:27     17s]     RC-Corner Temperature : 25 Celsius
[03/26 02:59:27     17s]     RC-Corner Cap Table   : '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[03/26 02:59:27     17s]     RC-Corner PreRoute Res Factor         : 1
[03/26 02:59:27     17s]     RC-Corner PreRoute Cap Factor         : 1
[03/26 02:59:27     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/26 02:59:27     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/26 02:59:27     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/26 02:59:27     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/26 02:59:27     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/26 02:59:27     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/26 02:59:27     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/26 02:59:27     17s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/26 02:59:27     17s]     RC-Corner Technology file: '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/rc_corner/gpdk045.tch'
[03/26 02:59:27     17s]  
[03/26 02:59:27     17s]  Analysis View: hold
[03/26 02:59:27     17s]     RC-Corner Name        : rc_corner
[03/26 02:59:27     17s]     RC-Corner Index       : 0
[03/26 02:59:27     17s]     RC-Corner Temperature : 25 Celsius
[03/26 02:59:27     17s]     RC-Corner Cap Table   : '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[03/26 02:59:27     17s]     RC-Corner PreRoute Res Factor         : 1
[03/26 02:59:27     17s]     RC-Corner PreRoute Cap Factor         : 1
[03/26 02:59:27     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/26 02:59:27     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/26 02:59:27     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/26 02:59:27     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/26 02:59:27     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/26 02:59:27     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/26 02:59:27     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/26 02:59:27     17s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/26 02:59:27     17s]     RC-Corner Technology file: '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/rc_corner/gpdk045.tch'
[03/26 02:59:27     17s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 02:59:27     17s] Updating RC Grid density data for preRoute extraction ...
[03/26 02:59:27     17s] eee: pegSigSF=1.070000
[03/26 02:59:27     17s] Initializing multi-corner capacitance tables ... 
[03/26 02:59:27     17s] Initializing multi-corner resistance tables ...
[03/26 02:59:27     17s] Creating RPSQ from WeeR and WRes ...
[03/26 02:59:27     17s] eee: Grid unit RC data computation started
[03/26 02:59:27     17s] eee: Grid unit RC data computation completed
[03/26 02:59:27     17s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 02:59:27     17s] eee: l=2 avDens=0.049368 usedTrk=16.883918 availTrk=342.000000 sigTrk=16.883918
[03/26 02:59:27     17s] eee: l=3 avDens=0.046264 usedTrk=16.654971 availTrk=360.000000 sigTrk=16.654971
[03/26 02:59:27     17s] eee: l=4 avDens=0.001265 usedTrk=0.108187 availTrk=85.500000 sigTrk=0.108187
[03/26 02:59:27     17s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:59:27     17s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:59:27     17s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:59:27     17s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:59:27     17s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 02:59:27     17s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 02:59:27     17s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 02:59:27     17s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 02:59:27     17s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 02:59:27     17s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.003200 aWlH=0.000000 lMod=0 pMax=0.804300 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 02:59:27     17s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 02:59:27     17s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 02:59:27     17s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 02:59:27     17s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 02:59:27     17s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 02:59:27     17s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 02:59:27     17s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 02:59:27     17s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 02:59:27     17s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 02:59:27     17s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 02:59:27     17s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 02:59:27     17s] eee: Metal Layers Info:
[03/26 02:59:27     17s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:59:27     17s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 02:59:27     17s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:59:27     17s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 02:59:27     17s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 02:59:27     17s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:59:27     17s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 02:59:27     17s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:59:27     17s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 02:59:27     17s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 02:59:27     17s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 02:59:27     17s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 02:59:27     17s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 02:59:27     17s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 02:59:27     17s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:59:27     17s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 02:59:27     17s] eee: +-----------------------NDR Info-----------------------+
[03/26 02:59:27     17s] eee: NDR Count = 2, Fake NDR = 0
[03/26 02:59:27     17s] eee: +----------------------------------------------------+
[03/26 02:59:27     17s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 02:59:27     17s] eee: +----------------------------------------------------+
[03/26 02:59:27     17s] eee: +----------------------------------------------------+
[03/26 02:59:27     17s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 02:59:27     17s] eee: +----------------------------------------------------+
[03/26 02:59:27     17s] Start generating vias ..
[03/26 02:59:27     17s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[03/26 02:59:27     17s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[03/26 02:59:27     17s] #Skip building auto via since it is not turned on.
[03/26 02:59:27     17s] Extracting standard cell pins and blockage ...... 
[03/26 02:59:27     17s] Pin and blockage extraction finished
[03/26 02:59:27     17s] Via generation completed.
[03/26 02:59:27     17s] % Begin Load power constraints ... (date=03/26 02:59:27, mem=2257.1M)
[03/26 02:59:27     17s] % End Load power constraints ... (date=03/26 02:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2257.2M, current mem=2257.2M)
[03/26 02:59:27     17s] % Begin load AAE data ... (date=03/26 02:59:27, mem=2277.4M)
[03/26 02:59:28     17s] AAE DB initialization (MEM=2283.773438 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/26 02:59:28     17s] % End load AAE data ... (date=03/26 02:59:28, total cpu=0:00:00.3, real=0:00:01.0, peak res=2283.8M, current mem=2283.8M)
[03/26 02:59:28     17s] 
[03/26 02:59:28     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[03/26 02:59:28     17s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 02:59:28     17s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 02:59:28     17s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 02:59:28     17s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 02:59:28     17s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 02:59:28     17s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 02:59:28     17s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 02:59:28     17s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 02:59:28     17s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 02:59:28     17s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 02:59:28     17s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 02:59:28     17s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 02:59:28     17s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 02:59:28     17s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 02:59:28     17s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 02:59:28     17s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 02:59:28     17s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 02:59:28     17s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 02:59:28     17s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 02:59:28     17s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 02:59:28     17s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 02:59:28     17s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 02:59:28     17s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 02:59:28     17s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 02:59:28     17s] Summary for sequential cells identification: 
[03/26 02:59:28     17s]   Identified SBFF number: 104
[03/26 02:59:28     17s]   Identified MBFF number: 0
[03/26 02:59:28     17s]   Identified SB Latch number: 8
[03/26 02:59:28     17s]   Identified MB Latch number: 0
[03/26 02:59:28     17s]   Not identified SBFF number: 16
[03/26 02:59:28     17s]   Not identified MBFF number: 0
[03/26 02:59:28     17s]   Not identified SB Latch number: 8
[03/26 02:59:28     17s]   Not identified MB Latch number: 0
[03/26 02:59:28     17s]   Number of sequential cells which are not FFs: 16
[03/26 02:59:28     17s] Total number of combinational cells: 318
[03/26 02:59:28     17s] Total number of sequential cells: 152
[03/26 02:59:28     17s] Total number of tristate cells: 10
[03/26 02:59:28     17s] Total number of level shifter cells: 0
[03/26 02:59:28     17s] Total number of power gating cells: 0
[03/26 02:59:28     17s] Total number of isolation cells: 0
[03/26 02:59:28     17s] Total number of power switch cells: 0
[03/26 02:59:28     17s] Total number of pulse generator cells: 0
[03/26 02:59:28     17s] Total number of always on buffers: 0
[03/26 02:59:28     17s] Total number of retention cells: 0
[03/26 02:59:28     17s] Total number of physical cells: 0
[03/26 02:59:28     17s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[03/26 02:59:28     17s] Total number of usable buffers: 16
[03/26 02:59:28     17s] List of unusable buffers:
[03/26 02:59:28     17s] Total number of unusable buffers: 0
[03/26 02:59:28     17s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[03/26 02:59:28     17s] Total number of usable inverters: 19
[03/26 02:59:28     17s] List of unusable inverters:
[03/26 02:59:28     17s] Total number of unusable inverters: 0
[03/26 02:59:28     17s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[03/26 02:59:28     17s] Total number of identified usable delay cells: 8
[03/26 02:59:28     17s] List of identified unusable delay cells:
[03/26 02:59:28     17s] Total number of identified unusable delay cells: 0
[03/26 02:59:28     17s] 
[03/26 02:59:28     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[03/26 02:59:28     17s] 
[03/26 02:59:28     17s] TimeStamp Deleting Cell Server Begin ...
[03/26 02:59:28     17s] 
[03/26 02:59:28     17s] TimeStamp Deleting Cell Server End ...
[03/26 02:59:28     17s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
[03/26 02:59:28     17s] timing_aocv_enable_gba_combine_launch_capture
[03/26 02:59:28     17s] timing_enable_backward_compatible_latch_thru_mt_mode
[03/26 02:59:28     17s] #% End load design ... (date=03/26 02:59:28, total cpu=0:00:04.2, real=0:00:04.0, peak res=2308.0M, current mem=2284.2M)
[03/26 02:59:28     17s] 
[03/26 02:59:28     17s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:59:28     17s] Severity  ID               Count  Summary                                  
[03/26 02:59:28     17s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/26 02:59:28     17s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/26 02:59:28     17s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[03/26 02:59:28     17s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/26 02:59:28     17s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[03/26 02:59:28     17s] *** Message Summary: 9 warning(s), 0 error(s)
[03/26 02:59:28     17s] 
[03/26 02:59:28     17s] <CMD> setDrawView fplan
[03/26 02:59:28     17s] <CMD> encMessage warning 1
[03/26 02:59:28     17s] <CMD> encMessage debug 0
[03/26 02:59:33     18s] <CMD> setDrawView place
[03/26 02:59:40     18s] <CMD> zoomBox -4.50200 -3.63550 75.26950 36.80200
[03/26 02:59:41     18s] <CMD> zoomOut
[03/26 02:59:42     18s] <CMD> zoomBox -32.55950 -10.61050 73.62600 43.21650
[03/26 02:59:43     18s] <CMD> zoomBox -11.75500 1.66850 43.67550 29.76700
[03/26 02:59:43     18s] <CMD> zoomBox -15.90250 -0.41400 49.31050 32.64350
[03/26 02:59:43     18s] <CMD> zoomBox -20.79550 -2.86400 55.92650 36.02750
[03/26 02:59:44     19s] <CMD> zoomBox -15.77150 -0.86450 49.44250 32.19350
[03/26 03:00:29     21s] <CMD> timeDesign -preCTS
[03/26 03:00:29     21s] AAE DB initialization (MEM=2500.558594 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/26 03:00:29     21s] #optDebug: fT-S <1 1 0 0 0>
[03/26 03:00:29     21s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:00:21.1/0:01:31.1 (0.2), mem = 2562.8M
[03/26 03:00:29     21s] Info: 1 threads available for lower-level modules during optimization.
[03/26 03:00:29     21s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[03/26 03:00:29     21s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2553.8M, EPOCH TIME: 1742972429.279735
[03/26 03:00:29     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:00:29     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:00:29     21s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2553.8M, EPOCH TIME: 1742972429.279834
[03/26 03:00:29     21s] Start to check current routing status for nets...
[03/26 03:00:29     21s] All nets are already routed correctly.
[03/26 03:00:29     21s] End to check current routing status for nets (mem=2553.8M)
[03/26 03:00:29     21s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:00:29     21s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:00:29     21s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:00:29     21s] PreRoute RC Extraction called for design adder.
[03/26 03:00:29     21s] RC Extraction called in multi-corner(1) mode.
[03/26 03:00:29     21s] RCMode: PreRoute
[03/26 03:00:29     21s]       RC Corner Indexes            0   
[03/26 03:00:29     21s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:00:29     21s] Resistance Scaling Factor    : 1.00000 
[03/26 03:00:29     21s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:00:29     21s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:00:29     21s] Shrink Factor                : 0.90000
[03/26 03:00:29     21s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:00:29     21s] Using capacitance table file ...
[03/26 03:00:29     21s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:00:29     21s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:00:29     21s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:00:29     21s] eee: pegSigSF=1.070000
[03/26 03:00:29     21s] Initializing multi-corner capacitance tables ... 
[03/26 03:00:29     21s] Initializing multi-corner resistance tables ...
[03/26 03:00:29     21s] Creating RPSQ from WeeR and WRes ...
[03/26 03:00:29     21s] eee: Grid unit RC data computation started
[03/26 03:00:29     21s] eee: Grid unit RC data computation completed
[03/26 03:00:29     21s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:00:29     21s] eee: l=2 avDens=0.049368 usedTrk=16.883918 availTrk=342.000000 sigTrk=16.883918
[03/26 03:00:29     21s] eee: l=3 avDens=0.046264 usedTrk=16.654971 availTrk=360.000000 sigTrk=16.654971
[03/26 03:00:29     21s] eee: l=4 avDens=0.001265 usedTrk=0.108187 availTrk=85.500000 sigTrk=0.108187
[03/26 03:00:29     21s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:00:29     21s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:00:29     21s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:00:29     21s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:00:29     21s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:00:29     21s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:00:29     21s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:00:29     21s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:00:29     21s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:00:29     21s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.003200 aWlH=0.000000 lMod=0 pMax=0.804300 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:00:29     21s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 03:00:29     21s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 03:00:29     21s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 03:00:29     21s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 03:00:29     21s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 03:00:29     21s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 03:00:29     21s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 03:00:29     21s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 03:00:29     21s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 03:00:29     21s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 03:00:29     21s] eee: NetCapCache creation started. (Current Mem: 2561.820M) 
[03/26 03:00:29     21s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2561.820M) 
[03/26 03:00:29     21s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:00:29     21s] eee: Metal Layers Info:
[03/26 03:00:29     21s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:00:29     21s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:00:29     21s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:00:29     21s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:00:29     21s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:00:29     21s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:00:29     21s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:00:29     21s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:00:29     21s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:00:29     21s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:00:29     21s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:00:29     21s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:00:29     21s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:00:29     21s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:00:29     21s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:00:29     21s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:00:29     21s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:00:29     21s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:00:29     21s] eee: +----------------------------------------------------+
[03/26 03:00:29     21s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:00:29     21s] eee: +----------------------------------------------------+
[03/26 03:00:29     21s] eee: +----------------------------------------------------+
[03/26 03:00:29     21s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:00:29     21s] eee: +----------------------------------------------------+
[03/26 03:00:29     21s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2561.820M)
[03/26 03:00:29     21s] Effort level <high> specified for reg2reg path_group
[03/26 03:00:29     21s] Cell adder LLGs are deleted
[03/26 03:00:29     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:00:29     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:00:29     21s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2711.0M, EPOCH TIME: 1742972429.463082
[03/26 03:00:29     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:00:29     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:00:29     21s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2711.0M, EPOCH TIME: 1742972429.463715
[03/26 03:00:29     21s] Max number of tech site patterns supported in site array is 256.
[03/26 03:00:29     21s] Core basic site is CoreSite
[03/26 03:00:29     21s] DP-Init: Signature of floorplan is 59dc12630b326b40. Signature of routing blockage is a0586540467f32a4.
[03/26 03:00:29     21s] After signature check, allow fast init is false, keep pre-filter is false.
[03/26 03:00:29     21s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/26 03:00:29     21s] Use non-trimmed site array because memory saving is not enough.
[03/26 03:00:29     21s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 03:00:29     21s] SiteArray: use 12,288 bytes
[03/26 03:00:29     21s] SiteArray: current memory after site array memory allocation 2711.0M
[03/26 03:00:29     21s] SiteArray: FP blocked sites are writable
[03/26 03:00:29     21s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x49a66c00): Create thread pool 0x7f01bd450440.
[03/26 03:00:29     21s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x49a66c00): 0 out of 1 thread pools are available.
[03/26 03:00:29     21s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2839.0M, EPOCH TIME: 1742972429.474705
[03/26 03:00:29     21s] Process 374 (called=72 computed=10) wires and vias for routing blockage analysis
[03/26 03:00:29     21s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2839.0M, EPOCH TIME: 1742972429.474785
[03/26 03:00:29     21s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 03:00:29     21s] Atter site array init, number of instance map data is 0.
[03/26 03:00:29     21s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.011, MEM:2839.0M, EPOCH TIME: 1742972429.474868
[03/26 03:00:29     21s] 
[03/26 03:00:29     21s] Scanning PG Shapes for Pre-Colorizing...Done.
[03/26 03:00:29     21s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:00:29     21s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:00:29     21s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.012, MEM:2839.0M, EPOCH TIME: 1742972429.475055
[03/26 03:00:29     21s] Cell adder LLGs are deleted
[03/26 03:00:29     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:00:29     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:00:29     21s] Starting delay calculation for Setup views
[03/26 03:00:29     21s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:00:29     21s] #################################################################################
[03/26 03:00:29     21s] # Design Stage: PreRoute
[03/26 03:00:29     21s] # Design Name: adder
[03/26 03:00:29     21s] # Design Mode: 90nm
[03/26 03:00:29     21s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:00:29     21s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:00:29     21s] # Signoff Settings: SI Off 
[03/26 03:00:29     21s] #################################################################################
[03/26 03:00:29     21s] Calculate delays in BcWc mode...
[03/26 03:00:29     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 2869.3M, InitMEM = 2867.3M)
[03/26 03:00:29     21s] Start delay calculation (fullDC) (1 T). (MEM=2627.34)
[03/26 03:00:29     21s] Start AAE Lib Loading. (MEM=2627.343750)
[03/26 03:00:29     21s] End AAE Lib Loading. (MEM=2638.414062 CPU=0:00:00.0 Real=0:00:00.0)
[03/26 03:00:29     21s] End AAE Lib Interpolated Model. (MEM=2638.414062 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:00:29     21s] Total number of fetched objects 58
[03/26 03:00:29     21s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:00:29     21s] End delay calculation. (MEM=2646.61 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:00:29     21s] End delay calculation (fullDC). (MEM=2639.8 CPU=0:00:00.1 REAL=0:00:00.0)
[03/26 03:00:29     21s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3293.7M) ***
[03/26 03:00:29     21s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:21.5 mem=3285.7M)
[03/26 03:00:29     21s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.068  |  8.068  |  9.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/26 03:00:29     21s] Reported timing to dir ./timingReports
[03/26 03:00:29     21s] Total CPU time: 0.51 sec
[03/26 03:00:29     21s] Total Real time: 0.0 sec
[03/26 03:00:29     21s] Total Memory Usage: 3256.875 Mbytes
[03/26 03:00:29     21s] Info: pop threads available for lower-level modules during optimization.
[03/26 03:00:29     21s] *** timeDesign #1 [finish] () : cpu/real = 0:00:00.5/0:00:00.7 (0.7), totSession cpu/real = 0:00:21.5/0:01:31.8 (0.2), mem = 3256.9M
[03/26 03:00:29     21s] 
[03/26 03:00:29     21s] =============================================================================================
[03/26 03:00:29     21s]  Final TAT Report : timeDesign #1                                               23.13-s082_1
[03/26 03:00:29     21s] =============================================================================================
[03/26 03:00:29     21s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:00:29     21s] ---------------------------------------------------------------------------------------------
[03/26 03:00:29     21s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:00:29     21s] [ OptSummaryReport       ]      1   0:00:00.1  (  11.0 % )     0:00:00.5 /  0:00:00.3    0.6
[03/26 03:00:29     21s] [ DrvReport              ]      1   0:00:00.2  (  31.0 % )     0:00:00.2 /  0:00:00.0    0.0
[03/26 03:00:29     21s] [ ExtractRC              ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:00:29     21s] [ UpdateTimingGraph      ]      1   0:00:00.1  (  18.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 03:00:29     21s] [ FullDelayCalc          ]      1   0:00:00.1  (  13.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:00:29     21s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:00:29     21s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:00:29     21s] [ GenerateReports        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:00:29     21s] [ MISC                   ]          0:00:00.1  (  20.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:00:29     21s] ---------------------------------------------------------------------------------------------
[03/26 03:00:29     21s]  timeDesign #1 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.5    0.7
[03/26 03:00:29     21s] ---------------------------------------------------------------------------------------------
[03/26 03:01:42     24s] <CMD> optDesign -preCTS
[03/26 03:01:42     24s] Executing: place_opt_design -opt
[03/26 03:01:42     24s] #% Begin place_opt_design (date=03/26 03:01:42, mem=2654.3M)
[03/26 03:01:42     24s] **INFO: User settings:
[03/26 03:01:42     24s] setExtractRCMode -engine                      preRoute
[03/26 03:01:42     24s] setDelayCalMode -enable_high_fanout           true
[03/26 03:01:42     24s] setDelayCalMode -enable_ideal_seq_async_pins  false
[03/26 03:01:42     24s] setDelayCalMode -eng_enablePrePlacedFlow      false
[03/26 03:01:42     24s] setDelayCalMode -engine                       aae
[03/26 03:01:42     24s] setDelayCalMode -ignoreNetLoad                false
[03/26 03:01:42     24s] setDelayCalMode -socv_accuracy_mode           low
[03/26 03:01:42     24s] setPlaceMode -place_design_floorplan_mode     false
[03/26 03:01:42     24s] setAnalysisMode -analysisType                 bcwc
[03/26 03:01:42     24s] setAnalysisMode -checkType                    setup
[03/26 03:01:42     24s] setAnalysisMode -clkSrcPath                   true
[03/26 03:01:42     24s] setAnalysisMode -clockPropagation             forcedIdeal
[03/26 03:01:42     24s] setAnalysisMode -virtualIPO                   false
[03/26 03:01:42     24s] 
[03/26 03:01:42     24s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:00:24.2/0:02:44.7 (0.1), mem = 3256.9M
[03/26 03:01:42     24s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/26 03:01:42     24s] *** Starting GigaPlace ***
[03/26 03:01:42     24s] -earlyGlobalBlockTracks {}                # string, default="", private
[03/26 03:01:42     24s] -earlyGlobalCapacityScreen {}             # string, default="", private
[03/26 03:01:42     24s] There is no track adjustment
[03/26 03:01:42     24s] Starting place_opt_design V2 flow
[03/26 03:01:42     24s] #optDebug: fT-E <X 2 3 1 0>
[03/26 03:01:42     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:3256.9M, EPOCH TIME: 1742972502.867571
[03/26 03:01:42     24s] Processing tracks to init pin-track alignment.
[03/26 03:01:42     24s] z: 2, totalTracks: 1
[03/26 03:01:42     24s] z: 4, totalTracks: 1
[03/26 03:01:42     24s] z: 6, totalTracks: 1
[03/26 03:01:42     24s] z: 8, totalTracks: 1
[03/26 03:01:42     24s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:42     24s] Cell adder LLGs are deleted
[03/26 03:01:42     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] # Building adder llgBox search-tree.
[03/26 03:01:42     24s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3258.9M, EPOCH TIME: 1742972502.869210
[03/26 03:01:42     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3258.9M, EPOCH TIME: 1742972502.869876
[03/26 03:01:42     24s] Max number of tech site patterns supported in site array is 256.
[03/26 03:01:42     24s] Core basic site is CoreSite
[03/26 03:01:42     24s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:01:42     24s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/26 03:01:42     24s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 03:01:42     24s] SiteArray: use 12,288 bytes
[03/26 03:01:42     24s] SiteArray: current memory after site array memory allocation 3258.9M
[03/26 03:01:42     24s] SiteArray: FP blocked sites are writable
[03/26 03:01:42     24s] Keep-away cache is enable on metals: 1-11
[03/26 03:01:42     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:01:42     24s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3258.9M, EPOCH TIME: 1742972502.879646
[03/26 03:01:42     24s] Process 374 (called=72 computed=10) wires and vias for routing blockage analysis
[03/26 03:01:42     24s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3258.9M, EPOCH TIME: 1742972502.879708
[03/26 03:01:42     24s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 03:01:42     24s] Atter site array init, number of instance map data is 0.
[03/26 03:01:42     24s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.010, MEM:3258.9M, EPOCH TIME: 1742972502.879769
[03/26 03:01:42     24s] 
[03/26 03:01:42     24s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:42     24s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:42     24s] OPERPROF:     Starting CMU at level 3, MEM:3258.9M, EPOCH TIME: 1742972502.879849
[03/26 03:01:42     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3258.9M, EPOCH TIME: 1742972502.880011
[03/26 03:01:42     24s] 
[03/26 03:01:42     24s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:01:42     24s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3258.9M, EPOCH TIME: 1742972502.880043
[03/26 03:01:42     24s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3258.9M, EPOCH TIME: 1742972502.880054
[03/26 03:01:42     24s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3258.9M, EPOCH TIME: 1742972502.880084
[03/26 03:01:42     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3258.9MB).
[03/26 03:01:42     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:3258.9M, EPOCH TIME: 1742972502.880134
[03/26 03:01:42     24s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3258.9M, EPOCH TIME: 1742972502.880145
[03/26 03:01:42     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] Cell adder LLGs are deleted
[03/26 03:01:42     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] # Resetting pin-track-align track data.
[03/26 03:01:42     24s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3258.9M, EPOCH TIME: 1742972502.880718
[03/26 03:01:42     24s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:24.2/0:02:44.7 (0.1), mem = 3258.9M
[03/26 03:01:42     24s] VSMManager cleared!
[03/26 03:01:42     24s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:24.2/0:02:44.7 (0.1), mem = 3258.9M
[03/26 03:01:42     24s] 
[03/26 03:01:42     24s] =============================================================================================
[03/26 03:01:42     24s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.13-s082_1
[03/26 03:01:42     24s] =============================================================================================
[03/26 03:01:42     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:42     24s] ---------------------------------------------------------------------------------------------
[03/26 03:01:42     24s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:42     24s] ---------------------------------------------------------------------------------------------
[03/26 03:01:42     24s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:42     24s] ---------------------------------------------------------------------------------------------
[03/26 03:01:42     24s] Enable CTE adjustment.
[03/26 03:01:42     24s] Enable Layer aware incrSKP.
[03/26 03:01:42     24s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2657.7M, totSessionCpu=0:00:24 **
[03/26 03:01:42     24s] **WARN: (IMPOPT-576):	1 nets have unplaced terms. 
[03/26 03:01:42     24s] 
[03/26 03:01:42     24s] Active Setup views: setup 
[03/26 03:01:42     24s] Info: 1 threads available for lower-level modules during optimization.
[03/26 03:01:42     24s] GigaOpt running with 1 threads.
[03/26 03:01:42     24s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:24.2/0:02:44.8 (0.1), mem = 3258.9M
[03/26 03:01:42     24s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/26 03:01:42     24s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 03:01:42     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:3259.9M, EPOCH TIME: 1742972502.900204
[03/26 03:01:42     24s] Processing tracks to init pin-track alignment.
[03/26 03:01:42     24s] z: 2, totalTracks: 1
[03/26 03:01:42     24s] z: 4, totalTracks: 1
[03/26 03:01:42     24s] z: 6, totalTracks: 1
[03/26 03:01:42     24s] z: 8, totalTracks: 1
[03/26 03:01:42     24s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:42     24s] Cell adder LLGs are deleted
[03/26 03:01:42     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] # Building adder llgBox search-tree.
[03/26 03:01:42     24s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3259.9M, EPOCH TIME: 1742972502.901550
[03/26 03:01:42     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3259.9M, EPOCH TIME: 1742972502.902204
[03/26 03:01:42     24s] Max number of tech site patterns supported in site array is 256.
[03/26 03:01:42     24s] Core basic site is CoreSite
[03/26 03:01:42     24s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:01:42     24s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:01:42     24s] Fast DP-INIT is on for default
[03/26 03:01:42     24s] Keep-away cache is enable on metals: 1-11
[03/26 03:01:42     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:01:42     24s] Atter site array init, number of instance map data is 0.
[03/26 03:01:42     24s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.010, MEM:3259.9M, EPOCH TIME: 1742972502.912006
[03/26 03:01:42     24s] 
[03/26 03:01:42     24s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:42     24s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:42     24s] OPERPROF:     Starting CMU at level 3, MEM:3259.9M, EPOCH TIME: 1742972502.912139
[03/26 03:01:42     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3259.9M, EPOCH TIME: 1742972502.912171
[03/26 03:01:42     24s] 
[03/26 03:01:42     24s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:01:42     24s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3259.9M, EPOCH TIME: 1742972502.912205
[03/26 03:01:42     24s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3259.9M, EPOCH TIME: 1742972502.912215
[03/26 03:01:42     24s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3259.9M, EPOCH TIME: 1742972502.912243
[03/26 03:01:42     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3259.9MB).
[03/26 03:01:42     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3259.9M, EPOCH TIME: 1742972502.912286
[03/26 03:01:42     24s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3259.9M, EPOCH TIME: 1742972502.912328
[03/26 03:01:42     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:42     24s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:3259.9M, EPOCH TIME: 1742972502.912830
[03/26 03:01:42     24s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 03:01:42     24s] 
[03/26 03:01:42     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 03:01:42     24s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 03:01:42     24s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 03:01:42     24s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 03:01:42     24s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 03:01:42     24s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 03:01:42     24s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 03:01:42     24s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 03:01:42     24s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 03:01:42     24s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 03:01:42     24s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 03:01:42     24s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 03:01:42     24s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 03:01:42     24s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 03:01:42     24s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 03:01:42     24s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 03:01:42     24s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 03:01:42     24s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 03:01:42     24s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 03:01:42     24s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 03:01:42     24s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 03:01:42     24s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 03:01:42     24s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 03:01:42     24s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 03:01:42     24s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 03:01:42     24s] Summary for sequential cells identification: 
[03/26 03:01:42     24s]   Identified SBFF number: 104
[03/26 03:01:42     24s]   Identified MBFF number: 0
[03/26 03:01:42     24s]   Identified SB Latch number: 8
[03/26 03:01:42     24s]   Identified MB Latch number: 0
[03/26 03:01:42     24s]   Not identified SBFF number: 16
[03/26 03:01:42     24s]   Not identified MBFF number: 0
[03/26 03:01:42     24s]   Not identified SB Latch number: 8
[03/26 03:01:42     24s]   Not identified MB Latch number: 0
[03/26 03:01:42     24s]   Number of sequential cells which are not FFs: 16
[03/26 03:01:42     24s]  Visiting view : setup
[03/26 03:01:42     24s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[03/26 03:01:42     24s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 03:01:42     24s]  Visiting view : hold
[03/26 03:01:42     24s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[03/26 03:01:42     24s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 03:01:42     24s] TLC MultiMap info (StdDelay):
[03/26 03:01:42     24s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 03:01:42     24s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[03/26 03:01:42     24s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 03:01:42     24s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[03/26 03:01:42     24s]  Setting StdDelay to: 36.8ps
[03/26 03:01:42     24s] 
[03/26 03:01:42     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 03:01:42     24s] 
[03/26 03:01:42     24s] Creating Lib Analyzer ...
[03/26 03:01:42     24s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/26 03:01:42     24s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/26 03:01:42     24s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:01:42     24s] 
[03/26 03:01:42     24s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:01:43     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.6 mem=3267.9M
[03/26 03:01:43     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.6 mem=3267.9M
[03/26 03:01:43     24s] Creating Lib Analyzer, finished. 
[03/26 03:01:43     24s] **WARN: (IMPOPT-665):	cout : Net has unplaced terms or is connected to uplaced instances in design. 
[03/26 03:01:43     24s] Type 'man IMPOPT-665' for more detail.
[03/26 03:01:43     24s] #optDebug: fT-S <1 2 3 1 0>
[03/26 03:01:43     24s] Info: IPO magic value 0x8019BEEF.
[03/26 03:01:43     24s] Info: Using SynthesisEngine executable '/mnt/cadence_tools/DDI23.1/INNOVUS231/bin/innovus_'.
[03/26 03:01:43     24s]       SynthesisEngine workers will not check out additional licenses.
[03/26 03:01:51     24s] **INFO: Using Advanced Metric Collection system.
[03/26 03:01:51     25s] **optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 2668.0M, totSessionCpu=0:00:25 **
[03/26 03:01:51     25s] #optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
[03/26 03:01:51     25s] *** optDesign -preCTS ***
[03/26 03:01:51     25s] DRC Margin: user margin 0.0; extra margin 0.2
[03/26 03:01:51     25s] Setup Target Slack: user slack 0; extra slack 0.0
[03/26 03:01:51     25s] Hold Target Slack: user slack 0
[03/26 03:01:51     25s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3270.9M, EPOCH TIME: 1742972511.900728
[03/26 03:01:51     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:51     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:51     25s] 
[03/26 03:01:51     25s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:51     25s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:51     25s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3270.9M, EPOCH TIME: 1742972511.911143
[03/26 03:01:51     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:51     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:51     25s] Multi-VT timing optimization disabled based on library information.
[03/26 03:01:51     25s] 
[03/26 03:01:51     25s] TimeStamp Deleting Cell Server Begin ...
[03/26 03:01:51     25s] Deleting Lib Analyzer.
[03/26 03:01:51     25s] 
[03/26 03:01:51     25s] TimeStamp Deleting Cell Server End ...
[03/26 03:01:51     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 03:01:51     25s] 
[03/26 03:01:51     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 03:01:51     25s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 03:01:51     25s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 03:01:51     25s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 03:01:51     25s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 03:01:51     25s] Summary for sequential cells identification: 
[03/26 03:01:51     25s]   Identified SBFF number: 104
[03/26 03:01:51     25s]   Identified MBFF number: 0
[03/26 03:01:51     25s]   Identified SB Latch number: 8
[03/26 03:01:51     25s]   Identified MB Latch number: 0
[03/26 03:01:51     25s]   Not identified SBFF number: 16
[03/26 03:01:51     25s]   Not identified MBFF number: 0
[03/26 03:01:51     25s]   Not identified SB Latch number: 8
[03/26 03:01:51     25s]   Not identified MB Latch number: 0
[03/26 03:01:51     25s]   Number of sequential cells which are not FFs: 16
[03/26 03:01:51     25s]  Visiting view : setup
[03/26 03:01:51     25s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[03/26 03:01:51     25s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 03:01:51     25s]  Visiting view : hold
[03/26 03:01:51     25s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[03/26 03:01:51     25s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 03:01:51     25s] TLC MultiMap info (StdDelay):
[03/26 03:01:51     25s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 03:01:51     25s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[03/26 03:01:51     25s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 03:01:51     25s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[03/26 03:01:51     25s]  Setting StdDelay to: 36.8ps
[03/26 03:01:51     25s] 
[03/26 03:01:51     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 03:01:51     25s] 
[03/26 03:01:51     25s] TimeStamp Deleting Cell Server Begin ...
[03/26 03:01:51     25s] 
[03/26 03:01:51     25s] TimeStamp Deleting Cell Server End ...
[03/26 03:01:51     25s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3270.9M, EPOCH TIME: 1742972511.941933
[03/26 03:01:51     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:51     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:51     25s] Cell adder LLGs are deleted
[03/26 03:01:51     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:51     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:51     25s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3270.9M, EPOCH TIME: 1742972511.942021
[03/26 03:01:51     25s] 
[03/26 03:01:51     25s] Creating Lib Analyzer ...
[03/26 03:01:51     25s] 
[03/26 03:01:51     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 03:01:51     25s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 03:01:51     25s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 03:01:51     25s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 03:01:51     25s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 03:01:51     25s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 03:01:51     25s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 03:01:51     25s] Summary for sequential cells identification: 
[03/26 03:01:51     25s]   Identified SBFF number: 104
[03/26 03:01:51     25s]   Identified MBFF number: 0
[03/26 03:01:51     25s]   Identified SB Latch number: 8
[03/26 03:01:51     25s]   Identified MB Latch number: 0
[03/26 03:01:51     25s]   Not identified SBFF number: 16
[03/26 03:01:51     25s]   Not identified MBFF number: 0
[03/26 03:01:51     25s]   Not identified SB Latch number: 8
[03/26 03:01:51     25s]   Not identified MB Latch number: 0
[03/26 03:01:51     25s]   Number of sequential cells which are not FFs: 16
[03/26 03:01:51     25s]  Visiting view : setup
[03/26 03:01:51     25s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[03/26 03:01:51     25s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 03:01:51     25s]  Visiting view : hold
[03/26 03:01:51     25s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[03/26 03:01:51     25s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 03:01:51     25s] TLC MultiMap info (StdDelay):
[03/26 03:01:51     25s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 03:01:51     25s]   : fast_delay + fast + 1 + rc_corner := 13ps
[03/26 03:01:51     25s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 03:01:51     25s]   : slow_delay + slow + 1 + rc_corner := 38.8ps
[03/26 03:01:51     25s]  Setting StdDelay to: 38.8ps
[03/26 03:01:51     25s] 
[03/26 03:01:51     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 03:01:51     25s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:01:51     25s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:01:51     25s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:01:51     25s] 
[03/26 03:01:51     25s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:01:52     25s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:25.5 mem=3270.9M
[03/26 03:01:52     25s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:25.5 mem=3270.9M
[03/26 03:01:52     25s] Creating Lib Analyzer, finished. 
[03/26 03:01:52     25s] ### Creating TopoMgr, started
[03/26 03:01:52     25s] ### Creating TopoMgr, finished
[03/26 03:01:52     25s] #optDebug: Start CG creation (mem=3270.9M)
[03/26 03:01:52     25s]  ...initializing CG 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:52     25s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:52     25s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:52     25s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:52     25s] ToF 411.5895um
[03/26 03:01:52     25s] (cpu=0:00:00.1, mem=3467.8M)
[03/26 03:01:52     25s]  ...processing cgPrt (cpu=0:00:00.1, mem=3467.8M)
[03/26 03:01:52     25s]  ...processing cgEgp (cpu=0:00:00.1, mem=3467.8M)
[03/26 03:01:52     25s]  ...processing cgPbk (cpu=0:00:00.1, mem=3467.8M)
[03/26 03:01:52     25s]  ...processing cgNrb(cpu=0:00:00.1, mem=3467.8M)
[03/26 03:01:52     25s]  ...processing cgObs (cpu=0:00:00.1, mem=3467.8M)
[03/26 03:01:52     25s]  ...processing cgCon (cpu=0:00:00.1, mem=3467.8M)
[03/26 03:01:52     25s]  ...processing cgPdm (cpu=0:00:00.1, mem=3467.8M)
[03/26 03:01:52     25s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3467.8M)
[03/26 03:01:52     25s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:52     25s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:52     25s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:52     25s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:52     25s] {MMLU 0 0 58}
[03/26 03:01:52     25s] [oiLAM] Zs 11, 12
[03/26 03:01:52     25s] ### Creating LA Mngr. totSessionCpu=0:00:25.6 mem=3467.8M
[03/26 03:01:52     25s] ### Creating LA Mngr, finished. totSessionCpu=0:00:25.6 mem=3467.8M
[03/26 03:01:52     25s] Running pre-eGR process
[03/26 03:01:52     25s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.28 MB )
[03/26 03:01:52     25s] (I)      Initializing eGR engine (regular)
[03/26 03:01:52     25s] Set min layer with default ( 2 )
[03/26 03:01:52     25s] Set max layer with default ( 127 )
[03/26 03:01:52     25s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:01:52     25s] Min route layer (adjusted) = 2
[03/26 03:01:52     25s] Max route layer (adjusted) = 11
[03/26 03:01:52     25s] (I)      clean place blk overflow:
[03/26 03:01:52     25s] (I)      H : enabled 1.00 0
[03/26 03:01:52     25s] (I)      V : enabled 1.00 0
[03/26 03:01:52     25s] (I)      Initializing eGR engine (regular)
[03/26 03:01:52     25s] Set min layer with default ( 2 )
[03/26 03:01:52     25s] Set max layer with default ( 127 )
[03/26 03:01:52     25s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:01:52     25s] Min route layer (adjusted) = 2
[03/26 03:01:52     25s] Max route layer (adjusted) = 11
[03/26 03:01:52     25s] (I)      clean place blk overflow:
[03/26 03:01:52     25s] (I)      H : enabled 1.00 0
[03/26 03:01:52     25s] (I)      V : enabled 1.00 0
[03/26 03:01:52     25s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.28 MB )
[03/26 03:01:52     25s] (I)      Running eGR Regular flow
[03/26 03:01:52     25s] (I)      # wire layers (front) : 12
[03/26 03:01:52     25s] (I)      # wire layers (back)  : 0
[03/26 03:01:52     25s] (I)      min wire layer : 1
[03/26 03:01:52     25s] (I)      max wire layer : 11
[03/26 03:01:52     25s] (I)      # cut layers (front) : 11
[03/26 03:01:52     25s] (I)      # cut layers (back)  : 0
[03/26 03:01:52     25s] (I)      min cut layer : 1
[03/26 03:01:52     25s] (I)      max cut layer : 10
[03/26 03:01:52     25s] (I)      ================================ Layers ================================
[03/26 03:01:52     25s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:52     25s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:01:52     25s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:52     25s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:01:52     25s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:52     25s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:52     25s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:52     25s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:52     25s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:52     25s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:52     25s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:52     25s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:52     25s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:01:52     25s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:01:52     25s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:01:52     25s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:52     25s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:01:52     25s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:01:52     25s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:01:52     25s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:01:52     25s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:01:52     25s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:01:52     25s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:01:52     25s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:01:52     25s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:01:52     25s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:01:52     25s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:01:52     25s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:01:52     25s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:52     25s] (I)      Started Import and model ( Curr Mem: 3.28 MB )
[03/26 03:01:52     25s] (I)      Number of ignored instance 0
[03/26 03:01:52     25s] (I)      Number of inbound cells 0
[03/26 03:01:52     25s] (I)      Number of opened ILM blockages 0
[03/26 03:01:52     25s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/26 03:01:52     25s] (I)      numMoveCells=34, numMacros=0  numNoFlopBlockages=0  numPads=25  numMultiRowHeightInsts=0
[03/26 03:01:52     25s] (I)      cell height: 3420, count: 34
[03/26 03:01:52     25s] (I)      Number of nets = 57 ( 1 ignored )
[03/26 03:01:52     25s] (I)      Identified Clock instances: Flop 25, Clock buffer/inverter 0, Gate 0, Logic 0
[03/26 03:01:52     25s] (I)      == Non-default Options ==
[03/26 03:01:52     25s] (I)      Maximum routing layer                              : 11
[03/26 03:01:52     25s] (I)      Top routing layer                                  : 11
[03/26 03:01:52     25s] (I)      Buffering-aware routing                            : true
[03/26 03:01:52     25s] (I)      Spread congestion away from blockages              : true
[03/26 03:01:52     25s] (I)      Number of threads                                  : 1
[03/26 03:01:52     25s] (I)      Overflow penalty cost                              : 10
[03/26 03:01:52     25s] (I)      Punch through distance                             : 416.347000
[03/26 03:01:52     25s] (I)      Source-to-sink ratio                               : 0.300000
[03/26 03:01:52     25s] (I)      Route tie net to shape                             : auto
[03/26 03:01:52     25s] (I)      Method to set GCell size                           : row
[03/26 03:01:52     25s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:01:52     25s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:01:52     25s] (I)      ============== Pin Summary ==============
[03/26 03:01:52     25s] (I)      +-------+--------+---------+------------+
[03/26 03:01:52     25s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:01:52     25s] (I)      +-------+--------+---------+------------+
[03/26 03:01:52     25s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:01:52     25s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:01:52     25s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:01:52     25s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:01:52     25s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:01:52     25s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:01:52     25s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:01:52     25s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:01:52     25s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:01:52     25s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:01:52     25s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:01:52     25s] (I)      +-------+--------+---------+------------+
[03/26 03:01:52     25s] (I)      Custom ignore net properties:
[03/26 03:01:52     25s] (I)      1 : NotLegal
[03/26 03:01:52     25s] (I)      Default ignore net properties:
[03/26 03:01:52     25s] (I)      1 : Special
[03/26 03:01:52     25s] (I)      2 : Analog
[03/26 03:01:52     25s] (I)      3 : Fixed
[03/26 03:01:52     25s] (I)      4 : Skipped
[03/26 03:01:52     25s] (I)      5 : MixedSignal
[03/26 03:01:52     25s] (I)      Prerouted net properties:
[03/26 03:01:52     25s] (I)      1 : NotLegal
[03/26 03:01:52     25s] (I)      2 : Special
[03/26 03:01:52     25s] (I)      3 : Analog
[03/26 03:01:52     25s] (I)      4 : Fixed
[03/26 03:01:52     25s] (I)      5 : Skipped
[03/26 03:01:52     25s] (I)      6 : MixedSignal
[03/26 03:01:52     25s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:01:52     25s] (I)      Use row-based GCell size
[03/26 03:01:52     25s] (I)      Use row-based GCell align
[03/26 03:01:52     25s] (I)      layer 0 area = 80000
[03/26 03:01:52     25s] (I)      layer 1 area = 80000
[03/26 03:01:52     25s] (I)      layer 2 area = 80000
[03/26 03:01:52     25s] (I)      layer 3 area = 80000
[03/26 03:01:52     25s] (I)      layer 4 area = 80000
[03/26 03:01:52     25s] (I)      layer 5 area = 80000
[03/26 03:01:52     25s] (I)      layer 6 area = 80000
[03/26 03:01:52     25s] (I)      layer 7 area = 80000
[03/26 03:01:52     25s] (I)      layer 8 area = 80000
[03/26 03:01:52     25s] (I)      layer 9 area = 400000
[03/26 03:01:52     25s] (I)      layer 10 area = 400000
[03/26 03:01:52     25s] (I)      GCell unit size   : 3420
[03/26 03:01:52     25s] (I)      GCell multiplier  : 1
[03/26 03:01:52     25s] (I)      GCell row height  : 3420
[03/26 03:01:52     25s] (I)      Actual row height : 3420
[03/26 03:01:52     25s] (I)      GCell align ref   : 10000 10260
[03/26 03:01:52     25s] [NR-eGR] Track table information for default rule: 
[03/26 03:01:52     25s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:01:52     25s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:01:52     25s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:01:52     25s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:01:52     25s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:01:52     25s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:01:52     25s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:01:52     25s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:01:52     25s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:01:52     25s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:01:52     25s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:01:52     25s] (I)      ==================== Default via =====================
[03/26 03:01:52     25s] (I)      +----+------------------+----------------------------+
[03/26 03:01:52     25s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/26 03:01:52     25s] (I)      +----+------------------+----------------------------+
[03/26 03:01:52     25s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/26 03:01:52     25s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/26 03:01:52     25s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/26 03:01:52     25s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/26 03:01:52     25s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/26 03:01:52     25s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/26 03:01:52     25s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/26 03:01:52     25s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/26 03:01:52     25s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/26 03:01:52     25s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/26 03:01:52     25s] (I)      +----+------------------+----------------------------+
[03/26 03:01:52     25s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:01:52     25s] [NR-eGR] Read 712 PG shapes
[03/26 03:01:52     25s] [NR-eGR] Read 0 clock shapes
[03/26 03:01:52     25s] [NR-eGR] Read 0 other shapes
[03/26 03:01:52     25s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:01:52     25s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:01:52     25s] [NR-eGR] #Instance Blockages : 0
[03/26 03:01:52     25s] [NR-eGR] #PG Blockages       : 712
[03/26 03:01:52     25s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:01:52     25s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:01:52     25s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:01:52     25s] [NR-eGR] #Other Blockages    : 0
[03/26 03:01:52     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:01:52     25s] [NR-eGR] #prerouted nets         : 0
[03/26 03:01:52     25s] [NR-eGR] #prerouted special nets : 0
[03/26 03:01:52     25s] [NR-eGR] #prerouted wires        : 0
[03/26 03:01:52     25s] [NR-eGR] Read 57 nets ( ignored 0 )
[03/26 03:01:52     25s] (I)        Front-side 57 ( ignored 0 )
[03/26 03:01:52     25s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:01:52     25s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:01:52     25s] (I)      dcls route internal nets
[03/26 03:01:52     25s] (I)      dcls route interface nets
[03/26 03:01:52     25s] (I)      dcls route common nets
[03/26 03:01:52     25s] (I)      Reading macro buffers
[03/26 03:01:52     25s] (I)      Number of macro buffers: 0
[03/26 03:01:52     25s] (I)      early_global_route_priority property id does not exist.
[03/26 03:01:52     25s] (I)      Read Num Blocks=712  Num Prerouted Wires=0  Num CS=0
[03/26 03:01:52     25s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:52     25s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 0
[03/26 03:01:52     25s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:52     25s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:01:52     25s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:52     25s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:01:52     25s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:52     25s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:01:52     25s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:01:52     25s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:01:52     25s] (I)      Number of ignored nets                =      0
[03/26 03:01:52     25s] (I)      Number of connected nets              =      0
[03/26 03:01:52     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 03:01:52     25s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:01:52     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:01:52     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:01:52     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:01:52     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:01:52     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:01:52     25s] (I)      Constructing bin map
[03/26 03:01:52     25s] (I)      Initialize bin information with width=6840 height=6840
[03/26 03:01:52     25s] (I)      Done constructing bin map
[03/26 03:01:52     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/26 03:01:52     25s] (I)      Ndr track 0 does not exist
[03/26 03:01:52     25s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:01:52     25s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:01:52     25s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:01:52     25s] (I)      Site width          :   400  (dbu)
[03/26 03:01:52     25s] (I)      Row height          :  3420  (dbu)
[03/26 03:01:52     25s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:01:52     25s] (I)      GCell width         :  3420  (dbu)
[03/26 03:01:52     25s] (I)      GCell height        :  3420  (dbu)
[03/26 03:01:52     25s] (I)      Grid                :    15    15    11
[03/26 03:01:52     25s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:01:52     25s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:01:52     25s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:01:52     25s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:01:52     25s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:01:52     25s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:01:52     25s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:01:52     25s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:01:52     25s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:01:52     25s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:01:52     25s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:01:52     25s] (I)      --------------------------------------------------------
[03/26 03:01:52     25s] 
[03/26 03:01:52     25s] [NR-eGR] ============ Routing rule table ============
[03/26 03:01:52     25s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[03/26 03:01:52     25s] [NR-eGR] ========================================
[03/26 03:01:52     25s] [NR-eGR] 
[03/26 03:01:52     25s] (I)      ==== NDR : (Default) ====
[03/26 03:01:52     25s] (I)      +--------------+--------+
[03/26 03:01:52     25s] (I)      |           ID |      0 |
[03/26 03:01:52     25s] (I)      |      Default |    yes |
[03/26 03:01:52     25s] (I)      |  Clk Special |     no |
[03/26 03:01:52     25s] (I)      | Hard spacing |     no |
[03/26 03:01:52     25s] (I)      |    NDR track | (none) |
[03/26 03:01:52     25s] (I)      |      NDR via | (none) |
[03/26 03:01:52     25s] (I)      |  Extra space |      0 |
[03/26 03:01:52     25s] (I)      |      Shields |      0 |
[03/26 03:01:52     25s] (I)      |   Demand (H) |      1 |
[03/26 03:01:52     25s] (I)      |   Demand (V) |      1 |
[03/26 03:01:52     25s] (I)      |        #Nets |     57 |
[03/26 03:01:52     25s] (I)      +--------------+--------+
[03/26 03:01:52     25s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:01:52     25s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:01:52     25s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:01:52     25s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:52     25s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:52     25s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:52     25s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:52     25s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:52     25s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:52     25s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:52     25s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:52     25s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:01:52     25s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:01:52     25s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:01:52     25s] (I)      =============== Blocked Tracks ===============
[03/26 03:01:52     25s] (I)      +-------+---------+----------+---------------+
[03/26 03:01:52     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:01:52     25s] (I)      +-------+---------+----------+---------------+
[03/26 03:01:52     25s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:01:52     25s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:01:52     25s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:01:52     25s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:01:52     25s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:01:52     25s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:01:52     25s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:01:52     25s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:01:52     25s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:01:52     25s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:01:52     25s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:01:52     25s] (I)      +-------+---------+----------+---------------+
[03/26 03:01:52     25s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.28 MB )
[03/26 03:01:52     25s] (I)      Reset routing kernel
[03/26 03:01:52     25s] (I)      Started Global Routing ( Curr Mem: 3.28 MB )
[03/26 03:01:52     25s] (I)      totalPins=141  totalGlobalPin=139 (98.58%)
[03/26 03:01:52     25s] (I)      ================== Net Group Info ==================
[03/26 03:01:52     25s] (I)      +----+----------------+--------------+-------------+
[03/26 03:01:52     25s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:01:52     25s] (I)      +----+----------------+--------------+-------------+
[03/26 03:01:52     25s] (I)      |  1 |             57 |    Metal2(2) | Metal11(11) |
[03/26 03:01:52     25s] (I)      +----+----------------+--------------+-------------+
[03/26 03:01:52     25s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:01:52     25s] (I)      total 2D Demand : 2 = (0 H, 2 V)
[03/26 03:01:52     25s] (I)      init route region map
[03/26 03:01:52     25s] (I)      #blocked GCells = 0
[03/26 03:01:52     25s] (I)      #regions = 1
[03/26 03:01:52     25s] (I)      init safety region map
[03/26 03:01:52     25s] (I)      #blocked GCells = 0
[03/26 03:01:52     25s] (I)      #regions = 1
[03/26 03:01:52     25s] (I)      #blocked areas for congestion spreading : 0
[03/26 03:01:52     25s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[03/26 03:01:52     25s] (I)      
[03/26 03:01:52     25s] (I)      ============  Phase 1a Route ============
[03/26 03:01:52     25s] (I)      Usage: 316 = (163 H, 153 V) = (2.09% H, 2.12% V) = (2.787e+02um H, 2.616e+02um V)
[03/26 03:01:52     25s] (I)      
[03/26 03:01:52     25s] (I)      ============  Phase 1b Route ============
[03/26 03:01:52     25s] (I)      Usage: 316 = (163 H, 153 V) = (2.09% H, 2.12% V) = (2.787e+02um H, 2.616e+02um V)
[03/26 03:01:52     25s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.403600e+02um
[03/26 03:01:52     25s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:01:52     25s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:01:52     25s] (I)      
[03/26 03:01:52     25s] (I)      ============  Phase 1c Route ============
[03/26 03:01:52     25s] (I)      Usage: 316 = (163 H, 153 V) = (2.09% H, 2.12% V) = (2.787e+02um H, 2.616e+02um V)
[03/26 03:01:52     25s] (I)      
[03/26 03:01:52     25s] (I)      ============  Phase 1d Route ============
[03/26 03:01:52     25s] (I)      Usage: 316 = (163 H, 153 V) = (2.09% H, 2.12% V) = (2.787e+02um H, 2.616e+02um V)
[03/26 03:01:52     25s] (I)      
[03/26 03:01:52     25s] (I)      ============  Phase 1e Route ============
[03/26 03:01:52     25s] (I)      Usage: 316 = (163 H, 153 V) = (2.09% H, 2.12% V) = (2.787e+02um H, 2.616e+02um V)
[03/26 03:01:52     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.403600e+02um
[03/26 03:01:52     25s] (I)      
[03/26 03:01:52     25s] (I)      ============  Phase 1l Route ============
[03/26 03:01:52     25s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:01:52     25s] (I)      Layer  2:       1616       195         0           0        1796    ( 0.00%) 
[03/26 03:01:52     25s] (I)      Layer  3:       1774       164         0           0        1890    ( 0.00%) 
[03/26 03:01:52     25s] (I)      Layer  4:       1616         1         0           0        1796    ( 0.00%) 
[03/26 03:01:52     25s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:01:52     25s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:01:52     25s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:01:52     25s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:01:52     25s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:01:52     25s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:01:52     25s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:01:52     25s] (I)      Total:         14031       360         0         737       15475    ( 4.55%) 
[03/26 03:01:52     25s] (I)      
[03/26 03:01:52     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:01:52     25s] [NR-eGR]                        OverCon            
[03/26 03:01:52     25s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:01:52     25s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:01:52     25s] [NR-eGR] ----------------------------------------------
[03/26 03:01:52     25s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR] ----------------------------------------------
[03/26 03:01:52     25s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:01:52     25s] [NR-eGR] 
[03/26 03:01:52     25s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.28 MB )
[03/26 03:01:52     25s] (I)      Updating congestion map
[03/26 03:01:52     25s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:01:52     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:01:52     25s] (I)      Running track assignment and export wires
[03/26 03:01:52     25s] (I)      Delete wires for 57 nets 
[03/26 03:01:52     25s] (I)      ============= Track Assignment ============
[03/26 03:01:52     25s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.28 MB )
[03/26 03:01:52     25s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:01:52     25s] (I)      Run Multi-thread track assignment
[03/26 03:01:52     25s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.28 MB )
[03/26 03:01:52     25s] (I)      Started Export ( Curr Mem: 3.28 MB )
[03/26 03:01:52     25s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:01:52     25s] [NR-eGR] Total eGR-routed clock nets wire length: 75um, number of vias: 75
[03/26 03:01:52     25s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:01:52     25s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:01:52     25s] [NR-eGR] -----------------------------------
[03/26 03:01:52     25s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:01:52     25s] [NR-eGR]  Metal2   (2V)           288   194 
[03/26 03:01:52     25s] [NR-eGR]  Metal3   (3H)           287     2 
[03/26 03:01:52     25s] [NR-eGR]  Metal4   (4V)             2     0 
[03/26 03:01:52     25s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:01:52     25s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:01:52     25s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:01:52     25s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:01:52     25s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:01:52     25s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:01:52     25s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:01:52     25s] [NR-eGR] -----------------------------------
[03/26 03:01:52     25s] [NR-eGR]           Total          578   337 
[03/26 03:01:52     25s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:01:52     25s] [NR-eGR] Total half perimeter of net bounding box: 538um
[03/26 03:01:52     25s] [NR-eGR] Total length: 578um, number of vias: 337
[03/26 03:01:52     25s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:01:52     25s] (I)      == Layer wire length by net rule ==
[03/26 03:01:52     25s] (I)                       Default 
[03/26 03:01:52     25s] (I)      -------------------------
[03/26 03:01:52     25s] (I)       Metal1   (1H)       0um 
[03/26 03:01:52     25s] (I)       Metal2   (2V)     288um 
[03/26 03:01:52     25s] (I)       Metal3   (3H)     287um 
[03/26 03:01:52     25s] (I)       Metal4   (4V)       2um 
[03/26 03:01:52     25s] (I)       Metal5   (5H)       0um 
[03/26 03:01:52     25s] (I)       Metal6   (6V)       0um 
[03/26 03:01:52     25s] (I)       Metal7   (7H)       0um 
[03/26 03:01:52     25s] (I)       Metal8   (8V)       0um 
[03/26 03:01:52     25s] (I)       Metal9   (9H)       0um 
[03/26 03:01:52     25s] (I)       Metal10  (10V)      0um 
[03/26 03:01:52     25s] (I)       Metal11  (11H)      0um 
[03/26 03:01:52     25s] (I)      -------------------------
[03/26 03:01:52     25s] (I)                Total    578um 
[03/26 03:01:52     25s] (I)      == Layer via count by net rule ==
[03/26 03:01:52     25s] (I)                       Default 
[03/26 03:01:52     25s] (I)      -------------------------
[03/26 03:01:52     25s] (I)       Metal1   (1H)       141 
[03/26 03:01:52     25s] (I)       Metal2   (2V)       194 
[03/26 03:01:52     25s] (I)       Metal3   (3H)         2 
[03/26 03:01:52     25s] (I)       Metal4   (4V)         0 
[03/26 03:01:52     25s] (I)       Metal5   (5H)         0 
[03/26 03:01:52     25s] (I)       Metal6   (6V)         0 
[03/26 03:01:52     25s] (I)       Metal7   (7H)         0 
[03/26 03:01:52     25s] (I)       Metal8   (8V)         0 
[03/26 03:01:52     25s] (I)       Metal9   (9H)         0 
[03/26 03:01:52     25s] (I)       Metal10  (10V)        0 
[03/26 03:01:52     25s] (I)       Metal11  (11H)        0 
[03/26 03:01:52     25s] (I)      -------------------------
[03/26 03:01:52     25s] (I)                Total      337 
[03/26 03:01:52     25s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.25 MB )
[03/26 03:01:52     25s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:01:52     25s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.25 MB )
[03/26 03:01:52     25s] [NR-eGR] Finished Early Global Route ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.25 MB )
[03/26 03:01:52     25s] (I)      ======================================= Runtime Summary ========================================
[03/26 03:01:52     25s] (I)       Step                                                 %     Start    Finish      Real       CPU 
[03/26 03:01:52     25s] (I)      ------------------------------------------------------------------------------------------------
[03/26 03:01:52     25s] (I)       Early Global Route                             100.00%  0.00 sec  0.05 sec  0.05 sec  0.05 sec 
[03/26 03:01:52     25s] (I)       +-Early Global Route kernel                     95.27%  0.00 sec  0.05 sec  0.05 sec  0.05 sec 
[03/26 03:01:52     25s] (I)       | +-Import and model                             7.84%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Create place DB                            0.49%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | +-Import place data                        0.43%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Read instances and placement           0.11%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Read nets                              0.08%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Read rows                              0.01%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Read module constraints                0.01%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Create route DB                            3.94%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | +-Import route data (1T)                   3.65%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Read blockages ( Layer 2-11 )          0.66%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | | +-Read routing blockages               0.00%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | | +-Read bump blockages                  0.00%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | | +-Read instance blockages              0.02%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | | +-Read PG blockages                    0.14%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | | +-Read clock blockages                 0.01%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | | +-Read other blockages                 0.01%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | | +-Read halo blockages                  0.00%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | | +-Read boundary cut boxes              0.00%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Read blackboxes                        0.01%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Read prerouted                         0.03%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Read nets                              0.06%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Set up via pillars                     0.01%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Initialize 3D grid graph               0.02%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Model blockage capacity                0.32%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | | +-Initialize 3D capacity               0.24%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Read aux data                              0.03%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Others data preparation                    0.02%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Create route kernel                        3.08%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | +-Global Routing                              12.07%  0.01 sec  0.02 sec  0.01 sec  0.01 sec 
[03/26 03:01:52     25s] (I)       | | +-Initialization                             0.05%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Net group 1                               10.53%  0.01 sec  0.02 sec  0.01 sec  0.01 sec 
[03/26 03:01:52     25s] (I)       | | | +-Generate topology                        0.07%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | +-Phase 1a                                 0.72%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Pattern routing (1T)                   0.58%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Add via demand to 2D                   0.02%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | +-Phase 1b                                 0.04%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | +-Phase 1c                                 0.01%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | +-Phase 1d                                 0.01%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | +-Phase 1e                                 0.14%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Route legalization                     0.06%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | | +-Legalize Reach Aware Violations      0.00%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | +-Phase 1l                                 8.98%  0.01 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | | +-Layer assignment (1T)                  8.88%  0.01 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | +-Export cong map                              0.32%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Export 2D cong map                         0.14%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | +-Extract Global 3D Wires                      0.02%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | +-Track Assignment (1T)                        1.34%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Initialization                             0.03%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Track Assignment Kernel                    1.07%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Free Memory                                0.00%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | +-Export                                      67.83%  0.02 sec  0.05 sec  0.04 sec  0.04 sec 
[03/26 03:01:52     25s] (I)       | | +-Export DB wires                            0.31%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | +-Export all nets                          0.14%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | | +-Set wire vias                            0.04%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Report wirelength                          3.54%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Update net boxes                           0.08%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)       | | +-Update timing                             62.77%  0.02 sec  0.05 sec  0.03 sec  0.03 sec 
[03/26 03:01:52     25s] (I)       | +-Postprocess design                           0.66%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)      ====================== Summary by functions ======================
[03/26 03:01:52     25s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:01:52     25s] (I)      ------------------------------------------------------------------
[03/26 03:01:52     25s] (I)        0  Early Global Route               100.00%  0.05 sec  0.05 sec 
[03/26 03:01:52     25s] (I)        1  Early Global Route kernel         95.27%  0.05 sec  0.05 sec 
[03/26 03:01:52     25s] (I)        2  Export                            67.83%  0.04 sec  0.04 sec 
[03/26 03:01:52     25s] (I)        2  Global Routing                    12.07%  0.01 sec  0.01 sec 
[03/26 03:01:52     25s] (I)        2  Import and model                   7.84%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        2  Track Assignment (1T)              1.34%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        2  Postprocess design                 0.66%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        2  Export cong map                    0.32%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        2  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Update timing                     62.77%  0.03 sec  0.03 sec 
[03/26 03:01:52     25s] (I)        3  Net group 1                       10.53%  0.01 sec  0.01 sec 
[03/26 03:01:52     25s] (I)        3  Create route DB                    3.94%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Report wirelength                  3.54%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Create route kernel                3.08%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Track Assignment Kernel            1.07%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Create place DB                    0.49%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Export DB wires                    0.31%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Export 2D cong map                 0.14%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Initialization                     0.08%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Update net boxes                   0.08%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Read aux data                      0.03%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Others data preparation            0.02%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        4  Phase 1l                           8.98%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        4  Import route data (1T)             3.65%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        4  Phase 1a                           0.72%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        4  Import place data                  0.43%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        4  Phase 1e                           0.14%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        4  Export all nets                    0.14%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        4  Generate topology                  0.07%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        4  Phase 1b                           0.04%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        4  Set wire vias                      0.04%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Layer assignment (1T)              8.88%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Read blockages ( Layer 2-11 )      0.66%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Pattern routing (1T)               0.58%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Model blockage capacity            0.32%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Read nets                          0.13%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Read instances and placement       0.11%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Route legalization                 0.06%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Read prerouted                     0.03%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Add via demand to 2D               0.02%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Read module constraints            0.01%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        5  Read rows                          0.01%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        6  Initialize 3D capacity             0.24%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        6  Read PG blockages                  0.14%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        6  Read instance blockages            0.02%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        6  Legalize Reach Aware Violations    0.00%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        6  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] (I)        7  Allocate memory for PG via list    0.04%  0.00 sec  0.00 sec 
[03/26 03:01:52     25s] Running post-eGR process
[03/26 03:01:52     25s] {MMLU 0 0 58}
[03/26 03:01:52     25s] [oiLAM] Zs 11, 12
[03/26 03:01:52     25s] ### Creating LA Mngr. totSessionCpu=0:00:25.7 mem=3346.2M
[03/26 03:01:52     25s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:01:52     25s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:01:52     25s] eee: pegSigSF=1.070000
[03/26 03:01:52     25s] Initializing multi-corner capacitance tables ... 
[03/26 03:01:52     25s] Initializing multi-corner resistance tables ...
[03/26 03:01:52     25s] Creating RPSQ from WeeR and WRes ...
[03/26 03:01:52     25s] eee: Grid unit RC data computation started
[03/26 03:01:52     25s] eee: Grid unit RC data computation completed
[03/26 03:01:52     25s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:01:52     25s] eee: l=2 avDens=0.049316 usedTrk=16.866081 availTrk=342.000000 sigTrk=16.866081
[03/26 03:01:52     25s] eee: l=3 avDens=0.046654 usedTrk=16.795321 availTrk=360.000000 sigTrk=16.795321
[03/26 03:01:52     25s] eee: l=4 avDens=0.001395 usedTrk=0.119298 availTrk=85.500000 sigTrk=0.119298
[03/26 03:01:52     25s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:52     25s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:52     25s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:52     25s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:52     25s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:01:52     25s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:01:52     25s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:01:52     25s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:01:52     25s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:01:52     25s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.003500 aWlH=0.000000 lMod=0 pMax=0.804300 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:01:52     25s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 03:01:52     25s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 03:01:52     25s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 03:01:52     25s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 03:01:52     25s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 03:01:52     25s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 03:01:52     25s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 03:01:52     25s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 03:01:52     25s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 03:01:52     25s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 03:01:52     25s] eee: NetCapCache creation started. (Current Mem: 3346.242M) 
[03/26 03:01:52     25s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3346.242M) 
[03/26 03:01:52     25s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:01:52     25s] eee: Metal Layers Info:
[03/26 03:01:52     25s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:52     25s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:01:52     25s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:52     25s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:01:52     25s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:01:52     25s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:01:52     25s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:01:52     25s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:01:52     25s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:52     25s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:01:52     25s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:01:52     25s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:01:52     25s] eee: +----------------------------------------------------+
[03/26 03:01:52     25s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:01:52     25s] eee: +----------------------------------------------------+
[03/26 03:01:52     25s] eee: +----------------------------------------------------+
[03/26 03:01:52     25s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:01:52     25s] eee: +----------------------------------------------------+
[03/26 03:01:52     25s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:01:52     25s] ### Creating LA Mngr, finished. totSessionCpu=0:00:25.7 mem=3346.2M
[03/26 03:01:52     25s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:01:52     25s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:01:52     25s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:01:52     25s] PreRoute RC Extraction called for design adder.
[03/26 03:01:52     25s] RC Extraction called in multi-corner(1) mode.
[03/26 03:01:52     25s] RCMode: PreRoute
[03/26 03:01:52     25s]       RC Corner Indexes            0   
[03/26 03:01:52     25s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:01:52     25s] Resistance Scaling Factor    : 1.00000 
[03/26 03:01:52     25s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:01:52     25s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:01:52     25s] Shrink Factor                : 0.90000
[03/26 03:01:52     25s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:01:52     25s] Using capacitance table file ...
[03/26 03:01:52     25s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:01:52     25s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:01:52     25s] eee: pegSigSF=1.070000
[03/26 03:01:52     25s] Initializing multi-corner capacitance tables ... 
[03/26 03:01:52     25s] Initializing multi-corner resistance tables ...
[03/26 03:01:52     25s] Creating RPSQ from WeeR and WRes ...
[03/26 03:01:52     25s] eee: Grid unit RC data computation started
[03/26 03:01:52     25s] eee: Grid unit RC data computation completed
[03/26 03:01:52     25s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:01:52     25s] eee: l=2 avDens=0.049316 usedTrk=16.866081 availTrk=342.000000 sigTrk=16.866081
[03/26 03:01:52     25s] eee: l=3 avDens=0.046654 usedTrk=16.795321 availTrk=360.000000 sigTrk=16.795321
[03/26 03:01:52     25s] eee: l=4 avDens=0.001395 usedTrk=0.119298 availTrk=85.500000 sigTrk=0.119298
[03/26 03:01:52     25s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:52     25s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:52     25s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:52     25s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:52     25s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:01:52     25s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:01:52     25s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:01:52     25s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:01:52     25s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:01:52     25s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.003500 aWlH=0.000000 lMod=0 pMax=0.804300 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:01:52     25s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 03:01:52     25s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 03:01:52     25s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 03:01:52     25s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 03:01:52     25s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 03:01:52     25s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 03:01:52     25s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 03:01:52     25s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 03:01:52     25s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 03:01:52     25s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 03:01:52     25s] eee: NetCapCache creation started. (Current Mem: 3346.242M) 
[03/26 03:01:52     25s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3346.242M) 
[03/26 03:01:52     25s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:01:52     25s] eee: Metal Layers Info:
[03/26 03:01:52     25s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:52     25s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:01:52     25s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:52     25s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:01:52     25s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:01:52     25s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:01:52     25s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:01:52     25s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:01:52     25s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:01:52     25s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:52     25s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:01:52     25s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:01:52     25s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:01:52     25s] eee: +----------------------------------------------------+
[03/26 03:01:52     25s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:01:52     25s] eee: +----------------------------------------------------+
[03/26 03:01:52     25s] eee: +----------------------------------------------------+
[03/26 03:01:52     25s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:01:52     25s] eee: +----------------------------------------------------+
[03/26 03:01:52     25s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3346.242M)
[03/26 03:01:52     25s] Cell adder LLGs are deleted
[03/26 03:01:52     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3346.2M, EPOCH TIME: 1742972512.502879
[03/26 03:01:52     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3346.2M, EPOCH TIME: 1742972512.503532
[03/26 03:01:52     25s] Max number of tech site patterns supported in site array is 256.
[03/26 03:01:52     25s] Core basic site is CoreSite
[03/26 03:01:52     25s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:01:52     25s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:01:52     25s] Fast DP-INIT is on for default
[03/26 03:01:52     25s] Atter site array init, number of instance map data is 0.
[03/26 03:01:52     25s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.010, MEM:3346.2M, EPOCH TIME: 1742972512.513930
[03/26 03:01:52     25s] 
[03/26 03:01:52     25s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:52     25s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:52     25s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3346.2M, EPOCH TIME: 1742972512.514124
[03/26 03:01:52     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] Starting delay calculation for Setup views
[03/26 03:01:52     25s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:01:52     25s] #################################################################################
[03/26 03:01:52     25s] # Design Stage: PreRoute
[03/26 03:01:52     25s] # Design Name: adder
[03/26 03:01:52     25s] # Design Mode: 90nm
[03/26 03:01:52     25s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:01:52     25s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:01:52     25s] # Signoff Settings: SI Off 
[03/26 03:01:52     25s] #################################################################################
[03/26 03:01:52     25s] Calculate delays in BcWc mode...
[03/26 03:01:52     25s] Topological Sorting (REAL = 0:00:00.0, MEM = 3380.9M, InitMEM = 3380.9M)
[03/26 03:01:52     25s] Start delay calculation (fullDC) (1 T). (MEM=2790.06)
[03/26 03:01:52     25s] End AAE Lib Interpolated Model. (MEM=2793.808594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:01:52     25s] Total number of fetched objects 58
[03/26 03:01:52     25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:01:52     25s] End delay calculation. (MEM=2797.49 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:01:52     25s] End delay calculation (fullDC). (MEM=2797.49 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:01:52     25s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3422.6M) ***
[03/26 03:01:52     25s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:25.9 mem=3422.6M)
[03/26 03:01:52     25s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.063  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   25    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
------------------------------------------------------------------

[03/26 03:01:52     25s] **optDesign ... cpu = 0:00:02, real = 0:00:10, mem = 2795.1M, totSessionCpu=0:00:26 **
[03/26 03:01:52     25s] Begin: Collecting metrics
[03/26 03:01:52     25s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 8.063 |   0 |       69.78 | 0:00:00  |        3381 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[03/26 03:01:52     25s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2800.9M, current mem=2795.2M)

[03/26 03:01:52     25s] End: Collecting metrics
[03/26 03:01:52     25s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:09.8 (0.2), totSession cpu/real = 0:00:26.0/0:02:54.6 (0.1), mem = 3382.7M
[03/26 03:01:52     25s] 
[03/26 03:01:52     25s] =============================================================================================
[03/26 03:01:52     25s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.13-s082_1
[03/26 03:01:52     25s] =============================================================================================
[03/26 03:01:52     25s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:52     25s] ---------------------------------------------------------------------------------------------
[03/26 03:01:52     25s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:52     25s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 03:01:52     25s] [ MetricReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:01:52     25s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:52     25s] [ CellServerInit         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:52     25s] [ LibAnalyzerInit        ]      2   0:00:00.6  (   6.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/26 03:01:52     25s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:52     25s] [ ChannelGraphInit       ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:01:52     25s] [ MetricInit             ]      1   0:00:00.6  (   5.9 % )     0:00:00.6 /  0:00:00.6    0.9
[03/26 03:01:52     25s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:01:52     25s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:01:52     25s] [ ExtractRC              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:01:52     25s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   1.4 % )     0:00:00.2 /  0:00:00.2    0.9
[03/26 03:01:52     25s] [ FullDelayCalc          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[03/26 03:01:52     25s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:52     25s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:52     25s] [ MISC                   ]          0:00:08.2  (  83.1 % )     0:00:08.2 /  0:00:00.2    0.0
[03/26 03:01:52     25s] ---------------------------------------------------------------------------------------------
[03/26 03:01:52     25s]  InitOpt #1 TOTAL                   0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:01.8    0.2
[03/26 03:01:52     25s] ---------------------------------------------------------------------------------------------
[03/26 03:01:52     25s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/26 03:01:52     25s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:01:52     25s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:26.0 mem=3382.7M
[03/26 03:01:52     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:3382.7M, EPOCH TIME: 1742972512.735030
[03/26 03:01:52     25s] Processing tracks to init pin-track alignment.
[03/26 03:01:52     25s] z: 2, totalTracks: 1
[03/26 03:01:52     25s] z: 4, totalTracks: 1
[03/26 03:01:52     25s] z: 6, totalTracks: 1
[03/26 03:01:52     25s] z: 8, totalTracks: 1
[03/26 03:01:52     25s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:52     25s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3382.7M, EPOCH TIME: 1742972512.736304
[03/26 03:01:52     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] 
[03/26 03:01:52     25s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:52     25s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:52     25s] OPERPROF:     Starting CMU at level 3, MEM:3382.7M, EPOCH TIME: 1742972512.746989
[03/26 03:01:52     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3382.7M, EPOCH TIME: 1742972512.747067
[03/26 03:01:52     25s] 
[03/26 03:01:52     25s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:01:52     25s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3382.7M, EPOCH TIME: 1742972512.747113
[03/26 03:01:52     25s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3382.7M, EPOCH TIME: 1742972512.747124
[03/26 03:01:52     25s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3382.7M, EPOCH TIME: 1742972512.747155
[03/26 03:01:52     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3382.7MB).
[03/26 03:01:52     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3382.7M, EPOCH TIME: 1742972512.747196
[03/26 03:01:52     25s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:26.0 mem=3382.7M
[03/26 03:01:52     25s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3382.7M, EPOCH TIME: 1742972512.747423
[03/26 03:01:52     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3382.7M, EPOCH TIME: 1742972512.747985
[03/26 03:01:52     25s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:01:52     25s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:26.0 mem=3382.7M
[03/26 03:01:52     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:3382.7M, EPOCH TIME: 1742972512.748189
[03/26 03:01:52     25s] Processing tracks to init pin-track alignment.
[03/26 03:01:52     25s] z: 2, totalTracks: 1
[03/26 03:01:52     25s] z: 4, totalTracks: 1
[03/26 03:01:52     25s] z: 6, totalTracks: 1
[03/26 03:01:52     25s] z: 8, totalTracks: 1
[03/26 03:01:52     25s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:52     25s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3382.7M, EPOCH TIME: 1742972512.749224
[03/26 03:01:52     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     26s] 
[03/26 03:01:52     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:52     26s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:52     26s] OPERPROF:     Starting CMU at level 3, MEM:3382.7M, EPOCH TIME: 1742972512.759276
[03/26 03:01:52     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3382.7M, EPOCH TIME: 1742972512.759317
[03/26 03:01:52     26s] 
[03/26 03:01:52     26s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:01:52     26s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3382.7M, EPOCH TIME: 1742972512.759348
[03/26 03:01:52     26s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3382.7M, EPOCH TIME: 1742972512.759358
[03/26 03:01:52     26s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3382.7M, EPOCH TIME: 1742972512.759381
[03/26 03:01:52     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3382.7MB).
[03/26 03:01:52     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3382.7M, EPOCH TIME: 1742972512.759412
[03/26 03:01:52     26s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:26.0 mem=3382.7M
[03/26 03:01:52     26s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3382.7M, EPOCH TIME: 1742972512.759540
[03/26 03:01:52     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:52     26s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:3382.7M, EPOCH TIME: 1742972512.760035
[03/26 03:01:52     26s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.0/0:02:54.6 (0.1), mem = 3382.7M
[03/26 03:01:52     26s] *** Starting optimizing excluded clock nets MEM= 3382.7M) ***
[03/26 03:01:52     26s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3382.7M) ***
[03/26 03:01:52     26s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:26.0/0:02:54.6 (0.1), mem = 3382.7M
[03/26 03:01:52     26s] 
[03/26 03:01:52     26s] =============================================================================================
[03/26 03:01:52     26s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.13-s082_1
[03/26 03:01:52     26s] =============================================================================================
[03/26 03:01:52     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:52     26s] ---------------------------------------------------------------------------------------------
[03/26 03:01:52     26s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:52     26s] ---------------------------------------------------------------------------------------------
[03/26 03:01:52     26s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:52     26s] ---------------------------------------------------------------------------------------------
[03/26 03:01:52     26s] The useful skew maximum allowed delay is: 0.3
[03/26 03:01:52     26s] Deleting Lib Analyzer.
[03/26 03:01:52     26s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.0/0:02:54.7 (0.1), mem = 3384.7M
[03/26 03:01:52     26s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:01:52     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.0 mem=3384.7M
[03/26 03:01:52     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.0 mem=3384.7M
[03/26 03:01:52     26s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/26 03:01:52     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.1
[03/26 03:01:52     26s] 
[03/26 03:01:52     26s] Creating Lib Analyzer ...
[03/26 03:01:52     26s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:01:52     26s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:01:52     26s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:01:52     26s] 
[03/26 03:01:52     26s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:01:53     26s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:26.3 mem=3384.7M
[03/26 03:01:53     26s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:26.3 mem=3384.7M
[03/26 03:01:53     26s] Creating Lib Analyzer, finished. 
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Active Setup views: setup 
[03/26 03:01:53     26s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3384.7M, EPOCH TIME: 1742972513.134795
[03/26 03:01:53     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:53     26s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:53     26s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3384.7M, EPOCH TIME: 1742972513.144880
[03/26 03:01:53     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:01:53     26s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:01:53     26s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:01:53     26s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:26.4 mem=3384.7M
[03/26 03:01:53     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:3384.7M, EPOCH TIME: 1742972513.145507
[03/26 03:01:53     26s] Processing tracks to init pin-track alignment.
[03/26 03:01:53     26s] z: 2, totalTracks: 1
[03/26 03:01:53     26s] z: 4, totalTracks: 1
[03/26 03:01:53     26s] z: 6, totalTracks: 1
[03/26 03:01:53     26s] z: 8, totalTracks: 1
[03/26 03:01:53     26s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:53     26s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3384.7M, EPOCH TIME: 1742972513.146473
[03/26 03:01:53     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:53     26s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:53     26s] OPERPROF:     Starting CMU at level 3, MEM:3384.7M, EPOCH TIME: 1742972513.156395
[03/26 03:01:53     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3384.7M, EPOCH TIME: 1742972513.156444
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:01:53     26s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3384.7M, EPOCH TIME: 1742972513.156477
[03/26 03:01:53     26s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3384.7M, EPOCH TIME: 1742972513.156487
[03/26 03:01:53     26s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3384.7M, EPOCH TIME: 1742972513.156554
[03/26 03:01:53     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3384.7MB).
[03/26 03:01:53     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3384.7M, EPOCH TIME: 1742972513.156586
[03/26 03:01:53     26s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:01:53     26s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:01:53     26s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:26.4 mem=3384.7M
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Footprint cell information for calculating maxBufDist
[03/26 03:01:53     26s] *info: There are 10 candidate Buffer cells
[03/26 03:01:53     26s] *info: There are 12 candidate Inverter cells
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] #optDebug: Start CG creation (mem=3384.7M)
[03/26 03:01:53     26s]  ...initializing CG 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] ToF 411.5895um
[03/26 03:01:53     26s] (cpu=0:00:00.1, mem=3478.4M)
[03/26 03:01:53     26s]  ...processing cgPrt (cpu=0:00:00.1, mem=3478.4M)
[03/26 03:01:53     26s]  ...processing cgEgp (cpu=0:00:00.1, mem=3478.4M)
[03/26 03:01:53     26s]  ...processing cgPbk (cpu=0:00:00.1, mem=3478.4M)
[03/26 03:01:53     26s]  ...processing cgNrb(cpu=0:00:00.1, mem=3478.4M)
[03/26 03:01:53     26s]  ...processing cgObs (cpu=0:00:00.1, mem=3478.4M)
[03/26 03:01:53     26s]  ...processing cgCon (cpu=0:00:00.1, mem=3478.4M)
[03/26 03:01:53     26s]  ...processing cgPdm (cpu=0:00:00.1, mem=3478.4M)
[03/26 03:01:53     26s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3478.4M)
[03/26 03:01:53     26s] ### Creating RouteCongInterface, started
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] #optDebug: {0, 1.000}
[03/26 03:01:53     26s] ### Creating RouteCongInterface, finished
[03/26 03:01:53     26s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:53     26s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:53     26s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3478.4M, EPOCH TIME: 1742972513.416876
[03/26 03:01:53     26s] Found 0 hard placement blockage before merging.
[03/26 03:01:53     26s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3478.4M, EPOCH TIME: 1742972513.416921
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Netlist preparation processing... 
[03/26 03:01:53     26s] Removed 0 instance
[03/26 03:01:53     26s] *info: Marking 0 isolation instances dont touch
[03/26 03:01:53     26s] *info: Marking 0 level shifter instances dont touch
[03/26 03:01:53     26s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:01:53     26s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:01:53     26s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3513.5M, EPOCH TIME: 1742972513.418104
[03/26 03:01:53     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:01:53     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3513.5M, EPOCH TIME: 1742972513.418735
[03/26 03:01:53     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.1
[03/26 03:01:53     26s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:26.6/0:02:55.3 (0.2), mem = 3513.5M
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] =============================================================================================
[03/26 03:01:53     26s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.13-s082_1
[03/26 03:01:53     26s] =============================================================================================
[03/26 03:01:53     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:53     26s] ---------------------------------------------------------------------------------------------
[03/26 03:01:53     26s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  45.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:01:53     26s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:53     26s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:01:53     26s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:53     26s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:53     26s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  19.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:01:53     26s] [ ChannelGraphInit       ]      1   0:00:00.1  (  21.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:01:53     26s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:53     26s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:01:53     26s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:53     26s] [ MISC                   ]          0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:01:53     26s] ---------------------------------------------------------------------------------------------
[03/26 03:01:53     26s]  SimplifyNetlist #1 TOTAL           0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/26 03:01:53     26s] ---------------------------------------------------------------------------------------------
[03/26 03:01:53     26s] Begin: Collecting metrics
[03/26 03:01:53     26s] 
 ------------------------------------------------------------------------------------ 
| Snapshot         | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 8.063 |   0 |       69.78 | 0:00:00  |        3381 |    0 |   0 |
| simplify_netlist |       |     |             | 0:00:01  |        3402 |      |     |
 ------------------------------------------------------------------------------------ 
[03/26 03:01:53     26s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2829.2M, current mem=2804.2M)

[03/26 03:01:53     26s] End: Collecting metrics
[03/26 03:01:53     26s] Running new flow changes for HFN
[03/26 03:01:53     26s] Begin: GigaOpt high fanout net optimization
[03/26 03:01:53     26s] GigaOpt HFN: use maxLocalDensity 1.2
[03/26 03:01:53     26s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/26 03:01:53     26s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.7/0:02:55.3 (0.2), mem = 3401.5M
[03/26 03:01:53     26s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:01:53     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.2
[03/26 03:01:53     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Active Setup views: setup 
[03/26 03:01:53     26s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3401.5M, EPOCH TIME: 1742972513.502023
[03/26 03:01:53     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:53     26s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:53     26s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3401.5M, EPOCH TIME: 1742972513.512415
[03/26 03:01:53     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:01:53     26s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:01:53     26s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[03/26 03:01:53     26s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:26.8 mem=3401.5M
[03/26 03:01:53     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:3401.5M, EPOCH TIME: 1742972513.513034
[03/26 03:01:53     26s] Processing tracks to init pin-track alignment.
[03/26 03:01:53     26s] z: 2, totalTracks: 1
[03/26 03:01:53     26s] z: 4, totalTracks: 1
[03/26 03:01:53     26s] z: 6, totalTracks: 1
[03/26 03:01:53     26s] z: 8, totalTracks: 1
[03/26 03:01:53     26s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:53     26s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3401.5M, EPOCH TIME: 1742972513.514025
[03/26 03:01:53     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:53     26s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:53     26s] OPERPROF:     Starting CMU at level 3, MEM:3401.5M, EPOCH TIME: 1742972513.524060
[03/26 03:01:53     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3401.5M, EPOCH TIME: 1742972513.524103
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:01:53     26s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3401.5M, EPOCH TIME: 1742972513.524132
[03/26 03:01:53     26s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3401.5M, EPOCH TIME: 1742972513.524142
[03/26 03:01:53     26s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3401.5M, EPOCH TIME: 1742972513.524211
[03/26 03:01:53     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3401.5MB).
[03/26 03:01:53     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3401.5M, EPOCH TIME: 1742972513.524243
[03/26 03:01:53     26s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:01:53     26s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:01:53     26s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:26.8 mem=3401.5M
[03/26 03:01:53     26s] ### Creating RouteCongInterface, started
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.8942} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] #optDebug: {0, 1.000}
[03/26 03:01:53     26s] ### Creating RouteCongInterface, finished
[03/26 03:01:53     26s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:53     26s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:53     26s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     26s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:53     26s] AoF 633.6545um
[03/26 03:01:53     26s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 03:01:53     26s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 577.65, Stn-len 0
[03/26 03:01:53     26s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:01:53     26s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3461.7M, EPOCH TIME: 1742972513.592668
[03/26 03:01:53     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     26s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3461.7M, EPOCH TIME: 1742972513.593395
[03/26 03:01:53     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.2
[03/26 03:01:53     26s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:26.8/0:02:55.5 (0.2), mem = 3461.7M
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] =============================================================================================
[03/26 03:01:53     26s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.13-s082_1
[03/26 03:01:53     26s] =============================================================================================
[03/26 03:01:53     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:53     26s] ---------------------------------------------------------------------------------------------
[03/26 03:01:53     26s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:53     26s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:01:53     26s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:53     26s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:53     26s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:53     26s] [ DetailPlaceInit        ]      1   0:00:00.0  (   8.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:01:53     26s] [ MISC                   ]          0:00:00.1  (  90.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:01:53     26s] ---------------------------------------------------------------------------------------------
[03/26 03:01:53     26s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:01:53     26s] ---------------------------------------------------------------------------------------------
[03/26 03:01:53     26s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/26 03:01:53     26s] End: GigaOpt high fanout net optimization
[03/26 03:01:53     26s] Begin: Collecting metrics
[03/26 03:01:53     26s] 
 ------------------------------------------------------------------------------------ 
| Snapshot         | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 8.063 |   0 |       69.78 | 0:00:00  |        3381 |    0 |   0 |
| simplify_netlist |       |     |             | 0:00:01  |        3402 |      |     |
| drv_fixing       |       |     |             | 0:00:00  |        3404 |      |     |
 ------------------------------------------------------------------------------------ 
[03/26 03:01:53     26s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2806.4M, current mem=2806.4M)

[03/26 03:01:53     26s] End: Collecting metrics
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Active setup views:
[03/26 03:01:53     26s]  setup
[03/26 03:01:53     26s]   Dominating endpoints: 0
[03/26 03:01:53     26s]   Dominating TNS: -0.000
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 03:01:53     26s] Deleting Lib Analyzer.
[03/26 03:01:53     26s] Begin: GigaOpt Global Optimization
[03/26 03:01:53     26s] *info: use new DP (enabled)
[03/26 03:01:53     26s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/26 03:01:53     26s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:01:53     26s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.9/0:02:55.5 (0.2), mem = 3463.8M
[03/26 03:01:53     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.3
[03/26 03:01:53     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] Creating Lib Analyzer ...
[03/26 03:01:53     26s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:01:53     26s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:01:53     26s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:01:53     26s] 
[03/26 03:01:53     26s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:01:53     27s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:27.2 mem=3463.8M
[03/26 03:01:53     27s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:27.2 mem=3463.8M
[03/26 03:01:53     27s] Creating Lib Analyzer, finished. 
[03/26 03:01:53     27s] 
[03/26 03:01:53     27s] Active Setup views: setup 
[03/26 03:01:53     27s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3463.8M, EPOCH TIME: 1742972513.975799
[03/26 03:01:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     27s] 
[03/26 03:01:53     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:53     27s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:53     27s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3463.8M, EPOCH TIME: 1742972513.985866
[03/26 03:01:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     27s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:01:53     27s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:01:53     27s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[03/26 03:01:53     27s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:27.2 mem=3463.8M
[03/26 03:01:53     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:3463.8M, EPOCH TIME: 1742972513.986497
[03/26 03:01:53     27s] Processing tracks to init pin-track alignment.
[03/26 03:01:53     27s] z: 2, totalTracks: 1
[03/26 03:01:53     27s] z: 4, totalTracks: 1
[03/26 03:01:53     27s] z: 6, totalTracks: 1
[03/26 03:01:53     27s] z: 8, totalTracks: 1
[03/26 03:01:53     27s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:53     27s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3463.8M, EPOCH TIME: 1742972513.987484
[03/26 03:01:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:53     27s] 
[03/26 03:01:53     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:53     27s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:53     27s] OPERPROF:     Starting CMU at level 3, MEM:3463.8M, EPOCH TIME: 1742972513.997460
[03/26 03:01:53     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3463.8M, EPOCH TIME: 1742972513.997510
[03/26 03:01:53     27s] 
[03/26 03:01:53     27s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:01:53     27s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3463.8M, EPOCH TIME: 1742972513.997538
[03/26 03:01:53     27s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3463.8M, EPOCH TIME: 1742972513.997549
[03/26 03:01:53     27s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3463.8M, EPOCH TIME: 1742972513.997770
[03/26 03:01:53     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3463.8MB).
[03/26 03:01:53     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3463.8M, EPOCH TIME: 1742972513.997833
[03/26 03:01:53     27s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:01:53     27s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:01:53     27s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:27.2 mem=3463.8M
[03/26 03:01:53     27s] ### Creating RouteCongInterface, started
[03/26 03:01:53     27s] 
[03/26 03:01:53     27s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:01:53     27s] 
[03/26 03:01:53     27s] #optDebug: {0, 1.000}
[03/26 03:01:53     27s] ### Creating RouteCongInterface, finished
[03/26 03:01:53     27s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     27s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     27s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:53     27s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     27s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     27s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:53     27s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:53     27s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:54     27s] *info: 1 clock net excluded
[03/26 03:01:54     27s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3492.9M, EPOCH TIME: 1742972514.038232
[03/26 03:01:54     27s] Found 0 hard placement blockage before merging.
[03/26 03:01:54     27s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3492.9M, EPOCH TIME: 1742972514.038308
[03/26 03:01:54     27s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[03/26 03:01:54     27s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 03:01:54     27s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
[03/26 03:01:54     27s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 03:01:54     27s] |   0.000|   0.000|   69.78%|   0:00:00.0| 3492.9M|     setup|       NA| NA           |
[03/26 03:01:54     27s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3492.9M) ***
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3492.9M) ***
[03/26 03:01:54     27s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:01:54     27s] Bottom Preferred Layer:
[03/26 03:01:54     27s]     None
[03/26 03:01:54     27s] Via Pillar Rule:
[03/26 03:01:54     27s]     None
[03/26 03:01:54     27s] Finished writing unified metrics of routing constraints.
[03/26 03:01:54     27s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/26 03:01:54     27s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 577.65, Stn-len 0
[03/26 03:01:54     27s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:01:54     27s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3492.9M, EPOCH TIME: 1742972514.081877
[03/26 03:01:54     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:01:54     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3492.9M, EPOCH TIME: 1742972514.082589
[03/26 03:01:54     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.3
[03/26 03:01:54     27s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:27.3/0:02:55.9 (0.2), mem = 3492.9M
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] =============================================================================================
[03/26 03:01:54     27s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.13-s082_1
[03/26 03:01:54     27s] =============================================================================================
[03/26 03:01:54     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:54     27s] ---------------------------------------------------------------------------------------------
[03/26 03:01:54     27s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  64.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:01:54     27s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:01:54     27s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ TransformInit          ]      1   0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:01:54     27s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:01:54     27s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ MISC                   ]          0:00:00.1  (  23.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:01:54     27s] ---------------------------------------------------------------------------------------------
[03/26 03:01:54     27s]  GlobalOpt #1 TOTAL                 0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:01:54     27s] ---------------------------------------------------------------------------------------------
[03/26 03:01:54     27s] End: GigaOpt Global Optimization
[03/26 03:01:54     27s] Begin: Collecting metrics
[03/26 03:01:54     27s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    8.063 |           |        0 |       69.78 | 0:00:00  |        3381 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3402 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:00  |        3404 |      |     |
| global_opt       |           |    8.063 |           |        0 |       69.78 | 0:00:01  |        3419 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[03/26 03:01:54     27s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2822.2M, current mem=2822.2M)

[03/26 03:01:54     27s] End: Collecting metrics
[03/26 03:01:54     27s] *** Timing Is met
[03/26 03:01:54     27s] *** Check timing (0:00:00.0)
[03/26 03:01:54     27s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 03:01:54     27s] Deleting Lib Analyzer.
[03/26 03:01:54     27s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[03/26 03:01:54     27s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:01:54     27s] ### Creating LA Mngr. totSessionCpu=0:00:27.4 mem=3418.9M
[03/26 03:01:54     27s] ### Creating LA Mngr, finished. totSessionCpu=0:00:27.4 mem=3418.9M
[03/26 03:01:54     27s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/26 03:01:54     27s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3477.1M, EPOCH TIME: 1742972514.137910
[03/26 03:01:54     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:54     27s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:54     27s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:3477.1M, EPOCH TIME: 1742972514.150031
[03/26 03:01:54     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:01:54     27s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:01:54     27s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:01:54     27s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:27.4 mem=3477.1M
[03/26 03:01:54     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:3477.1M, EPOCH TIME: 1742972514.151331
[03/26 03:01:54     27s] Processing tracks to init pin-track alignment.
[03/26 03:01:54     27s] z: 2, totalTracks: 1
[03/26 03:01:54     27s] z: 4, totalTracks: 1
[03/26 03:01:54     27s] z: 6, totalTracks: 1
[03/26 03:01:54     27s] z: 8, totalTracks: 1
[03/26 03:01:54     27s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:54     27s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3477.1M, EPOCH TIME: 1742972514.152517
[03/26 03:01:54     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:54     27s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:54     27s] OPERPROF:     Starting CMU at level 3, MEM:3477.1M, EPOCH TIME: 1742972514.162684
[03/26 03:01:54     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3477.1M, EPOCH TIME: 1742972514.162726
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:01:54     27s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3477.1M, EPOCH TIME: 1742972514.162765
[03/26 03:01:54     27s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3477.1M, EPOCH TIME: 1742972514.162776
[03/26 03:01:54     27s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3477.1M, EPOCH TIME: 1742972514.162850
[03/26 03:01:54     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3477.1MB).
[03/26 03:01:54     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3477.1M, EPOCH TIME: 1742972514.162886
[03/26 03:01:54     27s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:01:54     27s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:01:54     27s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:27.4 mem=3477.1M
[03/26 03:01:54     27s] Begin: Area Reclaim Optimization
[03/26 03:01:54     27s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.4/0:02:56.0 (0.2), mem = 3477.1M
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] Creating Lib Analyzer ...
[03/26 03:01:54     27s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:01:54     27s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:01:54     27s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:01:54     27s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:27.6 mem=3479.1M
[03/26 03:01:54     27s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:27.6 mem=3479.1M
[03/26 03:01:54     27s] Creating Lib Analyzer, finished. 
[03/26 03:01:54     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.4
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] Active Setup views: setup 
[03/26 03:01:54     27s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34
[03/26 03:01:54     27s] ### Creating RouteCongInterface, started
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] #optDebug: {0, 1.000}
[03/26 03:01:54     27s] ### Creating RouteCongInterface, finished
[03/26 03:01:54     27s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:54     27s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:54     27s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:54     27s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:54     27s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:54     27s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:54     27s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:54     27s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:54     27s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3479.1M, EPOCH TIME: 1742972514.456084
[03/26 03:01:54     27s] Found 0 hard placement blockage before merging.
[03/26 03:01:54     27s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3479.1M, EPOCH TIME: 1742972514.456123
[03/26 03:01:54     27s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.78
[03/26 03:01:54     27s] +---------+---------+--------+--------+------------+--------+
[03/26 03:01:54     27s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/26 03:01:54     27s] +---------+---------+--------+--------+------------+--------+
[03/26 03:01:54     27s] |   69.78%|        -|   0.000|   0.000|   0:00:00.0| 3479.1M|
[03/26 03:01:54     27s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3480.1M|
[03/26 03:01:54     27s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:01:54     27s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3480.1M|
[03/26 03:01:54     27s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3480.1M|
[03/26 03:01:54     27s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3480.1M|
[03/26 03:01:54     27s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:01:54     27s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3480.1M|
[03/26 03:01:54     27s] +---------+---------+--------+--------+------------+--------+
[03/26 03:01:54     27s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.78
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/26 03:01:54     27s] --------------------------------------------------------------
[03/26 03:01:54     27s] |                                   | Total     | Sequential |
[03/26 03:01:54     27s] --------------------------------------------------------------
[03/26 03:01:54     27s] | Num insts resized                 |       0  |       0    |
[03/26 03:01:54     27s] | Num insts undone                  |       0  |       0    |
[03/26 03:01:54     27s] | Num insts Downsized               |       0  |       0    |
[03/26 03:01:54     27s] | Num insts Samesized               |       0  |       0    |
[03/26 03:01:54     27s] | Num insts Upsized                 |       0  |       0    |
[03/26 03:01:54     27s] | Num multiple commits+uncommits    |       0  |       -    |
[03/26 03:01:54     27s] --------------------------------------------------------------
[03/26 03:01:54     27s] Bottom Preferred Layer:
[03/26 03:01:54     27s]     None
[03/26 03:01:54     27s] Via Pillar Rule:
[03/26 03:01:54     27s]     None
[03/26 03:01:54     27s] Finished writing unified metrics of routing constraints.
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/26 03:01:54     27s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[03/26 03:01:54     27s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:01:54     27s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34
[03/26 03:01:54     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.4
[03/26 03:01:54     27s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:27.7/0:02:56.3 (0.2), mem = 3480.1M
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] =============================================================================================
[03/26 03:01:54     27s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.13-s082_1
[03/26 03:01:54     27s] =============================================================================================
[03/26 03:01:54     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:54     27s] ---------------------------------------------------------------------------------------------
[03/26 03:01:54     27s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  83.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 03:01:54     27s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ OptGetWeight           ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ OptEval                ]     27   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ OptCommit              ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:54     27s] [ MISC                   ]          0:00:00.0  (  14.6 % )     0:00:00.0 /  0:00:00.1    1.1
[03/26 03:01:54     27s] ---------------------------------------------------------------------------------------------
[03/26 03:01:54     27s]  AreaOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:01:54     27s] ---------------------------------------------------------------------------------------------
[03/26 03:01:54     27s] Executing incremental physical updates
[03/26 03:01:54     27s] Executing incremental physical updates
[03/26 03:01:54     27s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:01:54     27s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3480.1M, EPOCH TIME: 1742972514.462351
[03/26 03:01:54     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:01:54     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:54     27s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3480.1M, EPOCH TIME: 1742972514.462982
[03/26 03:01:54     27s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3422.09M, totSessionCpu=0:00:28).
[03/26 03:01:54     27s] Begin: Collecting metrics
[03/26 03:01:54     27s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    8.063 |           |        0 |       69.78 | 0:00:00  |        3381 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3402 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:00  |        3404 |      |     |
| global_opt       |           |    8.063 |           |        0 |       69.78 | 0:00:01  |        3419 |      |     |
| area_reclaiming  |     0.000 |    8.063 |         0 |        0 |       69.78 | 0:00:00  |        3422 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[03/26 03:01:54     27s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2825.2M, current mem=2825.2M)

[03/26 03:01:54     27s] End: Collecting metrics
[03/26 03:01:54     27s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.8/0:02:56.4 (0.2), mem = 3422.1M
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] *** Start incrementalPlace ***
[03/26 03:01:54     27s] User Input Parameters:
[03/26 03:01:54     27s] - Congestion Driven    : On
[03/26 03:01:54     27s] - Timing Driven        : On
[03/26 03:01:54     27s] - Area-Violation Based : On
[03/26 03:01:54     27s] - Start Rollback Level : -5
[03/26 03:01:54     27s] - Legalized            : On
[03/26 03:01:54     27s] - Window Based         : Off
[03/26 03:01:54     27s] - eDen incr mode       : Off
[03/26 03:01:54     27s] - Small incr mode      : Off
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3422.1M, EPOCH TIME: 1742972514.518973
[03/26 03:01:54     27s] Enable eGR PG blockage caching
[03/26 03:01:54     27s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3422.1M, EPOCH TIME: 1742972514.519008
[03/26 03:01:54     27s] no activity file in design. spp won't run.
[03/26 03:01:54     27s] Effort level <high> specified for reg2reg path_group
[03/26 03:01:54     27s] No Views given, use default active views for adaptive view pruning
[03/26 03:01:54     27s] Active views:
[03/26 03:01:54     27s]   setup
[03/26 03:01:54     27s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3425.1M, EPOCH TIME: 1742972514.541685
[03/26 03:01:54     27s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:3425.1M, EPOCH TIME: 1742972514.542555
[03/26 03:01:54     27s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3425.1M, EPOCH TIME: 1742972514.542590
[03/26 03:01:54     27s] Starting Early Global Route congestion estimation: mem = 3425.1M
[03/26 03:01:54     27s] (I)      Initializing eGR engine (regular)
[03/26 03:01:54     27s] Set min layer with default ( 2 )
[03/26 03:01:54     27s] Set max layer with default ( 127 )
[03/26 03:01:54     27s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:01:54     27s] Min route layer (adjusted) = 2
[03/26 03:01:54     27s] Max route layer (adjusted) = 11
[03/26 03:01:54     27s] (I)      clean place blk overflow:
[03/26 03:01:54     27s] (I)      H : enabled 1.00 0
[03/26 03:01:54     27s] (I)      V : enabled 1.00 0
[03/26 03:01:54     27s] (I)      Initializing eGR engine (regular)
[03/26 03:01:54     27s] Set min layer with default ( 2 )
[03/26 03:01:54     27s] Set max layer with default ( 127 )
[03/26 03:01:54     27s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:01:54     27s] Min route layer (adjusted) = 2
[03/26 03:01:54     27s] Max route layer (adjusted) = 11
[03/26 03:01:54     27s] (I)      clean place blk overflow:
[03/26 03:01:54     27s] (I)      H : enabled 1.00 0
[03/26 03:01:54     27s] (I)      V : enabled 1.00 0
[03/26 03:01:54     27s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.32 MB )
[03/26 03:01:54     27s] (I)      Running eGR Regular flow
[03/26 03:01:54     27s] (I)      # wire layers (front) : 12
[03/26 03:01:54     27s] (I)      # wire layers (back)  : 0
[03/26 03:01:54     27s] (I)      min wire layer : 1
[03/26 03:01:54     27s] (I)      max wire layer : 11
[03/26 03:01:54     27s] (I)      # cut layers (front) : 11
[03/26 03:01:54     27s] (I)      # cut layers (back)  : 0
[03/26 03:01:54     27s] (I)      min cut layer : 1
[03/26 03:01:54     27s] (I)      max cut layer : 10
[03/26 03:01:54     27s] (I)      ================================ Layers ================================
[03/26 03:01:54     27s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:54     27s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:01:54     27s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:54     27s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:01:54     27s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:54     27s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:54     27s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:54     27s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:54     27s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:54     27s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:54     27s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:54     27s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:54     27s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:01:54     27s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:01:54     27s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:01:54     27s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:54     27s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:01:54     27s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:01:54     27s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:01:54     27s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:01:54     27s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:01:54     27s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:01:54     27s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:01:54     27s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:01:54     27s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:01:54     27s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:01:54     27s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:01:54     27s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:01:54     27s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:54     27s] (I)      Started Import and model ( Curr Mem: 3.32 MB )
[03/26 03:01:54     27s] (I)      == Non-default Options ==
[03/26 03:01:54     27s] (I)      Maximum routing layer                              : 11
[03/26 03:01:54     27s] (I)      Top routing layer                                  : 11
[03/26 03:01:54     27s] (I)      Number of threads                                  : 1
[03/26 03:01:54     27s] (I)      Route tie net to shape                             : auto
[03/26 03:01:54     27s] (I)      Use non-blocking free Dbs wires                    : false
[03/26 03:01:54     27s] (I)      Method to set GCell size                           : row
[03/26 03:01:54     27s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:01:54     27s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:01:54     27s] (I)      ============== Pin Summary ==============
[03/26 03:01:54     27s] (I)      +-------+--------+---------+------------+
[03/26 03:01:54     27s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:01:54     27s] (I)      +-------+--------+---------+------------+
[03/26 03:01:54     27s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:01:54     27s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:01:54     27s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:01:54     27s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:01:54     27s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:01:54     27s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:01:54     27s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:01:54     27s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:01:54     27s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:01:54     27s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:01:54     27s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:01:54     27s] (I)      +-------+--------+---------+------------+
[03/26 03:01:54     27s] (I)      Custom ignore net properties:
[03/26 03:01:54     27s] (I)      1 : NotLegal
[03/26 03:01:54     27s] (I)      Default ignore net properties:
[03/26 03:01:54     27s] (I)      1 : Special
[03/26 03:01:54     27s] (I)      2 : Analog
[03/26 03:01:54     27s] (I)      3 : Fixed
[03/26 03:01:54     27s] (I)      4 : Skipped
[03/26 03:01:54     27s] (I)      5 : MixedSignal
[03/26 03:01:54     27s] (I)      Prerouted net properties:
[03/26 03:01:54     27s] (I)      1 : NotLegal
[03/26 03:01:54     27s] (I)      2 : Special
[03/26 03:01:54     27s] (I)      3 : Analog
[03/26 03:01:54     27s] (I)      4 : Fixed
[03/26 03:01:54     27s] (I)      5 : Skipped
[03/26 03:01:54     27s] (I)      6 : MixedSignal
[03/26 03:01:54     27s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:01:54     27s] (I)      Use row-based GCell size
[03/26 03:01:54     27s] (I)      Use row-based GCell align
[03/26 03:01:54     27s] (I)      layer 0 area = 80000
[03/26 03:01:54     27s] (I)      layer 1 area = 80000
[03/26 03:01:54     27s] (I)      layer 2 area = 80000
[03/26 03:01:54     27s] (I)      layer 3 area = 80000
[03/26 03:01:54     27s] (I)      layer 4 area = 80000
[03/26 03:01:54     27s] (I)      layer 5 area = 80000
[03/26 03:01:54     27s] (I)      layer 6 area = 80000
[03/26 03:01:54     27s] (I)      layer 7 area = 80000
[03/26 03:01:54     27s] (I)      layer 8 area = 80000
[03/26 03:01:54     27s] (I)      layer 9 area = 400000
[03/26 03:01:54     27s] (I)      layer 10 area = 400000
[03/26 03:01:54     27s] (I)      GCell unit size   : 3420
[03/26 03:01:54     27s] (I)      GCell multiplier  : 1
[03/26 03:01:54     27s] (I)      GCell row height  : 3420
[03/26 03:01:54     27s] (I)      Actual row height : 3420
[03/26 03:01:54     27s] (I)      GCell align ref   : 10000 10260
[03/26 03:01:54     27s] [NR-eGR] Track table information for default rule: 
[03/26 03:01:54     27s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:01:54     27s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:01:54     27s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:01:54     27s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:01:54     27s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:01:54     27s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:01:54     27s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:01:54     27s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:01:54     27s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:01:54     27s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:01:54     27s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:01:54     27s] (I)      ==================== Default via =====================
[03/26 03:01:54     27s] (I)      +----+------------------+----------------------------+
[03/26 03:01:54     27s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/26 03:01:54     27s] (I)      +----+------------------+----------------------------+
[03/26 03:01:54     27s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/26 03:01:54     27s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/26 03:01:54     27s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/26 03:01:54     27s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/26 03:01:54     27s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/26 03:01:54     27s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/26 03:01:54     27s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/26 03:01:54     27s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/26 03:01:54     27s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/26 03:01:54     27s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/26 03:01:54     27s] (I)      +----+------------------+----------------------------+
[03/26 03:01:54     27s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:01:54     27s] [NR-eGR] Read 712 PG shapes
[03/26 03:01:54     27s] [NR-eGR] Read 0 clock shapes
[03/26 03:01:54     27s] [NR-eGR] Read 0 other shapes
[03/26 03:01:54     27s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:01:54     27s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:01:54     27s] [NR-eGR] #Instance Blockages : 0
[03/26 03:01:54     27s] [NR-eGR] #PG Blockages       : 712
[03/26 03:01:54     27s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:01:54     27s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:01:54     27s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:01:54     27s] [NR-eGR] #Other Blockages    : 0
[03/26 03:01:54     27s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:01:54     27s] [NR-eGR] #prerouted nets         : 0
[03/26 03:01:54     27s] [NR-eGR] #prerouted special nets : 0
[03/26 03:01:54     27s] [NR-eGR] #prerouted wires        : 0
[03/26 03:01:54     27s] [NR-eGR] Read 57 nets ( ignored 0 )
[03/26 03:01:54     27s] (I)        Front-side 57 ( ignored 0 )
[03/26 03:01:54     27s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:01:54     27s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:01:54     27s] (I)      dcls route internal nets
[03/26 03:01:54     27s] (I)      dcls route interface nets
[03/26 03:01:54     27s] (I)      dcls route common nets
[03/26 03:01:54     27s] (I)      Reading macro buffers
[03/26 03:01:54     27s] (I)      Number of macro buffers: 0
[03/26 03:01:54     27s] (I)      early_global_route_priority property id does not exist.
[03/26 03:01:54     27s] (I)      Read Num Blocks=712  Num Prerouted Wires=0  Num CS=0
[03/26 03:01:54     27s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:54     27s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 0
[03/26 03:01:54     27s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:54     27s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:01:54     27s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:54     27s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:01:54     27s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:54     27s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:01:54     27s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:01:54     27s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:01:54     27s] (I)      Number of ignored nets                =      0
[03/26 03:01:54     27s] (I)      Number of connected nets              =      0
[03/26 03:01:54     27s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 03:01:54     27s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:01:54     27s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:01:54     27s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:01:54     27s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:01:54     27s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:01:54     27s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:01:54     27s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/26 03:01:54     27s] (I)      Ndr track 0 does not exist
[03/26 03:01:54     27s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:01:54     27s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:01:54     27s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:01:54     27s] (I)      Site width          :   400  (dbu)
[03/26 03:01:54     27s] (I)      Row height          :  3420  (dbu)
[03/26 03:01:54     27s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:01:54     27s] (I)      GCell width         :  3420  (dbu)
[03/26 03:01:54     27s] (I)      GCell height        :  3420  (dbu)
[03/26 03:01:54     27s] (I)      Grid                :    15    15    11
[03/26 03:01:54     27s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:01:54     27s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:01:54     27s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:01:54     27s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:01:54     27s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:01:54     27s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:01:54     27s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:01:54     27s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:01:54     27s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:01:54     27s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:01:54     27s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:01:54     27s] (I)      --------------------------------------------------------
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] [NR-eGR] ============ Routing rule table ============
[03/26 03:01:54     27s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[03/26 03:01:54     27s] [NR-eGR] ========================================
[03/26 03:01:54     27s] [NR-eGR] 
[03/26 03:01:54     27s] (I)      ==== NDR : (Default) ====
[03/26 03:01:54     27s] (I)      +--------------+--------+
[03/26 03:01:54     27s] (I)      |           ID |      0 |
[03/26 03:01:54     27s] (I)      |      Default |    yes |
[03/26 03:01:54     27s] (I)      |  Clk Special |     no |
[03/26 03:01:54     27s] (I)      | Hard spacing |     no |
[03/26 03:01:54     27s] (I)      |    NDR track | (none) |
[03/26 03:01:54     27s] (I)      |      NDR via | (none) |
[03/26 03:01:54     27s] (I)      |  Extra space |      0 |
[03/26 03:01:54     27s] (I)      |      Shields |      0 |
[03/26 03:01:54     27s] (I)      |   Demand (H) |      1 |
[03/26 03:01:54     27s] (I)      |   Demand (V) |      1 |
[03/26 03:01:54     27s] (I)      |        #Nets |     57 |
[03/26 03:01:54     27s] (I)      +--------------+--------+
[03/26 03:01:54     27s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:01:54     27s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:01:54     27s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:01:54     27s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:54     27s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:54     27s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:54     27s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:54     27s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:54     27s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:54     27s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:54     27s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:54     27s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:01:54     27s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:01:54     27s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:01:54     27s] (I)      =============== Blocked Tracks ===============
[03/26 03:01:54     27s] (I)      +-------+---------+----------+---------------+
[03/26 03:01:54     27s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:01:54     27s] (I)      +-------+---------+----------+---------------+
[03/26 03:01:54     27s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:01:54     27s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:01:54     27s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:01:54     27s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:01:54     27s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:01:54     27s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:01:54     27s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:01:54     27s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:01:54     27s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:01:54     27s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:01:54     27s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:01:54     27s] (I)      +-------+---------+----------+---------------+
[03/26 03:01:54     27s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.32 MB )
[03/26 03:01:54     27s] (I)      Reset routing kernel
[03/26 03:01:54     27s] (I)      Started Global Routing ( Curr Mem: 3.32 MB )
[03/26 03:01:54     27s] (I)      totalPins=141  totalGlobalPin=139 (98.58%)
[03/26 03:01:54     27s] (I)      ================== Net Group Info ==================
[03/26 03:01:54     27s] (I)      +----+----------------+--------------+-------------+
[03/26 03:01:54     27s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:01:54     27s] (I)      +----+----------------+--------------+-------------+
[03/26 03:01:54     27s] (I)      |  1 |             57 |    Metal2(2) | Metal11(11) |
[03/26 03:01:54     27s] (I)      +----+----------------+--------------+-------------+
[03/26 03:01:54     27s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:01:54     27s] (I)      total 2D Demand : 2 = (0 H, 2 V)
[03/26 03:01:54     27s] (I)      init route region map
[03/26 03:01:54     27s] (I)      #blocked GCells = 0
[03/26 03:01:54     27s] (I)      #regions = 1
[03/26 03:01:54     27s] (I)      init safety region map
[03/26 03:01:54     27s] (I)      #blocked GCells = 0
[03/26 03:01:54     27s] (I)      #regions = 1
[03/26 03:01:54     27s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[03/26 03:01:54     27s] (I)      
[03/26 03:01:54     27s] (I)      ============  Phase 1a Route ============
[03/26 03:01:54     27s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 03:01:54     27s] (I)      
[03/26 03:01:54     27s] (I)      ============  Phase 1b Route ============
[03/26 03:01:54     27s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 03:01:54     27s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.386500e+02um
[03/26 03:01:54     27s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:01:54     27s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:01:54     27s] (I)      
[03/26 03:01:54     27s] (I)      ============  Phase 1c Route ============
[03/26 03:01:54     27s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 03:01:54     27s] (I)      
[03/26 03:01:54     27s] (I)      ============  Phase 1d Route ============
[03/26 03:01:54     27s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 03:01:54     27s] (I)      
[03/26 03:01:54     27s] (I)      ============  Phase 1e Route ============
[03/26 03:01:54     27s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 03:01:54     27s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.386500e+02um
[03/26 03:01:54     27s] (I)      
[03/26 03:01:54     27s] (I)      ============  Phase 1l Route ============
[03/26 03:01:54     27s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:01:54     27s] (I)      Layer  2:       1616       195         0           0        1796    ( 0.00%) 
[03/26 03:01:54     27s] (I)      Layer  3:       1774       163         0           0        1890    ( 0.00%) 
[03/26 03:01:54     27s] (I)      Layer  4:       1616         1         0           0        1796    ( 0.00%) 
[03/26 03:01:54     27s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:01:54     27s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:01:54     27s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:01:54     27s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:01:54     27s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:01:54     27s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:01:54     27s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:01:54     27s] (I)      Total:         14031       359         0         737       15475    ( 4.55%) 
[03/26 03:01:54     27s] (I)      
[03/26 03:01:54     27s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:01:54     27s] [NR-eGR]                        OverCon            
[03/26 03:01:54     27s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:01:54     27s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:01:54     27s] [NR-eGR] ----------------------------------------------
[03/26 03:01:54     27s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR] ----------------------------------------------
[03/26 03:01:54     27s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:01:54     27s] [NR-eGR] 
[03/26 03:01:54     27s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.32 MB )
[03/26 03:01:54     27s] (I)      Updating congestion map
[03/26 03:01:54     27s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:01:54     27s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:01:54     27s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.32 MB )
[03/26 03:01:54     27s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3425.1M
[03/26 03:01:54     27s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:3425.1M, EPOCH TIME: 1742972514.558088
[03/26 03:01:54     27s] OPERPROF: Starting HotSpotCal at level 1, MEM:3425.1M, EPOCH TIME: 1742972514.558109
[03/26 03:01:54     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:54     27s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 03:01:54     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:54     27s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 03:01:54     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:54     27s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:01:54     27s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 03:01:54     27s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3425.1M, EPOCH TIME: 1742972514.558343
[03/26 03:01:54     27s] 
[03/26 03:01:54     27s] === incrementalPlace Internal Loop 1 ===
[03/26 03:01:54     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:01:54     27s] UM:*                                                                   incrNP_iter_start
[03/26 03:01:54     27s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/26 03:01:55     27s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3425.1M, EPOCH TIME: 1742972515.581418
[03/26 03:01:55     27s] Processing tracks to init pin-track alignment.
[03/26 03:01:55     27s] z: 2, totalTracks: 1
[03/26 03:01:55     27s] z: 4, totalTracks: 1
[03/26 03:01:55     27s] z: 6, totalTracks: 1
[03/26 03:01:55     27s] z: 8, totalTracks: 1
[03/26 03:01:55     27s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:55     27s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3425.1M, EPOCH TIME: 1742972515.583037
[03/26 03:01:55     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] 
[03/26 03:01:55     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:55     27s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:55     27s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3425.1M, EPOCH TIME: 1742972515.593194
[03/26 03:01:55     27s] OPERPROF:   Starting post-place ADS at level 2, MEM:3425.1M, EPOCH TIME: 1742972515.593220
[03/26 03:01:55     27s] ADSU 0.698 -> 0.698. site 738.000 -> 738.000. GS 13.680
[03/26 03:01:55     27s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:3425.1M, EPOCH TIME: 1742972515.593346
[03/26 03:01:55     27s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3425.1M, EPOCH TIME: 1742972515.593404
[03/26 03:01:55     27s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3425.1M, EPOCH TIME: 1742972515.593417
[03/26 03:01:55     27s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3425.1M, EPOCH TIME: 1742972515.593427
[03/26 03:01:55     27s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3425.1M, EPOCH TIME: 1742972515.593461
[03/26 03:01:55     27s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3425.1M, EPOCH TIME: 1742972515.593492
[03/26 03:01:55     27s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3425.1M, EPOCH TIME: 1742972515.593514
[03/26 03:01:55     27s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3425.1M, EPOCH TIME: 1742972515.593532
[03/26 03:01:55     27s] no activity file in design. spp won't run.
[03/26 03:01:55     27s] [spp] 0
[03/26 03:01:55     27s] [adp] 0:1:1:3
[03/26 03:01:55     27s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:3425.1M, EPOCH TIME: 1742972515.593573
[03/26 03:01:55     27s] SP #FI/SF FL/PI 0/0 34/0
[03/26 03:01:55     27s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.012, REAL:0.012, MEM:3425.1M, EPOCH TIME: 1742972515.593595
[03/26 03:01:55     27s] PP off. flexM 0
[03/26 03:01:55     27s] OPERPROF: Starting CDPad at level 1, MEM:3425.1M, EPOCH TIME: 1742972515.593950
[03/26 03:01:55     27s] 3DP is on.
[03/26 03:01:55     27s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[03/26 03:01:55     27s] design sh 0.120. rd 0.200
[03/26 03:01:55     27s] design sh 0.105. rd 0.200
[03/26 03:01:55     27s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/26 03:01:55     27s] design sh 0.092. rd 0.200
[03/26 03:01:55     27s] CDPadU 0.915 -> 0.841. R=0.697, N=34, GS=1.710
[03/26 03:01:55     27s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.000, MEM:3425.1M, EPOCH TIME: 1742972515.594291
[03/26 03:01:55     27s] OPERPROF: Starting InitSKP at level 1, MEM:3425.1M, EPOCH TIME: 1742972515.594312
[03/26 03:01:55     27s] no activity file in design. spp won't run.
[03/26 03:01:55     27s] no activity file in design. spp won't run.
[03/26 03:01:55     27s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[03/26 03:01:55     27s] OPERPROF: Finished InitSKP at level 1, CPU:0.006, REAL:0.006, MEM:3425.1M, EPOCH TIME: 1742972515.600635
[03/26 03:01:55     27s] NP #FI/FS/SF FL/PI: 0/0/0 34/0
[03/26 03:01:55     27s] no activity file in design. spp won't run.
[03/26 03:01:55     27s] OPERPROF: Starting NP-Place at level 1, MEM:3441.1M, EPOCH TIME: 1742972515.601592
[03/26 03:01:55     27s] current cut-level : 2, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 03:01:55     27s] SKP will use view:
[03/26 03:01:55     27s]   setup
[03/26 03:01:55     27s] exp_mt_sequential is set from setPlaceMode option to 1
[03/26 03:01:55     27s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/26 03:01:55     27s] place_exp_mt_interval set to default 32
[03/26 03:01:55     27s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/26 03:01:55     27s] Iteration  4: Total net bbox = 4.773e+02 (2.36e+02 2.42e+02)
[03/26 03:01:55     27s]               Est.  stn bbox = 5.028e+02 (2.52e+02 2.51e+02)
[03/26 03:01:55     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3490.5M
[03/26 03:01:55     27s] OPERPROF: Finished NP-Place at level 1, CPU:0.019, REAL:0.017, MEM:3490.5M, EPOCH TIME: 1742972515.618251
[03/26 03:01:55     27s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[03/26 03:01:55     27s] MH legal: No MH instances from GP
[03/26 03:01:55     27s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 03:01:55     27s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3474.5M, DRC: 0)
[03/26 03:01:55     27s] no activity file in design. spp won't run.
[03/26 03:01:55     27s] NP #FI/FS/SF FL/PI: 0/0/0 34/0
[03/26 03:01:55     27s] no activity file in design. spp won't run.
[03/26 03:01:55     27s] OPERPROF: Starting NP-Place at level 1, MEM:3474.5M, EPOCH TIME: 1742972515.619452
[03/26 03:01:55     27s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 03:01:55     27s] Iteration  5: Total net bbox = 4.971e+02 (2.44e+02 2.53e+02)
[03/26 03:01:55     27s]               Est.  stn bbox = 5.253e+02 (2.62e+02 2.64e+02)
[03/26 03:01:55     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3474.5M
[03/26 03:01:55     27s] OPERPROF: Finished NP-Place at level 1, CPU:0.027, REAL:0.025, MEM:3474.5M, EPOCH TIME: 1742972515.644453
[03/26 03:01:55     27s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[03/26 03:01:55     27s] MH legal: No MH instances from GP
[03/26 03:01:55     27s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 03:01:55     27s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3474.5M, DRC: 0)
[03/26 03:01:55     27s] no activity file in design. spp won't run.
[03/26 03:01:55     27s] NP #FI/FS/SF FL/PI: 0/0/0 34/0
[03/26 03:01:55     27s] no activity file in design. spp won't run.
[03/26 03:01:55     27s] OPERPROF: Starting NP-Place at level 1, MEM:3474.5M, EPOCH TIME: 1742972515.645384
[03/26 03:01:55     27s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 03:01:55     27s] GP RA stats: MHOnly 0 nrInst 34 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/26 03:01:55     27s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3490.5M, EPOCH TIME: 1742972515.669947
[03/26 03:01:55     27s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3490.5M, EPOCH TIME: 1742972515.669978
[03/26 03:01:55     27s] Iteration  6: Total net bbox = 4.739e+02 (2.22e+02 2.52e+02)
[03/26 03:01:55     27s]               Est.  stn bbox = 5.030e+02 (2.39e+02 2.64e+02)
[03/26 03:01:55     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3490.5M
[03/26 03:01:55     27s] OPERPROF: Finished NP-Place at level 1, CPU:0.026, REAL:0.025, MEM:3490.5M, EPOCH TIME: 1742972515.670128
[03/26 03:01:55     27s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[03/26 03:01:55     27s] MH legal: No MH instances from GP
[03/26 03:01:55     27s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 03:01:55     27s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3474.5M, DRC: 0)
[03/26 03:01:55     27s] Move report: Timing Driven Placement moves 34 insts, mean move: 2.02 um, max move: 4.61 um 
[03/26 03:01:55     27s] 	Max move on inst (g749__5526): (15.00, 13.68) --> (10.39, 13.68)
[03/26 03:01:55     27s] no activity file in design. spp won't run.
[03/26 03:01:55     27s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3474.5M, EPOCH TIME: 1742972515.670581
[03/26 03:01:55     27s] Saved padding area to DB
[03/26 03:01:55     27s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3474.5M, EPOCH TIME: 1742972515.670613
[03/26 03:01:55     27s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:3474.5M, EPOCH TIME: 1742972515.670637
[03/26 03:01:55     27s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3474.5M, EPOCH TIME: 1742972515.670653
[03/26 03:01:55     27s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/26 03:01:55     27s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:3474.5M, EPOCH TIME: 1742972515.670694
[03/26 03:01:55     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.001, REAL:0.001, MEM:3474.5M, EPOCH TIME: 1742972515.671320
[03/26 03:01:55     27s] 
[03/26 03:01:55     27s] Finished Incremental Placement (cpu=0:00:00.1, real=0:00:01.0, mem=3474.5M)
[03/26 03:01:55     27s] Begin: Reorder Scan Chains
[03/26 03:01:55     27s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/26 03:01:55     27s] Type 'man IMPSP-9025' for more detail.
[03/26 03:01:55     27s] End: Reorder Scan Chains
[03/26 03:01:55     27s] CongRepair sets shifter mode to gplace
[03/26 03:01:55     27s] TDRefine: refinePlace mode is spiral
[03/26 03:01:55     27s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3474.5M, EPOCH TIME: 1742972515.672039
[03/26 03:01:55     27s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3474.5M, EPOCH TIME: 1742972515.672065
[03/26 03:01:55     27s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3474.5M, EPOCH TIME: 1742972515.672083
[03/26 03:01:55     27s] Processing tracks to init pin-track alignment.
[03/26 03:01:55     27s] z: 2, totalTracks: 1
[03/26 03:01:55     27s] z: 4, totalTracks: 1
[03/26 03:01:55     27s] z: 6, totalTracks: 1
[03/26 03:01:55     27s] z: 8, totalTracks: 1
[03/26 03:01:55     27s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:55     27s] Cell adder LLGs are deleted
[03/26 03:01:55     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] # Building adder llgBox search-tree.
[03/26 03:01:55     27s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3474.5M, EPOCH TIME: 1742972515.673286
[03/26 03:01:55     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3474.5M, EPOCH TIME: 1742972515.673931
[03/26 03:01:55     27s] Max number of tech site patterns supported in site array is 256.
[03/26 03:01:55     27s] Core basic site is CoreSite
[03/26 03:01:55     27s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:01:55     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:01:55     27s] Fast DP-INIT is on for default
[03/26 03:01:55     27s] Keep-away cache is enable on metals: 1-11
[03/26 03:01:55     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:01:55     27s] Atter site array init, number of instance map data is 0.
[03/26 03:01:55     27s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.010, REAL:0.010, MEM:3474.5M, EPOCH TIME: 1742972515.683676
[03/26 03:01:55     27s] 
[03/26 03:01:55     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:55     27s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:55     27s] OPERPROF:         Starting CMU at level 5, MEM:3474.5M, EPOCH TIME: 1742972515.683763
[03/26 03:01:55     27s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3474.5M, EPOCH TIME: 1742972515.683794
[03/26 03:01:55     27s] 
[03/26 03:01:55     27s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:01:55     27s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.011, REAL:0.011, MEM:3474.5M, EPOCH TIME: 1742972515.683831
[03/26 03:01:55     27s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3474.5M, EPOCH TIME: 1742972515.683842
[03/26 03:01:55     27s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3474.5M, EPOCH TIME: 1742972515.683863
[03/26 03:01:55     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3474.5MB).
[03/26 03:01:55     27s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:3474.5M, EPOCH TIME: 1742972515.683899
[03/26 03:01:55     27s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.012, MEM:3474.5M, EPOCH TIME: 1742972515.683917
[03/26 03:01:55     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.1
[03/26 03:01:55     27s] OPERPROF:   Starting Refine-Place at level 2, MEM:3474.5M, EPOCH TIME: 1742972515.683951
[03/26 03:01:55     27s] *** Starting refinePlace (0:00:27.9 mem=3474.5M) ***
[03/26 03:01:55     27s] Total net bbox length = 5.340e+02 (2.663e+02 2.677e+02) (ext = 2.968e+02)
[03/26 03:01:55     27s] 
[03/26 03:01:55     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:55     27s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:55     27s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:01:55     27s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3474.5M, EPOCH TIME: 1742972515.684147
[03/26 03:01:55     27s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3474.5M, EPOCH TIME: 1742972515.684170
[03/26 03:01:55     27s] Set min layer with default ( 2 )
[03/26 03:01:55     27s] Set max layer with default ( 127 )
[03/26 03:01:55     27s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:01:55     27s] Min route layer (adjusted) = 2
[03/26 03:01:55     27s] Max route layer (adjusted) = 11
[03/26 03:01:55     27s] Set min layer with default ( 2 )
[03/26 03:01:55     27s] Set max layer with default ( 127 )
[03/26 03:01:55     27s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:01:55     27s] Min route layer (adjusted) = 2
[03/26 03:01:55     27s] Max route layer (adjusted) = 11
[03/26 03:01:55     27s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3474.5M, EPOCH TIME: 1742972515.686650
[03/26 03:01:55     27s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3474.5M, EPOCH TIME: 1742972515.686703
[03/26 03:01:55     27s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3474.5M, EPOCH TIME: 1742972515.686717
[03/26 03:01:55     27s] Starting refinePlace ...
[03/26 03:01:55     27s] Set min layer with default ( 2 )
[03/26 03:01:55     27s] Set max layer with default ( 127 )
[03/26 03:01:55     27s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:01:55     27s] Min route layer (adjusted) = 2
[03/26 03:01:55     27s] Max route layer (adjusted) = 11
[03/26 03:01:55     27s] Set min layer with default ( 2 )
[03/26 03:01:55     27s] Set max layer with default ( 127 )
[03/26 03:01:55     27s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:01:55     27s] Min route layer (adjusted) = 2
[03/26 03:01:55     27s] Max route layer (adjusted) = 11
[03/26 03:01:55     27s] DDP initSite1 nrRow 9 nrJob 9
[03/26 03:01:55     27s] DDP markSite nrRow 9 nrJob 9
[03/26 03:01:55     27s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[03/26 03:01:55     27s]  DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/26 03:01:55     27s] ** Cut row section cpu time 0:00:00.0.
[03/26 03:01:55     27s]  ** Cut row section real time 0:00:00.0.
[03/26 03:01:55     27s]    Spread Effort: high, pre-route mode, useDDP on.
[03/26 03:01:55     27s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3474.5MB) @(0:00:27.9 - 0:00:27.9).
[03/26 03:01:55     27s] Move report: preRPlace moves 34 insts, mean move: 0.05 um, max move: 0.21 um 
[03/26 03:01:55     27s] 	Max move on inst (t1_reg[7]): (9.98, 11.78) --> (10.00, 11.97)
[03/26 03:01:55     27s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[03/26 03:01:55     27s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3474.5M, EPOCH TIME: 1742972515.689877
[03/26 03:01:55     27s] Tweakage: fix icg 0, fix clk 0.
[03/26 03:01:55     27s] Tweakage: density cost 0, scale 0.4.
[03/26 03:01:55     27s] Tweakage: activity cost 0, scale 1.0.
[03/26 03:01:55     27s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3474.5M, EPOCH TIME: 1742972515.689995
[03/26 03:01:55     27s] Cut to 0 partitions.
[03/26 03:01:55     27s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3474.5M, EPOCH TIME: 1742972515.690416
[03/26 03:01:55     27s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:01:55     27s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:01:55     27s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:01:55     27s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:01:55     27s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.000, REAL:0.000, MEM:3474.5M, EPOCH TIME: 1742972515.690537
[03/26 03:01:55     27s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.001, REAL:0.001, MEM:3474.5M, EPOCH TIME: 1742972515.690552
[03/26 03:01:55     27s] Cleanup congestion map
[03/26 03:01:55     27s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.001, REAL:0.001, MEM:3474.5M, EPOCH TIME: 1742972515.690579
[03/26 03:01:55     27s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:01:55     27s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3474.5mb) @(0:00:27.9 - 0:00:27.9).
[03/26 03:01:55     27s] Cleanup congestion map
[03/26 03:01:55     27s] 
[03/26 03:01:55     27s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:01:55     27s] 
[03/26 03:01:55     27s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:01:55     27s] 
[03/26 03:01:55     27s]  Info: 0 filler has been deleted!
[03/26 03:01:55     27s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:01:55     27s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:01:55     27s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:01:55     27s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3442.5MB) @(0:00:27.9 - 0:00:27.9).
[03/26 03:01:55     27s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:01:55     27s] Move report: Detail placement moves 34 insts, mean move: 0.05 um, max move: 0.21 um 
[03/26 03:01:55     27s] 	Max move on inst (t1_reg[7]): (9.98, 11.78) --> (10.00, 11.97)
[03/26 03:01:55     27s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3442.5MB
[03/26 03:01:55     27s] Statistics of distance of Instance movement in refine placement:
[03/26 03:01:55     27s]   maximum (X+Y) =         0.21 um
[03/26 03:01:55     27s]   inst (t1_reg[7]) with max move: (9.982, 11.7805) -> (10, 11.97)
[03/26 03:01:55     27s]   mean    (X+Y) =         0.05 um
[03/26 03:01:55     27s] Summary Report:
[03/26 03:01:55     27s] Instances move: 34 (out of 34 movable)
[03/26 03:01:55     27s] Instances flipped: 0
[03/26 03:01:55     27s] Mean displacement: 0.05 um
[03/26 03:01:55     27s] Max displacement: 0.21 um (Instance: t1_reg[7]) (9.982, 11.7805) -> (10, 11.97)
[03/26 03:01:55     27s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[03/26 03:01:55     27s] 	Violation at original loc: Overlapping with other instance
[03/26 03:01:55     27s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:01:55     27s] Total instances moved : 34
[03/26 03:01:55     27s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.009, REAL:0.008, MEM:3442.5M, EPOCH TIME: 1742972515.694672
[03/26 03:01:55     27s] Total net bbox length = 5.305e+02 (2.666e+02 2.639e+02) (ext = 2.961e+02)
[03/26 03:01:55     27s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3442.5MB
[03/26 03:01:55     27s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3442.5MB) @(0:00:27.9 - 0:00:27.9).
[03/26 03:01:55     27s] *** Finished refinePlace (0:00:27.9 mem=3442.5M) ***
[03/26 03:01:55     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.1
[03/26 03:01:55     27s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.011, REAL:0.011, MEM:3442.5M, EPOCH TIME: 1742972515.694775
[03/26 03:01:55     27s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3442.5M, EPOCH TIME: 1742972515.694796
[03/26 03:01:55     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:01:55     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3442.5M, EPOCH TIME: 1742972515.695377
[03/26 03:01:55     27s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.024, REAL:0.023, MEM:3442.5M, EPOCH TIME: 1742972515.695398
[03/26 03:01:55     27s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3442.5M, EPOCH TIME: 1742972515.695692
[03/26 03:01:55     27s] Starting Early Global Route congestion estimation: mem = 3442.5M
[03/26 03:01:55     27s] (I)      Initializing eGR engine (regular)
[03/26 03:01:55     27s] Set min layer with default ( 2 )
[03/26 03:01:55     27s] Set max layer with default ( 127 )
[03/26 03:01:55     27s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:01:55     27s] Min route layer (adjusted) = 2
[03/26 03:01:55     27s] Max route layer (adjusted) = 11
[03/26 03:01:55     27s] (I)      clean place blk overflow:
[03/26 03:01:55     27s] (I)      H : enabled 1.00 0
[03/26 03:01:55     27s] (I)      V : enabled 1.00 0
[03/26 03:01:55     27s] (I)      Initializing eGR engine (regular)
[03/26 03:01:55     27s] Set min layer with default ( 2 )
[03/26 03:01:55     27s] Set max layer with default ( 127 )
[03/26 03:01:55     27s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:01:55     27s] Min route layer (adjusted) = 2
[03/26 03:01:55     27s] Max route layer (adjusted) = 11
[03/26 03:01:55     27s] (I)      clean place blk overflow:
[03/26 03:01:55     27s] (I)      H : enabled 1.00 0
[03/26 03:01:55     27s] (I)      V : enabled 1.00 0
[03/26 03:01:55     27s] (I)      Started Early Global Route kernel ( Curr Mem: 3.34 MB )
[03/26 03:01:55     27s] (I)      Running eGR Regular flow
[03/26 03:01:55     27s] (I)      # wire layers (front) : 12
[03/26 03:01:55     27s] (I)      # wire layers (back)  : 0
[03/26 03:01:55     27s] (I)      min wire layer : 1
[03/26 03:01:55     27s] (I)      max wire layer : 11
[03/26 03:01:55     27s] (I)      # cut layers (front) : 11
[03/26 03:01:55     27s] (I)      # cut layers (back)  : 0
[03/26 03:01:55     27s] (I)      min cut layer : 1
[03/26 03:01:55     27s] (I)      max cut layer : 10
[03/26 03:01:55     27s] (I)      ================================ Layers ================================
[03/26 03:01:55     27s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:55     27s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:01:55     27s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:55     27s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:01:55     27s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:55     27s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:55     27s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:55     27s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:55     27s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:55     27s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:55     27s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:01:55     27s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:01:55     27s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:01:55     27s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:01:55     27s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:01:55     27s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:55     27s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:01:55     27s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:01:55     27s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:01:55     27s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:01:55     27s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:01:55     27s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:01:55     27s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:01:55     27s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:01:55     27s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:01:55     27s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:01:55     27s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:01:55     27s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:01:55     27s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:01:55     27s] (I)      Started Import and model ( Curr Mem: 3.34 MB )
[03/26 03:01:55     27s] (I)      == Non-default Options ==
[03/26 03:01:55     27s] (I)      Maximum routing layer                              : 11
[03/26 03:01:55     27s] (I)      Top routing layer                                  : 11
[03/26 03:01:55     27s] (I)      Number of threads                                  : 1
[03/26 03:01:55     27s] (I)      Route tie net to shape                             : auto
[03/26 03:01:55     27s] (I)      Use non-blocking free Dbs wires                    : false
[03/26 03:01:55     27s] (I)      Method to set GCell size                           : row
[03/26 03:01:55     27s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:01:55     27s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:01:55     27s] (I)      ============== Pin Summary ==============
[03/26 03:01:55     27s] (I)      +-------+--------+---------+------------+
[03/26 03:01:55     27s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:01:55     27s] (I)      +-------+--------+---------+------------+
[03/26 03:01:55     27s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:01:55     27s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:01:55     27s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:01:55     27s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:01:55     27s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:01:55     27s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:01:55     27s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:01:55     27s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:01:55     27s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:01:55     27s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:01:55     27s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:01:55     27s] (I)      +-------+--------+---------+------------+
[03/26 03:01:55     27s] (I)      Custom ignore net properties:
[03/26 03:01:55     27s] (I)      1 : NotLegal
[03/26 03:01:55     27s] (I)      Default ignore net properties:
[03/26 03:01:55     27s] (I)      1 : Special
[03/26 03:01:55     27s] (I)      2 : Analog
[03/26 03:01:55     27s] (I)      3 : Fixed
[03/26 03:01:55     27s] (I)      4 : Skipped
[03/26 03:01:55     27s] (I)      5 : MixedSignal
[03/26 03:01:55     27s] (I)      Prerouted net properties:
[03/26 03:01:55     27s] (I)      1 : NotLegal
[03/26 03:01:55     27s] (I)      2 : Special
[03/26 03:01:55     27s] (I)      3 : Analog
[03/26 03:01:55     27s] (I)      4 : Fixed
[03/26 03:01:55     27s] (I)      5 : Skipped
[03/26 03:01:55     27s] (I)      6 : MixedSignal
[03/26 03:01:55     27s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:01:55     27s] (I)      Use row-based GCell size
[03/26 03:01:55     27s] (I)      Use row-based GCell align
[03/26 03:01:55     27s] (I)      layer 0 area = 80000
[03/26 03:01:55     27s] (I)      layer 1 area = 80000
[03/26 03:01:55     27s] (I)      layer 2 area = 80000
[03/26 03:01:55     27s] (I)      layer 3 area = 80000
[03/26 03:01:55     27s] (I)      layer 4 area = 80000
[03/26 03:01:55     27s] (I)      layer 5 area = 80000
[03/26 03:01:55     27s] (I)      layer 6 area = 80000
[03/26 03:01:55     27s] (I)      layer 7 area = 80000
[03/26 03:01:55     27s] (I)      layer 8 area = 80000
[03/26 03:01:55     27s] (I)      layer 9 area = 400000
[03/26 03:01:55     27s] (I)      layer 10 area = 400000
[03/26 03:01:55     27s] (I)      GCell unit size   : 3420
[03/26 03:01:55     27s] (I)      GCell multiplier  : 1
[03/26 03:01:55     27s] (I)      GCell row height  : 3420
[03/26 03:01:55     27s] (I)      Actual row height : 3420
[03/26 03:01:55     27s] (I)      GCell align ref   : 10000 10260
[03/26 03:01:55     27s] [NR-eGR] Track table information for default rule: 
[03/26 03:01:55     27s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:01:55     27s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:01:55     27s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:01:55     27s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:01:55     27s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:01:55     27s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:01:55     27s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:01:55     27s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:01:55     27s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:01:55     27s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:01:55     27s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:01:55     27s] (I)      ==================== Default via =====================
[03/26 03:01:55     27s] (I)      +----+------------------+----------------------------+
[03/26 03:01:55     27s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/26 03:01:55     27s] (I)      +----+------------------+----------------------------+
[03/26 03:01:55     27s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/26 03:01:55     27s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/26 03:01:55     27s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/26 03:01:55     27s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/26 03:01:55     27s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/26 03:01:55     27s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/26 03:01:55     27s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/26 03:01:55     27s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/26 03:01:55     27s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/26 03:01:55     27s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/26 03:01:55     27s] (I)      +----+------------------+----------------------------+
[03/26 03:01:55     27s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:01:55     27s] (I)      Read 712 PG shapes from cache
[03/26 03:01:55     27s] [NR-eGR] Read 0 clock shapes
[03/26 03:01:55     27s] [NR-eGR] Read 0 other shapes
[03/26 03:01:55     27s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:01:55     27s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:01:55     27s] [NR-eGR] #Instance Blockages : 0
[03/26 03:01:55     27s] [NR-eGR] #PG Blockages       : 712
[03/26 03:01:55     27s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:01:55     27s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:01:55     27s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:01:55     27s] [NR-eGR] #Other Blockages    : 0
[03/26 03:01:55     27s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:01:55     27s] [NR-eGR] #prerouted nets         : 0
[03/26 03:01:55     27s] [NR-eGR] #prerouted special nets : 0
[03/26 03:01:55     27s] [NR-eGR] #prerouted wires        : 0
[03/26 03:01:55     27s] [NR-eGR] Read 57 nets ( ignored 0 )
[03/26 03:01:55     27s] (I)        Front-side 57 ( ignored 0 )
[03/26 03:01:55     27s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:01:55     27s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:01:55     27s] (I)      dcls route internal nets
[03/26 03:01:55     27s] (I)      dcls route interface nets
[03/26 03:01:55     27s] (I)      dcls route common nets
[03/26 03:01:55     27s] (I)      Reading macro buffers
[03/26 03:01:55     27s] (I)      Number of macro buffers: 0
[03/26 03:01:55     27s] (I)      early_global_route_priority property id does not exist.
[03/26 03:01:55     27s] (I)      Read Num Blocks=712  Num Prerouted Wires=0  Num CS=0
[03/26 03:01:55     27s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:55     27s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 0
[03/26 03:01:55     27s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:55     27s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:01:55     27s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:55     27s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:01:55     27s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:01:55     27s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:01:55     27s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:01:55     27s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:01:55     27s] (I)      Number of ignored nets                =      0
[03/26 03:01:55     27s] (I)      Number of connected nets              =      0
[03/26 03:01:55     27s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 03:01:55     27s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:01:55     27s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:01:55     27s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:01:55     27s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:01:55     27s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:01:55     27s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:01:55     27s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/26 03:01:55     27s] (I)      Ndr track 0 does not exist
[03/26 03:01:55     27s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:01:55     27s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:01:55     27s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:01:55     27s] (I)      Site width          :   400  (dbu)
[03/26 03:01:55     27s] (I)      Row height          :  3420  (dbu)
[03/26 03:01:55     27s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:01:55     27s] (I)      GCell width         :  3420  (dbu)
[03/26 03:01:55     27s] (I)      GCell height        :  3420  (dbu)
[03/26 03:01:55     27s] (I)      Grid                :    15    15    11
[03/26 03:01:55     27s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:01:55     27s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:01:55     27s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:01:55     27s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:01:55     27s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:01:55     27s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:01:55     27s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:01:55     27s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:01:55     27s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:01:55     27s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:01:55     27s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:01:55     27s] (I)      --------------------------------------------------------
[03/26 03:01:55     27s] 
[03/26 03:01:55     27s] [NR-eGR] ============ Routing rule table ============
[03/26 03:01:55     27s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[03/26 03:01:55     27s] [NR-eGR] ========================================
[03/26 03:01:55     27s] [NR-eGR] 
[03/26 03:01:55     27s] (I)      ==== NDR : (Default) ====
[03/26 03:01:55     27s] (I)      +--------------+--------+
[03/26 03:01:55     27s] (I)      |           ID |      0 |
[03/26 03:01:55     27s] (I)      |      Default |    yes |
[03/26 03:01:55     27s] (I)      |  Clk Special |     no |
[03/26 03:01:55     27s] (I)      | Hard spacing |     no |
[03/26 03:01:55     27s] (I)      |    NDR track | (none) |
[03/26 03:01:55     27s] (I)      |      NDR via | (none) |
[03/26 03:01:55     27s] (I)      |  Extra space |      0 |
[03/26 03:01:55     27s] (I)      |      Shields |      0 |
[03/26 03:01:55     27s] (I)      |   Demand (H) |      1 |
[03/26 03:01:55     27s] (I)      |   Demand (V) |      1 |
[03/26 03:01:55     27s] (I)      |        #Nets |     57 |
[03/26 03:01:55     27s] (I)      +--------------+--------+
[03/26 03:01:55     27s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:01:55     27s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:01:55     27s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:01:55     27s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:55     27s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:55     27s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:55     27s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:55     27s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:55     27s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:55     27s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:01:55     27s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:01:55     27s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:01:55     27s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:01:55     27s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:01:55     27s] (I)      =============== Blocked Tracks ===============
[03/26 03:01:55     27s] (I)      +-------+---------+----------+---------------+
[03/26 03:01:55     27s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:01:55     27s] (I)      +-------+---------+----------+---------------+
[03/26 03:01:55     27s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:01:55     27s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:01:55     27s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:01:55     27s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:01:55     27s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:01:55     27s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:01:55     27s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:01:55     27s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:01:55     27s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:01:55     27s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:01:55     27s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:01:55     27s] (I)      +-------+---------+----------+---------------+
[03/26 03:01:55     27s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.34 MB )
[03/26 03:01:55     27s] (I)      Reset routing kernel
[03/26 03:01:55     27s] (I)      Started Global Routing ( Curr Mem: 3.34 MB )
[03/26 03:01:55     27s] (I)      totalPins=141  totalGlobalPin=141 (100.00%)
[03/26 03:01:55     27s] (I)      ================== Net Group Info ==================
[03/26 03:01:55     27s] (I)      +----+----------------+--------------+-------------+
[03/26 03:01:55     27s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:01:55     27s] (I)      +----+----------------+--------------+-------------+
[03/26 03:01:55     27s] (I)      |  1 |             57 |    Metal2(2) | Metal11(11) |
[03/26 03:01:55     27s] (I)      +----+----------------+--------------+-------------+
[03/26 03:01:55     27s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:01:55     27s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[03/26 03:01:55     27s] (I)      init route region map
[03/26 03:01:55     27s] (I)      #blocked GCells = 0
[03/26 03:01:55     27s] (I)      #regions = 1
[03/26 03:01:55     27s] (I)      init safety region map
[03/26 03:01:55     27s] (I)      #blocked GCells = 0
[03/26 03:01:55     27s] (I)      #regions = 1
[03/26 03:01:55     27s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[03/26 03:01:55     27s] (I)      
[03/26 03:01:55     27s] (I)      ============  Phase 1a Route ============
[03/26 03:01:55     27s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 03:01:55     27s] (I)      
[03/26 03:01:55     27s] (I)      ============  Phase 1b Route ============
[03/26 03:01:55     27s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 03:01:55     27s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.266800e+02um
[03/26 03:01:55     27s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:01:55     27s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:01:55     27s] (I)      
[03/26 03:01:55     27s] (I)      ============  Phase 1c Route ============
[03/26 03:01:55     27s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 03:01:55     27s] (I)      
[03/26 03:01:55     27s] (I)      ============  Phase 1d Route ============
[03/26 03:01:55     27s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 03:01:55     27s] (I)      
[03/26 03:01:55     27s] (I)      ============  Phase 1e Route ============
[03/26 03:01:55     27s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 03:01:55     27s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.266800e+02um
[03/26 03:01:55     27s] (I)      
[03/26 03:01:55     27s] (I)      ============  Phase 1l Route ============
[03/26 03:01:55     27s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:01:55     27s] (I)      Layer  2:       1616       193         0           0        1796    ( 0.00%) 
[03/26 03:01:55     27s] (I)      Layer  3:       1774       159         0           0        1890    ( 0.00%) 
[03/26 03:01:55     27s] (I)      Layer  4:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:01:55     27s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:01:55     27s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:01:55     27s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:01:55     27s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:01:55     27s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:01:55     27s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:01:55     27s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:01:55     27s] (I)      Total:         14031       352         0         737       15475    ( 4.55%) 
[03/26 03:01:55     27s] (I)      
[03/26 03:01:55     27s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:01:55     27s] [NR-eGR]                        OverCon            
[03/26 03:01:55     27s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:01:55     27s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:01:55     27s] [NR-eGR] ----------------------------------------------
[03/26 03:01:55     27s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR] ----------------------------------------------
[03/26 03:01:55     27s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:01:55     27s] [NR-eGR] 
[03/26 03:01:55     27s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.34 MB )
[03/26 03:01:55     27s] (I)      Updating congestion map
[03/26 03:01:55     27s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:01:55     27s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:01:55     27s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.34 MB )
[03/26 03:01:55     27s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 3442.5M
[03/26 03:01:55     27s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:3442.5M, EPOCH TIME: 1742972515.710498
[03/26 03:01:55     27s] OPERPROF: Starting HotSpotCal at level 1, MEM:3442.5M, EPOCH TIME: 1742972515.710511
[03/26 03:01:55     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:55     27s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 03:01:55     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:55     27s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 03:01:55     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:55     27s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:01:55     27s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 03:01:55     27s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3458.5M, EPOCH TIME: 1742972515.710780
[03/26 03:01:55     27s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3458.5M, EPOCH TIME: 1742972515.710815
[03/26 03:01:55     27s] Starting Early Global Route wiring: mem = 3458.5M
[03/26 03:01:55     27s] (I)      Running track assignment and export wires
[03/26 03:01:55     27s] (I)      Delete wires for 57 nets 
[03/26 03:01:55     27s] (I)      ============= Track Assignment ============
[03/26 03:01:55     27s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.36 MB )
[03/26 03:01:55     27s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:01:55     27s] (I)      Run Multi-thread track assignment
[03/26 03:01:55     27s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.36 MB )
[03/26 03:01:55     27s] (I)      Started Export ( Curr Mem: 3.36 MB )
[03/26 03:01:55     27s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:01:55     27s] [NR-eGR] Total eGR-routed clock nets wire length: 70um, number of vias: 65
[03/26 03:01:55     27s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:01:55     27s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:01:55     27s] [NR-eGR] -----------------------------------
[03/26 03:01:55     27s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:01:55     27s] [NR-eGR]  Metal2   (2V)           280   191 
[03/26 03:01:55     27s] [NR-eGR]  Metal3   (3H)           285     0 
[03/26 03:01:55     27s] [NR-eGR]  Metal4   (4V)             0     0 
[03/26 03:01:55     27s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:01:55     27s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:01:55     27s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:01:55     27s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:01:55     27s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:01:55     27s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:01:55     27s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:01:55     27s] [NR-eGR] -----------------------------------
[03/26 03:01:55     27s] [NR-eGR]           Total          565   332 
[03/26 03:01:55     27s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:01:55     27s] [NR-eGR] Total half perimeter of net bounding box: 530um
[03/26 03:01:55     27s] [NR-eGR] Total length: 565um, number of vias: 332
[03/26 03:01:55     27s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:01:55     27s] (I)      == Layer wire length by net rule ==
[03/26 03:01:55     27s] (I)                       Default 
[03/26 03:01:55     27s] (I)      -------------------------
[03/26 03:01:55     27s] (I)       Metal1   (1H)       0um 
[03/26 03:01:55     27s] (I)       Metal2   (2V)     280um 
[03/26 03:01:55     27s] (I)       Metal3   (3H)     285um 
[03/26 03:01:55     27s] (I)       Metal4   (4V)       0um 
[03/26 03:01:55     27s] (I)       Metal5   (5H)       0um 
[03/26 03:01:55     27s] (I)       Metal6   (6V)       0um 
[03/26 03:01:55     27s] (I)       Metal7   (7H)       0um 
[03/26 03:01:55     27s] (I)       Metal8   (8V)       0um 
[03/26 03:01:55     27s] (I)       Metal9   (9H)       0um 
[03/26 03:01:55     27s] (I)       Metal10  (10V)      0um 
[03/26 03:01:55     27s] (I)       Metal11  (11H)      0um 
[03/26 03:01:55     27s] (I)      -------------------------
[03/26 03:01:55     27s] (I)                Total    565um 
[03/26 03:01:55     27s] (I)      == Layer via count by net rule ==
[03/26 03:01:55     27s] (I)                       Default 
[03/26 03:01:55     27s] (I)      -------------------------
[03/26 03:01:55     27s] (I)       Metal1   (1H)       141 
[03/26 03:01:55     27s] (I)       Metal2   (2V)       191 
[03/26 03:01:55     27s] (I)       Metal3   (3H)         0 
[03/26 03:01:55     27s] (I)       Metal4   (4V)         0 
[03/26 03:01:55     27s] (I)       Metal5   (5H)         0 
[03/26 03:01:55     27s] (I)       Metal6   (6V)         0 
[03/26 03:01:55     27s] (I)       Metal7   (7H)         0 
[03/26 03:01:55     27s] (I)       Metal8   (8V)         0 
[03/26 03:01:55     27s] (I)       Metal9   (9H)         0 
[03/26 03:01:55     27s] (I)       Metal10  (10V)        0 
[03/26 03:01:55     27s] (I)       Metal11  (11H)        0 
[03/26 03:01:55     27s] (I)      -------------------------
[03/26 03:01:55     27s] (I)                Total      332 
[03/26 03:01:55     27s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.33 MB )
[03/26 03:01:55     27s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:01:55     27s] (I)      Global routing data unavailable, rerun eGR
[03/26 03:01:55     27s] (I)      Initializing eGR engine (regular)
[03/26 03:01:55     27s] Set min layer with default ( 2 )
[03/26 03:01:55     27s] Set max layer with default ( 127 )
[03/26 03:01:55     27s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:01:55     27s] Min route layer (adjusted) = 2
[03/26 03:01:55     27s] Max route layer (adjusted) = 11
[03/26 03:01:55     27s] (I)      clean place blk overflow:
[03/26 03:01:55     27s] (I)      H : enabled 1.00 0
[03/26 03:01:55     27s] (I)      V : enabled 1.00 0
[03/26 03:01:55     27s] Early Global Route wiring runtime: 0.03 seconds, mem = 3435.0M
[03/26 03:01:55     27s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.025, REAL:0.026, MEM:3435.0M, EPOCH TIME: 1742972515.736347
[03/26 03:01:55     27s] OPERPROF: Starting HotSpotCal at level 1, MEM:3435.0M, EPOCH TIME: 1742972515.736390
[03/26 03:01:55     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:55     27s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 03:01:55     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:55     27s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 03:01:55     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:55     27s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:01:55     27s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 03:01:55     27s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3435.0M, EPOCH TIME: 1742972515.736807
[03/26 03:01:55     27s] [hotspot] Hotspot report including placement blocked areas
[03/26 03:01:55     27s] OPERPROF: Starting HotSpotCal at level 1, MEM:3435.0M, EPOCH TIME: 1742972515.736844
[03/26 03:01:55     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:55     27s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 03:01:55     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:55     27s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 03:01:55     27s] [hotspot] +------------+---------------+---------------+
[03/26 03:01:55     27s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:01:55     27s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 03:01:55     27s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3435.0M, EPOCH TIME: 1742972515.736984
[03/26 03:01:55     27s] 0 delay mode for cte disabled.
[03/26 03:01:55     27s] SKP cleared!
[03/26 03:01:55     27s] 
[03/26 03:01:55     27s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:01.0)***
[03/26 03:01:55     27s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3435.0M, EPOCH TIME: 1742972515.746542
[03/26 03:01:55     27s] Deleting eGR PG blockage cache
[03/26 03:01:55     27s] Disable eGR PG blockage caching
[03/26 03:01:55     27s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3435.0M, EPOCH TIME: 1742972515.746625
[03/26 03:01:55     27s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3435.0M, EPOCH TIME: 1742972515.749802
[03/26 03:01:55     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] Cell adder LLGs are deleted
[03/26 03:01:55     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:55     27s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3435.0M, EPOCH TIME: 1742972515.749895
[03/26 03:01:55     27s] Start to check current routing status for nets...
[03/26 03:01:55     27s] All nets are already routed correctly.
[03/26 03:01:55     27s] End to check current routing status for nets (mem=3435.0M)
[03/26 03:01:55     27s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:01:55     27s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:01:55     27s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:01:55     27s] PreRoute RC Extraction called for design adder.
[03/26 03:01:55     27s] RC Extraction called in multi-corner(1) mode.
[03/26 03:01:55     27s] RCMode: PreRoute
[03/26 03:01:55     27s]       RC Corner Indexes            0   
[03/26 03:01:55     27s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:01:55     27s] Resistance Scaling Factor    : 1.00000 
[03/26 03:01:55     27s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:01:55     27s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:01:55     27s] Shrink Factor                : 0.90000
[03/26 03:01:55     27s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:01:55     27s] Using capacitance table file ...
[03/26 03:01:55     27s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:01:55     27s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:01:55     27s] eee: pegSigSF=1.070000
[03/26 03:01:55     27s] Initializing multi-corner capacitance tables ... 
[03/26 03:01:55     28s] Initializing multi-corner resistance tables ...
[03/26 03:01:55     28s] Creating RPSQ from WeeR and WRes ...
[03/26 03:01:55     28s] eee: Grid unit RC data computation started
[03/26 03:01:55     28s] eee: Grid unit RC data computation completed
[03/26 03:01:55     28s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:01:55     28s] eee: l=2 avDens=0.047909 usedTrk=16.384795 availTrk=342.000000 sigTrk=16.384795
[03/26 03:01:55     28s] eee: l=3 avDens=0.046329 usedTrk=16.678362 availTrk=360.000000 sigTrk=16.678362
[03/26 03:01:55     28s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:55     28s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:55     28s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:55     28s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:55     28s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:55     28s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:01:55     28s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:01:55     28s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:01:55     28s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:01:55     28s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:01:55     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:01:55     28s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 03:01:55     28s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 03:01:55     28s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 03:01:55     28s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 03:01:55     28s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 03:01:55     28s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 03:01:55     28s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 03:01:55     28s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 03:01:55     28s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 03:01:55     28s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 03:01:55     28s] eee: NetCapCache creation started. (Current Mem: 3434.992M) 
[03/26 03:01:55     28s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3434.992M) 
[03/26 03:01:55     28s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:01:55     28s] eee: Metal Layers Info:
[03/26 03:01:55     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:55     28s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:01:55     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:55     28s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:01:55     28s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:01:55     28s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:01:55     28s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:01:55     28s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:01:55     28s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:01:55     28s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:01:55     28s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:01:55     28s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:01:55     28s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:01:55     28s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:01:55     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:55     28s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:01:55     28s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:01:55     28s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:01:55     28s] eee: +----------------------------------------------------+
[03/26 03:01:55     28s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:01:55     28s] eee: +----------------------------------------------------+
[03/26 03:01:55     28s] eee: +----------------------------------------------------+
[03/26 03:01:55     28s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:01:55     28s] eee: +----------------------------------------------------+
[03/26 03:01:55     28s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3434.992M)
[03/26 03:01:55     28s] **optDesign ... cpu = 0:00:04, real = 0:00:13, mem = 2814.8M, totSessionCpu=0:00:28 **
[03/26 03:01:55     28s] Starting delay calculation for Setup views
[03/26 03:01:55     28s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:01:55     28s] #################################################################################
[03/26 03:01:55     28s] # Design Stage: PreRoute
[03/26 03:01:55     28s] # Design Name: adder
[03/26 03:01:55     28s] # Design Mode: 90nm
[03/26 03:01:55     28s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:01:55     28s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:01:55     28s] # Signoff Settings: SI Off 
[03/26 03:01:55     28s] #################################################################################
[03/26 03:01:55     28s] Calculate delays in BcWc mode...
[03/26 03:01:55     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 3458.6M, InitMEM = 3458.6M)
[03/26 03:01:55     28s] Start delay calculation (fullDC) (1 T). (MEM=2849.75)
[03/26 03:01:55     28s] End AAE Lib Interpolated Model. (MEM=2849.746094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:01:55     28s] Total number of fetched objects 58
[03/26 03:01:55     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:01:55     28s] End delay calculation. (MEM=2851.43 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:01:55     28s] End delay calculation (fullDC). (MEM=2851.43 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:01:55     28s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3500.3M) ***
[03/26 03:01:55     28s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:28.2 mem=3500.3M)
[03/26 03:01:55     28s] Begin: Collecting metrics
[03/26 03:01:55     28s] **INFO: Starting Blocking QThread with 1 CPU
[03/26 03:01:55     28s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/26 03:01:55      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.3M
[03/26 03:01:55      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2826.8M, current mem=2213.4M)
[03/26 03:01:55      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2826.8M, current mem=2214.8M)
[03/26 03:01:56      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.7), mem = 0.3M
[03/26 03:01:56      0s] 
[03/26 03:01:56      0s] =============================================================================================
[03/26 03:01:56      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[03/26 03:01:56      0s]                                                                                 23.13-s082_1
[03/26 03:01:56      0s] =============================================================================================
[03/26 03:01:56      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:56      0s] ---------------------------------------------------------------------------------------------
[03/26 03:01:56      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.7
[03/26 03:01:56      0s] ---------------------------------------------------------------------------------------------
[03/26 03:01:56      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.7
[03/26 03:01:56      0s] ---------------------------------------------------------------------------------------------

[03/26 03:01:56     28s]  
_______________________________________________________________________
[03/26 03:01:56     28s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:00  |        3381 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3402 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3404 |      |     |
| global_opt              |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:01  |        3419 |      |     |
| area_reclaiming         |     0.000 |    8.063 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3422 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        3447 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:01:56     28s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2852.3M, current mem=2846.9M)

[03/26 03:01:56     28s] End: Collecting metrics
[03/26 03:01:56     28s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:01.6 (0.3), totSession cpu/real = 0:00:28.2/0:02:57.9 (0.2), mem = 3447.3M
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] =============================================================================================
[03/26 03:01:56     28s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.13-s082_1
[03/26 03:01:56     28s] =============================================================================================
[03/26 03:01:56     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:56     28s] ---------------------------------------------------------------------------------------------
[03/26 03:01:56     28s] [ MetricReport           ]      1   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    0.5
[03/26 03:01:56     28s] [ RefinePlace            ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:01:56     28s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:01:56     28s] [ ExtractRC              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.2
[03/26 03:01:56     28s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 03:01:56     28s] [ FullDelayCalc          ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[03/26 03:01:56     28s] [ TimingUpdate           ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ MISC                   ]          0:00:01.2  (  77.9 % )     0:00:01.2 /  0:00:00.2    0.2
[03/26 03:01:56     28s] ---------------------------------------------------------------------------------------------
[03/26 03:01:56     28s]  IncrReplace #1 TOTAL               0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:00.5    0.3
[03/26 03:01:56     28s] ---------------------------------------------------------------------------------------------
[03/26 03:01:56     28s] *** Timing Is met
[03/26 03:01:56     28s] *** Check timing (0:00:00.0)
[03/26 03:01:56     28s] *** Timing Is met
[03/26 03:01:56     28s] *** Check timing (0:00:00.0)
[03/26 03:01:56     28s] *** Timing Is met
[03/26 03:01:56     28s] *** Check timing (0:00:00.0)
[03/26 03:01:56     28s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/26 03:01:56     28s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:01:56     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.3 mem=3465.3M
[03/26 03:01:56     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.3 mem=3465.3M
[03/26 03:01:56     28s] Cell adder LLGs are deleted
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3523.4M, EPOCH TIME: 1742972516.112998
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3523.4M, EPOCH TIME: 1742972516.113751
[03/26 03:01:56     28s] Max number of tech site patterns supported in site array is 256.
[03/26 03:01:56     28s] Core basic site is CoreSite
[03/26 03:01:56     28s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:01:56     28s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:01:56     28s] Fast DP-INIT is on for default
[03/26 03:01:56     28s] Atter site array init, number of instance map data is 0.
[03/26 03:01:56     28s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.010, MEM:3523.4M, EPOCH TIME: 1742972516.123751
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:56     28s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:56     28s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3523.4M, EPOCH TIME: 1742972516.123845
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:01:56     28s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:01:56     28s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:01:56     28s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:28.3 mem=3523.4M
[03/26 03:01:56     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:3523.4M, EPOCH TIME: 1742972516.124397
[03/26 03:01:56     28s] Processing tracks to init pin-track alignment.
[03/26 03:01:56     28s] z: 2, totalTracks: 1
[03/26 03:01:56     28s] z: 4, totalTracks: 1
[03/26 03:01:56     28s] z: 6, totalTracks: 1
[03/26 03:01:56     28s] z: 8, totalTracks: 1
[03/26 03:01:56     28s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:56     28s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3523.4M, EPOCH TIME: 1742972516.125365
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:56     28s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:56     28s] OPERPROF:     Starting CMU at level 3, MEM:3523.4M, EPOCH TIME: 1742972516.136149
[03/26 03:01:56     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3523.4M, EPOCH TIME: 1742972516.136221
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:01:56     28s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3523.4M, EPOCH TIME: 1742972516.136266
[03/26 03:01:56     28s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3523.4M, EPOCH TIME: 1742972516.136277
[03/26 03:01:56     28s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3523.4M, EPOCH TIME: 1742972516.136312
[03/26 03:01:56     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3523.4MB).
[03/26 03:01:56     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3523.4M, EPOCH TIME: 1742972516.136352
[03/26 03:01:56     28s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:01:56     28s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:01:56     28s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:28.3 mem=3523.4M
[03/26 03:01:56     28s] Begin: Area Reclaim Optimization
[03/26 03:01:56     28s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:28.3/0:02:58.0 (0.2), mem = 3523.4M
[03/26 03:01:56     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.5
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Active Setup views: setup 
[03/26 03:01:56     28s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34
[03/26 03:01:56     28s] ### Creating RouteCongInterface, started
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] #optDebug: {0, 1.000}
[03/26 03:01:56     28s] ### Creating RouteCongInterface, finished
[03/26 03:01:56     28s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:56     28s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:56     28s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3523.4M, EPOCH TIME: 1742972516.186973
[03/26 03:01:56     28s] Found 0 hard placement blockage before merging.
[03/26 03:01:56     28s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3523.4M, EPOCH TIME: 1742972516.187024
[03/26 03:01:56     28s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.78
[03/26 03:01:56     28s] +---------+---------+--------+--------+------------+--------+
[03/26 03:01:56     28s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/26 03:01:56     28s] +---------+---------+--------+--------+------------+--------+
[03/26 03:01:56     28s] |   69.78%|        -|   0.000|   0.000|   0:00:00.0| 3523.4M|
[03/26 03:01:56     28s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:01:56     28s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3523.4M|
[03/26 03:01:56     28s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3523.4M|
[03/26 03:01:56     28s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3523.4M|
[03/26 03:01:56     28s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:01:56     28s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[03/26 03:01:56     28s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3523.4M|
[03/26 03:01:56     28s] +---------+---------+--------+--------+------------+--------+
[03/26 03:01:56     28s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.78
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/26 03:01:56     28s] --------------------------------------------------------------
[03/26 03:01:56     28s] |                                   | Total     | Sequential |
[03/26 03:01:56     28s] --------------------------------------------------------------
[03/26 03:01:56     28s] | Num insts resized                 |       0  |       0    |
[03/26 03:01:56     28s] | Num insts undone                  |       0  |       0    |
[03/26 03:01:56     28s] | Num insts Downsized               |       0  |       0    |
[03/26 03:01:56     28s] | Num insts Samesized               |       0  |       0    |
[03/26 03:01:56     28s] | Num insts Upsized                 |       0  |       0    |
[03/26 03:01:56     28s] | Num multiple commits+uncommits    |       0  |       -    |
[03/26 03:01:56     28s] --------------------------------------------------------------
[03/26 03:01:56     28s] Bottom Preferred Layer:
[03/26 03:01:56     28s]     None
[03/26 03:01:56     28s] Via Pillar Rule:
[03/26 03:01:56     28s]     None
[03/26 03:01:56     28s] Finished writing unified metrics of routing constraints.
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/26 03:01:56     28s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[03/26 03:01:56     28s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3539.4M, EPOCH TIME: 1742972516.192414
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3539.4M, EPOCH TIME: 1742972516.193165
[03/26 03:01:56     28s] *** Finished re-routing un-routed nets (3539.4M) ***
[03/26 03:01:56     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:3558.5M, EPOCH TIME: 1742972516.196145
[03/26 03:01:56     28s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3558.5M, EPOCH TIME: 1742972516.197359
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:56     28s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:56     28s] OPERPROF:     Starting CMU at level 3, MEM:3558.5M, EPOCH TIME: 1742972516.207723
[03/26 03:01:56     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3558.5M, EPOCH TIME: 1742972516.207768
[03/26 03:01:56     28s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3558.5M, EPOCH TIME: 1742972516.207803
[03/26 03:01:56     28s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3558.5M, EPOCH TIME: 1742972516.207814
[03/26 03:01:56     28s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3558.5M, EPOCH TIME: 1742972516.207842
[03/26 03:01:56     28s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3558.5M, EPOCH TIME: 1742972516.207857
[03/26 03:01:56     28s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3558.5M, EPOCH TIME: 1742972516.207884
[03/26 03:01:56     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3558.5M, EPOCH TIME: 1742972516.207911
[03/26 03:01:56     28s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3558.5M) ***
[03/26 03:01:56     28s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:01:56     28s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34
[03/26 03:01:56     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.5
[03/26 03:01:56     28s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:28.4/0:02:58.1 (0.2), mem = 3558.5M
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] =============================================================================================
[03/26 03:01:56     28s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.13-s082_1
[03/26 03:01:56     28s] =============================================================================================
[03/26 03:01:56     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:56     28s] ---------------------------------------------------------------------------------------------
[03/26 03:01:56     28s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ OptimizationStep       ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ OptGetWeight           ]     18   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ OptEval                ]     18   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ OptCommit              ]     18   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ RefinePlace            ]      1   0:00:00.0  (  24.5 % )     0:00:00.0 /  0:00:00.0    1.1
[03/26 03:01:56     28s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ MISC                   ]          0:00:00.0  (  67.8 % )     0:00:00.0 /  0:00:00.1    1.0
[03/26 03:01:56     28s] ---------------------------------------------------------------------------------------------
[03/26 03:01:56     28s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:01:56     28s] ---------------------------------------------------------------------------------------------
[03/26 03:01:56     28s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:01:56     28s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3550.5M, EPOCH TIME: 1742972516.209378
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3550.5M, EPOCH TIME: 1742972516.209928
[03/26 03:01:56     28s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3471.52M, totSessionCpu=0:00:28).
[03/26 03:01:56     28s] Begin: Collecting metrics
[03/26 03:01:56     28s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:00  |        3381 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3402 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3404 |      |     |
| global_opt              |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:01  |        3419 |      |     |
| area_reclaiming         |     0.000 |    8.063 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3422 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        3447 |      |     |
| area_reclaiming_2       |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3472 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:01:56     28s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2853.4M, current mem=2847.6M)

[03/26 03:01:56     28s] End: Collecting metrics
[03/26 03:01:56     28s] **INFO: Flow update: Design timing is met.
[03/26 03:01:56     28s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[03/26 03:01:56     28s]                                            # bool, default=false, private
[03/26 03:01:56     28s] Begin: GigaOpt postEco DRV Optimization
[03/26 03:01:56     28s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[03/26 03:01:56     28s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:28.4/0:02:58.1 (0.2), mem = 3471.5M
[03/26 03:01:56     28s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:01:56     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.6
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Active Setup views: setup 
[03/26 03:01:56     28s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3471.5M, EPOCH TIME: 1742972516.311410
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:56     28s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:56     28s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3471.5M, EPOCH TIME: 1742972516.321846
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:01:56     28s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:01:56     28s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:01:56     28s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:28.5 mem=3471.5M
[03/26 03:01:56     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:3471.5M, EPOCH TIME: 1742972516.322410
[03/26 03:01:56     28s] Processing tracks to init pin-track alignment.
[03/26 03:01:56     28s] z: 2, totalTracks: 1
[03/26 03:01:56     28s] z: 4, totalTracks: 1
[03/26 03:01:56     28s] z: 6, totalTracks: 1
[03/26 03:01:56     28s] z: 8, totalTracks: 1
[03/26 03:01:56     28s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:01:56     28s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3471.5M, EPOCH TIME: 1742972516.323389
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:56     28s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:56     28s] OPERPROF:     Starting CMU at level 3, MEM:3471.5M, EPOCH TIME: 1742972516.333539
[03/26 03:01:56     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3471.5M, EPOCH TIME: 1742972516.333579
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:01:56     28s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3471.5M, EPOCH TIME: 1742972516.333610
[03/26 03:01:56     28s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3471.5M, EPOCH TIME: 1742972516.333620
[03/26 03:01:56     28s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3471.5M, EPOCH TIME: 1742972516.333690
[03/26 03:01:56     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3471.5MB).
[03/26 03:01:56     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3471.5M, EPOCH TIME: 1742972516.333724
[03/26 03:01:56     28s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:01:56     28s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:01:56     28s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:28.5 mem=3471.5M
[03/26 03:01:56     28s] ### Creating RouteCongInterface, started
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.8942} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] #optDebug: {0, 1.000}
[03/26 03:01:56     28s] ### Creating RouteCongInterface, finished
[03/26 03:01:56     28s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:56     28s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:01:56     28s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:01:56     28s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:56     28s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:56     28s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:56     28s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:56     28s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:56     28s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:56     28s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:56     28s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:01:56     28s] AoF 633.6545um
[03/26 03:01:56     28s] [GPS-DRV] Optimizer inputs ============================= 
[03/26 03:01:56     28s] [GPS-DRV] drvFixingStage: Small Scale
[03/26 03:01:56     28s] [GPS-DRV] costLowerBound: 0.1
[03/26 03:01:56     28s] [GPS-DRV] setupTNSCost  : 1
[03/26 03:01:56     28s] [GPS-DRV] maxIter       : 3
[03/26 03:01:56     28s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[03/26 03:01:56     28s] [GPS-DRV] Optimizer parameters ============================= 
[03/26 03:01:56     28s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[03/26 03:01:56     28s] [GPS-DRV] maxDensity (design): 0.95
[03/26 03:01:56     28s] [GPS-DRV] maxLocalDensity: 0.98
[03/26 03:01:56     28s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[03/26 03:01:56     28s] [GPS-DRV] Dflt RT Characteristic Length 220.965um AoF 633.654um x 1
[03/26 03:01:56     28s] [GPS-DRV] isCPECostingOn: false
[03/26 03:01:56     28s] [GPS-DRV] All active and enabled setup views
[03/26 03:01:56     28s] [GPS-DRV]     setup
[03/26 03:01:56     28s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/26 03:01:56     28s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/26 03:01:56     28s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/26 03:01:56     28s] [GPS-DRV] inPostEcoStage
[03/26 03:01:56     28s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[03/26 03:01:56     28s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[03/26 03:01:56     28s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3529.7M, EPOCH TIME: 1742972516.401717
[03/26 03:01:56     28s] Found 0 hard placement blockage before merging.
[03/26 03:01:56     28s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3529.7M, EPOCH TIME: 1742972516.401751
[03/26 03:01:56     28s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[03/26 03:01:56     28s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[03/26 03:01:56     28s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:01:56     28s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/26 03:01:56     28s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:01:56     28s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/26 03:01:56     28s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:01:56     28s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 03:01:56     28s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.07|     0.00|       0|       0|       0| 69.78%|          |         |
[03/26 03:01:56     28s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 03:01:56     28s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.07|     0.00|       0|       0|       0| 69.78%| 0:00:00.0|  3529.7M|
[03/26 03:01:56     28s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:01:56     28s] Bottom Preferred Layer:
[03/26 03:01:56     28s]     None
[03/26 03:01:56     28s] Via Pillar Rule:
[03/26 03:01:56     28s]     None
[03/26 03:01:56     28s] Finished writing unified metrics of routing constraints.
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3529.7M) ***
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:01:56     28s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 565.38, Stn-len 0
[03/26 03:01:56     28s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:01:56     28s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3529.7M, EPOCH TIME: 1742972516.403264
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3529.7M, EPOCH TIME: 1742972516.403915
[03/26 03:01:56     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.6
[03/26 03:01:56     28s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:28.6/0:02:58.3 (0.2), mem = 3529.7M
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] =============================================================================================
[03/26 03:01:56     28s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.13-s082_1
[03/26 03:01:56     28s] =============================================================================================
[03/26 03:01:56     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:56     28s] ---------------------------------------------------------------------------------------------
[03/26 03:01:56     28s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.7
[03/26 03:01:56     28s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ DetailPlaceInit        ]      1   0:00:00.0  (   8.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:01:56     28s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:01:56     28s] [ MISC                   ]          0:00:00.1  (  89.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:01:56     28s] ---------------------------------------------------------------------------------------------
[03/26 03:01:56     28s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:01:56     28s] ---------------------------------------------------------------------------------------------
[03/26 03:01:56     28s] Begin: Collecting metrics
[03/26 03:01:56     28s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:00  |        3381 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3402 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3404 |      |     |
| global_opt              |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:01  |        3419 |      |     |
| area_reclaiming         |     0.000 |    8.063 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3422 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        3447 |      |     |
| area_reclaiming_2       |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3472 |      |     |
| drv_eco_fixing          |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3472 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:01:56     28s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2847.6M, current mem=2847.4M)

[03/26 03:01:56     28s] End: Collecting metrics
[03/26 03:01:56     28s] End: GigaOpt postEco DRV Optimization
[03/26 03:01:56     28s] **INFO: Flow update: Design timing is met.
[03/26 03:01:56     28s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[03/26 03:01:56     28s] **INFO: Flow update: Design timing is met.
[03/26 03:01:56     28s] **INFO: Flow update: Design timing is met.
[03/26 03:01:56     28s] Register exp ratio and priority group on 0 nets on 58 nets : 
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Active setup views:
[03/26 03:01:56     28s]  setup
[03/26 03:01:56     28s]   Dominating endpoints: 0
[03/26 03:01:56     28s]   Dominating TNS: -0.000
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:01:56     28s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:01:56     28s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:01:56     28s] PreRoute RC Extraction called for design adder.
[03/26 03:01:56     28s] RC Extraction called in multi-corner(1) mode.
[03/26 03:01:56     28s] RCMode: PreRoute
[03/26 03:01:56     28s]       RC Corner Indexes            0   
[03/26 03:01:56     28s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:01:56     28s] Resistance Scaling Factor    : 1.00000 
[03/26 03:01:56     28s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:01:56     28s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:01:56     28s] Shrink Factor                : 0.90000
[03/26 03:01:56     28s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:01:56     28s] Using capacitance table file ...
[03/26 03:01:56     28s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[03/26 03:01:56     28s] Grid density data update skipped
[03/26 03:01:56     28s] eee: pegSigSF=1.070000
[03/26 03:01:56     28s] Initializing multi-corner capacitance tables ... 
[03/26 03:01:56     28s] Initializing multi-corner resistance tables ...
[03/26 03:01:56     28s] Creating RPSQ from WeeR and WRes ...
[03/26 03:01:56     28s] eee: Grid unit RC data computation started
[03/26 03:01:56     28s] eee: Grid unit RC data computation completed
[03/26 03:01:56     28s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:01:56     28s] eee: l=2 avDens=0.047909 usedTrk=16.384795 availTrk=342.000000 sigTrk=16.384795
[03/26 03:01:56     28s] eee: l=3 avDens=0.046329 usedTrk=16.678362 availTrk=360.000000 sigTrk=16.678362
[03/26 03:01:56     28s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:56     28s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:56     28s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:56     28s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:56     28s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:01:56     28s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:01:56     28s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:01:56     28s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:01:56     28s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:01:56     28s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:01:56     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:01:56     28s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 03:01:56     28s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 03:01:56     28s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 03:01:56     28s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 03:01:56     28s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 03:01:56     28s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 03:01:56     28s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 03:01:56     28s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 03:01:56     28s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 03:01:56     28s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 03:01:56     28s] eee: NetCapCache creation started. (Current Mem: 3448.320M) 
[03/26 03:01:56     28s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3448.320M) 
[03/26 03:01:56     28s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:01:56     28s] eee: Metal Layers Info:
[03/26 03:01:56     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:56     28s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:01:56     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:56     28s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:01:56     28s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:01:56     28s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:01:56     28s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:01:56     28s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:01:56     28s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:01:56     28s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:01:56     28s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:01:56     28s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:01:56     28s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:01:56     28s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:01:56     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:01:56     28s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:01:56     28s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:01:56     28s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:01:56     28s] eee: +----------------------------------------------------+
[03/26 03:01:56     28s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:01:56     28s] eee: +----------------------------------------------------+
[03/26 03:01:56     28s] eee: +----------------------------------------------------+
[03/26 03:01:56     28s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:01:56     28s] eee: +----------------------------------------------------+
[03/26 03:01:56     28s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3448.320M)
[03/26 03:01:56     28s] Skewing Data Summary (End_of_FINAL)
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Skew summary for view setup:
[03/26 03:01:56     28s] * Accumulated skew : count = 0
[03/26 03:01:56     28s] *     Internal use : count = 0
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Starting delay calculation for Setup views
[03/26 03:01:56     28s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:01:56     28s] #################################################################################
[03/26 03:01:56     28s] # Design Stage: PreRoute
[03/26 03:01:56     28s] # Design Name: adder
[03/26 03:01:56     28s] # Design Mode: 90nm
[03/26 03:01:56     28s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:01:56     28s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:01:56     28s] # Signoff Settings: SI Off 
[03/26 03:01:56     28s] #################################################################################
[03/26 03:01:56     28s] Calculate delays in BcWc mode...
[03/26 03:01:56     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 3478.9M, InitMEM = 3478.9M)
[03/26 03:01:56     28s] Start delay calculation (fullDC) (1 T). (MEM=2852)
[03/26 03:01:56     28s] End AAE Lib Interpolated Model. (MEM=2852.007812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:01:56     28s] Total number of fetched objects 58
[03/26 03:01:56     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:01:56     28s] End delay calculation. (MEM=2852.94 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:01:56     28s] End delay calculation (fullDC). (MEM=2852.94 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:01:56     28s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3504.6M) ***
[03/26 03:01:56     28s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:28.9 mem=3504.6M)
[03/26 03:01:56     28s] OPTC: user 20.0
[03/26 03:01:56     28s] Reported timing to dir ./timingReports
[03/26 03:01:56     28s] **optDesign ... cpu = 0:00:05, real = 0:00:14, mem = 2845.8M, totSessionCpu=0:00:29 **
[03/26 03:01:56     28s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3443.6M, EPOCH TIME: 1742972516.713207
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] 
[03/26 03:01:56     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:01:56     28s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:01:56     28s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3443.6M, EPOCH TIME: 1742972516.723244
[03/26 03:01:56     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:01:56     28s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.065  |  8.065  |  9.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/26 03:01:56     28s] Begin: Collecting metrics
[03/26 03:01:56     28s] **INFO: Starting Blocking QThread with 1 CPU
[03/26 03:01:56     28s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/26 03:01:56      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.8M
[03/26 03:01:56      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2847.4M, current mem=2202.8M)
[03/26 03:01:57      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.0, real=0:00:01.0, peak res=2213.7M, current mem=2208.5M)
[03/26 03:01:57      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.8), mem = 0.8M
[03/26 03:01:57      0s] 
[03/26 03:01:57      0s] =============================================================================================
[03/26 03:01:57      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.13-s082_1
[03/26 03:01:57      0s] =============================================================================================
[03/26 03:01:57      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:01:57      0s] ---------------------------------------------------------------------------------------------
[03/26 03:01:57      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/26 03:01:57      0s] ---------------------------------------------------------------------------------------------
[03/26 03:01:57      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/26 03:01:57      0s] ---------------------------------------------------------------------------------------------

[03/26 03:01:57     28s]  
_______________________________________________________________________
[03/26 03:01:57     28s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:01:57     28s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[03/26 03:01:57     28s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[03/26 03:01:57     28s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[03/26 03:01:57     28s] | initial_summary         |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:00  |        3381 |    0 |   0 |
[03/26 03:01:57     28s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3402 |      |     |
[03/26 03:01:57     28s] | drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3404 |      |     |
[03/26 03:01:57     28s] | global_opt              |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:01  |        3419 |      |     |
[03/26 03:01:57     28s] | area_reclaiming         |     0.000 |    8.063 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3422 |      |     |
[03/26 03:01:57     28s] | incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        3447 |      |     |
[03/26 03:01:57     28s] | area_reclaiming_2       |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3472 |      |     |
[03/26 03:01:57     28s] | drv_eco_fixing          |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3472 |    0 |   0 |
[03/26 03:01:57     28s] | final_summary           |     8.065 |    8.065 |           |        0 |       69.78 |            |              | 0:00:01  |        3460 |    0 |   0 |
[03/26 03:01:57     28s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:01:57     28s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2853.6M, current mem=2847.4M)

[03/26 03:01:57     28s] End: Collecting metrics
[03/26 03:01:57     28s] **optDesign ... cpu = 0:00:05, real = 0:00:15, mem = 2847.4M, totSessionCpu=0:00:29 **
[03/26 03:01:57     28s] 
[03/26 03:01:57     28s] TimeStamp Deleting Cell Server Begin ...
[03/26 03:01:57     28s] Deleting Lib Analyzer.
[03/26 03:01:57     28s] 
[03/26 03:01:57     28s] TimeStamp Deleting Cell Server End ...
[03/26 03:01:57     28s] *** Finished optDesign ***
[03/26 03:01:57     29s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:01:57     29s] UM:*                                                                   final
[03/26 03:01:57     29s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:01:57     29s] UM:*                                                                   opt_design_prects
[03/26 03:02:03     29s] Info: final physical memory for 2 CRR processes is 837.65MB.
[03/26 03:02:04     29s] Info: Summary of CRR changes:
[03/26 03:02:04     29s]       - Timing transform commits:       0
[03/26 03:02:04     29s] 
[03/26 03:02:04     29s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.3 real=0:00:31.1)
[03/26 03:02:04     29s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[03/26 03:02:04     29s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[03/26 03:02:04     29s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.4 real=0:00:00.4)
[03/26 03:02:04     29s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.3 real=0:00:01.3)
[03/26 03:02:04     29s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/26 03:02:04     29s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 03:02:04     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 03:02:04     29s] clean pInstBBox. size 0
[03/26 03:02:04     29s] Cell adder LLGs are deleted
[03/26 03:02:04     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:02:04     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:02:04     29s] Info: pop threads available for lower-level modules during optimization.
[03/26 03:02:04     29s] Disable CTE adjustment.
[03/26 03:02:04     29s] Disable Layer aware incrSKP.
[03/26 03:02:04     29s] #optDebug: fT-D <X 1 0 0 0>
[03/26 03:02:04     29s] VSMManager cleared!
[03/26 03:02:04     29s] **place_opt_design ... cpu = 0:00:05, real = 0:00:22, mem = 3351.8M **
[03/26 03:02:04     29s] *** Finished GigaPlace ***
[03/26 03:02:04     29s] 
[03/26 03:02:04     29s] *** Summary of all messages that are not suppressed in this session:
[03/26 03:02:04     29s] Severity  ID               Count  Summary                                  
[03/26 03:02:04     29s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[03/26 03:02:04     29s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/26 03:02:04     29s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[03/26 03:02:04     29s] WARNING   IMPOPT-665           1  %s : Net has unplaced terms or is connec...
[03/26 03:02:04     29s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[03/26 03:02:04     29s] *** Message Summary: 7 warning(s), 0 error(s)
[03/26 03:02:04     29s] 
[03/26 03:02:04     29s] *** place_opt_design #1 [finish] () : cpu/real = 0:00:04.9/0:00:21.7 (0.2), totSession cpu/real = 0:00:29.1/0:03:06.4 (0.2), mem = 3351.8M
[03/26 03:02:04     29s] 
[03/26 03:02:04     29s] =============================================================================================
[03/26 03:02:04     29s]  Final TAT Report : place_opt_design #1                                         23.13-s082_1
[03/26 03:02:04     29s] =============================================================================================
[03/26 03:02:04     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:02:04     29s] ---------------------------------------------------------------------------------------------
[03/26 03:02:04     29s] [ InitOpt                ]      1   0:00:09.5  (  43.9 % )     0:00:09.8 /  0:00:01.8    0.2
[03/26 03:02:04     29s] [ GlobalOpt              ]      1   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:02:04     29s] [ DrvOpt                 ]      2   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:02:04     29s] [ SimplifyNetlist        ]      1   0:00:00.6  (   2.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/26 03:02:04     29s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:02:04     29s] [ AreaOpt                ]      2   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:02:04     29s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:02:04     29s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:02:04     29s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.2    0.5
[03/26 03:02:04     29s] [ MetricReport           ]      9   0:00:00.6  (   2.8 % )     0:00:00.6 /  0:00:00.5    0.8
[03/26 03:02:04     29s] [ DrvReport              ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.0    0.0
[03/26 03:02:04     29s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:02:04     29s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:02:04     29s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[03/26 03:02:04     29s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:02:04     29s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:02:04     29s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:02:04     29s] [ IncrReplace            ]      1   0:00:01.2  (   5.6 % )     0:00:01.6 /  0:00:00.5    0.3
[03/26 03:02:04     29s] [ RefinePlace            ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:02:04     29s] [ DetailPlaceInit        ]      5   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.3
[03/26 03:02:04     29s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:02:04     29s] [ ExtractRC              ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/26 03:02:04     29s] [ UpdateTimingGraph      ]      7   0:00:00.4  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/26 03:02:04     29s] [ FullDelayCalc          ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:02:04     29s] [ TimingUpdate           ]     32   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[03/26 03:02:04     29s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:02:04     29s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:02:04     29s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:02:04     29s] [ MISC                   ]          0:00:07.7  (  35.3 % )     0:00:07.7 /  0:00:00.3    0.0
[03/26 03:02:04     29s] ---------------------------------------------------------------------------------------------
[03/26 03:02:04     29s]  place_opt_design #1 TOTAL          0:00:21.7  ( 100.0 % )     0:00:21.7 /  0:00:04.9    0.2
[03/26 03:02:04     29s] ---------------------------------------------------------------------------------------------
[03/26 03:02:04     29s] #% End place_opt_design (date=03/26 03:02:04, total cpu=0:00:05.0, real=0:00:22.0, peak res=2853.6M, current mem=2739.3M)
[03/26 03:02:26     29s] <CMD> report_timing
[03/26 03:05:08     35s] <CMD> timeDesign -preCTS
[03/26 03:05:08     35s] #optDebug: fT-S <1 1 0 0 0>
[03/26 03:05:08     35s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:00:35.7/0:06:10.0 (0.1), mem = 3362.5M
[03/26 03:05:08     35s] Info: 1 threads available for lower-level modules during optimization.
[03/26 03:05:08     35s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3352.5M, EPOCH TIME: 1742972708.106468
[03/26 03:05:08     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:05:08     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:05:08     35s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3352.5M, EPOCH TIME: 1742972708.106508
[03/26 03:05:08     35s] Start to check current routing status for nets...
[03/26 03:05:08     35s] All nets are already routed correctly.
[03/26 03:05:08     35s] End to check current routing status for nets (mem=3352.5M)
[03/26 03:05:08     35s] Effort level <high> specified for reg2reg path_group
[03/26 03:05:08     35s] Cell adder LLGs are deleted
[03/26 03:05:08     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:05:08     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:05:08     35s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3354.5M, EPOCH TIME: 1742972708.144433
[03/26 03:05:08     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:05:08     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:05:08     35s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3354.5M, EPOCH TIME: 1742972708.145147
[03/26 03:05:08     35s] Max number of tech site patterns supported in site array is 256.
[03/26 03:05:08     35s] Core basic site is CoreSite
[03/26 03:05:08     35s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:05:08     35s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:05:08     35s] Fast DP-INIT is on for default
[03/26 03:05:08     35s] Atter site array init, number of instance map data is 0.
[03/26 03:05:08     35s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.010, MEM:3354.5M, EPOCH TIME: 1742972708.155132
[03/26 03:05:08     35s] 
[03/26 03:05:08     35s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:05:08     35s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:05:08     35s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3354.5M, EPOCH TIME: 1742972708.155241
[03/26 03:05:08     35s] Cell adder LLGs are deleted
[03/26 03:05:08     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:05:08     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:05:08     35s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.065  |  8.065  |  9.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/26 03:05:08     35s] Reported timing to dir ./timingReports
[03/26 03:05:08     35s] Total CPU time: 0.05 sec
[03/26 03:05:08     35s] Total Real time: 0.0 sec
[03/26 03:05:08     35s] Total Memory Usage: 3352.664062 Mbytes
[03/26 03:05:08     35s] Info: pop threads available for lower-level modules during optimization.
[03/26 03:05:08     35s] *** timeDesign #2 [finish] () : cpu/real = 0:00:00.1/0:00:00.3 (0.2), totSession cpu/real = 0:00:35.7/0:06:10.3 (0.1), mem = 3352.7M
[03/26 03:05:08     35s] 
[03/26 03:05:08     35s] =============================================================================================
[03/26 03:05:08     35s]  Final TAT Report : timeDesign #2                                               23.13-s082_1
[03/26 03:05:08     35s] =============================================================================================
[03/26 03:05:08     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:05:08     35s] ---------------------------------------------------------------------------------------------
[03/26 03:05:08     35s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:05:08     35s] [ OptSummaryReport       ]      1   0:00:00.0  (   5.2 % )     0:00:00.2 /  0:00:00.0    0.2
[03/26 03:05:08     35s] [ DrvReport              ]      1   0:00:00.2  (  72.9 % )     0:00:00.2 /  0:00:00.0    0.0
[03/26 03:05:08     35s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:05:08     35s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:05:08     35s] [ TimingReport           ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:05:08     35s] [ GenerateReports        ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:05:08     35s] [ MISC                   ]          0:00:00.0  (  15.5 % )     0:00:00.0 /  0:00:00.0    0.2
[03/26 03:05:08     35s] ---------------------------------------------------------------------------------------------
[03/26 03:05:08     35s]  timeDesign #2 TOTAL                0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.2
[03/26 03:05:08     35s] ---------------------------------------------------------------------------------------------
[03/26 03:10:05     46s] <CMD> set_ccopt_property buffer_cells {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8}
[03/26 03:10:32     47s] <CMD> ccopt_design
[03/26 03:10:32     47s] #% Begin ccopt_design (date=03/26 03:10:32, mem=2739.8M)
[03/26 03:10:32     47s] Turning off fast DC mode.
[03/26 03:10:32     47s] **ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
[03/26 03:10:32     47s] #% End ccopt_design (date=03/26 03:10:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2739.8M, current mem=2711.1M)
[03/26 03:10:32     47s] 
[03/26 03:11:13     49s] <CMD> set_ccopt_property target_max_trans 0.1
[03/26 03:11:17     49s] <CMD> ccopt_design
[03/26 03:11:17     49s] #% Begin ccopt_design (date=03/26 03:11:17, mem=2711.1M)
[03/26 03:11:17     49s] **ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
[03/26 03:11:17     49s] #% End ccopt_design (date=03/26 03:11:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=2711.1M, current mem=2711.1M)
[03/26 03:11:17     49s] 
[03/26 03:11:34     49s] <CMD> set_ccopt_property buffer_cells {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8}
[03/26 03:11:38     50s] <CMD> ccopt_design
[03/26 03:11:38     50s] #% Begin ccopt_design (date=03/26 03:11:38, mem=2711.1M)
[03/26 03:11:38     50s] **ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
[03/26 03:11:38     50s] #% End ccopt_design (date=03/26 03:11:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=2711.1M, current mem=2711.1M)
[03/26 03:11:38     50s] 
[03/26 03:11:53     50s] <CMD> set_ccopt_property buffer_cells {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8}
[03/26 03:11:58     50s] <CMD> set_ccopt_property target_max_trans 0.1
[03/26 03:12:00     50s] <CMD> ccopt_design
[03/26 03:12:00     50s] #% Begin ccopt_design (date=03/26 03:12:00, mem=2711.1M)
[03/26 03:12:00     50s] **ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
[03/26 03:12:00     50s] #% End ccopt_design (date=03/26 03:12:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2711.1M, current mem=2711.1M)
[03/26 03:12:00     50s] 
[03/26 03:12:15     51s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/26 03:12:36     52s] <CMD> clock_opt_design
[03/26 03:12:36     52s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:00:52.3/0:13:37.9 (0.1), mem = 3328.1M
[03/26 03:12:36     52s] **INFO: User's settings:
[03/26 03:12:36     52s] setOptMode -opt_view_pruning_hold_views_active_list            { hold }
[03/26 03:12:36     52s] setOptMode -opt_view_pruning_setup_views_active_list           { setup }
[03/26 03:12:36     52s] setOptMode -opt_view_pruning_setup_views_persistent_list       { setup}
[03/26 03:12:36     52s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { setup}
[03/26 03:12:36     52s] setOptMode -opt_drv_margin                                     0
[03/26 03:12:36     52s] setOptMode -opt_drv                                            true
[03/26 03:12:36     52s] setOptMode -opt_resize_flip_flops                              true
[03/26 03:12:36     52s] setOptMode -opt_setup_target_slack                             0
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Hard fence disabled
[03/26 03:12:36     52s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3328.1M, EPOCH TIME: 1742973156.053255
[03/26 03:12:36     52s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3328.1M, EPOCH TIME: 1742973156.053296
[03/26 03:12:36     52s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3328.1M, EPOCH TIME: 1742973156.053314
[03/26 03:12:36     52s] Processing tracks to init pin-track alignment.
[03/26 03:12:36     52s] z: 2, totalTracks: 1
[03/26 03:12:36     52s] z: 4, totalTracks: 1
[03/26 03:12:36     52s] z: 6, totalTracks: 1
[03/26 03:12:36     52s] z: 8, totalTracks: 1
[03/26 03:12:36     52s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:36     52s] Cell adder LLGs are deleted
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] # Building adder llgBox search-tree.
[03/26 03:12:36     52s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3328.1M, EPOCH TIME: 1742973156.054874
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3328.1M, EPOCH TIME: 1742973156.055740
[03/26 03:12:36     52s] Max number of tech site patterns supported in site array is 256.
[03/26 03:12:36     52s] Core basic site is CoreSite
[03/26 03:12:36     52s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:12:36     52s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:12:36     52s] Fast DP-INIT is on for default
[03/26 03:12:36     52s] Keep-away cache is enable on metals: 1-11
[03/26 03:12:36     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:12:36     52s] Atter site array init, number of instance map data is 0.
[03/26 03:12:36     52s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.010, REAL:0.010, MEM:3328.1M, EPOCH TIME: 1742973156.065742
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:36     52s] OPERPROF:         Starting CMU at level 5, MEM:3328.1M, EPOCH TIME: 1742973156.065984
[03/26 03:12:36     52s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3328.1M, EPOCH TIME: 1742973156.066136
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:36     52s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.011, REAL:0.011, MEM:3328.1M, EPOCH TIME: 1742973156.066176
[03/26 03:12:36     52s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3328.1M, EPOCH TIME: 1742973156.066187
[03/26 03:12:36     52s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3328.1M, EPOCH TIME: 1742973156.066259
[03/26 03:12:36     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3328.1MB).
[03/26 03:12:36     52s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.013, MEM:3328.1M, EPOCH TIME: 1742973156.066293
[03/26 03:12:36     52s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.013, MEM:3328.1M, EPOCH TIME: 1742973156.066303
[03/26 03:12:36     52s] TDRefine: refinePlace mode is spiral
[03/26 03:12:36     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.2
[03/26 03:12:36     52s] OPERPROF:   Starting Refine-Place at level 2, MEM:3328.1M, EPOCH TIME: 1742973156.066337
[03/26 03:12:36     52s] *** Starting refinePlace (0:00:52.3 mem=3328.1M) ***
[03/26 03:12:36     52s] Total net bbox length = 5.305e+02 (2.666e+02 2.639e+02) (ext = 2.961e+02)
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:36     52s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3328.1M, EPOCH TIME: 1742973156.066515
[03/26 03:12:36     52s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3328.1M, EPOCH TIME: 1742973156.066541
[03/26 03:12:36     52s] Set min layer with default ( 2 )
[03/26 03:12:36     52s] Set max layer with default ( 127 )
[03/26 03:12:36     52s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     52s] Min route layer (adjusted) = 2
[03/26 03:12:36     52s] Max route layer (adjusted) = 11
[03/26 03:12:36     52s] Set min layer with default ( 2 )
[03/26 03:12:36     52s] Set max layer with default ( 127 )
[03/26 03:12:36     52s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     52s] Min route layer (adjusted) = 2
[03/26 03:12:36     52s] Max route layer (adjusted) = 11
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Starting Small incrNP...
[03/26 03:12:36     52s] User Input Parameters:
[03/26 03:12:36     52s] - Congestion Driven    : Off
[03/26 03:12:36     52s] - Timing Driven        : Off
[03/26 03:12:36     52s] - Area-Violation Based : Off
[03/26 03:12:36     52s] - Start Rollback Level : -5
[03/26 03:12:36     52s] - Legalized            : On
[03/26 03:12:36     52s] - Window Based         : Off
[03/26 03:12:36     52s] - eDen incr mode       : Off
[03/26 03:12:36     52s] - Small incr mode      : On
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[03/26 03:12:36     52s] Density distribution unevenness ratio = 0.000%
[03/26 03:12:36     52s] Density distribution unevenness ratio (U70) = 0.000%
[03/26 03:12:36     52s] Density distribution unevenness ratio (U80) = 0.000%
[03/26 03:12:36     52s] Density distribution unevenness ratio (U90) = 0.000%
[03/26 03:12:36     52s] cost 0.697832, thresh 1.000000
[03/26 03:12:36     52s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3328.1M)
[03/26 03:12:36     52s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:36     52s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3328.1M, EPOCH TIME: 1742973156.068839
[03/26 03:12:36     52s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3328.1M, EPOCH TIME: 1742973156.068863
[03/26 03:12:36     52s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3328.1M, EPOCH TIME: 1742973156.068874
[03/26 03:12:36     52s] Starting refinePlace ...
[03/26 03:12:36     52s] Set min layer with default ( 2 )
[03/26 03:12:36     52s] Set max layer with default ( 127 )
[03/26 03:12:36     52s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     52s] Min route layer (adjusted) = 2
[03/26 03:12:36     52s] Max route layer (adjusted) = 11
[03/26 03:12:36     52s] Set min layer with default ( 2 )
[03/26 03:12:36     52s] Set max layer with default ( 127 )
[03/26 03:12:36     52s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     52s] Min route layer (adjusted) = 2
[03/26 03:12:36     52s] Max route layer (adjusted) = 11
[03/26 03:12:36     52s] DDP initSite1 nrRow 9 nrJob 9
[03/26 03:12:36     52s] DDP markSite nrRow 9 nrJob 9
[03/26 03:12:36     52s] ** Cut row section cpu time 0:00:00.0.
[03/26 03:12:36     52s]  ** Cut row section real time 0:00:00.0.
[03/26 03:12:36     52s]    Spread Effort: high, standalone mode, useDDP on.
[03/26 03:12:36     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3328.1MB) @(0:00:52.3 - 0:00:52.3).
[03/26 03:12:36     52s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:36     52s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3328.1M, EPOCH TIME: 1742973156.071785
[03/26 03:12:36     52s] Tweakage: fix icg 1, fix clk 0.
[03/26 03:12:36     52s] Tweakage: density cost 0, scale 0.4.
[03/26 03:12:36     52s] Tweakage: activity cost 0, scale 1.0.
[03/26 03:12:36     52s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3328.1M, EPOCH TIME: 1742973156.072092
[03/26 03:12:36     52s] Cut to 0 partitions.
[03/26 03:12:36     52s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3328.1M, EPOCH TIME: 1742973156.072593
[03/26 03:12:36     52s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:12:36     52s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:12:36     52s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:12:36     52s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:12:36     52s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.001, REAL:0.001, MEM:3328.1M, EPOCH TIME: 1742973156.073161
[03/26 03:12:36     52s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.001, REAL:0.001, MEM:3328.1M, EPOCH TIME: 1742973156.073181
[03/26 03:12:36     52s] Cleanup congestion map
[03/26 03:12:36     52s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.001, REAL:0.001, MEM:3328.1M, EPOCH TIME: 1742973156.073218
[03/26 03:12:36     52s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:36     52s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3328.1mb) @(0:00:52.3 - 0:00:52.3).
[03/26 03:12:36     52s] Cleanup congestion map
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s]  Info: 0 filler has been deleted!
[03/26 03:12:36     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:12:36     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:36     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:36     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3312.1MB) @(0:00:52.3 - 0:00:52.3).
[03/26 03:12:36     52s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:36     52s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:36     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3312.1MB
[03/26 03:12:36     52s] Statistics of distance of Instance movement in refine placement:
[03/26 03:12:36     52s]   maximum (X+Y) =         0.00 um
[03/26 03:12:36     52s]   mean    (X+Y) =         0.00 um
[03/26 03:12:36     52s] Summary Report:
[03/26 03:12:36     52s] Instances move: 0 (out of 34 movable)
[03/26 03:12:36     52s] Instances flipped: 0
[03/26 03:12:36     52s] Mean displacement: 0.00 um
[03/26 03:12:36     52s] Max displacement: 0.00 um 
[03/26 03:12:36     52s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:12:36     52s] Total instances moved : 0
[03/26 03:12:36     52s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.011, REAL:0.010, MEM:3312.1M, EPOCH TIME: 1742973156.079079
[03/26 03:12:36     52s] Total net bbox length = 5.305e+02 (2.666e+02 2.639e+02) (ext = 2.961e+02)
[03/26 03:12:36     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3312.1MB
[03/26 03:12:36     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3312.1MB) @(0:00:52.3 - 0:00:52.3).
[03/26 03:12:36     52s] *** Finished refinePlace (0:00:52.3 mem=3312.1M) ***
[03/26 03:12:36     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.2
[03/26 03:12:36     52s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.014, REAL:0.013, MEM:3312.1M, EPOCH TIME: 1742973156.079235
[03/26 03:12:36     52s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3312.1M, EPOCH TIME: 1742973156.079267
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] Cell adder LLGs are deleted
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] # Resetting pin-track-align track data.
[03/26 03:12:36     52s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3312.1M, EPOCH TIME: 1742973156.080227
[03/26 03:12:36     52s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.028, REAL:0.027, MEM:3312.1M, EPOCH TIME: 1742973156.080257
[03/26 03:12:36     52s] ccopt_args: 
[03/26 03:12:36     52s] Runtime...
[03/26 03:12:36     52s] (clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/26 03:12:36     52s] (clock_opt_design): create_ccopt_clock_tree_spec
[03/26 03:12:36     52s] Creating clock tree spec for modes (timing configs): sdc
[03/26 03:12:36     52s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/26 03:12:36     52s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 03:12:36     52s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 03:12:36     52s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 03:12:36     52s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 03:12:36     52s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 03:12:36     52s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 03:12:36     52s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 03:12:36     52s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 03:12:36     52s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 03:12:36     52s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 03:12:36     52s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 03:12:36     52s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 03:12:36     52s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 03:12:36     52s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 03:12:36     52s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 03:12:36     52s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 03:12:36     52s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 03:12:36     52s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 03:12:36     52s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 03:12:36     52s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 03:12:36     52s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 03:12:36     52s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 03:12:36     52s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 03:12:36     52s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 03:12:36     52s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 03:12:36     52s] Summary for sequential cells identification: 
[03/26 03:12:36     52s]   Identified SBFF number: 104
[03/26 03:12:36     52s]   Identified MBFF number: 0
[03/26 03:12:36     52s]   Identified SB Latch number: 8
[03/26 03:12:36     52s]   Identified MB Latch number: 0
[03/26 03:12:36     52s]   Not identified SBFF number: 16
[03/26 03:12:36     52s]   Not identified MBFF number: 0
[03/26 03:12:36     52s]   Not identified SB Latch number: 8
[03/26 03:12:36     52s]   Not identified MB Latch number: 0
[03/26 03:12:36     52s]   Number of sequential cells which are not FFs: 16
[03/26 03:12:36     52s]  Visiting view : setup
[03/26 03:12:36     52s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[03/26 03:12:36     52s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 03:12:36     52s]  Visiting view : hold
[03/26 03:12:36     52s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[03/26 03:12:36     52s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 03:12:36     52s] TLC MultiMap info (StdDelay):
[03/26 03:12:36     52s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 03:12:36     52s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[03/26 03:12:36     52s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 03:12:36     52s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[03/26 03:12:36     52s]  Setting StdDelay to: 36.8ps
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 03:12:36     52s] Reset timing graph...
[03/26 03:12:36     52s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     52s] Reset timing graph done.
[03/26 03:12:36     52s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     52s] Analyzing clock structure...
[03/26 03:12:36     52s] Analyzing clock structure done.
[03/26 03:12:36     52s] Reset timing graph...
[03/26 03:12:36     52s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     52s] Reset timing graph done.
[03/26 03:12:36     52s] Extracting original clock gating for clk...
[03/26 03:12:36     52s]   clock_tree clk contains 25 sinks and 0 clock gates.
[03/26 03:12:36     52s] Extracting original clock gating for clk done.
[03/26 03:12:36     52s] The skew group clk/sdc was created. It contains 25 sinks and 1 sources.
[03/26 03:12:36     52s] Checking clock tree convergence...
[03/26 03:12:36     52s] Checking clock tree convergence done.
[03/26 03:12:36     52s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/26 03:12:36     52s] Set place::cacheFPlanSiteMark to 1
[03/26 03:12:36     52s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[03/26 03:12:36     52s] Using CCOpt effort standard.
[03/26 03:12:36     52s] Updating ideal nets and annotations...
[03/26 03:12:36     52s] Reset timing graph...
[03/26 03:12:36     52s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     52s] Reset timing graph done.
[03/26 03:12:36     52s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     52s] Reset timing graph...
[03/26 03:12:36     52s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     52s] Reset timing graph done.
[03/26 03:12:36     52s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[03/26 03:12:36     52s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s] CCOpt::Phase::Initialization...
[03/26 03:12:36     52s] Check Prerequisites...
[03/26 03:12:36     52s] Leaving CCOpt scope - CheckPlace...
[03/26 03:12:36     52s] OPERPROF: Starting checkPlace at level 1, MEM:3342.5M, EPOCH TIME: 1742973156.235606
[03/26 03:12:36     52s] Processing tracks to init pin-track alignment.
[03/26 03:12:36     52s] z: 2, totalTracks: 1
[03/26 03:12:36     52s] z: 4, totalTracks: 1
[03/26 03:12:36     52s] z: 6, totalTracks: 1
[03/26 03:12:36     52s] z: 8, totalTracks: 1
[03/26 03:12:36     52s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:36     52s] Cell adder LLGs are deleted
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] # Building adder llgBox search-tree.
[03/26 03:12:36     52s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3342.5M, EPOCH TIME: 1742973156.236913
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3342.5M, EPOCH TIME: 1742973156.237573
[03/26 03:12:36     52s] Max number of tech site patterns supported in site array is 256.
[03/26 03:12:36     52s] Core basic site is CoreSite
[03/26 03:12:36     52s] After signature check, allow fast init is false, keep pre-filter is true.
[03/26 03:12:36     52s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/26 03:12:36     52s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 03:12:36     52s] SiteArray: use 12,288 bytes
[03/26 03:12:36     52s] SiteArray: current memory after site array memory allocation 3342.5M
[03/26 03:12:36     52s] SiteArray: FP blocked sites are writable
[03/26 03:12:36     52s] Keep-away cache is enable on metals: 1-11
[03/26 03:12:36     52s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 03:12:36     52s] Atter site array init, number of instance map data is 0.
[03/26 03:12:36     52s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.000, REAL:0.000, MEM:3342.5M, EPOCH TIME: 1742973156.238020
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:36     52s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3342.5M, EPOCH TIME: 1742973156.238150
[03/26 03:12:36     52s] Begin checking placement ... (start mem=3342.5M, init mem=3342.5M)
[03/26 03:12:36     52s] Begin checking exclusive groups violation ...
[03/26 03:12:36     52s] There are 0 groups to check, max #box is 0, total #box is 0
[03/26 03:12:36     52s] Finished checking exclusive groups violations. Found 0 Vio.
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Running CheckPlace using 1 thread in normal mode...
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] ...checkPlace normal is done!
[03/26 03:12:36     52s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3342.5M, EPOCH TIME: 1742973156.238596
[03/26 03:12:36     52s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3342.5M, EPOCH TIME: 1742973156.238619
[03/26 03:12:36     52s] *info: Placed = 34            
[03/26 03:12:36     52s] *info: Unplaced = 0           
[03/26 03:12:36     52s] Placement Density:69.78%(176/252)
[03/26 03:12:36     52s] Placement Density (including fixed std cells):69.78%(176/252)
[03/26 03:12:36     52s] Cell adder LLGs are deleted
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] # Resetting pin-track-align track data.
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3342.5M)
[03/26 03:12:36     52s] OPERPROF: Finished checkPlace at level 1, CPU:0.004, REAL:0.004, MEM:3342.5M, EPOCH TIME: 1742973156.239582
[03/26 03:12:36     52s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s] Innovus will update I/O latencies
[03/26 03:12:36     52s] Reset timing graph...
[03/26 03:12:36     52s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     52s] Reset timing graph done.
[03/26 03:12:36     52s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     52s] No differences between SDC and CTS ideal net status found.
[03/26 03:12:36     52s] No differences between SDC and CTS transition time annotations found.
[03/26 03:12:36     52s] No differences between SDC and CTS delay annotations found.
[03/26 03:12:36     52s] Reset timing graph...
[03/26 03:12:36     52s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     52s] Reset timing graph done.
[03/26 03:12:36     52s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:12:36     52s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:12:36     52s] Info: 1 threads available for lower-level modules during optimization.
[03/26 03:12:36     52s] Executing ccopt post-processing.
[03/26 03:12:36     52s] Synthesizing clock trees with CCOpt...
[03/26 03:12:36     52s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:52.5/0:13:38.2 (0.1), mem = 3343.8M
[03/26 03:12:36     52s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 03:12:36     52s] CCOpt::Phase::PreparingToBalance...
[03/26 03:12:36     52s] Leaving CCOpt scope - Initializing power interface...
[03/26 03:12:36     52s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Positive (advancing) pin insertion delays
[03/26 03:12:36     52s] =========================================
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Found 0 advancing pin insertion delay (0.000% of 25 clock tree sinks)
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Negative (delaying) pin insertion delays
[03/26 03:12:36     52s] ========================================
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Found 0 delaying pin insertion delay (0.000% of 25 clock tree sinks)
[03/26 03:12:36     52s] Notify start of optimization...
[03/26 03:12:36     52s] Notify start of optimization done.
[03/26 03:12:36     52s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/26 03:12:36     52s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3343.8M, EPOCH TIME: 1742973156.299692
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3343.8M, EPOCH TIME: 1742973156.299732
[03/26 03:12:36     52s] [oiLAM] Zs 11, 12
[03/26 03:12:36     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.5 mem=3343.8M
[03/26 03:12:36     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.5 mem=3343.8M
[03/26 03:12:36     52s] Running pre-eGR process
[03/26 03:12:36     52s] (I)      Started Early Global Route ( Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] (I)      Initializing eGR engine (regular)
[03/26 03:12:36     52s] Set min layer with default ( 2 )
[03/26 03:12:36     52s] Set max layer with default ( 127 )
[03/26 03:12:36     52s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     52s] Min route layer (adjusted) = 2
[03/26 03:12:36     52s] Max route layer (adjusted) = 11
[03/26 03:12:36     52s] (I)      clean place blk overflow:
[03/26 03:12:36     52s] (I)      H : enabled 1.00 0
[03/26 03:12:36     52s] (I)      V : enabled 1.00 0
[03/26 03:12:36     52s] (I)      Initializing eGR engine (regular)
[03/26 03:12:36     52s] Set min layer with default ( 2 )
[03/26 03:12:36     52s] Set max layer with default ( 127 )
[03/26 03:12:36     52s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     52s] Min route layer (adjusted) = 2
[03/26 03:12:36     52s] Max route layer (adjusted) = 11
[03/26 03:12:36     52s] (I)      clean place blk overflow:
[03/26 03:12:36     52s] (I)      H : enabled 1.00 0
[03/26 03:12:36     52s] (I)      V : enabled 1.00 0
[03/26 03:12:36     52s] (I)      Started Early Global Route kernel ( Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] (I)      Running eGR Regular flow
[03/26 03:12:36     52s] (I)      # wire layers (front) : 12
[03/26 03:12:36     52s] (I)      # wire layers (back)  : 0
[03/26 03:12:36     52s] (I)      min wire layer : 1
[03/26 03:12:36     52s] (I)      max wire layer : 11
[03/26 03:12:36     52s] (I)      # cut layers (front) : 11
[03/26 03:12:36     52s] (I)      # cut layers (back)  : 0
[03/26 03:12:36     52s] (I)      min cut layer : 1
[03/26 03:12:36     52s] (I)      max cut layer : 10
[03/26 03:12:36     52s] (I)      ================================ Layers ================================
[03/26 03:12:36     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     52s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:12:36     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     52s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:12:36     52s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     52s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     52s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     52s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     52s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     52s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     52s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     52s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     52s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:12:36     52s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:12:36     52s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:12:36     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     52s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:12:36     52s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:12:36     52s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:12:36     52s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:12:36     52s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:12:36     52s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:12:36     52s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:12:36     52s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:12:36     52s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:12:36     52s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:12:36     52s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:12:36     52s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:12:36     52s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     52s] (I)      Started Import and model ( Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] (I)      == Non-default Options ==
[03/26 03:12:36     52s] (I)      Maximum routing layer                              : 11
[03/26 03:12:36     52s] (I)      Top routing layer                                  : 11
[03/26 03:12:36     52s] (I)      Number of threads                                  : 1
[03/26 03:12:36     52s] (I)      Route tie net to shape                             : auto
[03/26 03:12:36     52s] (I)      Method to set GCell size                           : row
[03/26 03:12:36     52s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:12:36     52s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:12:36     52s] (I)      ============== Pin Summary ==============
[03/26 03:12:36     52s] (I)      +-------+--------+---------+------------+
[03/26 03:12:36     52s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:12:36     52s] (I)      +-------+--------+---------+------------+
[03/26 03:12:36     52s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:12:36     52s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:12:36     52s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:12:36     52s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:12:36     52s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:12:36     52s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:12:36     52s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:12:36     52s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:12:36     52s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:12:36     52s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:12:36     52s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:12:36     52s] (I)      +-------+--------+---------+------------+
[03/26 03:12:36     52s] (I)      Custom ignore net properties:
[03/26 03:12:36     52s] (I)      1 : NotLegal
[03/26 03:12:36     52s] (I)      Default ignore net properties:
[03/26 03:12:36     52s] (I)      1 : Special
[03/26 03:12:36     52s] (I)      2 : Analog
[03/26 03:12:36     52s] (I)      3 : Fixed
[03/26 03:12:36     52s] (I)      4 : Skipped
[03/26 03:12:36     52s] (I)      5 : MixedSignal
[03/26 03:12:36     52s] (I)      Prerouted net properties:
[03/26 03:12:36     52s] (I)      1 : NotLegal
[03/26 03:12:36     52s] (I)      2 : Special
[03/26 03:12:36     52s] (I)      3 : Analog
[03/26 03:12:36     52s] (I)      4 : Fixed
[03/26 03:12:36     52s] (I)      5 : Skipped
[03/26 03:12:36     52s] (I)      6 : MixedSignal
[03/26 03:12:36     52s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:12:36     52s] (I)      Use row-based GCell size
[03/26 03:12:36     52s] (I)      Use row-based GCell align
[03/26 03:12:36     52s] (I)      layer 0 area = 80000
[03/26 03:12:36     52s] (I)      layer 1 area = 80000
[03/26 03:12:36     52s] (I)      layer 2 area = 80000
[03/26 03:12:36     52s] (I)      layer 3 area = 80000
[03/26 03:12:36     52s] (I)      layer 4 area = 80000
[03/26 03:12:36     52s] (I)      layer 5 area = 80000
[03/26 03:12:36     52s] (I)      layer 6 area = 80000
[03/26 03:12:36     52s] (I)      layer 7 area = 80000
[03/26 03:12:36     52s] (I)      layer 8 area = 80000
[03/26 03:12:36     52s] (I)      layer 9 area = 400000
[03/26 03:12:36     52s] (I)      layer 10 area = 400000
[03/26 03:12:36     52s] (I)      GCell unit size   : 3420
[03/26 03:12:36     52s] (I)      GCell multiplier  : 1
[03/26 03:12:36     52s] (I)      GCell row height  : 3420
[03/26 03:12:36     52s] (I)      Actual row height : 3420
[03/26 03:12:36     52s] (I)      GCell align ref   : 10000 10260
[03/26 03:12:36     52s] [NR-eGR] Track table information for default rule: 
[03/26 03:12:36     52s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:12:36     52s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:12:36     52s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:12:36     52s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:12:36     52s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:12:36     52s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:12:36     52s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:12:36     52s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:12:36     52s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:12:36     52s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:12:36     52s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:12:36     52s] (I)      ==================== Default via =====================
[03/26 03:12:36     52s] (I)      +----+------------------+----------------------------+
[03/26 03:12:36     52s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/26 03:12:36     52s] (I)      +----+------------------+----------------------------+
[03/26 03:12:36     52s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/26 03:12:36     52s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/26 03:12:36     52s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/26 03:12:36     52s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/26 03:12:36     52s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/26 03:12:36     52s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/26 03:12:36     52s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/26 03:12:36     52s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/26 03:12:36     52s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/26 03:12:36     52s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/26 03:12:36     52s] (I)      +----+------------------+----------------------------+
[03/26 03:12:36     52s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:12:36     52s] [NR-eGR] Read 712 PG shapes
[03/26 03:12:36     52s] [NR-eGR] Read 0 clock shapes
[03/26 03:12:36     52s] [NR-eGR] Read 0 other shapes
[03/26 03:12:36     52s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:12:36     52s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:12:36     52s] [NR-eGR] #Instance Blockages : 0
[03/26 03:12:36     52s] [NR-eGR] #PG Blockages       : 712
[03/26 03:12:36     52s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:12:36     52s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:12:36     52s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:12:36     52s] [NR-eGR] #Other Blockages    : 0
[03/26 03:12:36     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:12:36     52s] [NR-eGR] #prerouted nets         : 0
[03/26 03:12:36     52s] [NR-eGR] #prerouted special nets : 0
[03/26 03:12:36     52s] [NR-eGR] #prerouted wires        : 0
[03/26 03:12:36     52s] [NR-eGR] Read 57 nets ( ignored 0 )
[03/26 03:12:36     52s] (I)        Front-side 57 ( ignored 0 )
[03/26 03:12:36     52s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:12:36     52s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:12:36     52s] (I)      dcls route internal nets
[03/26 03:12:36     52s] (I)      dcls route interface nets
[03/26 03:12:36     52s] (I)      dcls route common nets
[03/26 03:12:36     52s] (I)      Reading macro buffers
[03/26 03:12:36     52s] (I)      Number of macro buffers: 0
[03/26 03:12:36     52s] (I)      early_global_route_priority property id does not exist.
[03/26 03:12:36     52s] (I)      Read Num Blocks=712  Num Prerouted Wires=0  Num CS=0
[03/26 03:12:36     52s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:36     52s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 0
[03/26 03:12:36     52s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:36     52s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:12:36     52s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:36     52s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:12:36     52s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:36     52s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:12:36     52s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:12:36     52s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:12:36     52s] (I)      Number of ignored nets                =      0
[03/26 03:12:36     52s] (I)      Number of connected nets              =      0
[03/26 03:12:36     52s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 03:12:36     52s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:12:36     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:12:36     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:12:36     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:12:36     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:12:36     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:12:36     52s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/26 03:12:36     52s] (I)      Ndr track 0 does not exist
[03/26 03:12:36     52s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:12:36     52s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:12:36     52s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:12:36     52s] (I)      Site width          :   400  (dbu)
[03/26 03:12:36     52s] (I)      Row height          :  3420  (dbu)
[03/26 03:12:36     52s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:12:36     52s] (I)      GCell width         :  3420  (dbu)
[03/26 03:12:36     52s] (I)      GCell height        :  3420  (dbu)
[03/26 03:12:36     52s] (I)      Grid                :    15    15    11
[03/26 03:12:36     52s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:12:36     52s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:12:36     52s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:12:36     52s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:12:36     52s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:12:36     52s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:12:36     52s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:12:36     52s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:12:36     52s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:12:36     52s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:12:36     52s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:12:36     52s] (I)      --------------------------------------------------------
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] [NR-eGR] ============ Routing rule table ============
[03/26 03:12:36     52s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[03/26 03:12:36     52s] [NR-eGR] ========================================
[03/26 03:12:36     52s] [NR-eGR] 
[03/26 03:12:36     52s] (I)      ==== NDR : (Default) ====
[03/26 03:12:36     52s] (I)      +--------------+--------+
[03/26 03:12:36     52s] (I)      |           ID |      0 |
[03/26 03:12:36     52s] (I)      |      Default |    yes |
[03/26 03:12:36     52s] (I)      |  Clk Special |     no |
[03/26 03:12:36     52s] (I)      | Hard spacing |     no |
[03/26 03:12:36     52s] (I)      |    NDR track | (none) |
[03/26 03:12:36     52s] (I)      |      NDR via | (none) |
[03/26 03:12:36     52s] (I)      |  Extra space |      0 |
[03/26 03:12:36     52s] (I)      |      Shields |      0 |
[03/26 03:12:36     52s] (I)      |   Demand (H) |      1 |
[03/26 03:12:36     52s] (I)      |   Demand (V) |      1 |
[03/26 03:12:36     52s] (I)      |        #Nets |     57 |
[03/26 03:12:36     52s] (I)      +--------------+--------+
[03/26 03:12:36     52s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:36     52s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:12:36     52s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:36     52s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:36     52s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:36     52s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:36     52s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:36     52s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:36     52s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:36     52s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:36     52s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:36     52s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:12:36     52s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:12:36     52s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:36     52s] (I)      =============== Blocked Tracks ===============
[03/26 03:12:36     52s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:36     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:12:36     52s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:36     52s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:12:36     52s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:12:36     52s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:12:36     52s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:12:36     52s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:12:36     52s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:12:36     52s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:12:36     52s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:12:36     52s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:12:36     52s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:12:36     52s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:12:36     52s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:36     52s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] (I)      Reset routing kernel
[03/26 03:12:36     52s] (I)      Started Global Routing ( Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] (I)      totalPins=141  totalGlobalPin=141 (100.00%)
[03/26 03:12:36     52s] (I)      ================== Net Group Info ==================
[03/26 03:12:36     52s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:36     52s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:12:36     52s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:36     52s] (I)      |  1 |             57 |    Metal2(2) | Metal11(11) |
[03/26 03:12:36     52s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:36     52s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:12:36     52s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[03/26 03:12:36     52s] (I)      init route region map
[03/26 03:12:36     52s] (I)      #blocked GCells = 0
[03/26 03:12:36     52s] (I)      #regions = 1
[03/26 03:12:36     52s] (I)      init safety region map
[03/26 03:12:36     52s] (I)      #blocked GCells = 0
[03/26 03:12:36     52s] (I)      #regions = 1
[03/26 03:12:36     52s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[03/26 03:12:36     52s] (I)      
[03/26 03:12:36     52s] (I)      ============  Phase 1a Route ============
[03/26 03:12:36     52s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 03:12:36     52s] (I)      
[03/26 03:12:36     52s] (I)      ============  Phase 1b Route ============
[03/26 03:12:36     52s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 03:12:36     52s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.266800e+02um
[03/26 03:12:36     52s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:12:36     52s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:12:36     52s] (I)      
[03/26 03:12:36     52s] (I)      ============  Phase 1c Route ============
[03/26 03:12:36     52s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 03:12:36     52s] (I)      
[03/26 03:12:36     52s] (I)      ============  Phase 1d Route ============
[03/26 03:12:36     52s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 03:12:36     52s] (I)      
[03/26 03:12:36     52s] (I)      ============  Phase 1e Route ============
[03/26 03:12:36     52s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 03:12:36     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.266800e+02um
[03/26 03:12:36     52s] (I)      
[03/26 03:12:36     52s] (I)      ============  Phase 1l Route ============
[03/26 03:12:36     52s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:12:36     52s] (I)      Layer  2:       1616       193         0           0        1796    ( 0.00%) 
[03/26 03:12:36     52s] (I)      Layer  3:       1774       159         0           0        1890    ( 0.00%) 
[03/26 03:12:36     52s] (I)      Layer  4:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:12:36     52s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:12:36     52s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:12:36     52s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:12:36     52s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:12:36     52s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:12:36     52s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:12:36     52s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:12:36     52s] (I)      Total:         14031       352         0         737       15475    ( 4.55%) 
[03/26 03:12:36     52s] (I)      
[03/26 03:12:36     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:12:36     52s] [NR-eGR]                        OverCon            
[03/26 03:12:36     52s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:12:36     52s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:12:36     52s] [NR-eGR] ----------------------------------------------
[03/26 03:12:36     52s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR] ----------------------------------------------
[03/26 03:12:36     52s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     52s] [NR-eGR] 
[03/26 03:12:36     52s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] (I)      Updating congestion map
[03/26 03:12:36     52s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:12:36     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:12:36     52s] (I)      Running track assignment and export wires
[03/26 03:12:36     52s] (I)      Delete wires for 57 nets 
[03/26 03:12:36     52s] (I)      ============= Track Assignment ============
[03/26 03:12:36     52s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:12:36     52s] (I)      Run Multi-thread track assignment
[03/26 03:12:36     52s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] (I)      Started Export ( Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:12:36     52s] [NR-eGR] Total eGR-routed clock nets wire length: 70um, number of vias: 65
[03/26 03:12:36     52s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:36     52s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:12:36     52s] [NR-eGR] -----------------------------------
[03/26 03:12:36     52s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:12:36     52s] [NR-eGR]  Metal2   (2V)           280   191 
[03/26 03:12:36     52s] [NR-eGR]  Metal3   (3H)           285     0 
[03/26 03:12:36     52s] [NR-eGR]  Metal4   (4V)             0     0 
[03/26 03:12:36     52s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:12:36     52s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:12:36     52s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:12:36     52s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:12:36     52s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:12:36     52s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:12:36     52s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:12:36     52s] [NR-eGR] -----------------------------------
[03/26 03:12:36     52s] [NR-eGR]           Total          565   332 
[03/26 03:12:36     52s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:36     52s] [NR-eGR] Total half perimeter of net bounding box: 530um
[03/26 03:12:36     52s] [NR-eGR] Total length: 565um, number of vias: 332
[03/26 03:12:36     52s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:36     52s] (I)      == Layer wire length by net rule ==
[03/26 03:12:36     52s] (I)                       Default 
[03/26 03:12:36     52s] (I)      -------------------------
[03/26 03:12:36     52s] (I)       Metal1   (1H)       0um 
[03/26 03:12:36     52s] (I)       Metal2   (2V)     280um 
[03/26 03:12:36     52s] (I)       Metal3   (3H)     285um 
[03/26 03:12:36     52s] (I)       Metal4   (4V)       0um 
[03/26 03:12:36     52s] (I)       Metal5   (5H)       0um 
[03/26 03:12:36     52s] (I)       Metal6   (6V)       0um 
[03/26 03:12:36     52s] (I)       Metal7   (7H)       0um 
[03/26 03:12:36     52s] (I)       Metal8   (8V)       0um 
[03/26 03:12:36     52s] (I)       Metal9   (9H)       0um 
[03/26 03:12:36     52s] (I)       Metal10  (10V)      0um 
[03/26 03:12:36     52s] (I)       Metal11  (11H)      0um 
[03/26 03:12:36     52s] (I)      -------------------------
[03/26 03:12:36     52s] (I)                Total    565um 
[03/26 03:12:36     52s] (I)      == Layer via count by net rule ==
[03/26 03:12:36     52s] (I)                       Default 
[03/26 03:12:36     52s] (I)      -------------------------
[03/26 03:12:36     52s] (I)       Metal1   (1H)       141 
[03/26 03:12:36     52s] (I)       Metal2   (2V)       191 
[03/26 03:12:36     52s] (I)       Metal3   (3H)         0 
[03/26 03:12:36     52s] (I)       Metal4   (4V)         0 
[03/26 03:12:36     52s] (I)       Metal5   (5H)         0 
[03/26 03:12:36     52s] (I)       Metal6   (6V)         0 
[03/26 03:12:36     52s] (I)       Metal7   (7H)         0 
[03/26 03:12:36     52s] (I)       Metal8   (8V)         0 
[03/26 03:12:36     52s] (I)       Metal9   (9H)         0 
[03/26 03:12:36     52s] (I)       Metal10  (10V)        0 
[03/26 03:12:36     52s] (I)       Metal11  (11H)        0 
[03/26 03:12:36     52s] (I)      -------------------------
[03/26 03:12:36     52s] (I)                Total      332 
[03/26 03:12:36     52s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[03/26 03:12:36     52s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:36     52s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] [NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.21 MB )
[03/26 03:12:36     52s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:12:36     52s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:12:36     52s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] (I)       Early Global Route                             100.00%  643.91 sec  643.93 sec  0.02 sec  0.02 sec 
[03/26 03:12:36     52s] (I)       +-Early Global Route kernel                     87.86%  643.91 sec  643.93 sec  0.02 sec  0.02 sec 
[03/26 03:12:36     52s] (I)       | +-Import and model                            22.70%  643.91 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Create place DB                            1.02%  643.91 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | +-Import place data                        0.82%  643.91 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Read instances and placement           0.23%  643.91 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Read nets                              0.20%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Create route DB                           11.43%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | +-Import route data (1T)                  10.63%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Read blockages ( Layer 2-11 )          1.98%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | | +-Read routing blockages               0.01%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | | +-Read bump blockages                  0.01%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | | +-Read instance blockages              0.06%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | | +-Read PG blockages                    0.39%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | | | +-Allocate memory for PG via list    0.09%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | | +-Read clock blockages                 0.04%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | | +-Read other blockages                 0.04%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | | +-Read halo blockages                  0.01%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | | +-Read boundary cut boxes              0.00%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Read blackboxes                        0.02%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Read prerouted                         0.07%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Read nets                              0.17%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Set up via pillars                     0.04%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Initialize 3D grid graph               0.04%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Model blockage capacity                0.94%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | | +-Initialize 3D capacity               0.72%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Read aux data                              0.01%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Others data preparation                    0.06%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Create route kernel                        9.26%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | +-Global Routing                              34.15%  643.92 sec  643.93 sec  0.01 sec  0.01 sec 
[03/26 03:12:36     52s] (I)       | | +-Initialization                             0.11%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Net group 1                               31.17%  643.92 sec  643.92 sec  0.01 sec  0.01 sec 
[03/26 03:12:36     52s] (I)       | | | +-Generate topology                        0.14%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | +-Phase 1a                                 2.09%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Pattern routing (1T)                   1.67%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Add via demand to 2D                   0.06%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | +-Phase 1b                                 0.13%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | +-Phase 1c                                 0.03%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | +-Phase 1d                                 0.03%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | +-Phase 1e                                 0.24%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Route legalization                     0.01%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | +-Phase 1l                                26.79%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | | +-Layer assignment (1T)                 26.51%  643.92 sec  643.92 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | +-Export cong map                              0.76%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Export 2D cong map                         0.16%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | +-Extract Global 3D Wires                      0.06%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | +-Track Assignment (1T)                        3.64%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Initialization                             0.07%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Track Assignment Kernel                    3.00%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Free Memory                                0.01%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | +-Export                                       9.00%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Export DB wires                            0.95%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | +-Export all nets                          0.42%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | | +-Set wire vias                            0.12%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Report wirelength                          7.13%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Update net boxes                           0.23%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | | +-Update timing                              0.01%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)       | +-Postprocess design                           2.52%  643.93 sec  643.93 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)      ====================== Summary by functions ======================
[03/26 03:12:36     52s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:12:36     52s] (I)      ------------------------------------------------------------------
[03/26 03:12:36     52s] (I)        0  Early Global Route               100.00%  0.02 sec  0.02 sec 
[03/26 03:12:36     52s] (I)        1  Early Global Route kernel         87.86%  0.02 sec  0.02 sec 
[03/26 03:12:36     52s] (I)        2  Global Routing                    34.15%  0.01 sec  0.01 sec 
[03/26 03:12:36     52s] (I)        2  Import and model                  22.70%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        2  Export                             9.00%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        2  Track Assignment (1T)              3.64%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        2  Postprocess design                 2.52%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        2  Export cong map                    0.76%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        2  Extract Global 3D Wires            0.06%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Net group 1                       31.17%  0.01 sec  0.01 sec 
[03/26 03:12:36     52s] (I)        3  Create route DB                   11.43%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Create route kernel                9.26%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Report wirelength                  7.13%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Track Assignment Kernel            3.00%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Create place DB                    1.02%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Export DB wires                    0.95%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Update net boxes                   0.23%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Initialization                     0.18%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Export 2D cong map                 0.16%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Others data preparation            0.06%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        4  Phase 1l                          26.79%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        4  Import route data (1T)            10.63%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        4  Phase 1a                           2.09%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        4  Import place data                  0.82%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        4  Export all nets                    0.42%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        4  Phase 1e                           0.24%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        4  Generate topology                  0.14%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        4  Phase 1b                           0.13%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        4  Set wire vias                      0.12%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        4  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Layer assignment (1T)             26.51%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Read blockages ( Layer 2-11 )      1.98%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Pattern routing (1T)               1.67%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Model blockage capacity            0.94%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Read nets                          0.37%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Read instances and placement       0.23%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Read prerouted                     0.07%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Add via demand to 2D               0.06%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Set up via pillars                 0.04%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        6  Initialize 3D capacity             0.72%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        6  Read PG blockages                  0.39%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        6  Read instance blockages            0.06%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        6  Read clock blockages               0.04%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        6  Read other blockages               0.04%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        6  Read bump blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] (I)        7  Allocate memory for PG via list    0.09%  0.00 sec  0.00 sec 
[03/26 03:12:36     52s] Running post-eGR process
[03/26 03:12:36     52s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s] Legalization setup...
[03/26 03:12:36     52s] Using cell based legalization.
[03/26 03:12:36     52s] Initializing placement interface...
[03/26 03:12:36     52s]   Use check_library -place or consult logv if problems occur.
[03/26 03:12:36     52s]   Leaving CCOpt scope - Initializing placement interface...
[03/26 03:12:36     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:3321.8M, EPOCH TIME: 1742973156.323734
[03/26 03:12:36     52s] Processing tracks to init pin-track alignment.
[03/26 03:12:36     52s] z: 2, totalTracks: 1
[03/26 03:12:36     52s] z: 4, totalTracks: 1
[03/26 03:12:36     52s] z: 6, totalTracks: 1
[03/26 03:12:36     52s] z: 8, totalTracks: 1
[03/26 03:12:36     52s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:36     52s] Cell adder LLGs are deleted
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] # Building adder llgBox search-tree.
[03/26 03:12:36     52s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3321.8M, EPOCH TIME: 1742973156.325231
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3321.8M, EPOCH TIME: 1742973156.325889
[03/26 03:12:36     52s] Max number of tech site patterns supported in site array is 256.
[03/26 03:12:36     52s] Core basic site is CoreSite
[03/26 03:12:36     52s] After signature check, allow fast init is false, keep pre-filter is true.
[03/26 03:12:36     52s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/26 03:12:36     52s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 03:12:36     52s] SiteArray: use 12,288 bytes
[03/26 03:12:36     52s] SiteArray: current memory after site array memory allocation 3321.8M
[03/26 03:12:36     52s] SiteArray: FP blocked sites are writable
[03/26 03:12:36     52s] Keep-away cache is enable on metals: 1-11
[03/26 03:12:36     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:12:36     52s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3321.8M, EPOCH TIME: 1742973156.335647
[03/26 03:12:36     52s] Process 374 (called=72 computed=10) wires and vias for routing blockage analysis
[03/26 03:12:36     52s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3321.8M, EPOCH TIME: 1742973156.335708
[03/26 03:12:36     52s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 03:12:36     52s] Atter site array init, number of instance map data is 0.
[03/26 03:12:36     52s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.010, MEM:3321.8M, EPOCH TIME: 1742973156.335772
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:36     52s] OPERPROF:     Starting CMU at level 3, MEM:3321.8M, EPOCH TIME: 1742973156.335854
[03/26 03:12:36     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3321.8M, EPOCH TIME: 1742973156.335981
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:36     52s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3321.8M, EPOCH TIME: 1742973156.336013
[03/26 03:12:36     52s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3321.8M, EPOCH TIME: 1742973156.336023
[03/26 03:12:36     52s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3321.8M, EPOCH TIME: 1742973156.336052
[03/26 03:12:36     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3321.8MB).
[03/26 03:12:36     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3321.8M, EPOCH TIME: 1742973156.336093
[03/26 03:12:36     52s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s] Initializing placement interface done.
[03/26 03:12:36     52s] Leaving CCOpt scope - Cleaning up placement interface...
[03/26 03:12:36     52s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3321.8M, EPOCH TIME: 1742973156.336163
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3321.8M, EPOCH TIME: 1742973156.336753
[03/26 03:12:36     52s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s] Leaving CCOpt scope - Initializing placement interface...
[03/26 03:12:36     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:3321.8M, EPOCH TIME: 1742973156.342467
[03/26 03:12:36     52s] Processing tracks to init pin-track alignment.
[03/26 03:12:36     52s] z: 2, totalTracks: 1
[03/26 03:12:36     52s] z: 4, totalTracks: 1
[03/26 03:12:36     52s] z: 6, totalTracks: 1
[03/26 03:12:36     52s] z: 8, totalTracks: 1
[03/26 03:12:36     52s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:36     52s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3321.8M, EPOCH TIME: 1742973156.343448
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:36     52s] OPERPROF:     Starting CMU at level 3, MEM:3321.8M, EPOCH TIME: 1742973156.354338
[03/26 03:12:36     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3321.8M, EPOCH TIME: 1742973156.354532
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:36     52s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3321.8M, EPOCH TIME: 1742973156.354592
[03/26 03:12:36     52s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3321.8M, EPOCH TIME: 1742973156.354607
[03/26 03:12:36     52s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3321.8M, EPOCH TIME: 1742973156.354707
[03/26 03:12:36     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3321.8MB).
[03/26 03:12:36     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3321.8M, EPOCH TIME: 1742973156.354784
[03/26 03:12:36     52s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s] Set min layer with default ( 2 )
[03/26 03:12:36     52s] Set max layer with default ( 127 )
[03/26 03:12:36     52s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     52s] Min route layer (adjusted) = 2
[03/26 03:12:36     52s] Max route layer (adjusted) = 11
[03/26 03:12:36     52s] [PSP]    Load db... (mem=3.2M)
[03/26 03:12:36     52s] [PSP]    Read data from FE... (mem=3.2M)
[03/26 03:12:36     52s] (I)      Number of ignored instance 0
[03/26 03:12:36     52s] (I)      Number of inbound cells 0
[03/26 03:12:36     52s] (I)      Number of opened ILM blockages 0
[03/26 03:12:36     52s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/26 03:12:36     52s] (I)      numMoveCells=34, numMacros=0  numNoFlopBlockages=0  numPads=25  numMultiRowHeightInsts=0
[03/26 03:12:36     52s] (I)      cell height: 3420, count: 34
[03/26 03:12:36     52s] [PSP]    Done Read data from FE (cpu=0.000s, mem=3.2M)
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] [PSP]    Done Load db (cpu=0.000s, mem=3.2M)
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] [PSP]    Constructing placeable region... (mem=3.2M)
[03/26 03:12:36     52s] (I)      Constructing bin map
[03/26 03:12:36     52s] (I)      Initialize bin information with width=34200 height=34200
[03/26 03:12:36     52s] (I)      Done constructing bin map
[03/26 03:12:36     52s] [PSP]    Compute region effective width... (mem=3.2M)
[03/26 03:12:36     52s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=3.2M)
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] [PSP]    Done Constructing placeable region (cpu=0.000s, mem=3.2M)
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s] Validating CTS configuration...
[03/26 03:12:36     52s] Checking module port directions...
[03/26 03:12:36     52s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s] Non-default CCOpt properties:
[03/26 03:12:36     52s]   Public non-default CCOpt properties:
[03/26 03:12:36     52s]     buffer_cells is set for at least one object
[03/26 03:12:36     52s]     cts_merge_clock_gates is set for at least one object
[03/26 03:12:36     52s]     cts_merge_clock_logic is set for at least one object
[03/26 03:12:36     52s]     route_type is set for at least one object
[03/26 03:12:36     52s]     target_max_trans is set for at least one object
[03/26 03:12:36     52s]     target_max_trans_sdc is set for at least one object
[03/26 03:12:36     52s]   No private non-default CCOpt properties
[03/26 03:12:36     52s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:36     52s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:12:36     52s] eee: pegSigSF=1.070000
[03/26 03:12:36     52s] Initializing multi-corner capacitance tables ... 
[03/26 03:12:36     52s] Initializing multi-corner resistance tables ...
[03/26 03:12:36     52s] Creating RPSQ from WeeR and WRes ...
[03/26 03:12:36     52s] eee: Grid unit RC data computation started
[03/26 03:12:36     52s] eee: Grid unit RC data computation completed
[03/26 03:12:36     52s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:12:36     52s] eee: l=2 avDens=0.047909 usedTrk=16.384795 availTrk=342.000000 sigTrk=16.384795
[03/26 03:12:36     52s] eee: l=3 avDens=0.046329 usedTrk=16.678362 availTrk=360.000000 sigTrk=16.678362
[03/26 03:12:36     52s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:36     52s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:36     52s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:36     52s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:36     52s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:36     52s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:12:36     52s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:12:36     52s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:12:36     52s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:36     52s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:12:36     52s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:12:36     52s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 03:12:36     52s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 03:12:36     52s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 03:12:36     52s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 03:12:36     52s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 03:12:36     52s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 03:12:36     52s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 03:12:36     52s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 03:12:36     52s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 03:12:36     52s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 03:12:36     52s] eee: NetCapCache creation started. (Current Mem: 3321.797M) 
[03/26 03:12:36     52s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3321.797M) 
[03/26 03:12:36     52s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:12:36     52s] eee: Metal Layers Info:
[03/26 03:12:36     52s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:36     52s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:12:36     52s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:36     52s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:12:36     52s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:12:36     52s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:36     52s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:12:36     52s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:36     52s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:12:36     52s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:12:36     52s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:12:36     52s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:12:36     52s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:12:36     52s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:12:36     52s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:36     52s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:12:36     52s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:12:36     52s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:12:36     52s] eee: +----------------------------------------------------+
[03/26 03:12:36     52s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:12:36     52s] eee: +----------------------------------------------------+
[03/26 03:12:36     52s] eee: +----------------------------------------------------+
[03/26 03:12:36     52s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:12:36     52s] eee: +----------------------------------------------------+
[03/26 03:12:36     52s] Route type trimming info:
[03/26 03:12:36     52s]   No route type modifications were made.
[03/26 03:12:36     52s] End AAE Lib Interpolated Model. (MEM=2719.414062 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: CLKBUFX8
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: CLKBUFX6
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: CLKBUFX4
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: CLKBUFX3
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: CLKBUFX20
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: CLKBUFX2
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: CLKBUFX16
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: CLKBUFX12
[03/26 03:12:36     52s] Library trimming buffers in power domain auto-default and half-corner slow_delay:setup.late removed 0 of 8 cells
[03/26 03:12:36     52s] Original list had 8 cells:
[03/26 03:12:36     52s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[03/26 03:12:36     52s] Library trimming was not able to trim any cells:
[03/26 03:12:36     52s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: INVXL
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: INVX3
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: INVX2
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: INVX1
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: CLKINVX3
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: CLKINVX2
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: CLKINVX1
[03/26 03:12:36     52s] Library trimming inverters in power domain auto-default and half-corner slow_delay:setup.late removed 3 of 7 cells
[03/26 03:12:36     52s] Original list had 7 cells:
[03/26 03:12:36     52s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[03/26 03:12:36     52s] New trimmed list has 4 cells:
[03/26 03:12:36     52s] INVX3 INVX2 INVX1 INVXL 
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNTSCAX8
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNTSCAX6
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNTSCAX4
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNTSCAX3
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNTSCAX20
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNTSCAX2
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNTSCAX16
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNTSCAX12
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNCAX8
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNCAX6
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNCAX4
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNCAX3
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNCAX20
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNCAX2
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNCAX16
[03/26 03:12:36     52s] (I)      Filtering out regions for small cell: TLATNCAX12
[03/26 03:12:36     52s] Clock tree balancer configuration for clock_tree clk:
[03/26 03:12:36     52s] Non-default CCOpt properties:
[03/26 03:12:36     52s]   Public non-default CCOpt properties:
[03/26 03:12:36     52s]     cts_merge_clock_gates: true (default: false)
[03/26 03:12:36     52s]     cts_merge_clock_logic: true (default: false)
[03/26 03:12:36     52s]     route_type (leaf): default_route_type_leaf (default: default)
[03/26 03:12:36     52s]     route_type (top): default_route_type_nonleaf (default: default)
[03/26 03:12:36     52s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/26 03:12:36     52s]   No private non-default CCOpt properties
[03/26 03:12:36     52s] For power domain auto-default:
[03/26 03:12:36     52s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2
[03/26 03:12:36     52s]   Inverters:   INVX3 INVX2 INVX1 INVXL
[03/26 03:12:36     52s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2
[03/26 03:12:36     52s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2
[03/26 03:12:36     52s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 252.396um^2
[03/26 03:12:36     52s] Top Routing info:
[03/26 03:12:36     52s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:12:36     52s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/26 03:12:36     52s] Trunk Routing info:
[03/26 03:12:36     52s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:12:36     52s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/26 03:12:36     52s] Leaf Routing info:
[03/26 03:12:36     52s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:12:36     52s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/26 03:12:36     52s] For timing_corner slow_delay:setup, late and power domain auto-default:
[03/26 03:12:36     52s]   Slew time target (leaf):    0.100ns
[03/26 03:12:36     52s]   Slew time target (trunk):   0.100ns
[03/26 03:12:36     52s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/26 03:12:36     52s]   Buffer unit delay: 0.105ns
[03/26 03:12:36     52s]   Buffer max distance: 280.896um
[03/26 03:12:36     52s] Fastest wire driving cells and distances:
[03/26 03:12:36     52s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=280.896um, saturatedSlew=0.090ns, speed=1885.208um per ns, cellArea=29.221um^2 per 1000um}
[03/26 03:12:36     52s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
[03/26 03:12:36     52s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
[03/26 03:12:36     52s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Logic Sizing Table:
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] ----------------------------------------------------------
[03/26 03:12:36     52s] Cell    Instance count    Source    Eligible library cells
[03/26 03:12:36     52s] ----------------------------------------------------------
[03/26 03:12:36     52s]   (empty table)
[03/26 03:12:36     52s] ----------------------------------------------------------
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Clock tree balancer configuration for skew_group clk/sdc:
[03/26 03:12:36     52s]  Created from constraint modes: {[]}
[03/26 03:12:36     52s]   Sources:                     pin clk
[03/26 03:12:36     52s]   Total number of sinks:       25
[03/26 03:12:36     52s]   Delay constrained sinks:     25
[03/26 03:12:36     52s]   Constrains:                  default
[03/26 03:12:36     52s]   Non-leaf sinks:              0
[03/26 03:12:36     52s]   Ignore pins:                 0
[03/26 03:12:36     52s]  Timing corner slow_delay:setup.late:
[03/26 03:12:36     52s]   Skew target:                 0.105ns
[03/26 03:12:36     52s] Primary reporting skew groups are:
[03/26 03:12:36     52s] skew_group clk/sdc with 25 clock sinks
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Constraint summary
[03/26 03:12:36     52s] ==================
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Transition constraints are active in the following delay corners:
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] slow_delay:setup.late
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Cap constraints are active in the following delay corners:
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] slow_delay:setup.late
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Transition constraint summary:
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] --------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] Delay corner                       Target (ns)    Num pins    Target source    Clock tree(s)
[03/26 03:12:36     52s] --------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] slow_delay:setup.late (primary)         -            -              -                -
[03/26 03:12:36     52s]                -                      0.100          27       explicit         all
[03/26 03:12:36     52s] --------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Capacitance constraint summary:
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] -------------------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] Delay corner                       Limit (pF)    Num nets    Target source                Clock tree(s)
[03/26 03:12:36     52s] -------------------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] slow_delay:setup.late (primary)        -            -                    -                      -
[03/26 03:12:36     52s]                -                     0.250          1        library_or_sdc_constraint    all
[03/26 03:12:36     52s] -------------------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Clock DAG hash initial state: 13546773987383369078 14717377971444667692
[03/26 03:12:36     52s] CTS services accumulated run-time stats initial state:
[03/26 03:12:36     52s]   delay calculator: calls=6214, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:36     52s]   steiner router: calls=6215, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:36     52s] Clock DAG stats initial state:
[03/26 03:12:36     52s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:36     52s]   sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:36     52s]   misc counts      : r=1, pp=0, mci=0
[03/26 03:12:36     52s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:36     52s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:36     52s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:12:36     52s] UM:*                                                                   InitialState
[03/26 03:12:36     52s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:12:36     52s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Layer information for route type default_route_type_leaf:
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] ----------------------------------------------------------------------
[03/26 03:12:36     52s] Layer      Preferred    Route    Res.          Cap.          RC
[03/26 03:12:36     52s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/26 03:12:36     52s] ----------------------------------------------------------------------
[03/26 03:12:36     52s] Metal1     N            H          3.605         0.129         0.466
[03/26 03:12:36     52s] Metal2     N            V          3.302         0.157         0.520
[03/26 03:12:36     52s] Metal3     Y            H          3.274         0.157         0.513
[03/26 03:12:36     52s] Metal4     Y            V          3.302         0.156         0.516
[03/26 03:12:36     52s] Metal5     N            H          3.274         0.157         0.514
[03/26 03:12:36     52s] Metal6     N            V          3.302         0.144         0.475
[03/26 03:12:36     52s] Metal7     N            H          0.695         0.238         0.165
[03/26 03:12:36     52s] Metal8     N            V          0.695         0.223         0.155
[03/26 03:12:36     52s] Metal9     N            H          0.291         0.410         0.119
[03/26 03:12:36     52s] Metal10    N            V          0.153         0.226         0.035
[03/26 03:12:36     52s] Metal11    N            H          0.095         0.658         0.063
[03/26 03:12:36     52s] ----------------------------------------------------------------------
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:12:36     52s] Unshielded; Mask Constraint: 0; Source: route_type.
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Layer information for route type default_route_type_nonleaf:
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] ----------------------------------------------------------------------
[03/26 03:12:36     52s] Layer      Preferred    Route    Res.          Cap.          RC
[03/26 03:12:36     52s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/26 03:12:36     52s] ----------------------------------------------------------------------
[03/26 03:12:36     52s] Metal1     N            H          3.995         0.158         0.633
[03/26 03:12:36     52s] Metal2     N            V          3.808         0.173         0.660
[03/26 03:12:36     52s] Metal3     Y            H          3.965         0.175         0.694
[03/26 03:12:36     52s] Metal4     Y            V          3.808         0.173         0.657
[03/26 03:12:36     52s] Metal5     N            H          3.965         0.175         0.694
[03/26 03:12:36     52s] Metal6     N            V          3.808         0.165         0.628
[03/26 03:12:36     52s] Metal7     N            H          1.187         0.394         0.467
[03/26 03:12:36     52s] Metal8     N            V          1.080         0.371         0.400
[03/26 03:12:36     52s] Metal9     N            H          0.444         0.833         0.370
[03/26 03:12:36     52s] Metal10    N            V          0.159         0.343         0.054
[03/26 03:12:36     52s] Metal11    N            H          0.095         1.114         0.106
[03/26 03:12:36     52s] ----------------------------------------------------------------------
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:12:36     52s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Layer information for route type default_route_type_nonleaf:
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] ----------------------------------------------------------------------
[03/26 03:12:36     52s] Layer      Preferred    Route    Res.          Cap.          RC
[03/26 03:12:36     52s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/26 03:12:36     52s] ----------------------------------------------------------------------
[03/26 03:12:36     52s] Metal1     N            H          3.605         0.129         0.466
[03/26 03:12:36     52s] Metal2     N            V          3.302         0.157         0.520
[03/26 03:12:36     52s] Metal3     Y            H          3.274         0.157         0.513
[03/26 03:12:36     52s] Metal4     Y            V          3.302         0.156         0.516
[03/26 03:12:36     52s] Metal5     N            H          3.274         0.157         0.514
[03/26 03:12:36     52s] Metal6     N            V          3.302         0.144         0.475
[03/26 03:12:36     52s] Metal7     N            H          0.695         0.238         0.165
[03/26 03:12:36     52s] Metal8     N            V          0.695         0.223         0.155
[03/26 03:12:36     52s] Metal9     N            H          0.291         0.410         0.119
[03/26 03:12:36     52s] Metal10    N            V          0.153         0.226         0.035
[03/26 03:12:36     52s] Metal11    N            H          0.095         0.658         0.063
[03/26 03:12:36     52s] ----------------------------------------------------------------------
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Via selection for estimated routes (rule default):
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] ----------------------------------------------------------------------------
[03/26 03:12:36     52s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[03/26 03:12:36     52s] Range                                (Ohm)    (fF)     (fs)     Only
[03/26 03:12:36     52s] ----------------------------------------------------------------------------
[03/26 03:12:36     52s] Metal1-Metal2      M2_M1_VH          8.000    0.015    0.116    false
[03/26 03:12:36     52s] Metal2-Metal3      M3_M2_HH          8.000    0.011    0.085    false
[03/26 03:12:36     52s] Metal3-Metal4      M4_M3_VH          8.000    0.012    0.099    false
[03/26 03:12:36     52s] Metal4-Metal5      M5_M4_HH          8.000    0.011    0.085    false
[03/26 03:12:36     52s] Metal5-Metal6      M6_M5_VH          8.000    0.012    0.095    false
[03/26 03:12:36     52s] Metal6-Metal7      M7_M6_HV          2.000    0.015    0.030    false
[03/26 03:12:36     52s] Metal7-Metal8      M8_M7_VV          2.000    0.016    0.032    false
[03/26 03:12:36     52s] Metal8-Metal9      M9_M8_VH          0.530    0.017    0.009    false
[03/26 03:12:36     52s] Metal9-Metal10     M10_M9_VH         0.530    0.064    0.034    false
[03/26 03:12:36     52s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.033    0.002    false
[03/26 03:12:36     52s] ----------------------------------------------------------------------------
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] No ideal or dont_touch nets found in the clock tree
[03/26 03:12:36     52s] No dont_touch hnets found in the clock tree
[03/26 03:12:36     52s] No dont_touch hpins found in the clock network.
[03/26 03:12:36     52s] Checking for illegal sizes of clock logic instances...
[03/26 03:12:36     52s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Filtering reasons for cell type: inverter
[03/26 03:12:36     52s] =========================================
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] --------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] Clock trees    Power domain    Reason                         Library cells
[03/26 03:12:36     52s] --------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[03/26 03:12:36     52s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[03/26 03:12:36     52s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[03/26 03:12:36     52s] --------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/26 03:12:36     52s] CCOpt configuration status: all checks passed.
[03/26 03:12:36     52s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/26 03:12:36     52s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/26 03:12:36     52s]   No exclusion drivers are needed.
[03/26 03:12:36     52s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/26 03:12:36     52s] Antenna diode management...
[03/26 03:12:36     52s]   Found 0 antenna diodes in the clock trees.
[03/26 03:12:36     52s]   
[03/26 03:12:36     52s] Antenna diode management done.
[03/26 03:12:36     52s] Adding driver cells for primary IOs...
[03/26 03:12:36     52s] Adding driver cells for primary IOs done.
[03/26 03:12:36     52s] Adding driver cells for primary IOs...
[03/26 03:12:36     52s] Adding driver cells for primary IOs done.
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] ----------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] CCOpt reported the following when adding drivers below input ports and above output ports     
[03/26 03:12:36     52s] ----------------------------------------------------------------------------------------------
[03/26 03:12:36     52s]   (empty table)
[03/26 03:12:36     52s] ----------------------------------------------------------------------------------------------
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Adding driver cell for primary IO roots...
[03/26 03:12:36     52s] Adding driver cell for primary IO roots done.
[03/26 03:12:36     52s] Maximizing clock DAG abstraction...
[03/26 03:12:36     52s]   Removing clock DAG drivers
[03/26 03:12:36     52s] Maximizing clock DAG abstraction done.
[03/26 03:12:36     52s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/26 03:12:36     52s] Synthesizing clock trees...
[03/26 03:12:36     52s]   Preparing To Balance...
[03/26 03:12:36     52s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/26 03:12:36     52s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3378.5M, EPOCH TIME: 1742973156.685241
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3378.5M, EPOCH TIME: 1742973156.686200
[03/26 03:12:36     52s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s]   Leaving CCOpt scope - Initializing placement interface...
[03/26 03:12:36     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:3378.5M, EPOCH TIME: 1742973156.686293
[03/26 03:12:36     52s] Processing tracks to init pin-track alignment.
[03/26 03:12:36     52s] z: 2, totalTracks: 1
[03/26 03:12:36     52s] z: 4, totalTracks: 1
[03/26 03:12:36     52s] z: 6, totalTracks: 1
[03/26 03:12:36     52s] z: 8, totalTracks: 1
[03/26 03:12:36     52s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:36     52s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3378.5M, EPOCH TIME: 1742973156.687570
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:36     52s] OPERPROF:     Starting CMU at level 3, MEM:3378.5M, EPOCH TIME: 1742973156.697949
[03/26 03:12:36     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3378.5M, EPOCH TIME: 1742973156.698109
[03/26 03:12:36     52s] 
[03/26 03:12:36     52s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:36     52s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3378.5M, EPOCH TIME: 1742973156.698158
[03/26 03:12:36     52s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3378.5M, EPOCH TIME: 1742973156.698172
[03/26 03:12:36     52s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3378.5M, EPOCH TIME: 1742973156.698206
[03/26 03:12:36     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3378.5MB).
[03/26 03:12:36     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3378.5M, EPOCH TIME: 1742973156.698249
[03/26 03:12:36     52s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s]   Merging duplicate siblings in DAG...
[03/26 03:12:36     52s]     Clock DAG hash before merging: 13546773987383369078 14717377971444667692
[03/26 03:12:36     52s]     CTS services accumulated run-time stats before merging:
[03/26 03:12:36     52s]       delay calculator: calls=6214, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:36     52s]       steiner router: calls=6215, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:36     52s]     Clock DAG stats before merging:
[03/26 03:12:36     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:36     52s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:36     52s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:36     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:36     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:36     52s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:12:36     52s] UM:*                                                                   before merging
[03/26 03:12:36     52s]     Resynthesising clock tree into netlist...
[03/26 03:12:36     52s]       Reset timing graph...
[03/26 03:12:36     52s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     52s]       Reset timing graph done.
[03/26 03:12:36     52s]     Resynthesising clock tree into netlist done.
[03/26 03:12:36     52s]     Merging duplicate clock dag driver clones in DAG...
[03/26 03:12:36     52s]     Merging duplicate clock dag driver clones in DAG done.
[03/26 03:12:36     52s]     
[03/26 03:12:36     52s]     Disconnecting clock tree from netlist...
[03/26 03:12:36     52s]     Disconnecting clock tree from netlist done.
[03/26 03:12:36     52s]   Merging duplicate siblings in DAG done.
[03/26 03:12:36     52s]   Applying movement limits...
[03/26 03:12:36     52s]   Applying movement limits done.
[03/26 03:12:36     52s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s]   CCOpt::Phase::Construction...
[03/26 03:12:36     52s]   Stage::Clustering...
[03/26 03:12:36     52s]   Clustering...
[03/26 03:12:36     52s]     Clock DAG hash before 'Clustering': 13546773987383369078 14717377971444667692
[03/26 03:12:36     52s]     CTS services accumulated run-time stats before 'Clustering':
[03/26 03:12:36     52s]       delay calculator: calls=6214, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:36     52s]       steiner router: calls=6215, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:36     52s]     Initialize for clustering...
[03/26 03:12:36     52s]     Clock DAG hash before clustering: 13546773987383369078 14717377971444667692
[03/26 03:12:36     52s]     CTS services accumulated run-time stats before clustering:
[03/26 03:12:36     52s]       delay calculator: calls=6214, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:36     52s]       steiner router: calls=6215, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:36     52s]     Clock DAG stats before clustering:
[03/26 03:12:36     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:36     52s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:36     52s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:36     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:36     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:36     52s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:12:36     52s] UM:*                                                                   before clustering
[03/26 03:12:36     52s]     Computing max distances from locked parents...
[03/26 03:12:36     52s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/26 03:12:36     52s]     Computing max distances from locked parents done.
[03/26 03:12:36     52s]     Preplacing multi-input logics...
[03/26 03:12:36     52s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s]     Computing optimal clock node locations...
[03/26 03:12:36     52s]     : End AAE Lib Interpolated Model. (MEM=2728.425781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:36     52s] ...20% ...40% ...60% ...80% ...100% 
[03/26 03:12:36     52s]     Optimal path computation stats:
[03/26 03:12:36     52s]       Successful          : 0
[03/26 03:12:36     52s]       Unsuccessful        : 0
[03/26 03:12:36     52s]       Immovable           : 1
[03/26 03:12:36     52s]       lockedParentLocation: 0
[03/26 03:12:36     52s]       Region hash         : e4d0d11cb7a6f7ec
[03/26 03:12:36     52s]     Unsuccessful details:
[03/26 03:12:36     52s]     
[03/26 03:12:36     52s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s]     Bottom-up phase...
[03/26 03:12:36     52s]     Clustering bottom-up starting from leaves...
[03/26 03:12:36     52s]       Clustering clock_tree clk...
[03/26 03:12:36     52s]       Clustering clock_tree clk done.
[03/26 03:12:36     52s]     Clustering bottom-up starting from leaves done.
[03/26 03:12:36     52s]     Rebuilding the clock tree after clustering...
[03/26 03:12:36     52s]     Rebuilding the clock tree after clustering done.
[03/26 03:12:36     52s]     Clock DAG hash after bottom-up phase: 13546773987383369078 14717377971444667692
[03/26 03:12:36     52s]     CTS services accumulated run-time stats after bottom-up phase:
[03/26 03:12:36     52s]       delay calculator: calls=6215, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:36     52s]       steiner router: calls=6216, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:36     52s]     Clock DAG stats after bottom-up phase:
[03/26 03:12:36     52s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:36     52s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:36     52s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:36     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:36     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:36     52s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:12:36     52s] UM:*                                                                   after bottom-up phase
[03/26 03:12:36     52s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     52s]     Legalizing clock trees...
[03/26 03:12:36     52s]     Resynthesising clock tree into netlist...
[03/26 03:12:36     52s]       Reset timing graph...
[03/26 03:12:36     52s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     52s]       Reset timing graph done.
[03/26 03:12:36     52s]     Resynthesising clock tree into netlist done.
[03/26 03:12:36     52s]     Commiting net attributes....
[03/26 03:12:36     52s]     Commiting net attributes. done.
[03/26 03:12:36     52s]     Leaving CCOpt scope - ClockRefiner...
[03/26 03:12:36     52s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3397.6M, EPOCH TIME: 1742973156.770579
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3397.6M, EPOCH TIME: 1742973156.771214
[03/26 03:12:36     52s]     Assigned high priority to 25 instances.
[03/26 03:12:36     52s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[03/26 03:12:36     52s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[03/26 03:12:36     52s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3397.6M, EPOCH TIME: 1742973156.776518
[03/26 03:12:36     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3397.6M, EPOCH TIME: 1742973156.776551
[03/26 03:12:36     52s] Processing tracks to init pin-track alignment.
[03/26 03:12:36     52s] z: 2, totalTracks: 1
[03/26 03:12:36     52s] z: 4, totalTracks: 1
[03/26 03:12:36     52s] z: 6, totalTracks: 1
[03/26 03:12:36     52s] z: 8, totalTracks: 1
[03/26 03:12:36     52s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:36     52s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3397.6M, EPOCH TIME: 1742973156.777787
[03/26 03:12:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:36     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:36     53s] OPERPROF:       Starting CMU at level 4, MEM:3397.6M, EPOCH TIME: 1742973156.788485
[03/26 03:12:36     53s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3397.6M, EPOCH TIME: 1742973156.788664
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:36     53s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.011, REAL:0.011, MEM:3397.6M, EPOCH TIME: 1742973156.788719
[03/26 03:12:36     53s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3397.6M, EPOCH TIME: 1742973156.788731
[03/26 03:12:36     53s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3397.6M, EPOCH TIME: 1742973156.788763
[03/26 03:12:36     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3397.6MB).
[03/26 03:12:36     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3397.6M, EPOCH TIME: 1742973156.788798
[03/26 03:12:36     53s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3397.6M, EPOCH TIME: 1742973156.788808
[03/26 03:12:36     53s] TDRefine: refinePlace mode is spiral
[03/26 03:12:36     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.3
[03/26 03:12:36     53s] OPERPROF: Starting Refine-Place at level 1, MEM:3397.6M, EPOCH TIME: 1742973156.788844
[03/26 03:12:36     53s] *** Starting refinePlace (0:00:53.0 mem=3397.6M) ***
[03/26 03:12:36     53s] Total net bbox length = 5.305e+02 (2.666e+02 2.639e+02) (ext = 2.961e+02)
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:36     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:36     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:36     53s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3397.6M, EPOCH TIME: 1742973156.789033
[03/26 03:12:36     53s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3397.6M, EPOCH TIME: 1742973156.789057
[03/26 03:12:36     53s] Set min layer with default ( 2 )
[03/26 03:12:36     53s] Set max layer with default ( 127 )
[03/26 03:12:36     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     53s] Min route layer (adjusted) = 2
[03/26 03:12:36     53s] Max route layer (adjusted) = 11
[03/26 03:12:36     53s] Set min layer with default ( 2 )
[03/26 03:12:36     53s] Set max layer with default ( 127 )
[03/26 03:12:36     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     53s] Min route layer (adjusted) = 2
[03/26 03:12:36     53s] Max route layer (adjusted) = 11
[03/26 03:12:36     53s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3397.6M, EPOCH TIME: 1742973156.791214
[03/26 03:12:36     53s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3397.6M, EPOCH TIME: 1742973156.791245
[03/26 03:12:36     53s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3397.6M, EPOCH TIME: 1742973156.791258
[03/26 03:12:36     53s] Starting refinePlace ...
[03/26 03:12:36     53s] Set min layer with default ( 2 )
[03/26 03:12:36     53s] Set max layer with default ( 127 )
[03/26 03:12:36     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     53s] Min route layer (adjusted) = 2
[03/26 03:12:36     53s] Max route layer (adjusted) = 11
[03/26 03:12:36     53s] One DDP V2 for no tweak run.
[03/26 03:12:36     53s] Set min layer with default ( 2 )
[03/26 03:12:36     53s] Set max layer with default ( 127 )
[03/26 03:12:36     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     53s] Min route layer (adjusted) = 2
[03/26 03:12:36     53s] Max route layer (adjusted) = 11
[03/26 03:12:36     53s] DDP initSite1 nrRow 9 nrJob 9
[03/26 03:12:36     53s] DDP markSite nrRow 9 nrJob 9
[03/26 03:12:36     53s] ** Cut row section cpu time 0:00:00.0.
[03/26 03:12:36     53s]  ** Cut row section real time 0:00:00.0.
[03/26 03:12:36     53s]    Spread Effort: high, standalone mode, useDDP on.
[03/26 03:12:36     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3413.6MB) @(0:00:53.0 - 0:00:53.0).
[03/26 03:12:36     53s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:36     53s] wireLenOptFixPriorityInst 25 inst fixed
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s]  Info: 0 filler has been deleted!
[03/26 03:12:36     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:12:36     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:36     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:36     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3389.6MB) @(0:00:53.0 - 0:00:53.0).
[03/26 03:12:36     53s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:36     53s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:36     53s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3389.6MB
[03/26 03:12:36     53s] Statistics of distance of Instance movement in refine placement:
[03/26 03:12:36     53s]   maximum (X+Y) =         0.00 um
[03/26 03:12:36     53s]   mean    (X+Y) =         0.00 um
[03/26 03:12:36     53s] Summary Report:
[03/26 03:12:36     53s] Instances move: 0 (out of 34 movable)
[03/26 03:12:36     53s] Instances flipped: 0
[03/26 03:12:36     53s] Mean displacement: 0.00 um
[03/26 03:12:36     53s] Max displacement: 0.00 um 
[03/26 03:12:36     53s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:12:36     53s] Total instances moved : 0
[03/26 03:12:36     53s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.008, REAL:0.006, MEM:3389.6M, EPOCH TIME: 1742973156.797571
[03/26 03:12:36     53s] Total net bbox length = 5.305e+02 (2.666e+02 2.639e+02) (ext = 2.961e+02)
[03/26 03:12:36     53s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3389.6MB
[03/26 03:12:36     53s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3389.6MB) @(0:00:53.0 - 0:00:53.0).
[03/26 03:12:36     53s] *** Finished refinePlace (0:00:53.0 mem=3389.6M) ***
[03/26 03:12:36     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.3
[03/26 03:12:36     53s] OPERPROF: Finished Refine-Place at level 1, CPU:0.010, REAL:0.009, MEM:3389.6M, EPOCH TIME: 1742973156.797672
[03/26 03:12:36     53s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3389.6M, EPOCH TIME: 1742973156.797693
[03/26 03:12:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3389.6M, EPOCH TIME: 1742973156.798263
[03/26 03:12:36     53s]     ClockRefiner summary
[03/26 03:12:36     53s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:12:36     53s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[03/26 03:12:36     53s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:12:36     53s]     Revert refine place priority changes on 0 instances.
[03/26 03:12:36     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:3389.6M, EPOCH TIME: 1742973156.803704
[03/26 03:12:36     53s] Processing tracks to init pin-track alignment.
[03/26 03:12:36     53s] z: 2, totalTracks: 1
[03/26 03:12:36     53s] z: 4, totalTracks: 1
[03/26 03:12:36     53s] z: 6, totalTracks: 1
[03/26 03:12:36     53s] z: 8, totalTracks: 1
[03/26 03:12:36     53s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:36     53s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3389.6M, EPOCH TIME: 1742973156.804838
[03/26 03:12:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:36     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:36     53s] OPERPROF:     Starting CMU at level 3, MEM:3389.6M, EPOCH TIME: 1742973156.815607
[03/26 03:12:36     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3389.6M, EPOCH TIME: 1742973156.815790
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:36     53s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3389.6M, EPOCH TIME: 1742973156.815848
[03/26 03:12:36     53s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3389.6M, EPOCH TIME: 1742973156.815860
[03/26 03:12:36     53s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3389.6M, EPOCH TIME: 1742973156.815887
[03/26 03:12:36     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3389.6MB).
[03/26 03:12:36     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3389.6M, EPOCH TIME: 1742973156.815923
[03/26 03:12:36     53s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     53s]     Disconnecting clock tree from netlist...
[03/26 03:12:36     53s]     Disconnecting clock tree from netlist done.
[03/26 03:12:36     53s]     Leaving CCOpt scope - Cleaning up placement interface...
[03/26 03:12:36     53s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3389.6M, EPOCH TIME: 1742973156.816097
[03/26 03:12:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3389.6M, EPOCH TIME: 1742973156.816692
[03/26 03:12:36     53s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     53s]     Leaving CCOpt scope - Initializing placement interface...
[03/26 03:12:36     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:3389.6M, EPOCH TIME: 1742973156.816771
[03/26 03:12:36     53s] Processing tracks to init pin-track alignment.
[03/26 03:12:36     53s] z: 2, totalTracks: 1
[03/26 03:12:36     53s] z: 4, totalTracks: 1
[03/26 03:12:36     53s] z: 6, totalTracks: 1
[03/26 03:12:36     53s] z: 8, totalTracks: 1
[03/26 03:12:36     53s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:36     53s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3389.6M, EPOCH TIME: 1742973156.817828
[03/26 03:12:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:36     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:36     53s] OPERPROF:     Starting CMU at level 3, MEM:3389.6M, EPOCH TIME: 1742973156.828212
[03/26 03:12:36     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3389.6M, EPOCH TIME: 1742973156.828324
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:36     53s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3389.6M, EPOCH TIME: 1742973156.828373
[03/26 03:12:36     53s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3389.6M, EPOCH TIME: 1742973156.828388
[03/26 03:12:36     53s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3389.6M, EPOCH TIME: 1742973156.828418
[03/26 03:12:36     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3389.6MB).
[03/26 03:12:36     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3389.6M, EPOCH TIME: 1742973156.828453
[03/26 03:12:36     53s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     53s]     Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:12:36     53s] End AAE Lib Interpolated Model. (MEM=2729.960938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:36     53s]     Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     53s]     
[03/26 03:12:36     53s]     Clock tree legalization - Histogram:
[03/26 03:12:36     53s]     ====================================
[03/26 03:12:36     53s]     
[03/26 03:12:36     53s]     --------------------------------
[03/26 03:12:36     53s]     Movement (um)    Number of cells
[03/26 03:12:36     53s]     --------------------------------
[03/26 03:12:36     53s]       (empty table)
[03/26 03:12:36     53s]     --------------------------------
[03/26 03:12:36     53s]     
[03/26 03:12:36     53s]     
[03/26 03:12:36     53s]     Clock tree legalization - There are no Movements:
[03/26 03:12:36     53s]     =================================================
[03/26 03:12:36     53s]     
[03/26 03:12:36     53s]     ---------------------------------------------
[03/26 03:12:36     53s]     Movement (um)    Desired     Achieved    Node
[03/26 03:12:36     53s]                      location    location    
[03/26 03:12:36     53s]     ---------------------------------------------
[03/26 03:12:36     53s]       (empty table)
[03/26 03:12:36     53s]     ---------------------------------------------
[03/26 03:12:36     53s]     
[03/26 03:12:36     53s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:12:36     53s]     Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:12:36     53s]     Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     53s]     Clock DAG hash after 'Clustering': 13546773987383369078 14717377971444667692
[03/26 03:12:36     53s]     CTS services accumulated run-time stats after 'Clustering':
[03/26 03:12:36     53s]       delay calculator: calls=6217, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:36     53s]       steiner router: calls=6218, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:36     53s]     Clock DAG stats after 'Clustering':
[03/26 03:12:36     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:36     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:36     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:36     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:36     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:36     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:36     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:36     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.990um, total=72.990um
[03/26 03:12:36     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:36     53s]     Clock DAG net violations after 'Clustering': none
[03/26 03:12:36     53s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/26 03:12:36     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:36     53s]     Primary reporting skew groups after 'Clustering':
[03/26 03:12:36     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.102, kur=0.375], skew [0.000 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[03/26 03:12:36     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:36     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:36     53s]     Skew group summary after 'Clustering':
[03/26 03:12:36     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.102, kur=0.375], skew [0.000 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[03/26 03:12:36     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:36     53s]   Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   Post-Clustering Statistics Report
[03/26 03:12:36     53s]   =================================
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   Fanout Statistics:
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   ----------------------------------------------------------------------------
[03/26 03:12:36     53s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/26 03:12:36     53s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/26 03:12:36     53s]   ----------------------------------------------------------------------------
[03/26 03:12:36     53s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[03/26 03:12:36     53s]   Leaf          1      25.000      25        25        0.000      {1 <= 26}
[03/26 03:12:36     53s]   ----------------------------------------------------------------------------
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   Clustering Failure Statistics:
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   --------------------------------
[03/26 03:12:36     53s]   Net Type    Clusters    Clusters
[03/26 03:12:36     53s]               Tried       Failed
[03/26 03:12:36     53s]   --------------------------------
[03/26 03:12:36     53s]     (empty table)
[03/26 03:12:36     53s]   --------------------------------
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   Clustering Partition Statistics:
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   ----------------------------------------------------------------------------------
[03/26 03:12:36     53s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[03/26 03:12:36     53s]               Fraction    Fraction    Count        Size    Size    Size    Size
[03/26 03:12:36     53s]   ----------------------------------------------------------------------------------
[03/26 03:12:36     53s]     (empty table)
[03/26 03:12:36     53s]   ----------------------------------------------------------------------------------
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   Longest 5 runtime clustering solutions:
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   ----------------------------------------------------------------------------
[03/26 03:12:36     53s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[03/26 03:12:36     53s]   ----------------------------------------------------------------------------
[03/26 03:12:36     53s]   1544.195       25         0                  1          clk           clk
[03/26 03:12:36     53s]   ----------------------------------------------------------------------------
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   Bottom-up runtime statistics:
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   -----------------------------------------------------
[03/26 03:12:36     53s]   Mean        Min         Max         Std. Dev    Count
[03/26 03:12:36     53s]   -----------------------------------------------------
[03/26 03:12:36     53s]   1544.195    1544.195    1544.195     0.000         1
[03/26 03:12:36     53s]   -----------------------------------------------------
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   
[03/26 03:12:36     53s]   Looking for fanout violations...
[03/26 03:12:36     53s]   Looking for fanout violations done.
[03/26 03:12:36     53s]   CongRepair After Initial Clustering...
[03/26 03:12:36     53s]   Reset timing graph...
[03/26 03:12:36     53s] Ignoring AAE DB Resetting ...
[03/26 03:12:36     53s]   Reset timing graph done.
[03/26 03:12:36     53s]   Leaving CCOpt scope - Early Global Route...
[03/26 03:12:36     53s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3389.6M, EPOCH TIME: 1742973156.833862
[03/26 03:12:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25).
[03/26 03:12:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] Cell adder LLGs are deleted
[03/26 03:12:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] # Resetting pin-track-align track data.
[03/26 03:12:36     53s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3389.6M, EPOCH TIME: 1742973156.834393
[03/26 03:12:36     53s]   Clock implementation routing...
[03/26 03:12:36     53s] Net route status summary:
[03/26 03:12:36     53s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:36     53s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:36     53s]     Routing using eGR only...
[03/26 03:12:36     53s]       Early Global Route - eGR only step...
[03/26 03:12:36     53s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[03/26 03:12:36     53s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[03/26 03:12:36     53s] (ccopt eGR): Start to route 1 all nets
[03/26 03:12:36     53s] (I)      Running eGR regular flow
[03/26 03:12:36     53s] Running assign ptn pin
[03/26 03:12:36     53s] Running config msv constraints
[03/26 03:12:36     53s] Running pre-eGR process
[03/26 03:12:36     53s] [PSP]    Started Early Global Route ( Curr Mem: 3.21 MB )
[03/26 03:12:36     53s] (I)      Initializing eGR engine (clean)
[03/26 03:12:36     53s] Set min layer with default ( 2 )
[03/26 03:12:36     53s] Set max layer with default ( 127 )
[03/26 03:12:36     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     53s] Min route layer (adjusted) = 2
[03/26 03:12:36     53s] Max route layer (adjusted) = 11
[03/26 03:12:36     53s] (I)      clean place blk overflow:
[03/26 03:12:36     53s] (I)      H : enabled 1.00 0
[03/26 03:12:36     53s] (I)      V : enabled 1.00 0
[03/26 03:12:36     53s] (I)      Initializing eGR engine (clean)
[03/26 03:12:36     53s] Set min layer with default ( 2 )
[03/26 03:12:36     53s] Set max layer with default ( 127 )
[03/26 03:12:36     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     53s] Min route layer (adjusted) = 2
[03/26 03:12:36     53s] Max route layer (adjusted) = 11
[03/26 03:12:36     53s] (I)      clean place blk overflow:
[03/26 03:12:36     53s] (I)      H : enabled 1.00 0
[03/26 03:12:36     53s] (I)      V : enabled 1.00 0
[03/26 03:12:36     53s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.21 MB )
[03/26 03:12:36     53s] (I)      Running eGR Cong Clean flow
[03/26 03:12:36     53s] (I)      # wire layers (front) : 12
[03/26 03:12:36     53s] (I)      # wire layers (back)  : 0
[03/26 03:12:36     53s] (I)      min wire layer : 1
[03/26 03:12:36     53s] (I)      max wire layer : 11
[03/26 03:12:36     53s] (I)      # cut layers (front) : 11
[03/26 03:12:36     53s] (I)      # cut layers (back)  : 0
[03/26 03:12:36     53s] (I)      min cut layer : 1
[03/26 03:12:36     53s] (I)      max cut layer : 10
[03/26 03:12:36     53s] (I)      ================================ Layers ================================
[03/26 03:12:36     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     53s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:12:36     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     53s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:12:36     53s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     53s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     53s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     53s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     53s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     53s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     53s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     53s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     53s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:12:36     53s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:12:36     53s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     53s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:12:36     53s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:12:36     53s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:12:36     53s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     53s] (I)      Started Import and model ( Curr Mem: 3.21 MB )
[03/26 03:12:36     53s] (I)      == Non-default Options ==
[03/26 03:12:36     53s] (I)      Clean congestion better                            : true
[03/26 03:12:36     53s] (I)      Estimate vias on DPT layer                         : true
[03/26 03:12:36     53s] (I)      Rerouting rounds                                   : 10
[03/26 03:12:36     53s] (I)      Clean congestion layer assignment rounds           : 3
[03/26 03:12:36     53s] (I)      Layer constraints as soft constraints              : true
[03/26 03:12:36     53s] (I)      Soft top layer                                     : true
[03/26 03:12:36     53s] (I)      Skip prospective layer relax nets                  : true
[03/26 03:12:36     53s] (I)      Better NDR handling                                : true
[03/26 03:12:36     53s] (I)      Improved NDR modeling in LA                        : true
[03/26 03:12:36     53s] (I)      Routing cost fix for NDR handling                  : true
[03/26 03:12:36     53s] (I)      Block tracks for preroutes                         : true
[03/26 03:12:36     53s] (I)      Assign IRoute by net group key                     : true
[03/26 03:12:36     53s] (I)      Block unroutable channels                          : true
[03/26 03:12:36     53s] (I)      Block unroutable channels 3D                       : true
[03/26 03:12:36     53s] (I)      Bound layer relaxed segment wl                     : true
[03/26 03:12:36     53s] (I)      Blocked pin reach length threshold                 : 2
[03/26 03:12:36     53s] (I)      Check blockage within NDR space in TA              : true
[03/26 03:12:36     53s] (I)      Skip must join for term with via pillar            : true
[03/26 03:12:36     53s] (I)      Model find APA for IO pin                          : true
[03/26 03:12:36     53s] (I)      On pin location for off pin term                   : true
[03/26 03:12:36     53s] (I)      Handle EOL spacing                                 : true
[03/26 03:12:36     53s] (I)      Merge PG vias by gap                               : true
[03/26 03:12:36     53s] (I)      Maximum routing layer                              : 11
[03/26 03:12:36     53s] (I)      Top routing layer                                  : 11
[03/26 03:12:36     53s] (I)      Ignore routing layer                               : true
[03/26 03:12:36     53s] (I)      Route selected nets only                           : true
[03/26 03:12:36     53s] (I)      Refine MST                                         : true
[03/26 03:12:36     53s] (I)      Honor PRL                                          : true
[03/26 03:12:36     53s] (I)      Strong congestion aware                            : true
[03/26 03:12:36     53s] (I)      Improved initial location for IRoutes              : true
[03/26 03:12:36     53s] (I)      Multi panel TA                                     : true
[03/26 03:12:36     53s] (I)      Penalize wire overlap                              : true
[03/26 03:12:36     53s] (I)      Expand small instance blockage                     : true
[03/26 03:12:36     53s] (I)      Reduce via in TA                                   : true
[03/26 03:12:36     53s] (I)      SS-aware routing                                   : true
[03/26 03:12:36     53s] (I)      Improve tree edge sharing                          : true
[03/26 03:12:36     53s] (I)      Improve 2D via estimation                          : true
[03/26 03:12:36     53s] (I)      Refine Steiner tree                                : true
[03/26 03:12:36     53s] (I)      Build spine tree                                   : true
[03/26 03:12:36     53s] (I)      Model pass through capacity                        : true
[03/26 03:12:36     53s] (I)      Extend blockages by a half GCell                   : true
[03/26 03:12:36     53s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[03/26 03:12:36     53s] (I)      Consider pin shapes                                : true
[03/26 03:12:36     53s] (I)      Consider pin shapes for all nodes                  : true
[03/26 03:12:36     53s] (I)      Consider NR APA                                    : true
[03/26 03:12:36     53s] (I)      Consider IO pin shape                              : true
[03/26 03:12:36     53s] (I)      Fix pin connection bug                             : true
[03/26 03:12:36     53s] (I)      Consider layer RC for local wires                  : true
[03/26 03:12:36     53s] (I)      Honor layer constraint                             : true
[03/26 03:12:36     53s] (I)      Route to clock mesh pin                            : true
[03/26 03:12:36     53s] (I)      LA-aware pin escape length                         : 2
[03/26 03:12:36     53s] (I)      Connect multiple ports                             : true
[03/26 03:12:36     53s] (I)      Split for must join                                : true
[03/26 03:12:36     53s] (I)      Number of threads                                  : 1
[03/26 03:12:36     53s] (I)      Routing effort level                               : 10000
[03/26 03:12:36     53s] (I)      Prefer layer length threshold                      : 8
[03/26 03:12:36     53s] (I)      Overflow penalty cost                              : 10
[03/26 03:12:36     53s] (I)      A-star cost                                        : 0.300000
[03/26 03:12:36     53s] (I)      Misalignment cost                                  : 10.000000
[03/26 03:12:36     53s] (I)      Threshold for short IRoute                         : 6
[03/26 03:12:36     53s] (I)      Via cost during post routing                       : 1.000000
[03/26 03:12:36     53s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/26 03:12:36     53s] (I)      Source-to-sink ratio                               : 0.300000
[03/26 03:12:36     53s] (I)      Scenic ratio bound                                 : 3.000000
[03/26 03:12:36     53s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/26 03:12:36     53s] (I)      Net layer relax scenic ratio                       : 1.250000
[03/26 03:12:36     53s] (I)      Layer demotion scenic scale                        : 1.000000
[03/26 03:12:36     53s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/26 03:12:36     53s] (I)      PG-aware similar topology routing                  : true
[03/26 03:12:36     53s] (I)      Maze routing via cost fix                          : true
[03/26 03:12:36     53s] (I)      Apply PRL on PG terms                              : true
[03/26 03:12:36     53s] (I)      Apply PRL on obs objects                           : true
[03/26 03:12:36     53s] (I)      Handle range-type spacing rules                    : true
[03/26 03:12:36     53s] (I)      PG gap threshold multiplier                        : 10.000000
[03/26 03:12:36     53s] (I)      Parallel spacing query fix                         : true
[03/26 03:12:36     53s] (I)      Force source to root IR                            : true
[03/26 03:12:36     53s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/26 03:12:36     53s] (I)      Multi-pass Schedule                                : {{} {} {}}
[03/26 03:12:36     53s] (I)      Route tie net to shape                             : auto
[03/26 03:12:36     53s] (I)      Do not relax to DPT layer                          : true
[03/26 03:12:36     53s] (I)      No DPT in post routing                             : true
[03/26 03:12:36     53s] (I)      Modeling PG via merging fix                        : true
[03/26 03:12:36     53s] (I)      Shield aware TA                                    : true
[03/26 03:12:36     53s] (I)      Strong shield aware TA                             : true
[03/26 03:12:36     53s] (I)      Overflow calculation fix in LA                     : true
[03/26 03:12:36     53s] (I)      Post routing fix                                   : true
[03/26 03:12:36     53s] (I)      Strong post routing                                : true
[03/26 03:12:36     53s] (I)      Violation on path threshold                        : 1
[03/26 03:12:36     53s] (I)      Pass through capacity modeling                     : true
[03/26 03:12:36     53s] (I)      Read layer and via RC                              : true
[03/26 03:12:36     53s] (I)      Select the non-relaxed segments in post routing stage : true
[03/26 03:12:36     53s] (I)      Select term pin box for io pin                     : true
[03/26 03:12:36     53s] (I)      Penalize NDR sharing                               : true
[03/26 03:12:36     53s] (I)      Enable special modeling                            : false
[03/26 03:12:36     53s] (I)      Keep fixed segments                                : true
[03/26 03:12:36     53s] (I)      Reorder net groups by key                          : true
[03/26 03:12:36     53s] (I)      Increase net scenic ratio                          : true
[03/26 03:12:36     53s] (I)      Method to set GCell size                           : row
[03/26 03:12:36     53s] (I)      Connect multiple ports and must join fix           : true
[03/26 03:12:36     53s] (I)      Avoid high resistance layers                       : true
[03/26 03:12:36     53s] (I)      Segment length threshold                           : 1
[03/26 03:12:36     53s] (I)      Model find APA for IO pin fix                      : true
[03/26 03:12:36     53s] (I)      Avoid connecting non-metal layers                  : true
[03/26 03:12:36     53s] (I)      Use track pitch for NDR                            : true
[03/26 03:12:36     53s] (I)      Decide max and min layer to relax with layer difference : true
[03/26 03:12:36     53s] (I)      Handle non-default track width                     : false
[03/26 03:12:36     53s] (I)      Block unroutable channels fix                      : true
[03/26 03:12:36     53s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:12:36     53s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:12:36     53s] (I)      ============== Pin Summary ==============
[03/26 03:12:36     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:36     53s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:12:36     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:36     53s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:12:36     53s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:12:36     53s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:12:36     53s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:36     53s] (I)      Custom ignore net properties:
[03/26 03:12:36     53s] (I)      1 : NotLegal
[03/26 03:12:36     53s] (I)      2 : NotSelected
[03/26 03:12:36     53s] (I)      Default ignore net properties:
[03/26 03:12:36     53s] (I)      1 : Special
[03/26 03:12:36     53s] (I)      2 : Analog
[03/26 03:12:36     53s] (I)      3 : Fixed
[03/26 03:12:36     53s] (I)      4 : Skipped
[03/26 03:12:36     53s] (I)      5 : MixedSignal
[03/26 03:12:36     53s] (I)      Prerouted net properties:
[03/26 03:12:36     53s] (I)      1 : NotLegal
[03/26 03:12:36     53s] (I)      2 : Special
[03/26 03:12:36     53s] (I)      3 : Analog
[03/26 03:12:36     53s] (I)      4 : Fixed
[03/26 03:12:36     53s] (I)      5 : Skipped
[03/26 03:12:36     53s] (I)      6 : MixedSignal
[03/26 03:12:36     53s] [NR-eGR] Early global route reroute 1 out of 57 routable nets
[03/26 03:12:36     53s] (I)      Use row-based GCell size
[03/26 03:12:36     53s] (I)      Use row-based GCell align
[03/26 03:12:36     53s] (I)      layer 0 area = 80000
[03/26 03:12:36     53s] (I)      layer 1 area = 80000
[03/26 03:12:36     53s] (I)      layer 2 area = 80000
[03/26 03:12:36     53s] (I)      layer 3 area = 80000
[03/26 03:12:36     53s] (I)      layer 4 area = 80000
[03/26 03:12:36     53s] (I)      layer 5 area = 80000
[03/26 03:12:36     53s] (I)      layer 6 area = 80000
[03/26 03:12:36     53s] (I)      layer 7 area = 80000
[03/26 03:12:36     53s] (I)      layer 8 area = 80000
[03/26 03:12:36     53s] (I)      layer 9 area = 400000
[03/26 03:12:36     53s] (I)      layer 10 area = 400000
[03/26 03:12:36     53s] (I)      GCell unit size   : 3420
[03/26 03:12:36     53s] (I)      GCell multiplier  : 1
[03/26 03:12:36     53s] (I)      GCell row height  : 3420
[03/26 03:12:36     53s] (I)      Actual row height : 3420
[03/26 03:12:36     53s] (I)      GCell align ref   : 10000 10260
[03/26 03:12:36     53s] [NR-eGR] Track table information for default rule: 
[03/26 03:12:36     53s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:12:36     53s] (I)      ==================== Default via =====================
[03/26 03:12:36     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:36     53s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/26 03:12:36     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:36     53s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/26 03:12:36     53s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/26 03:12:36     53s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/26 03:12:36     53s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/26 03:12:36     53s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/26 03:12:36     53s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/26 03:12:36     53s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/26 03:12:36     53s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/26 03:12:36     53s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/26 03:12:36     53s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/26 03:12:36     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:36     53s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:12:36     53s] [NR-eGR] Read 738 PG shapes
[03/26 03:12:36     53s] [NR-eGR] Read 0 clock shapes
[03/26 03:12:36     53s] [NR-eGR] Read 0 other shapes
[03/26 03:12:36     53s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:12:36     53s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:12:36     53s] [NR-eGR] #Instance Blockages : 0
[03/26 03:12:36     53s] [NR-eGR] #PG Blockages       : 738
[03/26 03:12:36     53s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:12:36     53s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:12:36     53s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:12:36     53s] [NR-eGR] #Other Blockages    : 0
[03/26 03:12:36     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:12:36     53s] [NR-eGR] #prerouted nets         : 0
[03/26 03:12:36     53s] [NR-eGR] #prerouted special nets : 0
[03/26 03:12:36     53s] [NR-eGR] #prerouted wires        : 0
[03/26 03:12:36     53s] [NR-eGR] Read 57 nets ( ignored 56 )
[03/26 03:12:36     53s] (I)        Front-side 57 ( ignored 56 )
[03/26 03:12:36     53s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:12:36     53s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:12:36     53s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[03/26 03:12:36     53s] [NR-eGR] #via pillars        : 0
[03/26 03:12:36     53s] [NR-eGR] #must join all port : 0
[03/26 03:12:36     53s] [NR-eGR] #multiple ports     : 0
[03/26 03:12:36     53s] [NR-eGR] #has must join      : 0
[03/26 03:12:36     53s] (I)      dcls route internal nets
[03/26 03:12:36     53s] (I)      dcls route interface nets
[03/26 03:12:36     53s] (I)      dcls route common nets
[03/26 03:12:36     53s] (I)      Reading macro buffers
[03/26 03:12:36     53s] (I)      Number of macro buffers: 0
[03/26 03:12:36     53s] (I)      =========== RC Report:  ============
[03/26 03:12:36     53s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:12:36     53s] (I)      ------------------------------------
[03/26 03:12:36     53s] (I)        Metal2         3.302        0.157 
[03/26 03:12:36     53s] (I)        Metal3         3.274        0.157 
[03/26 03:12:36     53s] (I)        Metal4         3.302        0.156 
[03/26 03:12:36     53s] (I)        Metal5         3.274        0.157 
[03/26 03:12:36     53s] (I)        Metal6         3.302        0.144 
[03/26 03:12:36     53s] (I)        Metal7         0.695        0.238 
[03/26 03:12:36     53s] (I)        Metal8         0.695        0.223 
[03/26 03:12:36     53s] (I)        Metal9         0.291        0.410 
[03/26 03:12:36     53s] (I)       Metal10         0.153        0.226 
[03/26 03:12:36     53s] (I)       Metal11         0.095        0.658 
[03/26 03:12:36     53s] (I)      =========== RC Report:  ============
[03/26 03:12:36     53s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:12:36     53s] (I)      ------------------------------------
[03/26 03:12:36     53s] (I)        Metal2         3.808        0.173 
[03/26 03:12:36     53s] (I)        Metal3         3.965        0.175 
[03/26 03:12:36     53s] (I)        Metal4         3.808        0.173 
[03/26 03:12:36     53s] (I)        Metal5         3.965        0.175 
[03/26 03:12:36     53s] (I)        Metal6         3.808        0.165 
[03/26 03:12:36     53s] (I)        Metal7         1.187        0.394 
[03/26 03:12:36     53s] (I)        Metal8         1.080        0.371 
[03/26 03:12:36     53s] (I)        Metal9         0.444        0.833 
[03/26 03:12:36     53s] (I)       Metal10         0.159        0.343 
[03/26 03:12:36     53s] (I)       Metal11         0.095        1.114 
[03/26 03:12:36     53s] (I)      early_global_route_priority property id does not exist.
[03/26 03:12:36     53s] (I)      Read Num Blocks=1092  Num Prerouted Wires=0  Num CS=0
[03/26 03:12:36     53s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 2 (H) : #blockages 195 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 4 (H) : #blockages 195 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 6 (H) : #blockages 195 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 8 (H) : #blockages 225 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 9 (V) : #blockages 68 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 10 (H) : #blockages 54 : #preroutes 0
[03/26 03:12:36     53s] (I)      Moved 1 terms for better access 
[03/26 03:12:36     53s] (I)      Number of ignored nets                =     56
[03/26 03:12:36     53s] (I)      Number of connected nets              =      0
[03/26 03:12:36     53s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 03:12:36     53s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:12:36     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:12:36     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:12:36     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:12:36     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:12:36     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:12:36     53s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[03/26 03:12:36     53s] (I)      Ndr track 0 does not exist
[03/26 03:12:36     53s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:12:36     53s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:12:36     53s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:12:36     53s] (I)      Site width          :   400  (dbu)
[03/26 03:12:36     53s] (I)      Row height          :  3420  (dbu)
[03/26 03:12:36     53s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:12:36     53s] (I)      GCell width         :  3420  (dbu)
[03/26 03:12:36     53s] (I)      GCell height        :  3420  (dbu)
[03/26 03:12:36     53s] (I)      Grid                :    15    15    11
[03/26 03:12:36     53s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:12:36     53s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:12:36     53s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:12:36     53s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:12:36     53s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:12:36     53s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:12:36     53s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:12:36     53s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:12:36     53s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:12:36     53s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:12:36     53s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:12:36     53s] (I)      --------------------------------------------------------
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] [NR-eGR] ============ Routing rule table ============
[03/26 03:12:36     53s] [NR-eGR] Rule id: 0  Rule name:   Nets: 1
[03/26 03:12:36     53s] [NR-eGR] ========================================
[03/26 03:12:36     53s] [NR-eGR] 
[03/26 03:12:36     53s] (I)      ======== NDR :  =========
[03/26 03:12:36     53s] (I)      +--------------+--------+
[03/26 03:12:36     53s] (I)      |           ID |      0 |
[03/26 03:12:36     53s] (I)      |      Default |     no |
[03/26 03:12:36     53s] (I)      |  Clk Special |     no |
[03/26 03:12:36     53s] (I)      | Hard spacing |     no |
[03/26 03:12:36     53s] (I)      |    NDR track | (none) |
[03/26 03:12:36     53s] (I)      |      NDR via | (none) |
[03/26 03:12:36     53s] (I)      |  Extra space |      1 |
[03/26 03:12:36     53s] (I)      |      Shields |      0 |
[03/26 03:12:36     53s] (I)      |   Demand (H) |      2 |
[03/26 03:12:36     53s] (I)      |   Demand (V) |      2 |
[03/26 03:12:36     53s] (I)      |        #Nets |      1 |
[03/26 03:12:36     53s] (I)      +--------------+--------+
[03/26 03:12:36     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:36     53s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:12:36     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:36     53s] (I)      |  Metal2    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal3    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal4    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal5    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal6    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal7    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal8    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal9    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:36     53s] (I)      | Metal10    440      400   2000     1000      2      1      1    200    100        yes |
[03/26 03:12:36     53s] (I)      | Metal11    440      400   1900      950      2      1      1    200    100        yes |
[03/26 03:12:36     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:36     53s] (I)      =============== Blocked Tracks ===============
[03/26 03:12:36     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:36     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:12:36     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:36     53s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:12:36     53s] (I)      |     2 |    1980 |      820 |        41.41% |
[03/26 03:12:36     53s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:12:36     53s] (I)      |     4 |    1980 |      820 |        41.41% |
[03/26 03:12:36     53s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:12:36     53s] (I)      |     6 |    1980 |      820 |        41.41% |
[03/26 03:12:36     53s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:12:36     53s] (I)      |     8 |    1980 |      820 |        41.41% |
[03/26 03:12:36     53s] (I)      |     9 |    2025 |      508 |        25.09% |
[03/26 03:12:36     53s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:12:36     53s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:12:36     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:36     53s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.21 MB )
[03/26 03:12:36     53s] (I)      Reset routing kernel
[03/26 03:12:36     53s] (I)      Started Global Routing ( Curr Mem: 3.21 MB )
[03/26 03:12:36     53s] (I)      totalPins=26  totalGlobalPin=26 (100.00%)
[03/26 03:12:36     53s] (I)      ================= Net Group Info =================
[03/26 03:12:36     53s] (I)      +----+----------------+--------------+-----------+
[03/26 03:12:36     53s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[03/26 03:12:36     53s] (I)      +----+----------------+--------------+-----------+
[03/26 03:12:36     53s] (I)      |  1 |              1 |    Metal3(3) | Metal4(4) |
[03/26 03:12:36     53s] (I)      +----+----------------+--------------+-----------+
[03/26 03:12:36     53s] (I)      total 2D Cap : 3481 = (1874 H, 1607 V)
[03/26 03:12:36     53s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[03/26 03:12:36     53s] (I)      init route region map
[03/26 03:12:36     53s] (I)      #blocked GCells = 0
[03/26 03:12:36     53s] (I)      #regions = 1
[03/26 03:12:36     53s] (I)      init safety region map
[03/26 03:12:36     53s] (I)      #blocked GCells = 0
[03/26 03:12:36     53s] (I)      #regions = 1
[03/26 03:12:36     53s] (I)      Adjusted 0 GCells for pin access
[03/26 03:12:36     53s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1a Route ============
[03/26 03:12:36     53s] (I)      Usage: 38 = (18 H, 20 V) = (0.96% H, 1.24% V) = (3.078e+01um H, 3.420e+01um V)
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1b Route ============
[03/26 03:12:36     53s] (I)      Usage: 38 = (18 H, 20 V) = (0.96% H, 1.24% V) = (3.078e+01um H, 3.420e+01um V)
[03/26 03:12:36     53s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1c Route ============
[03/26 03:12:36     53s] (I)      Usage: 38 = (18 H, 20 V) = (0.96% H, 1.24% V) = (3.078e+01um H, 3.420e+01um V)
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1d Route ============
[03/26 03:12:36     53s] (I)      Usage: 38 = (18 H, 20 V) = (0.96% H, 1.24% V) = (3.078e+01um H, 3.420e+01um V)
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1e Route ============
[03/26 03:12:36     53s] (I)      Usage: 38 = (18 H, 20 V) = (0.96% H, 1.24% V) = (3.078e+01um H, 3.420e+01um V)
[03/26 03:12:36     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1f Route ============
[03/26 03:12:36     53s] (I)      Usage: 38 = (18 H, 20 V) = (0.96% H, 1.24% V) = (3.078e+01um H, 3.420e+01um V)
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1g Route ============
[03/26 03:12:36     53s] (I)      Usage: 38 = (18 H, 20 V) = (0.96% H, 1.24% V) = (3.078e+01um H, 3.420e+01um V)
[03/26 03:12:36     53s] (I)      #Nets         : 1
[03/26 03:12:36     53s] (I)      #Relaxed nets : 0
[03/26 03:12:36     53s] (I)      Wire length   : 38
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1h Route ============
[03/26 03:12:36     53s] (I)      Usage: 38 = (18 H, 20 V) = (0.96% H, 1.24% V) = (3.078e+01um H, 3.420e+01um V)
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1l Route ============
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:12:36     53s] [NR-eGR]                        OverCon            
[03/26 03:12:36     53s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:12:36     53s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:12:36     53s] [NR-eGR] ----------------------------------------------
[03/26 03:12:36     53s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR] ----------------------------------------------
[03/26 03:12:36     53s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR] 
[03/26 03:12:36     53s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.21 MB )
[03/26 03:12:36     53s] (I)      Updating congestion map
[03/26 03:12:36     53s] (I)      total 2D Cap : 15156 = (7822 H, 7334 V)
[03/26 03:12:36     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:12:36     53s] (I)      Running track assignment and export wires
[03/26 03:12:36     53s] (I)      Delete wires for 1 nets 
[03/26 03:12:36     53s] (I)      ============= Track Assignment ============
[03/26 03:12:36     53s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.21 MB )
[03/26 03:12:36     53s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:12:36     53s] (I)      Run Multi-thread track assignment
[03/26 03:12:36     53s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.22 MB )
[03/26 03:12:36     53s] (I)      Started Export ( Curr Mem: 3.22 MB )
[03/26 03:12:36     53s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:12:36     53s] [NR-eGR] Total eGR-routed clock nets wire length: 73um, number of vias: 63
[03/26 03:12:36     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:36     53s] [NR-eGR] Report for selected net(s) only.
[03/26 03:12:36     53s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:12:36     53s] [NR-eGR] -----------------------------------
[03/26 03:12:36     53s] [NR-eGR]  Metal1   (1H)             0    26 
[03/26 03:12:36     53s] [NR-eGR]  Metal2   (2V)            31    34 
[03/26 03:12:36     53s] [NR-eGR]  Metal3   (3H)            32     3 
[03/26 03:12:36     53s] [NR-eGR]  Metal4   (4V)            10     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:12:36     53s] [NR-eGR] -----------------------------------
[03/26 03:12:36     53s] [NR-eGR]           Total           73    63 
[03/26 03:12:36     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:36     53s] [NR-eGR] Total half perimeter of net bounding box: 32um
[03/26 03:12:36     53s] [NR-eGR] Total length: 73um, number of vias: 63
[03/26 03:12:36     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:36     53s] [NR-eGR] Total routed clock nets wire length: 73um, number of vias: 63
[03/26 03:12:36     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:36     53s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:12:36     53s] [NR-eGR] -----------------------------------
[03/26 03:12:36     53s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:12:36     53s] [NR-eGR]  Metal2   (2V)           278   186 
[03/26 03:12:36     53s] [NR-eGR]  Metal3   (3H)           280     3 
[03/26 03:12:36     53s] [NR-eGR]  Metal4   (4V)            10     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:12:36     53s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:12:36     53s] [NR-eGR] -----------------------------------
[03/26 03:12:36     53s] [NR-eGR]           Total          569   330 
[03/26 03:12:36     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:36     53s] [NR-eGR] Total half perimeter of net bounding box: 530um
[03/26 03:12:36     53s] [NR-eGR] Total length: 569um, number of vias: 330
[03/26 03:12:36     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:36     53s] (I)      == Layer wire length by net rule ==
[03/26 03:12:36     53s] (I)                       Default 
[03/26 03:12:36     53s] (I)      -------------------------
[03/26 03:12:36     53s] (I)       Metal1   (1H)       0um 
[03/26 03:12:36     53s] (I)       Metal2   (2V)     278um 
[03/26 03:12:36     53s] (I)       Metal3   (3H)     280um 
[03/26 03:12:36     53s] (I)       Metal4   (4V)      10um 
[03/26 03:12:36     53s] (I)       Metal5   (5H)       0um 
[03/26 03:12:36     53s] (I)       Metal6   (6V)       0um 
[03/26 03:12:36     53s] (I)       Metal7   (7H)       0um 
[03/26 03:12:36     53s] (I)       Metal8   (8V)       0um 
[03/26 03:12:36     53s] (I)       Metal9   (9H)       0um 
[03/26 03:12:36     53s] (I)       Metal10  (10V)      0um 
[03/26 03:12:36     53s] (I)       Metal11  (11H)      0um 
[03/26 03:12:36     53s] (I)      -------------------------
[03/26 03:12:36     53s] (I)                Total    569um 
[03/26 03:12:36     53s] (I)      == Layer via count by net rule ==
[03/26 03:12:36     53s] (I)                       Default 
[03/26 03:12:36     53s] (I)      -------------------------
[03/26 03:12:36     53s] (I)       Metal1   (1H)       141 
[03/26 03:12:36     53s] (I)       Metal2   (2V)       186 
[03/26 03:12:36     53s] (I)       Metal3   (3H)         3 
[03/26 03:12:36     53s] (I)       Metal4   (4V)         0 
[03/26 03:12:36     53s] (I)       Metal5   (5H)         0 
[03/26 03:12:36     53s] (I)       Metal6   (6V)         0 
[03/26 03:12:36     53s] (I)       Metal7   (7H)         0 
[03/26 03:12:36     53s] (I)       Metal8   (8V)         0 
[03/26 03:12:36     53s] (I)       Metal9   (9H)         0 
[03/26 03:12:36     53s] (I)       Metal10  (10V)        0 
[03/26 03:12:36     53s] (I)       Metal11  (11H)        0 
[03/26 03:12:36     53s] (I)      -------------------------
[03/26 03:12:36     53s] (I)                Total      330 
[03/26 03:12:36     53s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.22 MB )
[03/26 03:12:36     53s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:36     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.22 MB )
[03/26 03:12:36     53s] [NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.22 MB )
[03/26 03:12:36     53s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:12:36     53s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:12:36     53s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:12:36     53s] (I)       Early Global Route                             100.00%  644.46 sec  644.48 sec  0.02 sec  0.02 sec 
[03/26 03:12:36     53s] (I)       +-Early Global Route kernel                     86.25%  644.46 sec  644.48 sec  0.01 sec  0.01 sec 
[03/26 03:12:36     53s] (I)       | +-Import and model                            34.09%  644.47 sec  644.47 sec  0.01 sec  0.01 sec 
[03/26 03:12:36     53s] (I)       | | +-Create place DB                            1.14%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Import place data                        0.93%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Read instances and placement           0.27%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Read nets                              0.24%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Create route DB                           20.32%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Import route data (1T)                  17.53%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Read blockages ( Layer 2-11 )          2.84%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | | +-Read routing blockages               0.01%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | | +-Read bump blockages                  0.01%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | | +-Read instance blockages              0.07%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | | +-Read PG blockages                    0.86%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | | | +-Allocate memory for PG via list    0.13%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | | +-Read clock blockages                 0.05%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | | +-Read other blockages                 0.04%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | | +-Read halo blockages                  0.01%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | | +-Read boundary cut boxes              0.01%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Read blackboxes                        0.03%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Read prerouted                         0.11%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Read nets                              0.14%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Set up via pillars                     0.02%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Set up RC info                         2.83%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Initialize 3D grid graph               0.10%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Model blockage capacity                1.44%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | | +-Initialize 3D capacity               1.15%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Move terms for access (1T)             0.17%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Read aux data                              0.01%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Others data preparation                    0.07%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Create route kernel                       11.49%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | +-Global Routing                              10.75%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Initialization                             0.09%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Net group 1                                7.52%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Generate topology                        0.48%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Phase 1a                                 2.24%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Pattern routing (1T)                   1.91%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Phase 1b                                 0.10%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Phase 1c                                 0.03%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Phase 1d                                 0.04%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Phase 1e                                 0.49%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Route legalization                     0.21%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Phase 1f                                 0.03%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Phase 1g                                 0.44%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Post Routing                           0.20%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Phase 1h                                 0.32%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Post Routing                           0.10%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Phase 1l                                 0.54%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | | +-Layer assignment (1T)                  0.30%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | +-Export cong map                              0.74%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Export 2D cong map                         0.19%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | +-Extract Global 3D Wires                      0.02%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | +-Track Assignment (1T)                        3.98%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Initialization                             0.06%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Track Assignment Kernel                    3.05%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Free Memory                                0.01%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | +-Export                                      16.27%  644.47 sec  644.48 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Export DB wires                            0.64%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Export all nets                          0.14%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | | +-Set wire vias                            0.04%  644.47 sec  644.47 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Report wirelength                         13.49%  644.47 sec  644.48 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Update net boxes                           1.16%  644.48 sec  644.48 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | | +-Update timing                              0.01%  644.48 sec  644.48 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)       | +-Postprocess design                           1.72%  644.48 sec  644.48 sec  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)      ====================== Summary by functions ======================
[03/26 03:12:36     53s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:12:36     53s] (I)      ------------------------------------------------------------------
[03/26 03:12:36     53s] (I)        0  Early Global Route               100.00%  0.02 sec  0.02 sec 
[03/26 03:12:36     53s] (I)        1  Early Global Route kernel         86.25%  0.01 sec  0.01 sec 
[03/26 03:12:36     53s] (I)        2  Import and model                  34.09%  0.01 sec  0.01 sec 
[03/26 03:12:36     53s] (I)        2  Export                            16.27%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        2  Global Routing                    10.75%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        2  Track Assignment (1T)              3.98%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        2  Postprocess design                 1.72%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        2  Export cong map                    0.74%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        2  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Create route DB                   20.32%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Report wirelength                 13.49%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Create route kernel               11.49%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Net group 1                        7.52%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Track Assignment Kernel            3.05%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Update net boxes                   1.16%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Create place DB                    1.14%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Export DB wires                    0.64%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Export 2D cong map                 0.19%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Initialization                     0.16%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Others data preparation            0.07%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Import route data (1T)            17.53%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Phase 1a                           2.24%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Import place data                  0.93%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Phase 1l                           0.54%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Phase 1e                           0.49%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Generate topology                  0.48%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Phase 1g                           0.44%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Phase 1h                           0.32%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Export all nets                    0.14%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Phase 1b                           0.10%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Set wire vias                      0.04%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Phase 1d                           0.04%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        4  Phase 1f                           0.03%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Read blockages ( Layer 2-11 )      2.84%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Set up RC info                     2.83%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Pattern routing (1T)               1.91%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Model blockage capacity            1.44%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Read nets                          0.38%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Layer assignment (1T)              0.30%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Post Routing                       0.30%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Read instances and placement       0.27%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Route legalization                 0.21%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Move terms for access (1T)         0.17%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Read prerouted                     0.11%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Initialize 3D grid graph           0.10%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        6  Initialize 3D capacity             1.15%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        6  Read PG blockages                  0.86%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        6  Read instance blockages            0.07%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        6  Read clock blockages               0.05%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        6  Read other blockages               0.04%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        6  Legalize Blockage Violations       0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        6  Read bump blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        6  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] (I)        7  Allocate memory for PG via list    0.13%  0.00 sec  0.00 sec 
[03/26 03:12:36     53s] Running post-eGR process
[03/26 03:12:36     53s]       Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:36     53s]     Routing using eGR only done.
[03/26 03:12:36     53s] Net route status summary:
[03/26 03:12:36     53s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:36     53s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] CCOPT: Done with clock implementation routing.
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s]   Clock implementation routing done.
[03/26 03:12:36     53s]   Fixed 1 wires.
[03/26 03:12:36     53s]   CCOpt: Starting congestion repair using flow wrapper...
[03/26 03:12:36     53s]     Congestion Repair...
[03/26 03:12:36     53s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:00:53.1/0:13:38.8 (0.1), mem = 3330.6M
[03/26 03:12:36     53s] Info: Enable timing driven in postCTS congRepair.
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] *** Start incrementalPlace ***
[03/26 03:12:36     53s] User Input Parameters:
[03/26 03:12:36     53s] - Congestion Driven    : On
[03/26 03:12:36     53s] - Timing Driven        : On
[03/26 03:12:36     53s] - Area-Violation Based : On
[03/26 03:12:36     53s] - Start Rollback Level : -5
[03/26 03:12:36     53s] - Legalized            : On
[03/26 03:12:36     53s] - Window Based         : Off
[03/26 03:12:36     53s] - eDen incr mode       : Off
[03/26 03:12:36     53s] - Small incr mode      : Off
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3330.6M, EPOCH TIME: 1742973156.893602
[03/26 03:12:36     53s] Enable eGR PG blockage caching
[03/26 03:12:36     53s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3330.6M, EPOCH TIME: 1742973156.893632
[03/26 03:12:36     53s] no activity file in design. spp won't run.
[03/26 03:12:36     53s] Effort level <high> specified for reg2reg path_group
[03/26 03:12:36     53s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/26 03:12:36     53s] No Views given, use default active views for adaptive view pruning
[03/26 03:12:36     53s] Active views:
[03/26 03:12:36     53s]   setup
[03/26 03:12:36     53s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3347.9M, EPOCH TIME: 1742973156.919048
[03/26 03:12:36     53s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:3347.9M, EPOCH TIME: 1742973156.919922
[03/26 03:12:36     53s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3347.9M, EPOCH TIME: 1742973156.919954
[03/26 03:12:36     53s] Starting Early Global Route congestion estimation: mem = 3347.9M
[03/26 03:12:36     53s] (I)      Initializing eGR engine (regular)
[03/26 03:12:36     53s] Set min layer with default ( 2 )
[03/26 03:12:36     53s] Set max layer with default ( 127 )
[03/26 03:12:36     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     53s] Min route layer (adjusted) = 2
[03/26 03:12:36     53s] Max route layer (adjusted) = 11
[03/26 03:12:36     53s] (I)      clean place blk overflow:
[03/26 03:12:36     53s] (I)      H : enabled 1.00 0
[03/26 03:12:36     53s] (I)      V : enabled 1.00 0
[03/26 03:12:36     53s] (I)      Initializing eGR engine (regular)
[03/26 03:12:36     53s] Set min layer with default ( 2 )
[03/26 03:12:36     53s] Set max layer with default ( 127 )
[03/26 03:12:36     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:36     53s] Min route layer (adjusted) = 2
[03/26 03:12:36     53s] Max route layer (adjusted) = 11
[03/26 03:12:36     53s] (I)      clean place blk overflow:
[03/26 03:12:36     53s] (I)      H : enabled 1.00 0
[03/26 03:12:36     53s] (I)      V : enabled 1.00 0
[03/26 03:12:36     53s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.24 MB )
[03/26 03:12:36     53s] (I)      Running eGR Regular flow
[03/26 03:12:36     53s] (I)      # wire layers (front) : 12
[03/26 03:12:36     53s] (I)      # wire layers (back)  : 0
[03/26 03:12:36     53s] (I)      min wire layer : 1
[03/26 03:12:36     53s] (I)      max wire layer : 11
[03/26 03:12:36     53s] (I)      # cut layers (front) : 11
[03/26 03:12:36     53s] (I)      # cut layers (back)  : 0
[03/26 03:12:36     53s] (I)      min cut layer : 1
[03/26 03:12:36     53s] (I)      max cut layer : 10
[03/26 03:12:36     53s] (I)      ================================ Layers ================================
[03/26 03:12:36     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     53s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:12:36     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     53s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:12:36     53s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     53s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     53s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     53s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     53s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     53s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     53s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:36     53s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:36     53s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:12:36     53s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:12:36     53s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:12:36     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     53s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:12:36     53s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:12:36     53s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:12:36     53s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:12:36     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:36     53s] (I)      Started Import and model ( Curr Mem: 3.24 MB )
[03/26 03:12:36     53s] (I)      == Non-default Options ==
[03/26 03:12:36     53s] (I)      Maximum routing layer                              : 11
[03/26 03:12:36     53s] (I)      Top routing layer                                  : 11
[03/26 03:12:36     53s] (I)      Number of threads                                  : 1
[03/26 03:12:36     53s] (I)      Route tie net to shape                             : auto
[03/26 03:12:36     53s] (I)      Use non-blocking free Dbs wires                    : false
[03/26 03:12:36     53s] (I)      Method to set GCell size                           : row
[03/26 03:12:36     53s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:12:36     53s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:12:36     53s] (I)      ============== Pin Summary ==============
[03/26 03:12:36     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:36     53s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:12:36     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:36     53s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:12:36     53s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:12:36     53s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:12:36     53s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:12:36     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:36     53s] (I)      Custom ignore net properties:
[03/26 03:12:36     53s] (I)      1 : NotLegal
[03/26 03:12:36     53s] (I)      Default ignore net properties:
[03/26 03:12:36     53s] (I)      1 : Special
[03/26 03:12:36     53s] (I)      2 : Analog
[03/26 03:12:36     53s] (I)      3 : Fixed
[03/26 03:12:36     53s] (I)      4 : Skipped
[03/26 03:12:36     53s] (I)      5 : MixedSignal
[03/26 03:12:36     53s] (I)      Prerouted net properties:
[03/26 03:12:36     53s] (I)      1 : NotLegal
[03/26 03:12:36     53s] (I)      2 : Special
[03/26 03:12:36     53s] (I)      3 : Analog
[03/26 03:12:36     53s] (I)      4 : Fixed
[03/26 03:12:36     53s] (I)      5 : Skipped
[03/26 03:12:36     53s] (I)      6 : MixedSignal
[03/26 03:12:36     53s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:12:36     53s] (I)      Use row-based GCell size
[03/26 03:12:36     53s] (I)      Use row-based GCell align
[03/26 03:12:36     53s] (I)      layer 0 area = 80000
[03/26 03:12:36     53s] (I)      layer 1 area = 80000
[03/26 03:12:36     53s] (I)      layer 2 area = 80000
[03/26 03:12:36     53s] (I)      layer 3 area = 80000
[03/26 03:12:36     53s] (I)      layer 4 area = 80000
[03/26 03:12:36     53s] (I)      layer 5 area = 80000
[03/26 03:12:36     53s] (I)      layer 6 area = 80000
[03/26 03:12:36     53s] (I)      layer 7 area = 80000
[03/26 03:12:36     53s] (I)      layer 8 area = 80000
[03/26 03:12:36     53s] (I)      layer 9 area = 400000
[03/26 03:12:36     53s] (I)      layer 10 area = 400000
[03/26 03:12:36     53s] (I)      GCell unit size   : 3420
[03/26 03:12:36     53s] (I)      GCell multiplier  : 1
[03/26 03:12:36     53s] (I)      GCell row height  : 3420
[03/26 03:12:36     53s] (I)      Actual row height : 3420
[03/26 03:12:36     53s] (I)      GCell align ref   : 10000 10260
[03/26 03:12:36     53s] [NR-eGR] Track table information for default rule: 
[03/26 03:12:36     53s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:12:36     53s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:12:36     53s] (I)      ==================== Default via =====================
[03/26 03:12:36     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:36     53s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/26 03:12:36     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:36     53s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/26 03:12:36     53s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/26 03:12:36     53s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/26 03:12:36     53s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/26 03:12:36     53s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/26 03:12:36     53s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/26 03:12:36     53s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/26 03:12:36     53s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/26 03:12:36     53s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/26 03:12:36     53s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/26 03:12:36     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:36     53s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:12:36     53s] [NR-eGR] Read 712 PG shapes
[03/26 03:12:36     53s] [NR-eGR] Read 0 clock shapes
[03/26 03:12:36     53s] [NR-eGR] Read 0 other shapes
[03/26 03:12:36     53s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:12:36     53s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:12:36     53s] [NR-eGR] #Instance Blockages : 0
[03/26 03:12:36     53s] [NR-eGR] #PG Blockages       : 712
[03/26 03:12:36     53s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:12:36     53s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:12:36     53s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:12:36     53s] [NR-eGR] #Other Blockages    : 0
[03/26 03:12:36     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:12:36     53s] [NR-eGR] #prerouted nets         : 1
[03/26 03:12:36     53s] [NR-eGR] #prerouted special nets : 0
[03/26 03:12:36     53s] [NR-eGR] #prerouted wires        : 76
[03/26 03:12:36     53s] [NR-eGR] Read 57 nets ( ignored 1 )
[03/26 03:12:36     53s] (I)        Front-side 57 ( ignored 1 )
[03/26 03:12:36     53s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:12:36     53s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:12:36     53s] (I)      dcls route internal nets
[03/26 03:12:36     53s] (I)      dcls route interface nets
[03/26 03:12:36     53s] (I)      dcls route common nets
[03/26 03:12:36     53s] (I)      Reading macro buffers
[03/26 03:12:36     53s] (I)      Number of macro buffers: 0
[03/26 03:12:36     53s] (I)      early_global_route_priority property id does not exist.
[03/26 03:12:36     53s] (I)      Read Num Blocks=712  Num Prerouted Wires=76  Num CS=0
[03/26 03:12:36     53s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 62
[03/26 03:12:36     53s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 13
[03/26 03:12:36     53s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 1
[03/26 03:12:36     53s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:12:36     53s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:12:36     53s] (I)      Number of ignored nets                =      1
[03/26 03:12:36     53s] (I)      Number of connected nets              =      0
[03/26 03:12:36     53s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[03/26 03:12:36     53s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:12:36     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:12:36     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:12:36     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:12:36     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:12:36     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:12:36     53s] (I)      Ndr track 0 does not exist
[03/26 03:12:36     53s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:12:36     53s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:12:36     53s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:12:36     53s] (I)      Site width          :   400  (dbu)
[03/26 03:12:36     53s] (I)      Row height          :  3420  (dbu)
[03/26 03:12:36     53s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:12:36     53s] (I)      GCell width         :  3420  (dbu)
[03/26 03:12:36     53s] (I)      GCell height        :  3420  (dbu)
[03/26 03:12:36     53s] (I)      Grid                :    15    15    11
[03/26 03:12:36     53s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:12:36     53s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:12:36     53s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:12:36     53s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:12:36     53s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:12:36     53s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:12:36     53s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:12:36     53s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:12:36     53s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:12:36     53s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:12:36     53s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:12:36     53s] (I)      --------------------------------------------------------
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] [NR-eGR] ============ Routing rule table ============
[03/26 03:12:36     53s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[03/26 03:12:36     53s] [NR-eGR] ========================================
[03/26 03:12:36     53s] [NR-eGR] 
[03/26 03:12:36     53s] (I)      ==== NDR : (Default) ====
[03/26 03:12:36     53s] (I)      +--------------+--------+
[03/26 03:12:36     53s] (I)      |           ID |      1 |
[03/26 03:12:36     53s] (I)      |      Default |    yes |
[03/26 03:12:36     53s] (I)      |  Clk Special |     no |
[03/26 03:12:36     53s] (I)      | Hard spacing |     no |
[03/26 03:12:36     53s] (I)      |    NDR track | (none) |
[03/26 03:12:36     53s] (I)      |      NDR via | (none) |
[03/26 03:12:36     53s] (I)      |  Extra space |      0 |
[03/26 03:12:36     53s] (I)      |      Shields |      0 |
[03/26 03:12:36     53s] (I)      |   Demand (H) |      1 |
[03/26 03:12:36     53s] (I)      |   Demand (V) |      1 |
[03/26 03:12:36     53s] (I)      |        #Nets |     56 |
[03/26 03:12:36     53s] (I)      +--------------+--------+
[03/26 03:12:36     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:36     53s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:12:36     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:36     53s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:36     53s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:36     53s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:12:36     53s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:12:36     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:36     53s] (I)      =============== Blocked Tracks ===============
[03/26 03:12:36     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:36     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:12:36     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:36     53s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:12:36     53s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:12:36     53s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:12:36     53s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:12:36     53s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:12:36     53s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:12:36     53s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:12:36     53s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:12:36     53s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:12:36     53s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:12:36     53s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:12:36     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:36     53s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.24 MB )
[03/26 03:12:36     53s] (I)      Reset routing kernel
[03/26 03:12:36     53s] (I)      Started Global Routing ( Curr Mem: 3.24 MB )
[03/26 03:12:36     53s] (I)      totalPins=115  totalGlobalPin=115 (100.00%)
[03/26 03:12:36     53s] (I)      ================== Net Group Info ==================
[03/26 03:12:36     53s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:36     53s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:12:36     53s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:36     53s] (I)      |  1 |             56 |    Metal2(2) | Metal11(11) |
[03/26 03:12:36     53s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:36     53s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:12:36     53s] (I)      total 2D Demand : 160 = (61 H, 99 V)
[03/26 03:12:36     53s] (I)      init route region map
[03/26 03:12:36     53s] (I)      #blocked GCells = 0
[03/26 03:12:36     53s] (I)      #regions = 1
[03/26 03:12:36     53s] (I)      init safety region map
[03/26 03:12:36     53s] (I)      #blocked GCells = 0
[03/26 03:12:36     53s] (I)      #regions = 1
[03/26 03:12:36     53s] [NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1a Route ============
[03/26 03:12:36     53s] (I)      Usage: 272 = (141 H, 131 V) = (1.81% H, 1.81% V) = (2.411e+02um H, 2.240e+02um V)
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1b Route ============
[03/26 03:12:36     53s] (I)      Usage: 272 = (141 H, 131 V) = (1.81% H, 1.81% V) = (2.411e+02um H, 2.240e+02um V)
[03/26 03:12:36     53s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.651200e+02um
[03/26 03:12:36     53s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:12:36     53s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1c Route ============
[03/26 03:12:36     53s] (I)      Usage: 272 = (141 H, 131 V) = (1.81% H, 1.81% V) = (2.411e+02um H, 2.240e+02um V)
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1d Route ============
[03/26 03:12:36     53s] (I)      Usage: 272 = (141 H, 131 V) = (1.81% H, 1.81% V) = (2.411e+02um H, 2.240e+02um V)
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1e Route ============
[03/26 03:12:36     53s] (I)      Usage: 272 = (141 H, 131 V) = (1.81% H, 1.81% V) = (2.411e+02um H, 2.240e+02um V)
[03/26 03:12:36     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.651200e+02um
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] (I)      ============  Phase 1l Route ============
[03/26 03:12:36     53s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:12:36     53s] (I)      Layer  2:       1616       227         0           0        1796    ( 0.00%) 
[03/26 03:12:36     53s] (I)      Layer  3:       1774       196         0           0        1890    ( 0.00%) 
[03/26 03:12:36     53s] (I)      Layer  4:       1616        17         0           0        1796    ( 0.00%) 
[03/26 03:12:36     53s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:12:36     53s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:12:36     53s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:12:36     53s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:12:36     53s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:12:36     53s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:12:36     53s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:12:36     53s] (I)      Total:         14031       440         0         737       15475    ( 4.55%) 
[03/26 03:12:36     53s] (I)      
[03/26 03:12:36     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:12:36     53s] [NR-eGR]                        OverCon            
[03/26 03:12:36     53s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:12:36     53s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:12:36     53s] [NR-eGR] ----------------------------------------------
[03/26 03:12:36     53s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR] ----------------------------------------------
[03/26 03:12:36     53s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:12:36     53s] [NR-eGR] 
[03/26 03:12:36     53s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.24 MB )
[03/26 03:12:36     53s] (I)      Updating congestion map
[03/26 03:12:36     53s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:12:36     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:12:36     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.24 MB )
[03/26 03:12:36     53s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3345.9M
[03/26 03:12:36     53s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:3345.9M, EPOCH TIME: 1742973156.935205
[03/26 03:12:36     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:3345.9M, EPOCH TIME: 1742973156.935222
[03/26 03:12:36     53s] [hotspot] +------------+---------------+---------------+
[03/26 03:12:36     53s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 03:12:36     53s] [hotspot] +------------+---------------+---------------+
[03/26 03:12:36     53s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 03:12:36     53s] [hotspot] +------------+---------------+---------------+
[03/26 03:12:36     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:12:36     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 03:12:36     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3361.9M, EPOCH TIME: 1742973156.935759
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] === incrementalPlace Internal Loop 1 ===
[03/26 03:12:36     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:12:36     53s] UM:*                                                                   incrNP_iter_start
[03/26 03:12:36     53s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[03/26 03:12:36     53s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3361.9M, EPOCH TIME: 1742973156.958901
[03/26 03:12:36     53s] Processing tracks to init pin-track alignment.
[03/26 03:12:36     53s] z: 2, totalTracks: 1
[03/26 03:12:36     53s] z: 4, totalTracks: 1
[03/26 03:12:36     53s] z: 6, totalTracks: 1
[03/26 03:12:36     53s] z: 8, totalTracks: 1
[03/26 03:12:36     53s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:36     53s] Cell adder LLGs are deleted
[03/26 03:12:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] # Building adder llgBox search-tree.
[03/26 03:12:36     53s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3361.9M, EPOCH TIME: 1742973156.960337
[03/26 03:12:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:36     53s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3361.9M, EPOCH TIME: 1742973156.960987
[03/26 03:12:36     53s] Max number of tech site patterns supported in site array is 256.
[03/26 03:12:36     53s] Core basic site is CoreSite
[03/26 03:12:36     53s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:12:36     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:12:36     53s] Fast DP-INIT is on for default
[03/26 03:12:36     53s] Keep-away cache is enable on metals: 1-11
[03/26 03:12:36     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:12:36     53s] Atter site array init, number of instance map data is 0.
[03/26 03:12:36     53s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.011, REAL:0.011, MEM:3361.9M, EPOCH TIME: 1742973156.971619
[03/26 03:12:36     53s] 
[03/26 03:12:36     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:36     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:36     53s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3361.9M, EPOCH TIME: 1742973156.971812
[03/26 03:12:36     53s] OPERPROF:   Starting post-place ADS at level 2, MEM:3361.9M, EPOCH TIME: 1742973156.971829
[03/26 03:12:36     53s] ADSU 0.698 -> 0.698. site 738.000 -> 738.000. GS 13.680
[03/26 03:12:36     53s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:3361.9M, EPOCH TIME: 1742973156.971929
[03/26 03:12:36     53s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3361.9M, EPOCH TIME: 1742973156.971993
[03/26 03:12:36     53s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3361.9M, EPOCH TIME: 1742973156.972006
[03/26 03:12:36     53s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3361.9M, EPOCH TIME: 1742973156.972015
[03/26 03:12:36     53s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3361.9M, EPOCH TIME: 1742973156.972039
[03/26 03:12:36     53s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3361.9M, EPOCH TIME: 1742973156.972064
[03/26 03:12:36     53s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3361.9M, EPOCH TIME: 1742973156.972084
[03/26 03:12:36     53s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3361.9M, EPOCH TIME: 1742973156.972097
[03/26 03:12:36     53s] no activity file in design. spp won't run.
[03/26 03:12:36     53s] [spp] 0
[03/26 03:12:36     53s] [adp] 0:1:1:3
[03/26 03:12:36     53s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:3361.9M, EPOCH TIME: 1742973156.972165
[03/26 03:12:36     53s] SP #FI/SF FL/PI 0/0 9/25
[03/26 03:12:36     53s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.013, REAL:0.013, MEM:3361.9M, EPOCH TIME: 1742973156.972180
[03/26 03:12:36     53s] PP off. flexM 0
[03/26 03:12:36     53s] OPERPROF: Starting CDPad at level 1, MEM:3361.9M, EPOCH TIME: 1742973156.972477
[03/26 03:12:36     53s] 3DP is on.
[03/26 03:12:36     53s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[03/26 03:12:36     53s] design sh 0.122. rd 0.200
[03/26 03:12:36     53s] design sh 0.112. rd 0.200
[03/26 03:12:36     53s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/26 03:12:36     53s] design sh 0.087. rd 0.200
[03/26 03:12:36     53s] CDPadU 0.903 -> 0.822. R=0.698, N=34, GS=1.710
[03/26 03:12:36     53s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.000, MEM:3361.9M, EPOCH TIME: 1742973156.972780
[03/26 03:12:36     53s] OPERPROF: Starting InitSKP at level 1, MEM:3361.9M, EPOCH TIME: 1742973156.972796
[03/26 03:12:36     53s] no activity file in design. spp won't run.
[03/26 03:12:37     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:12:37     53s] #################################################################################
[03/26 03:12:37     53s] # Design Stage: PreRoute
[03/26 03:12:37     53s] # Design Name: adder
[03/26 03:12:37     53s] # Design Mode: 90nm
[03/26 03:12:37     53s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:12:37     53s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:12:37     53s] # Signoff Settings: SI Off 
[03/26 03:12:37     53s] #################################################################################
[03/26 03:12:37     53s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:12:37     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:12:37     53s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:12:37     53s] PreRoute RC Extraction called for design adder.
[03/26 03:12:37     53s] RC Extraction called in multi-corner(1) mode.
[03/26 03:12:37     53s] RCMode: PreRoute
[03/26 03:12:37     53s]       RC Corner Indexes            0   
[03/26 03:12:37     53s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:12:37     53s] Resistance Scaling Factor    : 1.00000 
[03/26 03:12:37     53s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:12:37     53s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:12:37     53s] Shrink Factor                : 0.90000
[03/26 03:12:37     53s] Using capacitance table file ...
[03/26 03:12:37     53s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:37     53s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:12:37     53s] eee: pegSigSF=1.070000
[03/26 03:12:37     53s] Initializing multi-corner capacitance tables ... 
[03/26 03:12:37     53s] Initializing multi-corner resistance tables ...
[03/26 03:12:37     53s] Creating RPSQ from WeeR and WRes ...
[03/26 03:12:37     53s] eee: Grid unit RC data computation started
[03/26 03:12:37     53s] eee: Grid unit RC data computation completed
[03/26 03:12:37     53s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:12:37     53s] eee: l=2 avDens=0.047482 usedTrk=16.238889 availTrk=342.000000 sigTrk=16.238889
[03/26 03:12:37     53s] eee: l=3 avDens=0.045549 usedTrk=16.397661 availTrk=360.000000 sigTrk=16.397661
[03/26 03:12:37     53s] eee: l=4 avDens=0.003574 usedTrk=0.611111 availTrk=171.000000 sigTrk=0.611111
[03/26 03:12:37     53s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:12:37     53s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:12:37     53s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:12:37     53s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:37     53s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:12:37     53s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:12:37     53s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 03:12:37     53s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: NetCapCache creation started. (Current Mem: 3359.938M) 
[03/26 03:12:37     53s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3359.938M) 
[03/26 03:12:37     53s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:12:37     53s] eee: Metal Layers Info:
[03/26 03:12:37     53s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:37     53s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:12:37     53s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:37     53s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:12:37     53s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:12:37     53s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:12:37     53s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:12:37     53s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:37     53s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:12:37     53s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:12:37     53s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3359.938M)
[03/26 03:12:37     53s] Calculate delays in BcWc mode...
[03/26 03:12:37     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 3376.5M, InitMEM = 3376.5M)
[03/26 03:12:37     53s] Start delay calculation (fullDC) (1 T). (MEM=2764.58)
[03/26 03:12:37     53s] End AAE Lib Interpolated Model. (MEM=2764.578125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:37     53s] Total number of fetched objects 58
[03/26 03:12:37     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:37     53s] End delay calculation. (MEM=2766.09 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:37     53s] End delay calculation (fullDC). (MEM=2766.09 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:37     53s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3410.2M) ***
[03/26 03:12:37     53s] no activity file in design. spp won't run.
[03/26 03:12:37     53s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
[03/26 03:12:37     53s] OPERPROF: Finished InitSKP at level 1, CPU:0.183, REAL:0.186, MEM:3426.2M, EPOCH TIME: 1742973157.159067
[03/26 03:12:37     53s] NP #FI/FS/SF FL/PI: 0/0/0 34/25
[03/26 03:12:37     53s] no activity file in design. spp won't run.
[03/26 03:12:37     53s] OPERPROF: Starting NP-Place at level 1, MEM:3426.2M, EPOCH TIME: 1742973157.159952
[03/26 03:12:37     53s] current cut-level : 2, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 03:12:37     53s] SKP will use view:
[03/26 03:12:37     53s]   setup
[03/26 03:12:37     53s] Iteration  4: Total net bbox = 4.763e+02 (2.33e+02 2.43e+02)
[03/26 03:12:37     53s]               Est.  stn bbox = 5.011e+02 (2.49e+02 2.52e+02)
[03/26 03:12:37     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3398.2M
[03/26 03:12:37     53s] OPERPROF: Finished NP-Place at level 1, CPU:0.014, REAL:0.012, MEM:3398.2M, EPOCH TIME: 1742973157.172431
[03/26 03:12:37     53s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[03/26 03:12:37     53s] MH legal: No MH instances from GP
[03/26 03:12:37     53s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 03:12:37     53s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3382.2M, DRC: 0)
[03/26 03:12:37     53s] no activity file in design. spp won't run.
[03/26 03:12:37     53s] NP #FI/FS/SF FL/PI: 0/0/0 34/25
[03/26 03:12:37     53s] no activity file in design. spp won't run.
[03/26 03:12:37     53s] OPERPROF: Starting NP-Place at level 1, MEM:3382.2M, EPOCH TIME: 1742973157.173600
[03/26 03:12:37     53s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 03:12:37     53s] Iteration  5: Total net bbox = 4.940e+02 (2.40e+02 2.54e+02)
[03/26 03:12:37     53s]               Est.  stn bbox = 5.228e+02 (2.58e+02 2.65e+02)
[03/26 03:12:37     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3382.2M
[03/26 03:12:37     53s] OPERPROF: Finished NP-Place at level 1, CPU:0.030, REAL:0.028, MEM:3382.2M, EPOCH TIME: 1742973157.201128
[03/26 03:12:37     53s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[03/26 03:12:37     53s] MH legal: No MH instances from GP
[03/26 03:12:37     53s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 03:12:37     53s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3382.2M, DRC: 0)
[03/26 03:12:37     53s] no activity file in design. spp won't run.
[03/26 03:12:37     53s] NP #FI/FS/SF FL/PI: 0/0/0 34/25
[03/26 03:12:37     53s] no activity file in design. spp won't run.
[03/26 03:12:37     53s] OPERPROF: Starting NP-Place at level 1, MEM:3382.2M, EPOCH TIME: 1742973157.202337
[03/26 03:12:37     53s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 03:12:37     53s] GP RA stats: MHOnly 0 nrInst 34 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/26 03:12:37     53s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3398.2M, EPOCH TIME: 1742973157.224282
[03/26 03:12:37     53s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3398.2M, EPOCH TIME: 1742973157.224320
[03/26 03:12:37     53s] Iteration  6: Total net bbox = 4.759e+02 (2.26e+02 2.50e+02)
[03/26 03:12:37     53s]               Est.  stn bbox = 5.052e+02 (2.43e+02 2.62e+02)
[03/26 03:12:37     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3398.2M
[03/26 03:12:37     53s] OPERPROF: Finished NP-Place at level 1, CPU:0.024, REAL:0.022, MEM:3398.2M, EPOCH TIME: 1742973157.224492
[03/26 03:12:37     53s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[03/26 03:12:37     53s] MH legal: No MH instances from GP
[03/26 03:12:37     53s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 03:12:37     53s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3382.2M, DRC: 0)
[03/26 03:12:37     53s] Move report: Timing Driven Placement moves 34 insts, mean move: 1.50 um, max move: 6.94 um 
[03/26 03:12:37     53s] 	Max move on inst (t1_reg[5]): (14.60, 15.39) --> (18.13, 18.80)
[03/26 03:12:37     53s] no activity file in design. spp won't run.
[03/26 03:12:37     53s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3382.2M, EPOCH TIME: 1742973157.224941
[03/26 03:12:37     53s] Saved padding area to DB
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.001, REAL:0.001, MEM:3382.2M, EPOCH TIME: 1742973157.225625
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Finished Incremental Placement (cpu=0:00:00.3, real=0:00:01.0, mem=3382.2M)
[03/26 03:12:37     53s] CongRepair sets shifter mode to gplace
[03/26 03:12:37     53s] TDRefine: refinePlace mode is spiral
[03/26 03:12:37     53s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3382.2M, EPOCH TIME: 1742973157.225681
[03/26 03:12:37     53s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3382.2M, EPOCH TIME: 1742973157.225691
[03/26 03:12:37     53s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3382.2M, EPOCH TIME: 1742973157.225707
[03/26 03:12:37     53s] Processing tracks to init pin-track alignment.
[03/26 03:12:37     53s] z: 2, totalTracks: 1
[03/26 03:12:37     53s] z: 4, totalTracks: 1
[03/26 03:12:37     53s] z: 6, totalTracks: 1
[03/26 03:12:37     53s] z: 8, totalTracks: 1
[03/26 03:12:37     53s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:37     53s] Cell adder LLGs are deleted
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] # Building adder llgBox search-tree.
[03/26 03:12:37     53s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3382.2M, EPOCH TIME: 1742973157.226907
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3382.2M, EPOCH TIME: 1742973157.227537
[03/26 03:12:37     53s] Max number of tech site patterns supported in site array is 256.
[03/26 03:12:37     53s] Core basic site is CoreSite
[03/26 03:12:37     53s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:12:37     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:12:37     53s] Fast DP-INIT is on for default
[03/26 03:12:37     53s] Keep-away cache is enable on metals: 1-11
[03/26 03:12:37     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:12:37     53s] Atter site array init, number of instance map data is 0.
[03/26 03:12:37     53s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.010, REAL:0.010, MEM:3382.2M, EPOCH TIME: 1742973157.237300
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:37     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:12:37     53s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.010, REAL:0.010, MEM:3382.2M, EPOCH TIME: 1742973157.237403
[03/26 03:12:37     53s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3382.2M, EPOCH TIME: 1742973157.237417
[03/26 03:12:37     53s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3382.2M, EPOCH TIME: 1742973157.237437
[03/26 03:12:37     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3382.2MB).
[03/26 03:12:37     53s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:3382.2M, EPOCH TIME: 1742973157.237474
[03/26 03:12:37     53s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.012, MEM:3382.2M, EPOCH TIME: 1742973157.237484
[03/26 03:12:37     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.4
[03/26 03:12:37     53s] OPERPROF:   Starting Refine-Place at level 2, MEM:3382.2M, EPOCH TIME: 1742973157.237510
[03/26 03:12:37     53s] *** Starting refinePlace (0:00:53.5 mem=3382.2M) ***
[03/26 03:12:37     53s] Total net bbox length = 5.236e+02 (2.599e+02 2.637e+02) (ext = 2.875e+02)
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:37     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:37     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:37     53s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3382.2M, EPOCH TIME: 1742973157.237689
[03/26 03:12:37     53s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3382.2M, EPOCH TIME: 1742973157.237710
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3382.2M, EPOCH TIME: 1742973157.239810
[03/26 03:12:37     53s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3382.2M, EPOCH TIME: 1742973157.239838
[03/26 03:12:37     53s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3382.2M, EPOCH TIME: 1742973157.239851
[03/26 03:12:37     53s] Starting refinePlace ...
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] DDP initSite1 nrRow 9 nrJob 9
[03/26 03:12:37     53s] DDP markSite nrRow 9 nrJob 9
[03/26 03:12:37     53s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/26 03:12:37     53s] ** Cut row section cpu time 0:00:00.0.
[03/26 03:12:37     53s]  ** Cut row section real time 0:00:00.0.
[03/26 03:12:37     53s]    Spread Effort: high, pre-route mode, useDDP on.
[03/26 03:12:37     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3382.2MB) @(0:00:53.5 - 0:00:53.5).
[03/26 03:12:37     53s] Move report: preRPlace moves 34 insts, mean move: 0.19 um, max move: 0.99 um 
[03/26 03:12:37     53s] 	Max move on inst (t2_reg[5]): (12.70, 5.22) --> (11.80, 5.13)
[03/26 03:12:37     53s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[03/26 03:12:37     53s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3382.2M, EPOCH TIME: 1742973157.242070
[03/26 03:12:37     53s] Tweakage: fix icg 1, fix clk 0.
[03/26 03:12:37     53s] Tweakage: density cost 0, scale 0.4.
[03/26 03:12:37     53s] Tweakage: activity cost 0, scale 1.0.
[03/26 03:12:37     53s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3382.2M, EPOCH TIME: 1742973157.242170
[03/26 03:12:37     53s] Cut to 0 partitions.
[03/26 03:12:37     53s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3382.2M, EPOCH TIME: 1742973157.242546
[03/26 03:12:37     53s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:12:37     53s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:12:37     53s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:12:37     53s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:12:37     53s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.000, REAL:0.000, MEM:3382.2M, EPOCH TIME: 1742973157.242659
[03/26 03:12:37     53s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.001, REAL:0.001, MEM:3382.2M, EPOCH TIME: 1742973157.242672
[03/26 03:12:37     53s] Cleanup congestion map
[03/26 03:12:37     53s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.001, REAL:0.001, MEM:3382.2M, EPOCH TIME: 1742973157.242696
[03/26 03:12:37     53s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:37     53s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3382.2mb) @(0:00:53.5 - 0:00:53.5).
[03/26 03:12:37     53s] Cleanup congestion map
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s]  Info: 0 filler has been deleted!
[03/26 03:12:37     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:12:37     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:37     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:37     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3350.2MB) @(0:00:53.5 - 0:00:53.5).
[03/26 03:12:37     53s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:37     53s] Move report: Detail placement moves 34 insts, mean move: 0.19 um, max move: 0.99 um 
[03/26 03:12:37     53s] 	Max move on inst (t2_reg[5]): (12.70, 5.22) --> (11.80, 5.13)
[03/26 03:12:37     53s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3350.2MB
[03/26 03:12:37     53s] Statistics of distance of Instance movement in refine placement:
[03/26 03:12:37     53s]   maximum (X+Y) =         0.99 um
[03/26 03:12:37     53s]   inst (t2_reg[5]) with max move: (12.698, 5.2235) -> (11.8, 5.13)
[03/26 03:12:37     53s]   mean    (X+Y) =         0.19 um
[03/26 03:12:37     53s] Summary Report:
[03/26 03:12:37     53s] Instances move: 34 (out of 34 movable)
[03/26 03:12:37     53s] Instances flipped: 0
[03/26 03:12:37     53s] Mean displacement: 0.19 um
[03/26 03:12:37     53s] Max displacement: 0.99 um (Instance: t2_reg[5]) (12.698, 5.2235) -> (11.8, 5.13)
[03/26 03:12:37     53s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[03/26 03:12:37     53s] 	Violation at original loc: Overlapping with other instance
[03/26 03:12:37     53s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:12:37     53s] Total instances moved : 34
[03/26 03:12:37     53s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.007, REAL:0.007, MEM:3350.2M, EPOCH TIME: 1742973157.246397
[03/26 03:12:37     53s] Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
[03/26 03:12:37     53s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3350.2MB
[03/26 03:12:37     53s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3350.2MB) @(0:00:53.5 - 0:00:53.5).
[03/26 03:12:37     53s] *** Finished refinePlace (0:00:53.5 mem=3350.2M) ***
[03/26 03:12:37     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.4
[03/26 03:12:37     53s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.009, REAL:0.009, MEM:3350.2M, EPOCH TIME: 1742973157.246500
[03/26 03:12:37     53s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3350.2M, EPOCH TIME: 1742973157.246521
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3350.2M, EPOCH TIME: 1742973157.247032
[03/26 03:12:37     53s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.022, REAL:0.021, MEM:3350.2M, EPOCH TIME: 1742973157.247049
[03/26 03:12:37     53s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3350.2M, EPOCH TIME: 1742973157.247288
[03/26 03:12:37     53s] Starting Early Global Route congestion estimation: mem = 3350.2M
[03/26 03:12:37     53s] (I)      Initializing eGR engine (regular)
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] (I)      clean place blk overflow:
[03/26 03:12:37     53s] (I)      H : enabled 1.00 0
[03/26 03:12:37     53s] (I)      V : enabled 1.00 0
[03/26 03:12:37     53s] (I)      Initializing eGR engine (regular)
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] (I)      clean place blk overflow:
[03/26 03:12:37     53s] (I)      H : enabled 1.00 0
[03/26 03:12:37     53s] (I)      V : enabled 1.00 0
[03/26 03:12:37     53s] (I)      Started Early Global Route kernel ( Curr Mem: 3.25 MB )
[03/26 03:12:37     53s] (I)      Running eGR Regular flow
[03/26 03:12:37     53s] (I)      # wire layers (front) : 12
[03/26 03:12:37     53s] (I)      # wire layers (back)  : 0
[03/26 03:12:37     53s] (I)      min wire layer : 1
[03/26 03:12:37     53s] (I)      max wire layer : 11
[03/26 03:12:37     53s] (I)      # cut layers (front) : 11
[03/26 03:12:37     53s] (I)      # cut layers (back)  : 0
[03/26 03:12:37     53s] (I)      min cut layer : 1
[03/26 03:12:37     53s] (I)      max cut layer : 10
[03/26 03:12:37     53s] (I)      ================================ Layers ================================
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:12:37     53s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:12:37     53s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:12:37     53s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:12:37     53s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:12:37     53s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:12:37     53s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      Started Import and model ( Curr Mem: 3.25 MB )
[03/26 03:12:37     53s] (I)      == Non-default Options ==
[03/26 03:12:37     53s] (I)      Maximum routing layer                              : 11
[03/26 03:12:37     53s] (I)      Top routing layer                                  : 11
[03/26 03:12:37     53s] (I)      Number of threads                                  : 1
[03/26 03:12:37     53s] (I)      Route tie net to shape                             : auto
[03/26 03:12:37     53s] (I)      Use non-blocking free Dbs wires                    : false
[03/26 03:12:37     53s] (I)      Method to set GCell size                           : row
[03/26 03:12:37     53s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:12:37     53s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:12:37     53s] (I)      ============== Pin Summary ==============
[03/26 03:12:37     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:37     53s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:12:37     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:37     53s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:12:37     53s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:12:37     53s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:12:37     53s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:37     53s] (I)      Custom ignore net properties:
[03/26 03:12:37     53s] (I)      1 : NotLegal
[03/26 03:12:37     53s] (I)      Default ignore net properties:
[03/26 03:12:37     53s] (I)      1 : Special
[03/26 03:12:37     53s] (I)      2 : Analog
[03/26 03:12:37     53s] (I)      3 : Fixed
[03/26 03:12:37     53s] (I)      4 : Skipped
[03/26 03:12:37     53s] (I)      5 : MixedSignal
[03/26 03:12:37     53s] (I)      Prerouted net properties:
[03/26 03:12:37     53s] (I)      1 : NotLegal
[03/26 03:12:37     53s] (I)      2 : Special
[03/26 03:12:37     53s] (I)      3 : Analog
[03/26 03:12:37     53s] (I)      4 : Fixed
[03/26 03:12:37     53s] (I)      5 : Skipped
[03/26 03:12:37     53s] (I)      6 : MixedSignal
[03/26 03:12:37     53s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:12:37     53s] (I)      Use row-based GCell size
[03/26 03:12:37     53s] (I)      Use row-based GCell align
[03/26 03:12:37     53s] (I)      layer 0 area = 80000
[03/26 03:12:37     53s] (I)      layer 1 area = 80000
[03/26 03:12:37     53s] (I)      layer 2 area = 80000
[03/26 03:12:37     53s] (I)      layer 3 area = 80000
[03/26 03:12:37     53s] (I)      layer 4 area = 80000
[03/26 03:12:37     53s] (I)      layer 5 area = 80000
[03/26 03:12:37     53s] (I)      layer 6 area = 80000
[03/26 03:12:37     53s] (I)      layer 7 area = 80000
[03/26 03:12:37     53s] (I)      layer 8 area = 80000
[03/26 03:12:37     53s] (I)      layer 9 area = 400000
[03/26 03:12:37     53s] (I)      layer 10 area = 400000
[03/26 03:12:37     53s] (I)      GCell unit size   : 3420
[03/26 03:12:37     53s] (I)      GCell multiplier  : 1
[03/26 03:12:37     53s] (I)      GCell row height  : 3420
[03/26 03:12:37     53s] (I)      Actual row height : 3420
[03/26 03:12:37     53s] (I)      GCell align ref   : 10000 10260
[03/26 03:12:37     53s] [NR-eGR] Track table information for default rule: 
[03/26 03:12:37     53s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:12:37     53s] (I)      ==================== Default via =====================
[03/26 03:12:37     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:37     53s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/26 03:12:37     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:37     53s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/26 03:12:37     53s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/26 03:12:37     53s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/26 03:12:37     53s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/26 03:12:37     53s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/26 03:12:37     53s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/26 03:12:37     53s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/26 03:12:37     53s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/26 03:12:37     53s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/26 03:12:37     53s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/26 03:12:37     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:37     53s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:12:37     53s] (I)      Read 712 PG shapes from cache
[03/26 03:12:37     53s] [NR-eGR] Read 0 clock shapes
[03/26 03:12:37     53s] [NR-eGR] Read 0 other shapes
[03/26 03:12:37     53s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:12:37     53s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:12:37     53s] [NR-eGR] #Instance Blockages : 0
[03/26 03:12:37     53s] [NR-eGR] #PG Blockages       : 712
[03/26 03:12:37     53s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:12:37     53s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:12:37     53s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:12:37     53s] [NR-eGR] #Other Blockages    : 0
[03/26 03:12:37     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:12:37     53s] [NR-eGR] #prerouted nets         : 1
[03/26 03:12:37     53s] [NR-eGR] #prerouted special nets : 0
[03/26 03:12:37     53s] [NR-eGR] #prerouted wires        : 76
[03/26 03:12:37     53s] [NR-eGR] Read 57 nets ( ignored 1 )
[03/26 03:12:37     53s] (I)        Front-side 57 ( ignored 1 )
[03/26 03:12:37     53s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:12:37     53s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:12:37     53s] (I)      dcls route internal nets
[03/26 03:12:37     53s] (I)      dcls route interface nets
[03/26 03:12:37     53s] (I)      dcls route common nets
[03/26 03:12:37     53s] (I)      Reading macro buffers
[03/26 03:12:37     53s] (I)      Number of macro buffers: 0
[03/26 03:12:37     53s] (I)      early_global_route_priority property id does not exist.
[03/26 03:12:37     53s] (I)      Read Num Blocks=712  Num Prerouted Wires=76  Num CS=0
[03/26 03:12:37     53s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 62
[03/26 03:12:37     53s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 13
[03/26 03:12:37     53s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 1
[03/26 03:12:37     53s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:12:37     53s] (I)      Number of ignored nets                =      1
[03/26 03:12:37     53s] (I)      Number of connected nets              =      0
[03/26 03:12:37     53s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:12:37     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:12:37     53s] (I)      Ndr track 0 does not exist
[03/26 03:12:37     53s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:12:37     53s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:12:37     53s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:12:37     53s] (I)      Site width          :   400  (dbu)
[03/26 03:12:37     53s] (I)      Row height          :  3420  (dbu)
[03/26 03:12:37     53s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:12:37     53s] (I)      GCell width         :  3420  (dbu)
[03/26 03:12:37     53s] (I)      GCell height        :  3420  (dbu)
[03/26 03:12:37     53s] (I)      Grid                :    15    15    11
[03/26 03:12:37     53s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:12:37     53s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:12:37     53s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:12:37     53s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:12:37     53s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:12:37     53s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:12:37     53s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:12:37     53s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:12:37     53s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:12:37     53s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:12:37     53s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:12:37     53s] (I)      --------------------------------------------------------
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] [NR-eGR] ============ Routing rule table ============
[03/26 03:12:37     53s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[03/26 03:12:37     53s] [NR-eGR] ========================================
[03/26 03:12:37     53s] [NR-eGR] 
[03/26 03:12:37     53s] (I)      ==== NDR : (Default) ====
[03/26 03:12:37     53s] (I)      +--------------+--------+
[03/26 03:12:37     53s] (I)      |           ID |      1 |
[03/26 03:12:37     53s] (I)      |      Default |    yes |
[03/26 03:12:37     53s] (I)      |  Clk Special |     no |
[03/26 03:12:37     53s] (I)      | Hard spacing |     no |
[03/26 03:12:37     53s] (I)      |    NDR track | (none) |
[03/26 03:12:37     53s] (I)      |      NDR via | (none) |
[03/26 03:12:37     53s] (I)      |  Extra space |      0 |
[03/26 03:12:37     53s] (I)      |      Shields |      0 |
[03/26 03:12:37     53s] (I)      |   Demand (H) |      1 |
[03/26 03:12:37     53s] (I)      |   Demand (V) |      1 |
[03/26 03:12:37     53s] (I)      |        #Nets |     56 |
[03/26 03:12:37     53s] (I)      +--------------+--------+
[03/26 03:12:37     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:37     53s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:12:37     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:37     53s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:37     53s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:12:37     53s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:12:37     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:37     53s] (I)      =============== Blocked Tracks ===============
[03/26 03:12:37     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:37     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:12:37     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:37     53s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:12:37     53s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:12:37     53s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:12:37     53s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:12:37     53s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:12:37     53s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:12:37     53s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:12:37     53s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:12:37     53s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:12:37     53s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:12:37     53s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:12:37     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:37     53s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.25 MB )
[03/26 03:12:37     53s] (I)      Reset routing kernel
[03/26 03:12:37     53s] (I)      Started Global Routing ( Curr Mem: 3.25 MB )
[03/26 03:12:37     53s] (I)      totalPins=115  totalGlobalPin=115 (100.00%)
[03/26 03:12:37     53s] (I)      ================== Net Group Info ==================
[03/26 03:12:37     53s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:37     53s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:12:37     53s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:37     53s] (I)      |  1 |             56 |    Metal2(2) | Metal11(11) |
[03/26 03:12:37     53s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:37     53s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:12:37     53s] (I)      total 2D Demand : 160 = (61 H, 99 V)
[03/26 03:12:37     53s] (I)      init route region map
[03/26 03:12:37     53s] (I)      #blocked GCells = 0
[03/26 03:12:37     53s] (I)      #regions = 1
[03/26 03:12:37     53s] (I)      init safety region map
[03/26 03:12:37     53s] (I)      #blocked GCells = 0
[03/26 03:12:37     53s] (I)      #regions = 1
[03/26 03:12:37     53s] [NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1a Route ============
[03/26 03:12:37     53s] (I)      Usage: 271 = (141 H, 130 V) = (1.81% H, 1.80% V) = (2.411e+02um H, 2.223e+02um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1b Route ============
[03/26 03:12:37     53s] (I)      Usage: 271 = (141 H, 130 V) = (1.81% H, 1.80% V) = (2.411e+02um H, 2.223e+02um V)
[03/26 03:12:37     53s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.634100e+02um
[03/26 03:12:37     53s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:12:37     53s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1c Route ============
[03/26 03:12:37     53s] (I)      Usage: 271 = (141 H, 130 V) = (1.81% H, 1.80% V) = (2.411e+02um H, 2.223e+02um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1d Route ============
[03/26 03:12:37     53s] (I)      Usage: 271 = (141 H, 130 V) = (1.81% H, 1.80% V) = (2.411e+02um H, 2.223e+02um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1e Route ============
[03/26 03:12:37     53s] (I)      Usage: 271 = (141 H, 130 V) = (1.81% H, 1.80% V) = (2.411e+02um H, 2.223e+02um V)
[03/26 03:12:37     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.634100e+02um
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1l Route ============
[03/26 03:12:37     53s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:12:37     53s] (I)      Layer  2:       1616       221         0           0        1796    ( 0.00%) 
[03/26 03:12:37     53s] (I)      Layer  3:       1774       197         0           0        1890    ( 0.00%) 
[03/26 03:12:37     53s] (I)      Layer  4:       1616        21         0           0        1796    ( 0.00%) 
[03/26 03:12:37     53s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:12:37     53s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:12:37     53s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:12:37     53s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:12:37     53s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:12:37     53s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:12:37     53s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:12:37     53s] (I)      Total:         14031       439         0         737       15475    ( 4.55%) 
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:12:37     53s] [NR-eGR]                        OverCon            
[03/26 03:12:37     53s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:12:37     53s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:12:37     53s] [NR-eGR] ----------------------------------------------
[03/26 03:12:37     53s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] ----------------------------------------------
[03/26 03:12:37     53s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] 
[03/26 03:12:37     53s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.25 MB )
[03/26 03:12:37     53s] (I)      Updating congestion map
[03/26 03:12:37     53s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:12:37     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:12:37     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.25 MB )
[03/26 03:12:37     53s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3350.2M
[03/26 03:12:37     53s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:3350.2M, EPOCH TIME: 1742973157.262653
[03/26 03:12:37     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:3350.2M, EPOCH TIME: 1742973157.262669
[03/26 03:12:37     53s] [hotspot] +------------+---------------+---------------+
[03/26 03:12:37     53s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 03:12:37     53s] [hotspot] +------------+---------------+---------------+
[03/26 03:12:37     53s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 03:12:37     53s] [hotspot] +------------+---------------+---------------+
[03/26 03:12:37     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:12:37     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 03:12:37     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3366.2M, EPOCH TIME: 1742973157.263008
[03/26 03:12:37     53s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3366.2M, EPOCH TIME: 1742973157.263045
[03/26 03:12:37     53s] Starting Early Global Route wiring: mem = 3366.2M
[03/26 03:12:37     53s] (I)      Running track assignment and export wires
[03/26 03:12:37     53s] (I)      Delete wires for 56 nets 
[03/26 03:12:37     53s] (I)      ============= Track Assignment ============
[03/26 03:12:37     53s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.27 MB )
[03/26 03:12:37     53s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:12:37     53s] (I)      Run Multi-thread track assignment
[03/26 03:12:37     53s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.27 MB )
[03/26 03:12:37     53s] (I)      Started Export ( Curr Mem: 3.27 MB )
[03/26 03:12:37     53s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:12:37     53s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:12:37     53s] [NR-eGR] -----------------------------------
[03/26 03:12:37     53s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:12:37     53s] [NR-eGR]  Metal2   (2V)           268   162 
[03/26 03:12:37     53s] [NR-eGR]  Metal3   (3H)           275     5 
[03/26 03:12:37     53s] [NR-eGR]  Metal4   (4V)            19     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:12:37     53s] [NR-eGR] -----------------------------------
[03/26 03:12:37     53s] [NR-eGR]           Total          563   308 
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR] Total half perimeter of net bounding box: 522um
[03/26 03:12:37     53s] [NR-eGR] Total length: 563um, number of vias: 308
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] (I)      == Layer wire length by net rule ==
[03/26 03:12:37     53s] (I)                       Default 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)       Metal1   (1H)       0um 
[03/26 03:12:37     53s] (I)       Metal2   (2V)     268um 
[03/26 03:12:37     53s] (I)       Metal3   (3H)     275um 
[03/26 03:12:37     53s] (I)       Metal4   (4V)      19um 
[03/26 03:12:37     53s] (I)       Metal5   (5H)       0um 
[03/26 03:12:37     53s] (I)       Metal6   (6V)       0um 
[03/26 03:12:37     53s] (I)       Metal7   (7H)       0um 
[03/26 03:12:37     53s] (I)       Metal8   (8V)       0um 
[03/26 03:12:37     53s] (I)       Metal9   (9H)       0um 
[03/26 03:12:37     53s] (I)       Metal10  (10V)      0um 
[03/26 03:12:37     53s] (I)       Metal11  (11H)      0um 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)                Total    563um 
[03/26 03:12:37     53s] (I)      == Layer via count by net rule ==
[03/26 03:12:37     53s] (I)                       Default 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)       Metal1   (1H)       141 
[03/26 03:12:37     53s] (I)       Metal2   (2V)       162 
[03/26 03:12:37     53s] (I)       Metal3   (3H)         5 
[03/26 03:12:37     53s] (I)       Metal4   (4V)         0 
[03/26 03:12:37     53s] (I)       Metal5   (5H)         0 
[03/26 03:12:37     53s] (I)       Metal6   (6V)         0 
[03/26 03:12:37     53s] (I)       Metal7   (7H)         0 
[03/26 03:12:37     53s] (I)       Metal8   (8V)         0 
[03/26 03:12:37     53s] (I)       Metal9   (9H)         0 
[03/26 03:12:37     53s] (I)       Metal10  (10V)        0 
[03/26 03:12:37     53s] (I)       Metal11  (11H)        0 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)                Total      308 
[03/26 03:12:37     53s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.23 MB )
[03/26 03:12:37     53s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:37     53s] (I)      Global routing data unavailable, rerun eGR
[03/26 03:12:37     53s] (I)      Initializing eGR engine (regular)
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] (I)      clean place blk overflow:
[03/26 03:12:37     53s] (I)      H : enabled 1.00 0
[03/26 03:12:37     53s] (I)      V : enabled 1.00 0
[03/26 03:12:37     53s] Early Global Route wiring runtime: 0.03 seconds, mem = 3344.6M
[03/26 03:12:37     53s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.026, REAL:0.026, MEM:3344.6M, EPOCH TIME: 1742973157.289100
[03/26 03:12:37     53s] SKP cleared!
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] *** Finished incrementalPlace (cpu=0:00:00.4, real=0:00:01.0)***
[03/26 03:12:37     53s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3344.6M, EPOCH TIME: 1742973157.298734
[03/26 03:12:37     53s] Deleting eGR PG blockage cache
[03/26 03:12:37     53s] Disable eGR PG blockage caching
[03/26 03:12:37     53s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3344.6M, EPOCH TIME: 1742973157.298782
[03/26 03:12:37     53s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:53.5/0:13:39.2 (0.1), mem = 3344.6M
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] =============================================================================================
[03/26 03:12:37     53s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.13-s082_1
[03/26 03:12:37     53s] =============================================================================================
[03/26 03:12:37     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:37     53s] ---------------------------------------------------------------------------------------------
[03/26 03:12:37     53s] [ RefinePlace            ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:37     53s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:12:37     53s] [ ExtractRC              ]      1   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.0    1.2
[03/26 03:12:37     53s] [ FullDelayCalc          ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:12:37     53s] [ TimingUpdate           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:37     53s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:37     53s] [ MISC                   ]          0:00:00.3  (  83.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:12:37     53s] ---------------------------------------------------------------------------------------------
[03/26 03:12:37     53s]  IncrReplace #1 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:12:37     53s] ---------------------------------------------------------------------------------------------
[03/26 03:12:37     53s]     Congestion Repair done. (took cpu=0:00:01.7 real=0:00:00.4)
[03/26 03:12:37     53s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/26 03:12:37     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:3344.6M, EPOCH TIME: 1742973157.315125
[03/26 03:12:37     53s] Processing tracks to init pin-track alignment.
[03/26 03:12:37     53s] z: 2, totalTracks: 1
[03/26 03:12:37     53s] z: 4, totalTracks: 1
[03/26 03:12:37     53s] z: 6, totalTracks: 1
[03/26 03:12:37     53s] z: 8, totalTracks: 1
[03/26 03:12:37     53s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:37     53s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3344.6M, EPOCH TIME: 1742973157.316526
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:37     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:37     53s] OPERPROF:     Starting CMU at level 3, MEM:3344.6M, EPOCH TIME: 1742973157.327080
[03/26 03:12:37     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3344.6M, EPOCH TIME: 1742973157.327202
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:37     53s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3344.6M, EPOCH TIME: 1742973157.327247
[03/26 03:12:37     53s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3344.6M, EPOCH TIME: 1742973157.327259
[03/26 03:12:37     53s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3344.6M, EPOCH TIME: 1742973157.327290
[03/26 03:12:37     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3344.6MB).
[03/26 03:12:37     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3344.6M, EPOCH TIME: 1742973157.327325
[03/26 03:12:37     53s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.8 real=0:00:00.5)
[03/26 03:12:37     53s]   Leaving CCOpt scope - extractRC...
[03/26 03:12:37     53s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/26 03:12:37     53s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:12:37     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:12:37     53s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:12:37     53s] PreRoute RC Extraction called for design adder.
[03/26 03:12:37     53s] RC Extraction called in multi-corner(1) mode.
[03/26 03:12:37     53s] RCMode: PreRoute
[03/26 03:12:37     53s]       RC Corner Indexes            0   
[03/26 03:12:37     53s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:12:37     53s] Resistance Scaling Factor    : 1.00000 
[03/26 03:12:37     53s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:12:37     53s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:12:37     53s] Shrink Factor                : 0.90000
[03/26 03:12:37     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:12:37     53s] Using capacitance table file ...
[03/26 03:12:37     53s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:37     53s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:12:37     53s] eee: pegSigSF=1.070000
[03/26 03:12:37     53s] Initializing multi-corner capacitance tables ... 
[03/26 03:12:37     53s] Initializing multi-corner resistance tables ...
[03/26 03:12:37     53s] Creating RPSQ from WeeR and WRes ...
[03/26 03:12:37     53s] eee: Grid unit RC data computation started
[03/26 03:12:37     53s] eee: Grid unit RC data computation completed
[03/26 03:12:37     53s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:12:37     53s] eee: l=2 avDens=0.045894 usedTrk=15.695614 availTrk=342.000000 sigTrk=15.695614
[03/26 03:12:37     53s] eee: l=3 avDens=0.044672 usedTrk=16.081871 availTrk=360.000000 sigTrk=16.081871
[03/26 03:12:37     53s] eee: l=4 avDens=0.004396 usedTrk=1.127485 availTrk=256.500000 sigTrk=1.127485
[03/26 03:12:37     53s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:12:37     53s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:12:37     53s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:12:37     53s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:37     53s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:12:37     53s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.018000 aWlH=0.000000 lMod=0 pMax=0.804700 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:12:37     53s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 03:12:37     53s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: NetCapCache creation started. (Current Mem: 3344.648M) 
[03/26 03:12:37     53s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3344.648M) 
[03/26 03:12:37     53s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:12:37     53s] eee: Metal Layers Info:
[03/26 03:12:37     53s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:37     53s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:12:37     53s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:37     53s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:12:37     53s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:12:37     53s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:12:37     53s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:12:37     53s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:37     53s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:12:37     53s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:12:37     53s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3344.648M)
[03/26 03:12:37     53s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/26 03:12:37     53s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:12:37     53s] End AAE Lib Interpolated Model. (MEM=2732.519531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:37     53s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Clock DAG hash after clustering cong repair call: 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]   CTS services accumulated run-time stats after clustering cong repair call:
[03/26 03:12:37     53s]     delay calculator: calls=6218, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]     steiner router: calls=6220, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]   Clock DAG stats after clustering cong repair call:
[03/26 03:12:37     53s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]     sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]     misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]     sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]   Clock DAG net violations after clustering cong repair call: none
[03/26 03:12:37     53s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/26 03:12:37     53s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]   Primary reporting skew groups after clustering cong repair call:
[03/26 03:12:37     53s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]         min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]         max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]   Skew group summary after clustering cong repair call:
[03/26 03:12:37     53s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.8 real=0:00:00.5)
[03/26 03:12:37     53s]   Stage::Clustering done. (took cpu=0:00:02.0 real=0:00:00.6)
[03/26 03:12:37     53s]   Stage::DRV Fixing...
[03/26 03:12:37     53s]   Fixing clock tree slew time and max cap violations...
[03/26 03:12:37     53s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[03/26 03:12:37     53s]       delay calculator: calls=6218, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       steiner router: calls=6220, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:12:37     53s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[03/26 03:12:37     53s]       delay calculator: calls=6218, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       steiner router: calls=6220, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/26 03:12:37     53s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:12:37     53s]       delay calculator: calls=6218, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       steiner router: calls=6220, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:12:37     53s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:12:37     53s]       delay calculator: calls=6218, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       steiner router: calls=6220, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Stage::Insertion Delay Reduction...
[03/26 03:12:37     53s]   Removing unnecessary root buffering...
[03/26 03:12:37     53s]     Clock DAG hash before 'Removing unnecessary root buffering': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[03/26 03:12:37     53s]       delay calculator: calls=6218, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       steiner router: calls=6220, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG hash after 'Removing unnecessary root buffering': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[03/26 03:12:37     53s]       delay calculator: calls=6218, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       steiner router: calls=6220, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Removing unnecessary root buffering':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Removing unconstrained drivers...
[03/26 03:12:37     53s]     Clock DAG hash before 'Removing unconstrained drivers': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[03/26 03:12:37     53s]       delay calculator: calls=6218, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       steiner router: calls=6220, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG hash after 'Removing unconstrained drivers': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[03/26 03:12:37     53s]       delay calculator: calls=6218, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       steiner router: calls=6220, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Removing unconstrained drivers':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Reducing insertion delay 1...
[03/26 03:12:37     53s]     Clock DAG hash before 'Reducing insertion delay 1': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[03/26 03:12:37     53s]       delay calculator: calls=6218, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       steiner router: calls=6220, total_wall_time=0.013s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG hash after 'Reducing insertion delay 1': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Reducing insertion delay 1':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Removing longest path buffering...
[03/26 03:12:37     53s]     Clock DAG hash before 'Removing longest path buffering': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG hash after 'Removing longest path buffering': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Removing longest path buffering':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Removing longest path buffering':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Reducing delay of long paths...
[03/26 03:12:37     53s]     Clock DAG hash before 'Reducing delay of long paths': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG hash after 'Reducing delay of long paths': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Reducing delay of long paths':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Reducing delay of long paths': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Reducing delay of long paths':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Reducing delay of long paths':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.0 real=0:00:00.6)
[03/26 03:12:37     53s]   
[03/26 03:12:37     53s]   
[03/26 03:12:37     53s]   CCOpt::Phase::Implementation...
[03/26 03:12:37     53s]   Stage::Reducing Power...
[03/26 03:12:37     53s]   Improving clock tree routing...
[03/26 03:12:37     53s]     Clock DAG hash before 'Improving clock tree routing': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Iteration 1...
[03/26 03:12:37     53s]     Iteration 1 done.
[03/26 03:12:37     53s]     Clock DAG hash after 'Improving clock tree routing': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Improving clock tree routing':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Improving clock tree routing':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Reducing clock tree power 1...
[03/26 03:12:37     53s]     Clock DAG hash before 'Reducing clock tree power 1': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Resizing gates: 
[03/26 03:12:37     53s]     Legalizer releasing space for clock trees
[03/26 03:12:37     53s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/26 03:12:37     53s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     100% 
[03/26 03:12:37     53s]     Clock DAG hash after 'Reducing clock tree power 1': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Reducing clock tree power 1':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Reducing clock tree power 2...
[03/26 03:12:37     53s]     Clock DAG hash before 'Reducing clock tree power 2': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Path optimization required 0 stage delay updates 
[03/26 03:12:37     53s]     Clock DAG hash after 'Reducing clock tree power 2': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Reducing clock tree power 2':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Stage::Balancing...
[03/26 03:12:37     53s]   Improving subtree skew...
[03/26 03:12:37     53s]     Clock DAG hash before 'Improving subtree skew': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG hash after 'Improving subtree skew': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Improving subtree skew':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Improving subtree skew': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Improving subtree skew':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Improving subtree skew':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Offloading subtrees by buffering...
[03/26 03:12:37     53s]     Clock DAG hash before 'Offloading subtrees by buffering': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG hash after 'Offloading subtrees by buffering': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Offloading subtrees by buffering':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Offloading subtrees by buffering': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Offloading subtrees by buffering':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   AdjustingMinPinPIDs for balancing...
[03/26 03:12:37     53s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[03/26 03:12:37     53s]       delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Approximately balancing fragments step...
[03/26 03:12:37     53s]       Clock DAG hash before 'Approximately balancing fragments step': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[03/26 03:12:37     53s]         delay calculator: calls=6235, total_wall_time=0.043s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]         steiner router: calls=6237, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]       Resolve constraints - Approximately balancing fragments...
[03/26 03:12:37     53s]       Resolving skew group constraints...
[03/26 03:12:37     53s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[03/26 03:12:37     53s]       Resolving skew group constraints done.
[03/26 03:12:37     53s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[03/26 03:12:37     53s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/26 03:12:37     53s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Approximately balancing fragments...
[03/26 03:12:37     53s]         Moving gates to improve sub-tree skew...
[03/26 03:12:37     53s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[03/26 03:12:37     53s]             delay calculator: calls=6243, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]             legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]             steiner router: calls=6245, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]           Tried: 2 Succeeded: 0
[03/26 03:12:37     53s]           Topology Tried: 0 Succeeded: 0
[03/26 03:12:37     53s]           0 Succeeded with SS ratio
[03/26 03:12:37     53s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/26 03:12:37     53s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/26 03:12:37     53s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[03/26 03:12:37     53s]             delay calculator: calls=6243, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]             legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]             steiner router: calls=6245, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/26 03:12:37     53s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/26 03:12:37     53s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/26 03:12:37     53s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         Approximately balancing fragments bottom up...
[03/26 03:12:37     53s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[03/26 03:12:37     53s]             delay calculator: calls=6243, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]             legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]             steiner router: calls=6245, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[03/26 03:12:37     53s]             delay calculator: calls=6243, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]             legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]             steiner router: calls=6245, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/26 03:12:37     53s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]           Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/26 03:12:37     53s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/26 03:12:37     53s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         Virtual Delay Histogram:
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         ---------------
[03/26 03:12:37     53s]         Histogram
[03/26 03:12:37     53s]         ---------------
[03/26 03:12:37     53s]         {26 <= 0.000ns}
[03/26 03:12:37     53s]         ---------------
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         Virtual delay statistics:
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         ------------------------------------------------------
[03/26 03:12:37     53s]         Mean     Min      Max      Std. Dev    Count     Total
[03/26 03:12:37     53s]         ------------------------------------------------------
[03/26 03:12:37     53s]         0.000    0.000    0.000     0.000      26.000    0.000
[03/26 03:12:37     53s]         ------------------------------------------------------
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         Biggest Virtual delays:
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         ---------------------------------------
[03/26 03:12:37     53s]         Virtual    Clock Tree    Pin    Pre-CTS
[03/26 03:12:37     53s]         Delay                           net
[03/26 03:12:37     53s]         ---------------------------------------
[03/26 03:12:37     53s]           (empty table)
[03/26 03:12:37     53s]         ---------------------------------------
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         Approximately balancing fragments, wire and cell delays...
[03/26 03:12:37     53s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[03/26 03:12:37     53s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/26 03:12:37     53s]             delay calculator: calls=6244, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]             legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]             steiner router: calls=6246, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/26 03:12:37     53s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/26 03:12:37     53s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/26 03:12:37     53s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/26 03:12:37     53s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Approximately balancing fragments done.
[03/26 03:12:37     53s]       Clock DAG hash after 'Approximately balancing fragments step': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[03/26 03:12:37     53s]         delay calculator: calls=6244, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]         steiner router: calls=6246, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]       Clock DAG stats after 'Approximately balancing fragments step':
[03/26 03:12:37     53s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]       Clock DAG net violations after 'Approximately balancing fragments step': none
[03/26 03:12:37     53s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/26 03:12:37     53s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]     Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Clock DAG hash after Approximately balancing fragments: 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[03/26 03:12:37     53s]       delay calculator: calls=6244, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6246, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after Approximately balancing fragments:
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after Approximately balancing fragments: none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after Approximately balancing fragments:
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after Approximately balancing fragments:
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]     Improving fragments clock skew...
[03/26 03:12:37     53s]       Clock DAG hash before 'Improving fragments clock skew': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[03/26 03:12:37     53s]         delay calculator: calls=6244, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]         steiner router: calls=6246, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]       Clock DAG hash after 'Improving fragments clock skew': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[03/26 03:12:37     53s]         delay calculator: calls=6244, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]         steiner router: calls=6246, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]       Clock DAG stats after 'Improving fragments clock skew':
[03/26 03:12:37     53s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]       Clock DAG net violations after 'Improving fragments clock skew': none
[03/26 03:12:37     53s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/26 03:12:37     53s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]       Primary reporting skew groups after 'Improving fragments clock skew':
[03/26 03:12:37     53s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]             min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]             max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]       Skew group summary after 'Improving fragments clock skew':
[03/26 03:12:37     53s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Approximately balancing step...
[03/26 03:12:37     53s]     Clock DAG hash before 'Approximately balancing step': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[03/26 03:12:37     53s]       delay calculator: calls=6244, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6246, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Resolve constraints - Approximately balancing...
[03/26 03:12:37     53s]     Resolving skew group constraints...
[03/26 03:12:37     53s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[03/26 03:12:37     53s]     Resolving skew group constraints done.
[03/26 03:12:37     53s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Approximately balancing...
[03/26 03:12:37     53s]       Approximately balancing, wire and cell delays...
[03/26 03:12:37     53s]       Approximately balancing, wire and cell delays, iteration 1...
[03/26 03:12:37     53s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[03/26 03:12:37     53s]           delay calculator: calls=6244, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6246, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/26 03:12:37     53s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]           sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]           misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]           sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/26 03:12:37     53s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/26 03:12:37     53s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/26 03:12:37     53s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Approximately balancing done.
[03/26 03:12:37     53s]     Clock DAG hash after 'Approximately balancing step': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[03/26 03:12:37     53s]       delay calculator: calls=6244, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6246, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Approximately balancing step':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Approximately balancing step': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Approximately balancing step':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Approximately balancing step':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Approximately balancing paths...
[03/26 03:12:37     53s]     Clock DAG hash before 'Approximately balancing paths': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[03/26 03:12:37     53s]       delay calculator: calls=6244, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6246, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Added 0 buffers.
[03/26 03:12:37     53s]     Clock DAG hash after 'Approximately balancing paths': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[03/26 03:12:37     53s]       delay calculator: calls=6244, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6246, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Approximately balancing paths':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Approximately balancing paths':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Stage::Polishing...
[03/26 03:12:37     53s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:12:37     53s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Clock DAG hash before polishing: 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]   CTS services accumulated run-time stats before polishing:
[03/26 03:12:37     53s]     delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]     legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]     steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]   Clock DAG stats before polishing:
[03/26 03:12:37     53s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]     sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]     misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]     sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]   Clock DAG net violations before polishing: none
[03/26 03:12:37     53s]   Clock DAG primary half-corner transition distribution before polishing:
[03/26 03:12:37     53s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]   Primary reporting skew groups before polishing:
[03/26 03:12:37     53s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]         min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]         max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]   Skew group summary before polishing:
[03/26 03:12:37     53s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]   
[03/26 03:12:37     53s]   
[03/26 03:12:37     53s]   Merging balancing drivers for power...
[03/26 03:12:37     53s]     Clock DAG hash before 'Merging balancing drivers for power': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[03/26 03:12:37     53s]       delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Tried: 2 Succeeded: 0
[03/26 03:12:37     53s]     Clock DAG hash after 'Merging balancing drivers for power': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[03/26 03:12:37     53s]       delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Merging balancing drivers for power':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Improving clock skew...
[03/26 03:12:37     53s]     Clock DAG hash before 'Improving clock skew': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Improving clock skew':
[03/26 03:12:37     53s]       delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG hash after 'Improving clock skew': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Improving clock skew':
[03/26 03:12:37     53s]       delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Improving clock skew':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Improving clock skew': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Improving clock skew':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Improving clock skew':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Moving gates to reduce wire capacitance...
[03/26 03:12:37     53s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[03/26 03:12:37     53s]       delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[03/26 03:12:37     53s]     Iteration 1...
[03/26 03:12:37     53s]       Artificially removing short and long paths...
[03/26 03:12:37     53s]         Clock DAG hash before 'Artificially removing short and long paths': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/26 03:12:37     53s]           delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         For skew_group clk/sdc target band (0.001, 0.001)
[03/26 03:12:37     53s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[03/26 03:12:37     53s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[03/26 03:12:37     53s]           delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         Legalizer releasing space for clock trees
[03/26 03:12:37     53s]         Legalizing clock trees...
[03/26 03:12:37     53s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[03/26 03:12:37     53s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[03/26 03:12:37     53s]           delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         Moving gates: 
[03/26 03:12:37     53s]         Legalizer releasing space for clock trees
[03/26 03:12:37     53s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/26 03:12:37     53s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         100% 
[03/26 03:12:37     53s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Iteration 1 done.
[03/26 03:12:37     53s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[03/26 03:12:37     53s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[03/26 03:12:37     53s]       delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Reducing clock tree power 3...
[03/26 03:12:37     53s]     Clock DAG hash before 'Reducing clock tree power 3': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[03/26 03:12:37     53s]       delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Artificially removing short and long paths...
[03/26 03:12:37     53s]       Clock DAG hash before 'Artificially removing short and long paths': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/26 03:12:37     53s]         delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]         steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]       For skew_group clk/sdc target band (0.001, 0.001)
[03/26 03:12:37     53s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Initial gate capacitance is (rise=0.005pF fall=0.005pF).
[03/26 03:12:37     53s]     Resizing gates: 
[03/26 03:12:37     53s]     Legalizer releasing space for clock trees
[03/26 03:12:37     53s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/26 03:12:37     53s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     100% 
[03/26 03:12:37     53s]     Clock DAG hash after 'Reducing clock tree power 3': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[03/26 03:12:37     53s]       delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Reducing clock tree power 3':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Improving insertion delay...
[03/26 03:12:37     53s]     Clock DAG hash before 'Improving insertion delay': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[03/26 03:12:37     53s]       delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG hash after 'Improving insertion delay': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[03/26 03:12:37     53s]       delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Improving insertion delay':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Improving insertion delay': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Improving insertion delay':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Improving insertion delay':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Wire Opt OverFix...
[03/26 03:12:37     53s]     Clock DAG hash before 'Wire Opt OverFix': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[03/26 03:12:37     53s]       delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Wire Reduction extra effort...
[03/26 03:12:37     53s]       Clock DAG hash before 'Wire Reduction extra effort': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[03/26 03:12:37     53s]         delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]         steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[03/26 03:12:37     53s]       Artificially removing short and long paths...
[03/26 03:12:37     53s]         Clock DAG hash before 'Artificially removing short and long paths': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/26 03:12:37     53s]           delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         For skew_group clk/sdc target band (0.001, 0.001)
[03/26 03:12:37     53s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Global shorten wires A0...
[03/26 03:12:37     53s]         Clock DAG hash before 'Global shorten wires A0': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[03/26 03:12:37     53s]           delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Move For Wirelength - core...
[03/26 03:12:37     53s]         Clock DAG hash before 'Move For Wirelength - core': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/26 03:12:37     53s]           delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[03/26 03:12:37     53s]         Max accepted move=0.000um, total accepted move=0.000um
[03/26 03:12:37     53s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Global shorten wires A1...
[03/26 03:12:37     53s]         Clock DAG hash before 'Global shorten wires A1': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[03/26 03:12:37     53s]           delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Move For Wirelength - core...
[03/26 03:12:37     53s]         Clock DAG hash before 'Move For Wirelength - core': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/26 03:12:37     53s]           delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[03/26 03:12:37     53s]         Max accepted move=0.000um, total accepted move=0.000um
[03/26 03:12:37     53s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Global shorten wires B...
[03/26 03:12:37     53s]         Clock DAG hash before 'Global shorten wires B': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[03/26 03:12:37     53s]           delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Move For Wirelength - branch...
[03/26 03:12:37     53s]         Clock DAG hash before 'Move For Wirelength - branch': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[03/26 03:12:37     53s]           delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[03/26 03:12:37     53s]         Max accepted move=0.000um, total accepted move=0.000um
[03/26 03:12:37     53s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[03/26 03:12:37     53s]       Clock DAG hash after 'Wire Reduction extra effort': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[03/26 03:12:37     53s]         delay calculator: calls=6245, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]         steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/26 03:12:37     53s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:12:37     53s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[03/26 03:12:37     53s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/26 03:12:37     53s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/26 03:12:37     53s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]             min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]             max path sink: sum_reg[6]/CK
[03/26 03:12:37     53s]       Skew group summary after 'Wire Reduction extra effort':
[03/26 03:12:37     53s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Optimizing orientation...
[03/26 03:12:37     53s]     FlipOpt...
[03/26 03:12:37     53s]     Disconnecting clock tree from netlist...
[03/26 03:12:37     53s]     Disconnecting clock tree from netlist done.
[03/26 03:12:37     53s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[03/26 03:12:37     53s]     Resynthesising clock tree into netlist...
[03/26 03:12:37     53s]       Reset timing graph...
[03/26 03:12:37     53s] Ignoring AAE DB Resetting ...
[03/26 03:12:37     53s]       Reset timing graph done.
[03/26 03:12:37     53s]     Resynthesising clock tree into netlist done.
[03/26 03:12:37     53s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s] End AAE Lib Interpolated Model. (MEM=2738.402344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:37     53s]     Clock DAG hash after 'Wire Opt OverFix': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[03/26 03:12:37     53s]       delay calculator: calls=6246, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]       steiner router: calls=6247, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]     Clock DAG stats after 'Wire Opt OverFix':
[03/26 03:12:37     53s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:37     53s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=73.405um, total=73.405um
[03/26 03:12:37     53s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]     Clock DAG net violations after 'Wire Opt OverFix': none
[03/26 03:12:37     53s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/26 03:12:37     53s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.696, kur=-0.146], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]           min path sink: t2_reg[0]/CK
[03/26 03:12:37     53s]           max path sink: sum_reg[5]/CK
[03/26 03:12:37     53s]     Skew group summary after 'Wire Opt OverFix':
[03/26 03:12:37     53s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.696, kur=-0.146], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Total capacitance is (rise=0.016pF fall=0.015pF), of which (rise=0.010pF fall=0.010pF) is wire, and (rise=0.005pF fall=0.005pF) is gate.
[03/26 03:12:37     53s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Stage::Updating netlist...
[03/26 03:12:37     53s]   Reset timing graph...
[03/26 03:12:37     53s] Ignoring AAE DB Resetting ...
[03/26 03:12:37     53s]   Reset timing graph done.
[03/26 03:12:37     53s]   Setting non-default rules before calling refine place.
[03/26 03:12:37     53s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/26 03:12:37     53s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3395.9M, EPOCH TIME: 1742973157.418377
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3395.9M, EPOCH TIME: 1742973157.419063
[03/26 03:12:37     53s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Leaving CCOpt scope - ClockRefiner...
[03/26 03:12:37     53s]   Assigned high priority to 0 instances.
[03/26 03:12:37     53s]   Soft fixed 0 clock instances.
[03/26 03:12:37     53s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[03/26 03:12:37     53s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[03/26 03:12:37     53s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3395.9M, EPOCH TIME: 1742973157.424432
[03/26 03:12:37     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3395.9M, EPOCH TIME: 1742973157.424469
[03/26 03:12:37     53s] Processing tracks to init pin-track alignment.
[03/26 03:12:37     53s] z: 2, totalTracks: 1
[03/26 03:12:37     53s] z: 4, totalTracks: 1
[03/26 03:12:37     53s] z: 6, totalTracks: 1
[03/26 03:12:37     53s] z: 8, totalTracks: 1
[03/26 03:12:37     53s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:37     53s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3395.9M, EPOCH TIME: 1742973157.425612
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:37     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:37     53s] OPERPROF:       Starting CMU at level 4, MEM:3395.9M, EPOCH TIME: 1742973157.435780
[03/26 03:12:37     53s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3395.9M, EPOCH TIME: 1742973157.435904
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:37     53s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.010, REAL:0.010, MEM:3395.9M, EPOCH TIME: 1742973157.435950
[03/26 03:12:37     53s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3395.9M, EPOCH TIME: 1742973157.435961
[03/26 03:12:37     53s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3395.9M, EPOCH TIME: 1742973157.436035
[03/26 03:12:37     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3395.9MB).
[03/26 03:12:37     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3395.9M, EPOCH TIME: 1742973157.436070
[03/26 03:12:37     53s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3395.9M, EPOCH TIME: 1742973157.436079
[03/26 03:12:37     53s] TDRefine: refinePlace mode is spiral
[03/26 03:12:37     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.5
[03/26 03:12:37     53s] OPERPROF: Starting Refine-Place at level 1, MEM:3395.9M, EPOCH TIME: 1742973157.436118
[03/26 03:12:37     53s] *** Starting refinePlace (0:00:53.6 mem=3395.9M) ***
[03/26 03:12:37     53s] Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:37     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:37     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:37     53s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3395.9M, EPOCH TIME: 1742973157.436308
[03/26 03:12:37     53s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3395.9M, EPOCH TIME: 1742973157.436327
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3395.9M, EPOCH TIME: 1742973157.438486
[03/26 03:12:37     53s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3395.9M, EPOCH TIME: 1742973157.438521
[03/26 03:12:37     53s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3395.9M, EPOCH TIME: 1742973157.438535
[03/26 03:12:37     53s] Starting refinePlace ...
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] One DDP V2 for no tweak run.
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] DDP initSite1 nrRow 9 nrJob 9
[03/26 03:12:37     53s] DDP markSite nrRow 9 nrJob 9
[03/26 03:12:37     53s] ** Cut row section cpu time 0:00:00.0.
[03/26 03:12:37     53s]  ** Cut row section real time 0:00:00.0.
[03/26 03:12:37     53s]    Spread Effort: high, standalone mode, useDDP on.
[03/26 03:12:37     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3395.9MB) @(0:00:53.6 - 0:00:53.6).
[03/26 03:12:37     53s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:37     53s] wireLenOptFixPriorityInst 25 inst fixed
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s]  Info: 0 filler has been deleted!
[03/26 03:12:37     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:12:37     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:37     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:37     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3379.9MB) @(0:00:53.6 - 0:00:53.7).
[03/26 03:12:37     53s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:37     53s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:37     53s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3379.9MB
[03/26 03:12:37     53s] Statistics of distance of Instance movement in refine placement:
[03/26 03:12:37     53s]   maximum (X+Y) =         0.00 um
[03/26 03:12:37     53s]   mean    (X+Y) =         0.00 um
[03/26 03:12:37     53s] Summary Report:
[03/26 03:12:37     53s] Instances move: 0 (out of 34 movable)
[03/26 03:12:37     53s] Instances flipped: 0
[03/26 03:12:37     53s] Mean displacement: 0.00 um
[03/26 03:12:37     53s] Max displacement: 0.00 um 
[03/26 03:12:37     53s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:12:37     53s] Total instances moved : 0
[03/26 03:12:37     53s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.008, REAL:0.007, MEM:3379.9M, EPOCH TIME: 1742973157.445673
[03/26 03:12:37     53s] Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
[03/26 03:12:37     53s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3379.9MB
[03/26 03:12:37     53s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3379.9MB) @(0:00:53.6 - 0:00:53.7).
[03/26 03:12:37     53s] *** Finished refinePlace (0:00:53.7 mem=3379.9M) ***
[03/26 03:12:37     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.5
[03/26 03:12:37     53s] OPERPROF: Finished Refine-Place at level 1, CPU:0.011, REAL:0.010, MEM:3379.9M, EPOCH TIME: 1742973157.445784
[03/26 03:12:37     53s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3379.9M, EPOCH TIME: 1742973157.445807
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3379.9M, EPOCH TIME: 1742973157.446440
[03/26 03:12:37     53s]   ClockRefiner summary
[03/26 03:12:37     53s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:12:37     53s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[03/26 03:12:37     53s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:12:37     53s]   Restoring pStatusCts on 0 clock instances.
[03/26 03:12:37     53s]   Revert refine place priority changes on 0 instances.
[03/26 03:12:37     53s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:12:37     53s]   CCOpt::Phase::eGRPC...
[03/26 03:12:37     53s]   eGR Post Conditioning...
[03/26 03:12:37     53s]     Clock implementation routing...
[03/26 03:12:37     53s]       Leaving CCOpt scope - Routing Tools...
[03/26 03:12:37     53s] Net route status summary:
[03/26 03:12:37     53s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:37     53s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:37     53s]       Routing using eGR only...
[03/26 03:12:37     53s]         Early Global Route - eGR only step...
[03/26 03:12:37     53s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[03/26 03:12:37     53s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[03/26 03:12:37     53s] (ccopt eGR): Start to route 1 all nets
[03/26 03:12:37     53s] (I)      Running eGR regular flow
[03/26 03:12:37     53s] Running assign ptn pin
[03/26 03:12:37     53s] Running config msv constraints
[03/26 03:12:37     53s] Running pre-eGR process
[03/26 03:12:37     53s] [PSP]    Started Early Global Route ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Initializing eGR engine (clean)
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] (I)      clean place blk overflow:
[03/26 03:12:37     53s] (I)      H : enabled 1.00 0
[03/26 03:12:37     53s] (I)      V : enabled 1.00 0
[03/26 03:12:37     53s] (I)      Initializing eGR engine (clean)
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] (I)      clean place blk overflow:
[03/26 03:12:37     53s] (I)      H : enabled 1.00 0
[03/26 03:12:37     53s] (I)      V : enabled 1.00 0
[03/26 03:12:37     53s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Running eGR Cong Clean flow
[03/26 03:12:37     53s] (I)      # wire layers (front) : 12
[03/26 03:12:37     53s] (I)      # wire layers (back)  : 0
[03/26 03:12:37     53s] (I)      min wire layer : 1
[03/26 03:12:37     53s] (I)      max wire layer : 11
[03/26 03:12:37     53s] (I)      # cut layers (front) : 11
[03/26 03:12:37     53s] (I)      # cut layers (back)  : 0
[03/26 03:12:37     53s] (I)      min cut layer : 1
[03/26 03:12:37     53s] (I)      max cut layer : 10
[03/26 03:12:37     53s] (I)      ================================ Layers ================================
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:12:37     53s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:12:37     53s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:12:37     53s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:12:37     53s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:12:37     53s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:12:37     53s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      Started Import and model ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      == Non-default Options ==
[03/26 03:12:37     53s] (I)      Clean congestion better                            : true
[03/26 03:12:37     53s] (I)      Estimate vias on DPT layer                         : true
[03/26 03:12:37     53s] (I)      Rerouting rounds                                   : 10
[03/26 03:12:37     53s] (I)      Clean congestion layer assignment rounds           : 3
[03/26 03:12:37     53s] (I)      Layer constraints as soft constraints              : true
[03/26 03:12:37     53s] (I)      Soft top layer                                     : true
[03/26 03:12:37     53s] (I)      Skip prospective layer relax nets                  : true
[03/26 03:12:37     53s] (I)      Better NDR handling                                : true
[03/26 03:12:37     53s] (I)      Improved NDR modeling in LA                        : true
[03/26 03:12:37     53s] (I)      Routing cost fix for NDR handling                  : true
[03/26 03:12:37     53s] (I)      Block tracks for preroutes                         : true
[03/26 03:12:37     53s] (I)      Assign IRoute by net group key                     : true
[03/26 03:12:37     53s] (I)      Block unroutable channels                          : true
[03/26 03:12:37     53s] (I)      Block unroutable channels 3D                       : true
[03/26 03:12:37     53s] (I)      Bound layer relaxed segment wl                     : true
[03/26 03:12:37     53s] (I)      Blocked pin reach length threshold                 : 2
[03/26 03:12:37     53s] (I)      Check blockage within NDR space in TA              : true
[03/26 03:12:37     53s] (I)      Skip must join for term with via pillar            : true
[03/26 03:12:37     53s] (I)      Model find APA for IO pin                          : true
[03/26 03:12:37     53s] (I)      On pin location for off pin term                   : true
[03/26 03:12:37     53s] (I)      Handle EOL spacing                                 : true
[03/26 03:12:37     53s] (I)      Merge PG vias by gap                               : true
[03/26 03:12:37     53s] (I)      Maximum routing layer                              : 11
[03/26 03:12:37     53s] (I)      Top routing layer                                  : 11
[03/26 03:12:37     53s] (I)      Ignore routing layer                               : true
[03/26 03:12:37     53s] (I)      Route selected nets only                           : true
[03/26 03:12:37     53s] (I)      Refine MST                                         : true
[03/26 03:12:37     53s] (I)      Honor PRL                                          : true
[03/26 03:12:37     53s] (I)      Strong congestion aware                            : true
[03/26 03:12:37     53s] (I)      Improved initial location for IRoutes              : true
[03/26 03:12:37     53s] (I)      Multi panel TA                                     : true
[03/26 03:12:37     53s] (I)      Penalize wire overlap                              : true
[03/26 03:12:37     53s] (I)      Expand small instance blockage                     : true
[03/26 03:12:37     53s] (I)      Reduce via in TA                                   : true
[03/26 03:12:37     53s] (I)      SS-aware routing                                   : true
[03/26 03:12:37     53s] (I)      Improve tree edge sharing                          : true
[03/26 03:12:37     53s] (I)      Improve 2D via estimation                          : true
[03/26 03:12:37     53s] (I)      Refine Steiner tree                                : true
[03/26 03:12:37     53s] (I)      Build spine tree                                   : true
[03/26 03:12:37     53s] (I)      Model pass through capacity                        : true
[03/26 03:12:37     53s] (I)      Extend blockages by a half GCell                   : true
[03/26 03:12:37     53s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[03/26 03:12:37     53s] (I)      Consider pin shapes                                : true
[03/26 03:12:37     53s] (I)      Consider pin shapes for all nodes                  : true
[03/26 03:12:37     53s] (I)      Consider NR APA                                    : true
[03/26 03:12:37     53s] (I)      Consider IO pin shape                              : true
[03/26 03:12:37     53s] (I)      Fix pin connection bug                             : true
[03/26 03:12:37     53s] (I)      Consider layer RC for local wires                  : true
[03/26 03:12:37     53s] (I)      Honor layer constraint                             : true
[03/26 03:12:37     53s] (I)      Route to clock mesh pin                            : true
[03/26 03:12:37     53s] (I)      LA-aware pin escape length                         : 2
[03/26 03:12:37     53s] (I)      Connect multiple ports                             : true
[03/26 03:12:37     53s] (I)      Split for must join                                : true
[03/26 03:12:37     53s] (I)      Number of threads                                  : 1
[03/26 03:12:37     53s] (I)      Routing effort level                               : 10000
[03/26 03:12:37     53s] (I)      Prefer layer length threshold                      : 8
[03/26 03:12:37     53s] (I)      Overflow penalty cost                              : 10
[03/26 03:12:37     53s] (I)      A-star cost                                        : 0.300000
[03/26 03:12:37     53s] (I)      Misalignment cost                                  : 10.000000
[03/26 03:12:37     53s] (I)      Threshold for short IRoute                         : 6
[03/26 03:12:37     53s] (I)      Via cost during post routing                       : 1.000000
[03/26 03:12:37     53s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/26 03:12:37     53s] (I)      Source-to-sink ratio                               : 0.300000
[03/26 03:12:37     53s] (I)      Scenic ratio bound                                 : 3.000000
[03/26 03:12:37     53s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/26 03:12:37     53s] (I)      Net layer relax scenic ratio                       : 1.250000
[03/26 03:12:37     53s] (I)      Layer demotion scenic scale                        : 1.000000
[03/26 03:12:37     53s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/26 03:12:37     53s] (I)      PG-aware similar topology routing                  : true
[03/26 03:12:37     53s] (I)      Maze routing via cost fix                          : true
[03/26 03:12:37     53s] (I)      Apply PRL on PG terms                              : true
[03/26 03:12:37     53s] (I)      Apply PRL on obs objects                           : true
[03/26 03:12:37     53s] (I)      Handle range-type spacing rules                    : true
[03/26 03:12:37     53s] (I)      PG gap threshold multiplier                        : 10.000000
[03/26 03:12:37     53s] (I)      Parallel spacing query fix                         : true
[03/26 03:12:37     53s] (I)      Force source to root IR                            : true
[03/26 03:12:37     53s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/26 03:12:37     53s] (I)      Multi-pass Schedule                                : {{} {} {}}
[03/26 03:12:37     53s] (I)      Route tie net to shape                             : auto
[03/26 03:12:37     53s] (I)      Do not relax to DPT layer                          : true
[03/26 03:12:37     53s] (I)      No DPT in post routing                             : true
[03/26 03:12:37     53s] (I)      Modeling PG via merging fix                        : true
[03/26 03:12:37     53s] (I)      Shield aware TA                                    : true
[03/26 03:12:37     53s] (I)      Strong shield aware TA                             : true
[03/26 03:12:37     53s] (I)      Overflow calculation fix in LA                     : true
[03/26 03:12:37     53s] (I)      Post routing fix                                   : true
[03/26 03:12:37     53s] (I)      Strong post routing                                : true
[03/26 03:12:37     53s] (I)      Violation on path threshold                        : 1
[03/26 03:12:37     53s] (I)      Pass through capacity modeling                     : true
[03/26 03:12:37     53s] (I)      Read layer and via RC                              : true
[03/26 03:12:37     53s] (I)      Select the non-relaxed segments in post routing stage : true
[03/26 03:12:37     53s] (I)      Select term pin box for io pin                     : true
[03/26 03:12:37     53s] (I)      Penalize NDR sharing                               : true
[03/26 03:12:37     53s] (I)      Enable special modeling                            : false
[03/26 03:12:37     53s] (I)      Keep fixed segments                                : true
[03/26 03:12:37     53s] (I)      Reorder net groups by key                          : true
[03/26 03:12:37     53s] (I)      Increase net scenic ratio                          : true
[03/26 03:12:37     53s] (I)      Method to set GCell size                           : row
[03/26 03:12:37     53s] (I)      Connect multiple ports and must join fix           : true
[03/26 03:12:37     53s] (I)      Avoid high resistance layers                       : true
[03/26 03:12:37     53s] (I)      Segment length threshold                           : 1
[03/26 03:12:37     53s] (I)      Model find APA for IO pin fix                      : true
[03/26 03:12:37     53s] (I)      Avoid connecting non-metal layers                  : true
[03/26 03:12:37     53s] (I)      Use track pitch for NDR                            : true
[03/26 03:12:37     53s] (I)      Decide max and min layer to relax with layer difference : true
[03/26 03:12:37     53s] (I)      Handle non-default track width                     : false
[03/26 03:12:37     53s] (I)      Block unroutable channels fix                      : true
[03/26 03:12:37     53s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:12:37     53s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:12:37     53s] (I)      ============== Pin Summary ==============
[03/26 03:12:37     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:37     53s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:12:37     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:37     53s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:12:37     53s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:12:37     53s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:12:37     53s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:37     53s] (I)      Custom ignore net properties:
[03/26 03:12:37     53s] (I)      1 : NotLegal
[03/26 03:12:37     53s] (I)      2 : NotSelected
[03/26 03:12:37     53s] (I)      Default ignore net properties:
[03/26 03:12:37     53s] (I)      1 : Special
[03/26 03:12:37     53s] (I)      2 : Analog
[03/26 03:12:37     53s] (I)      3 : Fixed
[03/26 03:12:37     53s] (I)      4 : Skipped
[03/26 03:12:37     53s] (I)      5 : MixedSignal
[03/26 03:12:37     53s] (I)      Prerouted net properties:
[03/26 03:12:37     53s] (I)      1 : NotLegal
[03/26 03:12:37     53s] (I)      2 : Special
[03/26 03:12:37     53s] (I)      3 : Analog
[03/26 03:12:37     53s] (I)      4 : Fixed
[03/26 03:12:37     53s] (I)      5 : Skipped
[03/26 03:12:37     53s] (I)      6 : MixedSignal
[03/26 03:12:37     53s] [NR-eGR] Early global route reroute 1 out of 57 routable nets
[03/26 03:12:37     53s] (I)      Use row-based GCell size
[03/26 03:12:37     53s] (I)      Use row-based GCell align
[03/26 03:12:37     53s] (I)      layer 0 area = 80000
[03/26 03:12:37     53s] (I)      layer 1 area = 80000
[03/26 03:12:37     53s] (I)      layer 2 area = 80000
[03/26 03:12:37     53s] (I)      layer 3 area = 80000
[03/26 03:12:37     53s] (I)      layer 4 area = 80000
[03/26 03:12:37     53s] (I)      layer 5 area = 80000
[03/26 03:12:37     53s] (I)      layer 6 area = 80000
[03/26 03:12:37     53s] (I)      layer 7 area = 80000
[03/26 03:12:37     53s] (I)      layer 8 area = 80000
[03/26 03:12:37     53s] (I)      layer 9 area = 400000
[03/26 03:12:37     53s] (I)      layer 10 area = 400000
[03/26 03:12:37     53s] (I)      GCell unit size   : 3420
[03/26 03:12:37     53s] (I)      GCell multiplier  : 1
[03/26 03:12:37     53s] (I)      GCell row height  : 3420
[03/26 03:12:37     53s] (I)      Actual row height : 3420
[03/26 03:12:37     53s] (I)      GCell align ref   : 10000 10260
[03/26 03:12:37     53s] [NR-eGR] Track table information for default rule: 
[03/26 03:12:37     53s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:12:37     53s] (I)      ==================== Default via =====================
[03/26 03:12:37     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:37     53s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/26 03:12:37     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:37     53s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/26 03:12:37     53s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/26 03:12:37     53s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/26 03:12:37     53s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/26 03:12:37     53s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/26 03:12:37     53s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/26 03:12:37     53s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/26 03:12:37     53s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/26 03:12:37     53s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/26 03:12:37     53s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/26 03:12:37     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:37     53s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:12:37     53s] [NR-eGR] Read 738 PG shapes
[03/26 03:12:37     53s] [NR-eGR] Read 0 clock shapes
[03/26 03:12:37     53s] [NR-eGR] Read 0 other shapes
[03/26 03:12:37     53s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:12:37     53s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:12:37     53s] [NR-eGR] #Instance Blockages : 0
[03/26 03:12:37     53s] [NR-eGR] #PG Blockages       : 738
[03/26 03:12:37     53s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:12:37     53s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:12:37     53s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:12:37     53s] [NR-eGR] #Other Blockages    : 0
[03/26 03:12:37     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:12:37     53s] [NR-eGR] #prerouted nets         : 0
[03/26 03:12:37     53s] [NR-eGR] #prerouted special nets : 0
[03/26 03:12:37     53s] [NR-eGR] #prerouted wires        : 0
[03/26 03:12:37     53s] [NR-eGR] Read 57 nets ( ignored 56 )
[03/26 03:12:37     53s] (I)        Front-side 57 ( ignored 56 )
[03/26 03:12:37     53s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:12:37     53s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:12:37     53s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[03/26 03:12:37     53s] [NR-eGR] #via pillars        : 0
[03/26 03:12:37     53s] [NR-eGR] #must join all port : 0
[03/26 03:12:37     53s] [NR-eGR] #multiple ports     : 0
[03/26 03:12:37     53s] [NR-eGR] #has must join      : 0
[03/26 03:12:37     53s] (I)      dcls route internal nets
[03/26 03:12:37     53s] (I)      dcls route interface nets
[03/26 03:12:37     53s] (I)      dcls route common nets
[03/26 03:12:37     53s] (I)      Reading macro buffers
[03/26 03:12:37     53s] (I)      Number of macro buffers: 0
[03/26 03:12:37     53s] (I)      =========== RC Report:  ============
[03/26 03:12:37     53s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:12:37     53s] (I)      ------------------------------------
[03/26 03:12:37     53s] (I)        Metal2         3.302        0.157 
[03/26 03:12:37     53s] (I)        Metal3         3.274        0.157 
[03/26 03:12:37     53s] (I)        Metal4         3.302        0.156 
[03/26 03:12:37     53s] (I)        Metal5         3.274        0.157 
[03/26 03:12:37     53s] (I)        Metal6         3.302        0.144 
[03/26 03:12:37     53s] (I)        Metal7         0.695        0.238 
[03/26 03:12:37     53s] (I)        Metal8         0.695        0.223 
[03/26 03:12:37     53s] (I)        Metal9         0.291        0.410 
[03/26 03:12:37     53s] (I)       Metal10         0.153        0.226 
[03/26 03:12:37     53s] (I)       Metal11         0.095        0.658 
[03/26 03:12:37     53s] (I)      =========== RC Report:  ============
[03/26 03:12:37     53s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:12:37     53s] (I)      ------------------------------------
[03/26 03:12:37     53s] (I)        Metal2         3.808        0.173 
[03/26 03:12:37     53s] (I)        Metal3         3.965        0.175 
[03/26 03:12:37     53s] (I)        Metal4         3.808        0.173 
[03/26 03:12:37     53s] (I)        Metal5         3.965        0.175 
[03/26 03:12:37     53s] (I)        Metal6         3.808        0.165 
[03/26 03:12:37     53s] (I)        Metal7         1.187        0.394 
[03/26 03:12:37     53s] (I)        Metal8         1.080        0.371 
[03/26 03:12:37     53s] (I)        Metal9         0.444        0.833 
[03/26 03:12:37     53s] (I)       Metal10         0.159        0.343 
[03/26 03:12:37     53s] (I)       Metal11         0.095        1.114 
[03/26 03:12:37     53s] (I)      early_global_route_priority property id does not exist.
[03/26 03:12:37     53s] (I)      Read Num Blocks=1092  Num Prerouted Wires=0  Num CS=0
[03/26 03:12:37     53s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 2 (H) : #blockages 195 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 4 (H) : #blockages 195 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 6 (H) : #blockages 195 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 8 (H) : #blockages 225 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 9 (V) : #blockages 68 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 10 (H) : #blockages 54 : #preroutes 0
[03/26 03:12:37     53s] (I)      Moved 1 terms for better access 
[03/26 03:12:37     53s] (I)      Number of ignored nets                =     56
[03/26 03:12:37     53s] (I)      Number of connected nets              =      0
[03/26 03:12:37     53s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:12:37     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:12:37     53s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[03/26 03:12:37     53s] (I)      Ndr track 0 does not exist
[03/26 03:12:37     53s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:12:37     53s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:12:37     53s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:12:37     53s] (I)      Site width          :   400  (dbu)
[03/26 03:12:37     53s] (I)      Row height          :  3420  (dbu)
[03/26 03:12:37     53s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:12:37     53s] (I)      GCell width         :  3420  (dbu)
[03/26 03:12:37     53s] (I)      GCell height        :  3420  (dbu)
[03/26 03:12:37     53s] (I)      Grid                :    15    15    11
[03/26 03:12:37     53s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:12:37     53s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:12:37     53s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:12:37     53s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:12:37     53s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:12:37     53s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:12:37     53s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:12:37     53s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:12:37     53s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:12:37     53s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:12:37     53s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:12:37     53s] (I)      --------------------------------------------------------
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] [NR-eGR] ============ Routing rule table ============
[03/26 03:12:37     53s] [NR-eGR] Rule id: 0  Rule name:   Nets: 1
[03/26 03:12:37     53s] [NR-eGR] ========================================
[03/26 03:12:37     53s] [NR-eGR] 
[03/26 03:12:37     53s] (I)      ======== NDR :  =========
[03/26 03:12:37     53s] (I)      +--------------+--------+
[03/26 03:12:37     53s] (I)      |           ID |      0 |
[03/26 03:12:37     53s] (I)      |      Default |     no |
[03/26 03:12:37     53s] (I)      |  Clk Special |     no |
[03/26 03:12:37     53s] (I)      | Hard spacing |     no |
[03/26 03:12:37     53s] (I)      |    NDR track | (none) |
[03/26 03:12:37     53s] (I)      |      NDR via | (none) |
[03/26 03:12:37     53s] (I)      |  Extra space |      1 |
[03/26 03:12:37     53s] (I)      |      Shields |      0 |
[03/26 03:12:37     53s] (I)      |   Demand (H) |      2 |
[03/26 03:12:37     53s] (I)      |   Demand (V) |      2 |
[03/26 03:12:37     53s] (I)      |        #Nets |      1 |
[03/26 03:12:37     53s] (I)      +--------------+--------+
[03/26 03:12:37     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:37     53s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:12:37     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:37     53s] (I)      |  Metal2    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal3    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal4    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal5    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal6    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal7    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal8    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal9    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      | Metal10    440      400   2000     1000      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      | Metal11    440      400   1900      950      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:37     53s] (I)      =============== Blocked Tracks ===============
[03/26 03:12:37     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:37     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:12:37     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:37     53s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:12:37     53s] (I)      |     2 |    1980 |      820 |        41.41% |
[03/26 03:12:37     53s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:12:37     53s] (I)      |     4 |    1980 |      820 |        41.41% |
[03/26 03:12:37     53s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:12:37     53s] (I)      |     6 |    1980 |      820 |        41.41% |
[03/26 03:12:37     53s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:12:37     53s] (I)      |     8 |    1980 |      820 |        41.41% |
[03/26 03:12:37     53s] (I)      |     9 |    2025 |      508 |        25.09% |
[03/26 03:12:37     53s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:12:37     53s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:12:37     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:37     53s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Reset routing kernel
[03/26 03:12:37     53s] (I)      Started Global Routing ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      totalPins=26  totalGlobalPin=26 (100.00%)
[03/26 03:12:37     53s] (I)      ================= Net Group Info =================
[03/26 03:12:37     53s] (I)      +----+----------------+--------------+-----------+
[03/26 03:12:37     53s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[03/26 03:12:37     53s] (I)      +----+----------------+--------------+-----------+
[03/26 03:12:37     53s] (I)      |  1 |              1 |    Metal3(3) | Metal4(4) |
[03/26 03:12:37     53s] (I)      +----+----------------+--------------+-----------+
[03/26 03:12:37     53s] (I)      total 2D Cap : 3481 = (1874 H, 1607 V)
[03/26 03:12:37     53s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[03/26 03:12:37     53s] (I)      init route region map
[03/26 03:12:37     53s] (I)      #blocked GCells = 0
[03/26 03:12:37     53s] (I)      #regions = 1
[03/26 03:12:37     53s] (I)      init safety region map
[03/26 03:12:37     53s] (I)      #blocked GCells = 0
[03/26 03:12:37     53s] (I)      #regions = 1
[03/26 03:12:37     53s] (I)      Adjusted 0 GCells for pin access
[03/26 03:12:37     53s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1a Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1b Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1c Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1d Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1e Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1f Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1g Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      #Nets         : 1
[03/26 03:12:37     53s] (I)      #Relaxed nets : 0
[03/26 03:12:37     53s] (I)      Wire length   : 38
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1h Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1l Route ============
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:12:37     53s] [NR-eGR]                        OverCon            
[03/26 03:12:37     53s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:12:37     53s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:12:37     53s] [NR-eGR] ----------------------------------------------
[03/26 03:12:37     53s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] ----------------------------------------------
[03/26 03:12:37     53s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] 
[03/26 03:12:37     53s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Updating congestion map
[03/26 03:12:37     53s] (I)      total 2D Cap : 15156 = (7822 H, 7334 V)
[03/26 03:12:37     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:12:37     53s] (I)      Running track assignment and export wires
[03/26 03:12:37     53s] (I)      Delete wires for 1 nets 
[03/26 03:12:37     53s] (I)      ============= Track Assignment ============
[03/26 03:12:37     53s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:12:37     53s] (I)      Run Multi-thread track assignment
[03/26 03:12:37     53s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Started Export ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:12:37     53s] [NR-eGR] Total eGR-routed clock nets wire length: 76um, number of vias: 68
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR] Report for selected net(s) only.
[03/26 03:12:37     53s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:12:37     53s] [NR-eGR] -----------------------------------
[03/26 03:12:37     53s] [NR-eGR]  Metal1   (1H)             0    26 
[03/26 03:12:37     53s] [NR-eGR]  Metal2   (2V)            23    35 
[03/26 03:12:37     53s] [NR-eGR]  Metal3   (3H)            40     7 
[03/26 03:12:37     53s] [NR-eGR]  Metal4   (4V)            12     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:12:37     53s] [NR-eGR] -----------------------------------
[03/26 03:12:37     53s] [NR-eGR]           Total           76    68 
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR] Total half perimeter of net bounding box: 32um
[03/26 03:12:37     53s] [NR-eGR] Total length: 76um, number of vias: 68
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR] Total routed clock nets wire length: 76um, number of vias: 68
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:12:37     53s] [NR-eGR] -----------------------------------
[03/26 03:12:37     53s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:12:37     53s] [NR-eGR]  Metal2   (2V)           260   163 
[03/26 03:12:37     53s] [NR-eGR]  Metal3   (3H)           284     9 
[03/26 03:12:37     53s] [NR-eGR]  Metal4   (4V)            21     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:12:37     53s] [NR-eGR] -----------------------------------
[03/26 03:12:37     53s] [NR-eGR]           Total          565   313 
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR] Total half perimeter of net bounding box: 522um
[03/26 03:12:37     53s] [NR-eGR] Total length: 565um, number of vias: 313
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] (I)      == Layer wire length by net rule ==
[03/26 03:12:37     53s] (I)                       Default 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)       Metal1   (1H)       0um 
[03/26 03:12:37     53s] (I)       Metal2   (2V)     260um 
[03/26 03:12:37     53s] (I)       Metal3   (3H)     284um 
[03/26 03:12:37     53s] (I)       Metal4   (4V)      21um 
[03/26 03:12:37     53s] (I)       Metal5   (5H)       0um 
[03/26 03:12:37     53s] (I)       Metal6   (6V)       0um 
[03/26 03:12:37     53s] (I)       Metal7   (7H)       0um 
[03/26 03:12:37     53s] (I)       Metal8   (8V)       0um 
[03/26 03:12:37     53s] (I)       Metal9   (9H)       0um 
[03/26 03:12:37     53s] (I)       Metal10  (10V)      0um 
[03/26 03:12:37     53s] (I)       Metal11  (11H)      0um 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)                Total    565um 
[03/26 03:12:37     53s] (I)      == Layer via count by net rule ==
[03/26 03:12:37     53s] (I)                       Default 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)       Metal1   (1H)       141 
[03/26 03:12:37     53s] (I)       Metal2   (2V)       163 
[03/26 03:12:37     53s] (I)       Metal3   (3H)         9 
[03/26 03:12:37     53s] (I)       Metal4   (4V)         0 
[03/26 03:12:37     53s] (I)       Metal5   (5H)         0 
[03/26 03:12:37     53s] (I)       Metal6   (6V)         0 
[03/26 03:12:37     53s] (I)       Metal7   (7H)         0 
[03/26 03:12:37     53s] (I)       Metal8   (8V)         0 
[03/26 03:12:37     53s] (I)       Metal9   (9H)         0 
[03/26 03:12:37     53s] (I)       Metal10  (10V)        0 
[03/26 03:12:37     53s] (I)       Metal11  (11H)        0 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)                Total      313 
[03/26 03:12:37     53s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:37     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] [NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:12:37     53s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:12:37     53s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:12:37     53s] (I)       Early Global Route                             100.00%  645.07 sec  645.09 sec  0.02 sec  0.02 sec 
[03/26 03:12:37     53s] (I)       +-Early Global Route kernel                     86.73%  645.07 sec  645.09 sec  0.01 sec  0.01 sec 
[03/26 03:12:37     53s] (I)       | +-Import and model                            33.55%  645.07 sec  645.08 sec  0.01 sec  0.01 sec 
[03/26 03:12:37     53s] (I)       | | +-Create place DB                            1.13%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Import place data                        0.88%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read instances and placement           0.22%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read nets                              0.20%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Create route DB                           19.98%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Import route data (1T)                  17.25%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read blockages ( Layer 2-11 )          2.79%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read routing blockages               0.01%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read bump blockages                  0.01%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read instance blockages              0.06%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read PG blockages                    0.81%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | | +-Allocate memory for PG via list    0.09%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read clock blockages                 0.04%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read other blockages                 0.04%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read halo blockages                  0.01%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read boundary cut boxes              0.01%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read blackboxes                        0.03%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read prerouted                         0.14%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read nets                              0.15%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Set up via pillars                     0.02%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Set up RC info                         2.73%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Initialize 3D grid graph               0.10%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Model blockage capacity                1.43%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Initialize 3D capacity               1.12%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Move terms for access (1T)             0.15%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Read aux data                              0.01%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Others data preparation                    0.07%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Create route kernel                       11.24%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Global Routing                              12.54%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Initialization                             0.10%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Net group 1                                8.78%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Generate topology                        0.41%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1a                                 2.20%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Pattern routing (1T)                   1.87%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1b                                 0.10%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1c                                 0.03%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1d                                 0.03%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1e                                 0.52%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Route legalization                     0.23%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1f                                 0.03%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1g                                 0.68%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Post Routing                           0.30%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1h                                 0.56%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Post Routing                           0.17%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1l                                 0.91%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Layer assignment (1T)                  0.48%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Export cong map                              0.82%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Export 2D cong map                         0.22%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Extract Global 3D Wires                      0.02%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Track Assignment (1T)                        4.11%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Initialization                             0.06%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Track Assignment Kernel                    3.20%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Free Memory                                0.01%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Export                                      15.92%  645.08 sec  645.09 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Export DB wires                            0.69%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Export all nets                          0.17%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Set wire vias                            0.05%  645.08 sec  645.08 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Report wirelength                         13.29%  645.08 sec  645.09 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Update net boxes                           0.99%  645.09 sec  645.09 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Update timing                              0.01%  645.09 sec  645.09 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Postprocess design                           1.37%  645.09 sec  645.09 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)      ====================== Summary by functions ======================
[03/26 03:12:37     53s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:12:37     53s] (I)      ------------------------------------------------------------------
[03/26 03:12:37     53s] (I)        0  Early Global Route               100.00%  0.02 sec  0.02 sec 
[03/26 03:12:37     53s] (I)        1  Early Global Route kernel         86.73%  0.01 sec  0.01 sec 
[03/26 03:12:37     53s] (I)        2  Import and model                  33.55%  0.01 sec  0.01 sec 
[03/26 03:12:37     53s] (I)        2  Export                            15.92%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        2  Global Routing                    12.54%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        2  Track Assignment (1T)              4.11%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        2  Postprocess design                 1.37%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        2  Export cong map                    0.82%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        2  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Create route DB                   19.98%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Report wirelength                 13.29%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Create route kernel               11.24%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Net group 1                        8.78%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Track Assignment Kernel            3.20%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Create place DB                    1.13%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Update net boxes                   0.99%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Export DB wires                    0.69%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Export 2D cong map                 0.22%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Initialization                     0.17%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Others data preparation            0.07%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Import route data (1T)            17.25%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1a                           2.20%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1l                           0.91%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Import place data                  0.88%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1g                           0.68%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1h                           0.56%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1e                           0.52%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Generate topology                  0.41%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Export all nets                    0.17%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1b                           0.10%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Set wire vias                      0.05%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1f                           0.03%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Read blockages ( Layer 2-11 )      2.79%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Set up RC info                     2.73%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Pattern routing (1T)               1.87%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Model blockage capacity            1.43%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Layer assignment (1T)              0.48%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Post Routing                       0.47%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Read nets                          0.35%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Route legalization                 0.23%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Read instances and placement       0.22%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Move terms for access (1T)         0.15%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Read prerouted                     0.14%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Initialize 3D grid graph           0.10%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Initialize 3D capacity             1.12%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read PG blockages                  0.81%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read instance blockages            0.06%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read clock blockages               0.04%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read other blockages               0.04%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Legalize Blockage Violations       0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read bump blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        7  Allocate memory for PG via list    0.09%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] Running post-eGR process
[03/26 03:12:37     53s]         Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]       Routing using eGR only done.
[03/26 03:12:37     53s] Net route status summary:
[03/26 03:12:37     53s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:37     53s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] CCOPT: Done with clock implementation routing.
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Clock implementation routing done.
[03/26 03:12:37     53s]     Leaving CCOpt scope - extractRC...
[03/26 03:12:37     53s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/26 03:12:37     53s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:12:37     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:12:37     53s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:12:37     53s] PreRoute RC Extraction called for design adder.
[03/26 03:12:37     53s] RC Extraction called in multi-corner(1) mode.
[03/26 03:12:37     53s] RCMode: PreRoute
[03/26 03:12:37     53s]       RC Corner Indexes            0   
[03/26 03:12:37     53s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:12:37     53s] Resistance Scaling Factor    : 1.00000 
[03/26 03:12:37     53s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:12:37     53s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:12:37     53s] Shrink Factor                : 0.90000
[03/26 03:12:37     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:12:37     53s] Using capacitance table file ...
[03/26 03:12:37     53s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:37     53s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:12:37     53s] eee: pegSigSF=1.070000
[03/26 03:12:37     53s] Initializing multi-corner capacitance tables ... 
[03/26 03:12:37     53s] Initializing multi-corner resistance tables ...
[03/26 03:12:37     53s] Creating RPSQ from WeeR and WRes ...
[03/26 03:12:37     53s] eee: Grid unit RC data computation started
[03/26 03:12:37     53s] eee: Grid unit RC data computation completed
[03/26 03:12:37     53s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:12:37     53s] eee: l=2 avDens=0.044445 usedTrk=15.200292 availTrk=342.000000 sigTrk=15.200292
[03/26 03:12:37     53s] eee: l=3 avDens=0.046101 usedTrk=16.596491 availTrk=360.000000 sigTrk=16.596491
[03/26 03:12:37     53s] eee: l=4 avDens=0.004861 usedTrk=1.246784 availTrk=256.500000 sigTrk=1.246784
[03/26 03:12:37     53s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:37     53s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:12:37     53s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:12:37     53s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:12:37     53s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:37     53s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:12:37     53s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.018000 aWlH=0.000000 lMod=0 pMax=0.804700 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:12:37     53s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 03:12:37     53s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 03:12:37     53s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 03:12:37     53s] eee: NetCapCache creation started. (Current Mem: 3336.859M) 
[03/26 03:12:37     53s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3336.859M) 
[03/26 03:12:37     53s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:12:37     53s] eee: Metal Layers Info:
[03/26 03:12:37     53s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:37     53s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:12:37     53s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:37     53s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:12:37     53s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:12:37     53s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:12:37     53s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:12:37     53s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:12:37     53s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:37     53s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:12:37     53s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:12:37     53s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:12:37     53s] eee: +----------------------------------------------------+
[03/26 03:12:37     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3336.859M)
[03/26 03:12:37     53s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/26 03:12:37     53s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Leaving CCOpt scope - Initializing placement interface...
[03/26 03:12:37     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:3336.9M, EPOCH TIME: 1742973157.523603
[03/26 03:12:37     53s] Processing tracks to init pin-track alignment.
[03/26 03:12:37     53s] z: 2, totalTracks: 1
[03/26 03:12:37     53s] z: 4, totalTracks: 1
[03/26 03:12:37     53s] z: 6, totalTracks: 1
[03/26 03:12:37     53s] z: 8, totalTracks: 1
[03/26 03:12:37     53s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:37     53s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3336.9M, EPOCH TIME: 1742973157.524870
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:37     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:37     53s] OPERPROF:     Starting CMU at level 3, MEM:3336.9M, EPOCH TIME: 1742973157.535462
[03/26 03:12:37     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3336.9M, EPOCH TIME: 1742973157.535653
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:37     53s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3336.9M, EPOCH TIME: 1742973157.535709
[03/26 03:12:37     53s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3336.9M, EPOCH TIME: 1742973157.535721
[03/26 03:12:37     53s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3336.9M, EPOCH TIME: 1742973157.535756
[03/26 03:12:37     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3336.9MB).
[03/26 03:12:37     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3336.9M, EPOCH TIME: 1742973157.535795
[03/26 03:12:37     53s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Legalizer reserving space for clock trees
[03/26 03:12:37     53s]     Calling post conditioning for eGRPC...
[03/26 03:12:37     53s]       eGRPC...
[03/26 03:12:37     53s]         eGRPC active optimizations:
[03/26 03:12:37     53s]          - Move Down
[03/26 03:12:37     53s]          - Downsizing before DRV sizing
[03/26 03:12:37     53s]          - DRV fixing with sizing
[03/26 03:12:37     53s]          - Move to fanout
[03/26 03:12:37     53s]          - Cloning
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         Currently running CTS, using active skew data
[03/26 03:12:37     53s]         Loading clock net RC data...
[03/26 03:12:37     53s]         Preprocessing clock nets...
[03/26 03:12:37     53s]         Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
[03/26 03:12:37     53s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         ProEngine running disconnected to DB
[03/26 03:12:37     53s]         Disconnecting...
[03/26 03:12:37     53s]         Disconnecting Clock Trees
[03/26 03:12:37     53s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         Reset bufferability constraints...
[03/26 03:12:37     53s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/26 03:12:37     53s]         Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:12:37     53s] End AAE Lib Interpolated Model. (MEM=2731.855469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:37     53s]         Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         Clock DAG hash eGRPC initial state: 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats eGRPC initial state:
[03/26 03:12:37     53s]           delay calculator: calls=6247, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6248, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         Clock DAG stats eGRPC initial state:
[03/26 03:12:37     53s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]           sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]           misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]           sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
[03/26 03:12:37     53s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
[03/26 03:12:37     53s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]         Clock DAG net violations eGRPC initial state: none
[03/26 03:12:37     53s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/26 03:12:37     53s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]         Primary reporting skew groups eGRPC initial state:
[03/26 03:12:37     53s]           skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.558, kur=-0.079], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]               min path sink: t1_reg[7]/CK
[03/26 03:12:37     53s]               max path sink: sum_reg[5]/CK
[03/26 03:12:37     53s]         Skew group summary eGRPC initial state:
[03/26 03:12:37     53s]           skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.558, kur=-0.079], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]         eGRPC Moving buffers...
[03/26 03:12:37     53s]           Clock DAG hash before 'eGRPC Moving buffers': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[03/26 03:12:37     53s]             delay calculator: calls=6247, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]             legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]             steiner router: calls=6248, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]           Violation analysis...
[03/26 03:12:37     53s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]           Clock DAG hash after 'eGRPC Moving buffers': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[03/26 03:12:37     53s]             delay calculator: calls=6247, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]             legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]             steiner router: calls=6248, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]           Clock DAG stats after 'eGRPC Moving buffers':
[03/26 03:12:37     53s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
[03/26 03:12:37     53s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
[03/26 03:12:37     53s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[03/26 03:12:37     53s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[03/26 03:12:37     53s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[03/26 03:12:37     53s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]                 min path sink: t1_reg[7]/CK
[03/26 03:12:37     53s]                 max path sink: sum_reg[5]/CK
[03/26 03:12:37     53s]           Skew group summary after 'eGRPC Moving buffers':
[03/26 03:12:37     53s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[03/26 03:12:37     53s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:12:37     53s]             delay calculator: calls=6247, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]             legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]             steiner router: calls=6248, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]           Modifying slew-target multiplier from 1 to 0.9
[03/26 03:12:37     53s]           Artificially removing short and long paths...
[03/26 03:12:37     53s]             Clock DAG hash before 'Artificially removing short and long paths': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/26 03:12:37     53s]               delay calculator: calls=6247, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]               legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]               steiner router: calls=6248, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]             For skew_group clk/sdc target band (0.001, 0.001)
[03/26 03:12:37     53s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]           Downsizing prefiltering...
[03/26 03:12:37     53s]           Downsizing prefiltering done.
[03/26 03:12:37     53s]           Prefiltering Summary : numPassedPreFiltering = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[03/26 03:12:37     53s]           DoDownSizing Summary : numSized = 0
[03/26 03:12:37     53s]           Reverting slew-target multiplier from 0.9 to 1
[03/26 03:12:37     53s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:12:37     53s]             delay calculator: calls=6247, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]             legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]             steiner router: calls=6248, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:12:37     53s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
[03/26 03:12:37     53s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
[03/26 03:12:37     53s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[03/26 03:12:37     53s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:12:37     53s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:12:37     53s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]                 min path sink: t1_reg[7]/CK
[03/26 03:12:37     53s]                 max path sink: sum_reg[5]/CK
[03/26 03:12:37     53s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:12:37     53s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         eGRPC Fixing DRVs...
[03/26 03:12:37     53s]           Clock DAG hash before 'eGRPC Fixing DRVs': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[03/26 03:12:37     53s]             delay calculator: calls=6247, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]             legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]             steiner router: calls=6248, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:12:37     53s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/26 03:12:37     53s]           
[03/26 03:12:37     53s]           Statistics: Fix DRVs (cell sizing):
[03/26 03:12:37     53s]           ===================================
[03/26 03:12:37     53s]           
[03/26 03:12:37     53s]           Cell changes by Net Type:
[03/26 03:12:37     53s]           
[03/26 03:12:37     53s]           -------------------------------------------------------------------------------------------------
[03/26 03:12:37     53s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/26 03:12:37     53s]           -------------------------------------------------------------------------------------------------
[03/26 03:12:37     53s]           top                0            0           0            0                    0                0
[03/26 03:12:37     53s]           trunk              0            0           0            0                    0                0
[03/26 03:12:37     53s]           leaf               0            0           0            0                    0                0
[03/26 03:12:37     53s]           -------------------------------------------------------------------------------------------------
[03/26 03:12:37     53s]           Total              0            0           0            0                    0                0
[03/26 03:12:37     53s]           -------------------------------------------------------------------------------------------------
[03/26 03:12:37     53s]           
[03/26 03:12:37     53s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[03/26 03:12:37     53s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/26 03:12:37     53s]           
[03/26 03:12:37     53s]           Clock DAG hash after 'eGRPC Fixing DRVs': 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[03/26 03:12:37     53s]             delay calculator: calls=6247, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]             legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]             steiner router: calls=6248, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[03/26 03:12:37     53s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
[03/26 03:12:37     53s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
[03/26 03:12:37     53s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[03/26 03:12:37     53s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[03/26 03:12:37     53s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[03/26 03:12:37     53s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]                 min path sink: t1_reg[7]/CK
[03/26 03:12:37     53s]                 max path sink: sum_reg[5]/CK
[03/26 03:12:37     53s]           Skew group summary after 'eGRPC Fixing DRVs':
[03/26 03:12:37     53s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:37     53s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         Slew Diagnostics: After DRV fixing
[03/26 03:12:37     53s]         ==================================
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         Global Causes:
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         -------------------------------------
[03/26 03:12:37     53s]         Cause
[03/26 03:12:37     53s]         -------------------------------------
[03/26 03:12:37     53s]         DRV fixing with buffering is disabled
[03/26 03:12:37     53s]         -------------------------------------
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         Top 5 overslews:
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         ---------------------------------
[03/26 03:12:37     53s]         Overslew    Causes    Driving Pin
[03/26 03:12:37     53s]         ---------------------------------
[03/26 03:12:37     53s]           (empty table)
[03/26 03:12:37     53s]         ---------------------------------
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         -------------------
[03/26 03:12:37     53s]         Cause    Occurences
[03/26 03:12:37     53s]         -------------------
[03/26 03:12:37     53s]           (empty table)
[03/26 03:12:37     53s]         -------------------
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         Violation diagnostics counts from the 0 nodes that have violations:
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         -------------------
[03/26 03:12:37     53s]         Cause    Occurences
[03/26 03:12:37     53s]         -------------------
[03/26 03:12:37     53s]           (empty table)
[03/26 03:12:37     53s]         -------------------
[03/26 03:12:37     53s]         
[03/26 03:12:37     53s]         Reconnecting optimized routes...
[03/26 03:12:37     53s]         Reset timing graph...
[03/26 03:12:37     53s] Ignoring AAE DB Resetting ...
[03/26 03:12:37     53s]         Reset timing graph done.
[03/26 03:12:37     53s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         Violation analysis...
[03/26 03:12:37     53s] End AAE Lib Interpolated Model. (MEM=2734.449219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:37     53s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]         Clock instances to consider for cloning: 0
[03/26 03:12:37     53s]         Reset timing graph...
[03/26 03:12:37     53s] Ignoring AAE DB Resetting ...
[03/26 03:12:37     53s]         Reset timing graph done.
[03/26 03:12:37     53s]         Set dirty flag on 0 instances, 0 nets
[03/26 03:12:37     53s]         Clock DAG hash before routing clock trees: 8791049866489005693 2660611157996866071
[03/26 03:12:37     53s]         CTS services accumulated run-time stats before routing clock trees:
[03/26 03:12:37     53s]           delay calculator: calls=6248, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:37     53s]           legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:37     53s]           steiner router: calls=6248, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:37     53s]         Clock DAG stats before routing clock trees:
[03/26 03:12:37     53s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:37     53s]           sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:37     53s]           misc counts      : r=1, pp=0, mci=0
[03/26 03:12:37     53s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:37     53s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:37     53s]           sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:37     53s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
[03/26 03:12:37     53s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
[03/26 03:12:37     53s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:37     53s]         Clock DAG net violations before routing clock trees: none
[03/26 03:12:37     53s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/26 03:12:37     53s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:37     53s]         Primary reporting skew groups before routing clock trees:
[03/26 03:12:37     53s]           skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.558, kur=-0.079], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]               min path sink: t1_reg[7]/CK
[03/26 03:12:37     53s]               max path sink: sum_reg[5]/CK
[03/26 03:12:37     53s]         Skew group summary before routing clock trees:
[03/26 03:12:37     53s]           skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.558, kur=-0.079], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:37     53s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:37     53s]       eGRPC done.
[03/26 03:12:37     53s]     Calling post conditioning for eGRPC done.
[03/26 03:12:37     53s]   eGR Post Conditioning done.
[03/26 03:12:37     53s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/26 03:12:37     53s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/26 03:12:37     53s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3385.0M, EPOCH TIME: 1742973157.544066
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3385.0M, EPOCH TIME: 1742973157.544675
[03/26 03:12:37     53s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   Leaving CCOpt scope - ClockRefiner...
[03/26 03:12:37     53s]   Assigned high priority to 0 instances.
[03/26 03:12:37     53s]   Soft fixed 0 clock instances.
[03/26 03:12:37     53s]   Performing Single Pass Refine Place.
[03/26 03:12:37     53s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[03/26 03:12:37     53s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3385.0M, EPOCH TIME: 1742973157.549926
[03/26 03:12:37     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3385.0M, EPOCH TIME: 1742973157.549956
[03/26 03:12:37     53s] Processing tracks to init pin-track alignment.
[03/26 03:12:37     53s] z: 2, totalTracks: 1
[03/26 03:12:37     53s] z: 4, totalTracks: 1
[03/26 03:12:37     53s] z: 6, totalTracks: 1
[03/26 03:12:37     53s] z: 8, totalTracks: 1
[03/26 03:12:37     53s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:37     53s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3385.0M, EPOCH TIME: 1742973157.551095
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:37     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:37     53s] OPERPROF:       Starting CMU at level 4, MEM:3385.0M, EPOCH TIME: 1742973157.561268
[03/26 03:12:37     53s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3385.0M, EPOCH TIME: 1742973157.561389
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:37     53s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.010, REAL:0.010, MEM:3385.0M, EPOCH TIME: 1742973157.561428
[03/26 03:12:37     53s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3385.0M, EPOCH TIME: 1742973157.561439
[03/26 03:12:37     53s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3385.0M, EPOCH TIME: 1742973157.561476
[03/26 03:12:37     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3385.0MB).
[03/26 03:12:37     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3385.0M, EPOCH TIME: 1742973157.561510
[03/26 03:12:37     53s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3385.0M, EPOCH TIME: 1742973157.561522
[03/26 03:12:37     53s] TDRefine: refinePlace mode is spiral
[03/26 03:12:37     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.6
[03/26 03:12:37     53s] OPERPROF: Starting Refine-Place at level 1, MEM:3385.0M, EPOCH TIME: 1742973157.561554
[03/26 03:12:37     53s] *** Starting refinePlace (0:00:53.8 mem=3385.0M) ***
[03/26 03:12:37     53s] Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:37     53s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:37     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:37     53s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3385.0M, EPOCH TIME: 1742973157.561715
[03/26 03:12:37     53s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3385.0M, EPOCH TIME: 1742973157.561735
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3385.0M, EPOCH TIME: 1742973157.563892
[03/26 03:12:37     53s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3385.0M, EPOCH TIME: 1742973157.563928
[03/26 03:12:37     53s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3385.0M, EPOCH TIME: 1742973157.563941
[03/26 03:12:37     53s] Starting refinePlace ...
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] One DDP V2 for no tweak run.
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] DDP initSite1 nrRow 9 nrJob 9
[03/26 03:12:37     53s] DDP markSite nrRow 9 nrJob 9
[03/26 03:12:37     53s] ** Cut row section cpu time 0:00:00.0.
[03/26 03:12:37     53s]  ** Cut row section real time 0:00:00.0.
[03/26 03:12:37     53s]    Spread Effort: high, standalone mode, useDDP on.
[03/26 03:12:37     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3401.0MB) @(0:00:53.8 - 0:00:53.8).
[03/26 03:12:37     53s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:37     53s] wireLenOptFixPriorityInst 25 inst fixed
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s]  Info: 0 filler has been deleted!
[03/26 03:12:37     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:12:37     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:37     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:37     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3377.0MB) @(0:00:53.8 - 0:00:53.8).
[03/26 03:12:37     53s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:37     53s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:37     53s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3377.0MB
[03/26 03:12:37     53s] Statistics of distance of Instance movement in refine placement:
[03/26 03:12:37     53s]   maximum (X+Y) =         0.00 um
[03/26 03:12:37     53s]   mean    (X+Y) =         0.00 um
[03/26 03:12:37     53s] Summary Report:
[03/26 03:12:37     53s] Instances move: 0 (out of 34 movable)
[03/26 03:12:37     53s] Instances flipped: 0
[03/26 03:12:37     53s] Mean displacement: 0.00 um
[03/26 03:12:37     53s] Max displacement: 0.00 um 
[03/26 03:12:37     53s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:12:37     53s] Total instances moved : 0
[03/26 03:12:37     53s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.008, REAL:0.007, MEM:3377.0M, EPOCH TIME: 1742973157.571120
[03/26 03:12:37     53s] Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
[03/26 03:12:37     53s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3377.0MB
[03/26 03:12:37     53s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3377.0MB) @(0:00:53.8 - 0:00:53.8).
[03/26 03:12:37     53s] *** Finished refinePlace (0:00:53.8 mem=3377.0M) ***
[03/26 03:12:37     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.6
[03/26 03:12:37     53s] OPERPROF: Finished Refine-Place at level 1, CPU:0.011, REAL:0.010, MEM:3377.0M, EPOCH TIME: 1742973157.571228
[03/26 03:12:37     53s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3377.0M, EPOCH TIME: 1742973157.571251
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:37     53s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3377.0M, EPOCH TIME: 1742973157.571895
[03/26 03:12:37     53s]   ClockRefiner summary
[03/26 03:12:37     53s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:12:37     53s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[03/26 03:12:37     53s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:12:37     53s]   Restoring pStatusCts on 0 clock instances.
[03/26 03:12:37     53s]   Revert refine place priority changes on 0 instances.
[03/26 03:12:37     53s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:12:37     53s]   CCOpt::Phase::Routing...
[03/26 03:12:37     53s]   Clock implementation routing...
[03/26 03:12:37     53s]     Leaving CCOpt scope - Routing Tools...
[03/26 03:12:37     53s] Net route status summary:
[03/26 03:12:37     53s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:37     53s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:37     53s]     Routing using eGR in eGR->NR Step...
[03/26 03:12:37     53s]       Early Global Route - eGR->Nr High Frequency step...
[03/26 03:12:37     53s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[03/26 03:12:37     53s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[03/26 03:12:37     53s] (ccopt eGR): Start to route 1 all nets
[03/26 03:12:37     53s] (I)      Running eGR regular flow
[03/26 03:12:37     53s] Running assign ptn pin
[03/26 03:12:37     53s] Running config msv constraints
[03/26 03:12:37     53s] Running pre-eGR process
[03/26 03:12:37     53s] [PSP]    Started Early Global Route ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Initializing eGR engine (clean)
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] (I)      clean place blk overflow:
[03/26 03:12:37     53s] (I)      H : enabled 1.00 0
[03/26 03:12:37     53s] (I)      V : enabled 1.00 0
[03/26 03:12:37     53s] (I)      Initializing eGR engine (clean)
[03/26 03:12:37     53s] Set min layer with default ( 2 )
[03/26 03:12:37     53s] Set max layer with default ( 127 )
[03/26 03:12:37     53s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:37     53s] Min route layer (adjusted) = 2
[03/26 03:12:37     53s] Max route layer (adjusted) = 11
[03/26 03:12:37     53s] (I)      clean place blk overflow:
[03/26 03:12:37     53s] (I)      H : enabled 1.00 0
[03/26 03:12:37     53s] (I)      V : enabled 1.00 0
[03/26 03:12:37     53s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Running eGR Cong Clean flow
[03/26 03:12:37     53s] (I)      # wire layers (front) : 12
[03/26 03:12:37     53s] (I)      # wire layers (back)  : 0
[03/26 03:12:37     53s] (I)      min wire layer : 1
[03/26 03:12:37     53s] (I)      max wire layer : 11
[03/26 03:12:37     53s] (I)      # cut layers (front) : 11
[03/26 03:12:37     53s] (I)      # cut layers (back)  : 0
[03/26 03:12:37     53s] (I)      min cut layer : 1
[03/26 03:12:37     53s] (I)      max cut layer : 10
[03/26 03:12:37     53s] (I)      ================================ Layers ================================
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:12:37     53s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:37     53s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:37     53s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:12:37     53s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:12:37     53s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:12:37     53s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:12:37     53s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:12:37     53s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:12:37     53s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:37     53s] (I)      Started Import and model ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      == Non-default Options ==
[03/26 03:12:37     53s] (I)      Clean congestion better                            : true
[03/26 03:12:37     53s] (I)      Estimate vias on DPT layer                         : true
[03/26 03:12:37     53s] (I)      Rerouting rounds                                   : 10
[03/26 03:12:37     53s] (I)      Clean congestion layer assignment rounds           : 3
[03/26 03:12:37     53s] (I)      Layer constraints as soft constraints              : true
[03/26 03:12:37     53s] (I)      Soft top layer                                     : true
[03/26 03:12:37     53s] (I)      Skip prospective layer relax nets                  : true
[03/26 03:12:37     53s] (I)      Better NDR handling                                : true
[03/26 03:12:37     53s] (I)      Improved NDR modeling in LA                        : true
[03/26 03:12:37     53s] (I)      Routing cost fix for NDR handling                  : true
[03/26 03:12:37     53s] (I)      Block tracks for preroutes                         : true
[03/26 03:12:37     53s] (I)      Assign IRoute by net group key                     : true
[03/26 03:12:37     53s] (I)      Block unroutable channels                          : true
[03/26 03:12:37     53s] (I)      Block unroutable channels 3D                       : true
[03/26 03:12:37     53s] (I)      Bound layer relaxed segment wl                     : true
[03/26 03:12:37     53s] (I)      Blocked pin reach length threshold                 : 2
[03/26 03:12:37     53s] (I)      Check blockage within NDR space in TA              : true
[03/26 03:12:37     53s] (I)      Skip must join for term with via pillar            : true
[03/26 03:12:37     53s] (I)      Model find APA for IO pin                          : true
[03/26 03:12:37     53s] (I)      On pin location for off pin term                   : true
[03/26 03:12:37     53s] (I)      Handle EOL spacing                                 : true
[03/26 03:12:37     53s] (I)      Merge PG vias by gap                               : true
[03/26 03:12:37     53s] (I)      Maximum routing layer                              : 11
[03/26 03:12:37     53s] (I)      Top routing layer                                  : 11
[03/26 03:12:37     53s] (I)      Ignore routing layer                               : true
[03/26 03:12:37     53s] (I)      Route selected nets only                           : true
[03/26 03:12:37     53s] (I)      Refine MST                                         : true
[03/26 03:12:37     53s] (I)      Honor PRL                                          : true
[03/26 03:12:37     53s] (I)      Strong congestion aware                            : true
[03/26 03:12:37     53s] (I)      Improved initial location for IRoutes              : true
[03/26 03:12:37     53s] (I)      Multi panel TA                                     : true
[03/26 03:12:37     53s] (I)      Penalize wire overlap                              : true
[03/26 03:12:37     53s] (I)      Expand small instance blockage                     : true
[03/26 03:12:37     53s] (I)      Reduce via in TA                                   : true
[03/26 03:12:37     53s] (I)      SS-aware routing                                   : true
[03/26 03:12:37     53s] (I)      Improve tree edge sharing                          : true
[03/26 03:12:37     53s] (I)      Improve 2D via estimation                          : true
[03/26 03:12:37     53s] (I)      Refine Steiner tree                                : true
[03/26 03:12:37     53s] (I)      Build spine tree                                   : true
[03/26 03:12:37     53s] (I)      Model pass through capacity                        : true
[03/26 03:12:37     53s] (I)      Extend blockages by a half GCell                   : true
[03/26 03:12:37     53s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[03/26 03:12:37     53s] (I)      Consider pin shapes                                : true
[03/26 03:12:37     53s] (I)      Consider pin shapes for all nodes                  : true
[03/26 03:12:37     53s] (I)      Consider NR APA                                    : true
[03/26 03:12:37     53s] (I)      Consider IO pin shape                              : true
[03/26 03:12:37     53s] (I)      Fix pin connection bug                             : true
[03/26 03:12:37     53s] (I)      Consider layer RC for local wires                  : true
[03/26 03:12:37     53s] (I)      Honor layer constraint                             : true
[03/26 03:12:37     53s] (I)      Route to clock mesh pin                            : true
[03/26 03:12:37     53s] (I)      LA-aware pin escape length                         : 2
[03/26 03:12:37     53s] (I)      Connect multiple ports                             : true
[03/26 03:12:37     53s] (I)      Split for must join                                : true
[03/26 03:12:37     53s] (I)      Number of threads                                  : 1
[03/26 03:12:37     53s] (I)      Routing effort level                               : 10000
[03/26 03:12:37     53s] (I)      Prefer layer length threshold                      : 8
[03/26 03:12:37     53s] (I)      Overflow penalty cost                              : 10
[03/26 03:12:37     53s] (I)      A-star cost                                        : 0.300000
[03/26 03:12:37     53s] (I)      Misalignment cost                                  : 10.000000
[03/26 03:12:37     53s] (I)      Threshold for short IRoute                         : 6
[03/26 03:12:37     53s] (I)      Via cost during post routing                       : 1.000000
[03/26 03:12:37     53s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/26 03:12:37     53s] (I)      Source-to-sink ratio                               : 0.300000
[03/26 03:12:37     53s] (I)      Scenic ratio bound                                 : 3.000000
[03/26 03:12:37     53s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/26 03:12:37     53s] (I)      Net layer relax scenic ratio                       : 1.250000
[03/26 03:12:37     53s] (I)      Layer demotion scenic scale                        : 1.000000
[03/26 03:12:37     53s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/26 03:12:37     53s] (I)      PG-aware similar topology routing                  : true
[03/26 03:12:37     53s] (I)      Maze routing via cost fix                          : true
[03/26 03:12:37     53s] (I)      Apply PRL on PG terms                              : true
[03/26 03:12:37     53s] (I)      Apply PRL on obs objects                           : true
[03/26 03:12:37     53s] (I)      Handle range-type spacing rules                    : true
[03/26 03:12:37     53s] (I)      PG gap threshold multiplier                        : 10.000000
[03/26 03:12:37     53s] (I)      Parallel spacing query fix                         : true
[03/26 03:12:37     53s] (I)      Force source to root IR                            : true
[03/26 03:12:37     53s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/26 03:12:37     53s] (I)      Multi-pass Schedule                                : {{} {} {}}
[03/26 03:12:37     53s] (I)      Route tie net to shape                             : auto
[03/26 03:12:37     53s] (I)      Do not relax to DPT layer                          : true
[03/26 03:12:37     53s] (I)      No DPT in post routing                             : true
[03/26 03:12:37     53s] (I)      Modeling PG via merging fix                        : true
[03/26 03:12:37     53s] (I)      Shield aware TA                                    : true
[03/26 03:12:37     53s] (I)      Strong shield aware TA                             : true
[03/26 03:12:37     53s] (I)      Overflow calculation fix in LA                     : true
[03/26 03:12:37     53s] (I)      Post routing fix                                   : true
[03/26 03:12:37     53s] (I)      Strong post routing                                : true
[03/26 03:12:37     53s] (I)      Violation on path threshold                        : 1
[03/26 03:12:37     53s] (I)      Pass through capacity modeling                     : true
[03/26 03:12:37     53s] (I)      Read layer and via RC                              : true
[03/26 03:12:37     53s] (I)      Select the non-relaxed segments in post routing stage : true
[03/26 03:12:37     53s] (I)      Select term pin box for io pin                     : true
[03/26 03:12:37     53s] (I)      Penalize NDR sharing                               : true
[03/26 03:12:37     53s] (I)      Enable special modeling                            : false
[03/26 03:12:37     53s] (I)      Keep fixed segments                                : true
[03/26 03:12:37     53s] (I)      Reorder net groups by key                          : true
[03/26 03:12:37     53s] (I)      Increase net scenic ratio                          : true
[03/26 03:12:37     53s] (I)      Method to set GCell size                           : row
[03/26 03:12:37     53s] (I)      Connect multiple ports and must join fix           : true
[03/26 03:12:37     53s] (I)      Avoid high resistance layers                       : true
[03/26 03:12:37     53s] (I)      Segment length threshold                           : 1
[03/26 03:12:37     53s] (I)      Model find APA for IO pin fix                      : true
[03/26 03:12:37     53s] (I)      Avoid connecting non-metal layers                  : true
[03/26 03:12:37     53s] (I)      Use track pitch for NDR                            : true
[03/26 03:12:37     53s] (I)      Decide max and min layer to relax with layer difference : true
[03/26 03:12:37     53s] (I)      Handle non-default track width                     : false
[03/26 03:12:37     53s] (I)      Block unroutable channels fix                      : true
[03/26 03:12:37     53s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:12:37     53s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:12:37     53s] (I)      ============== Pin Summary ==============
[03/26 03:12:37     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:37     53s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:12:37     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:37     53s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:12:37     53s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:12:37     53s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:12:37     53s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:12:37     53s] (I)      +-------+--------+---------+------------+
[03/26 03:12:37     53s] (I)      Custom ignore net properties:
[03/26 03:12:37     53s] (I)      1 : NotLegal
[03/26 03:12:37     53s] (I)      2 : NotSelected
[03/26 03:12:37     53s] (I)      Default ignore net properties:
[03/26 03:12:37     53s] (I)      1 : Special
[03/26 03:12:37     53s] (I)      2 : Analog
[03/26 03:12:37     53s] (I)      3 : Fixed
[03/26 03:12:37     53s] (I)      4 : Skipped
[03/26 03:12:37     53s] (I)      5 : MixedSignal
[03/26 03:12:37     53s] (I)      Prerouted net properties:
[03/26 03:12:37     53s] (I)      1 : NotLegal
[03/26 03:12:37     53s] (I)      2 : Special
[03/26 03:12:37     53s] (I)      3 : Analog
[03/26 03:12:37     53s] (I)      4 : Fixed
[03/26 03:12:37     53s] (I)      5 : Skipped
[03/26 03:12:37     53s] (I)      6 : MixedSignal
[03/26 03:12:37     53s] [NR-eGR] Early global route reroute 1 out of 57 routable nets
[03/26 03:12:37     53s] (I)      Use row-based GCell size
[03/26 03:12:37     53s] (I)      Use row-based GCell align
[03/26 03:12:37     53s] (I)      layer 0 area = 80000
[03/26 03:12:37     53s] (I)      layer 1 area = 80000
[03/26 03:12:37     53s] (I)      layer 2 area = 80000
[03/26 03:12:37     53s] (I)      layer 3 area = 80000
[03/26 03:12:37     53s] (I)      layer 4 area = 80000
[03/26 03:12:37     53s] (I)      layer 5 area = 80000
[03/26 03:12:37     53s] (I)      layer 6 area = 80000
[03/26 03:12:37     53s] (I)      layer 7 area = 80000
[03/26 03:12:37     53s] (I)      layer 8 area = 80000
[03/26 03:12:37     53s] (I)      layer 9 area = 400000
[03/26 03:12:37     53s] (I)      layer 10 area = 400000
[03/26 03:12:37     53s] (I)      GCell unit size   : 3420
[03/26 03:12:37     53s] (I)      GCell multiplier  : 1
[03/26 03:12:37     53s] (I)      GCell row height  : 3420
[03/26 03:12:37     53s] (I)      Actual row height : 3420
[03/26 03:12:37     53s] (I)      GCell align ref   : 10000 10260
[03/26 03:12:37     53s] [NR-eGR] Track table information for default rule: 
[03/26 03:12:37     53s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:12:37     53s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:12:37     53s] (I)      ==================== Default via =====================
[03/26 03:12:37     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:37     53s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/26 03:12:37     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:37     53s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/26 03:12:37     53s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/26 03:12:37     53s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/26 03:12:37     53s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/26 03:12:37     53s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/26 03:12:37     53s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/26 03:12:37     53s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/26 03:12:37     53s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/26 03:12:37     53s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/26 03:12:37     53s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/26 03:12:37     53s] (I)      +----+------------------+----------------------------+
[03/26 03:12:37     53s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:12:37     53s] [NR-eGR] Read 738 PG shapes
[03/26 03:12:37     53s] [NR-eGR] Read 0 clock shapes
[03/26 03:12:37     53s] [NR-eGR] Read 0 other shapes
[03/26 03:12:37     53s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:12:37     53s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:12:37     53s] [NR-eGR] #Instance Blockages : 0
[03/26 03:12:37     53s] [NR-eGR] #PG Blockages       : 738
[03/26 03:12:37     53s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:12:37     53s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:12:37     53s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:12:37     53s] [NR-eGR] #Other Blockages    : 0
[03/26 03:12:37     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:12:37     53s] [NR-eGR] #prerouted nets         : 0
[03/26 03:12:37     53s] [NR-eGR] #prerouted special nets : 0
[03/26 03:12:37     53s] [NR-eGR] #prerouted wires        : 0
[03/26 03:12:37     53s] [NR-eGR] Read 57 nets ( ignored 56 )
[03/26 03:12:37     53s] (I)        Front-side 57 ( ignored 56 )
[03/26 03:12:37     53s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:12:37     53s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:12:37     53s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[03/26 03:12:37     53s] [NR-eGR] #via pillars        : 0
[03/26 03:12:37     53s] [NR-eGR] #must join all port : 0
[03/26 03:12:37     53s] [NR-eGR] #multiple ports     : 0
[03/26 03:12:37     53s] [NR-eGR] #has must join      : 0
[03/26 03:12:37     53s] (I)      dcls route internal nets
[03/26 03:12:37     53s] (I)      dcls route interface nets
[03/26 03:12:37     53s] (I)      dcls route common nets
[03/26 03:12:37     53s] (I)      Reading macro buffers
[03/26 03:12:37     53s] (I)      Number of macro buffers: 0
[03/26 03:12:37     53s] (I)      =========== RC Report:  ============
[03/26 03:12:37     53s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:12:37     53s] (I)      ------------------------------------
[03/26 03:12:37     53s] (I)        Metal2         3.302        0.157 
[03/26 03:12:37     53s] (I)        Metal3         3.274        0.157 
[03/26 03:12:37     53s] (I)        Metal4         3.302        0.156 
[03/26 03:12:37     53s] (I)        Metal5         3.274        0.157 
[03/26 03:12:37     53s] (I)        Metal6         3.302        0.144 
[03/26 03:12:37     53s] (I)        Metal7         0.695        0.238 
[03/26 03:12:37     53s] (I)        Metal8         0.695        0.223 
[03/26 03:12:37     53s] (I)        Metal9         0.291        0.410 
[03/26 03:12:37     53s] (I)       Metal10         0.153        0.226 
[03/26 03:12:37     53s] (I)       Metal11         0.095        0.658 
[03/26 03:12:37     53s] (I)      =========== RC Report:  ============
[03/26 03:12:37     53s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:12:37     53s] (I)      ------------------------------------
[03/26 03:12:37     53s] (I)        Metal2         3.808        0.173 
[03/26 03:12:37     53s] (I)        Metal3         3.965        0.175 
[03/26 03:12:37     53s] (I)        Metal4         3.808        0.173 
[03/26 03:12:37     53s] (I)        Metal5         3.965        0.175 
[03/26 03:12:37     53s] (I)        Metal6         3.808        0.165 
[03/26 03:12:37     53s] (I)        Metal7         1.187        0.394 
[03/26 03:12:37     53s] (I)        Metal8         1.080        0.371 
[03/26 03:12:37     53s] (I)        Metal9         0.444        0.833 
[03/26 03:12:37     53s] (I)       Metal10         0.159        0.343 
[03/26 03:12:37     53s] (I)       Metal11         0.095        1.114 
[03/26 03:12:37     53s] (I)      early_global_route_priority property id does not exist.
[03/26 03:12:37     53s] (I)      Read Num Blocks=1092  Num Prerouted Wires=0  Num CS=0
[03/26 03:12:37     53s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 2 (H) : #blockages 195 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 4 (H) : #blockages 195 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 6 (H) : #blockages 195 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 8 (H) : #blockages 225 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 9 (V) : #blockages 68 : #preroutes 0
[03/26 03:12:37     53s] (I)      Layer 10 (H) : #blockages 54 : #preroutes 0
[03/26 03:12:37     53s] (I)      Moved 1 terms for better access 
[03/26 03:12:37     53s] (I)      Number of ignored nets                =     56
[03/26 03:12:37     53s] (I)      Number of connected nets              =      0
[03/26 03:12:37     53s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:12:37     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:12:37     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:12:37     53s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[03/26 03:12:37     53s] (I)      Ndr track 0 does not exist
[03/26 03:12:37     53s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:12:37     53s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:12:37     53s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:12:37     53s] (I)      Site width          :   400  (dbu)
[03/26 03:12:37     53s] (I)      Row height          :  3420  (dbu)
[03/26 03:12:37     53s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:12:37     53s] (I)      GCell width         :  3420  (dbu)
[03/26 03:12:37     53s] (I)      GCell height        :  3420  (dbu)
[03/26 03:12:37     53s] (I)      Grid                :    15    15    11
[03/26 03:12:37     53s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:12:37     53s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:12:37     53s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:12:37     53s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:12:37     53s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:12:37     53s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:12:37     53s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:12:37     53s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:12:37     53s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:12:37     53s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:12:37     53s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:12:37     53s] (I)      --------------------------------------------------------
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] [NR-eGR] ============ Routing rule table ============
[03/26 03:12:37     53s] [NR-eGR] Rule id: 0  Rule name:   Nets: 1
[03/26 03:12:37     53s] [NR-eGR] ========================================
[03/26 03:12:37     53s] [NR-eGR] 
[03/26 03:12:37     53s] (I)      ======== NDR :  =========
[03/26 03:12:37     53s] (I)      +--------------+--------+
[03/26 03:12:37     53s] (I)      |           ID |      0 |
[03/26 03:12:37     53s] (I)      |      Default |     no |
[03/26 03:12:37     53s] (I)      |  Clk Special |     no |
[03/26 03:12:37     53s] (I)      | Hard spacing |     no |
[03/26 03:12:37     53s] (I)      |    NDR track | (none) |
[03/26 03:12:37     53s] (I)      |      NDR via | (none) |
[03/26 03:12:37     53s] (I)      |  Extra space |      1 |
[03/26 03:12:37     53s] (I)      |      Shields |      0 |
[03/26 03:12:37     53s] (I)      |   Demand (H) |      2 |
[03/26 03:12:37     53s] (I)      |   Demand (V) |      2 |
[03/26 03:12:37     53s] (I)      |        #Nets |      1 |
[03/26 03:12:37     53s] (I)      +--------------+--------+
[03/26 03:12:37     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:37     53s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:12:37     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:37     53s] (I)      |  Metal2    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal3    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal4    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal5    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal6    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal7    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal8    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      |  Metal9    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      | Metal10    440      400   2000     1000      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      | Metal11    440      400   1900      950      2      1      1    200    100        yes |
[03/26 03:12:37     53s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:37     53s] (I)      =============== Blocked Tracks ===============
[03/26 03:12:37     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:37     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:12:37     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:37     53s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:12:37     53s] (I)      |     2 |    1980 |      820 |        41.41% |
[03/26 03:12:37     53s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:12:37     53s] (I)      |     4 |    1980 |      820 |        41.41% |
[03/26 03:12:37     53s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:12:37     53s] (I)      |     6 |    1980 |      820 |        41.41% |
[03/26 03:12:37     53s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:12:37     53s] (I)      |     8 |    1980 |      820 |        41.41% |
[03/26 03:12:37     53s] (I)      |     9 |    2025 |      508 |        25.09% |
[03/26 03:12:37     53s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:12:37     53s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:12:37     53s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:37     53s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Reset routing kernel
[03/26 03:12:37     53s] (I)      Started Global Routing ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      totalPins=26  totalGlobalPin=26 (100.00%)
[03/26 03:12:37     53s] (I)      ================= Net Group Info =================
[03/26 03:12:37     53s] (I)      +----+----------------+--------------+-----------+
[03/26 03:12:37     53s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[03/26 03:12:37     53s] (I)      +----+----------------+--------------+-----------+
[03/26 03:12:37     53s] (I)      |  1 |              1 |    Metal3(3) | Metal4(4) |
[03/26 03:12:37     53s] (I)      +----+----------------+--------------+-----------+
[03/26 03:12:37     53s] (I)      total 2D Cap : 3481 = (1874 H, 1607 V)
[03/26 03:12:37     53s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[03/26 03:12:37     53s] (I)      init route region map
[03/26 03:12:37     53s] (I)      #blocked GCells = 0
[03/26 03:12:37     53s] (I)      #regions = 1
[03/26 03:12:37     53s] (I)      init safety region map
[03/26 03:12:37     53s] (I)      #blocked GCells = 0
[03/26 03:12:37     53s] (I)      #regions = 1
[03/26 03:12:37     53s] (I)      Adjusted 0 GCells for pin access
[03/26 03:12:37     53s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1a Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1b Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1c Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1d Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1e Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1f Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1g Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      #Nets         : 1
[03/26 03:12:37     53s] (I)      #Relaxed nets : 0
[03/26 03:12:37     53s] (I)      Wire length   : 38
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1h Route ============
[03/26 03:12:37     53s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] (I)      ============  Phase 1l Route ============
[03/26 03:12:37     53s] (I)      
[03/26 03:12:37     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:12:37     53s] [NR-eGR]                        OverCon            
[03/26 03:12:37     53s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:12:37     53s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:12:37     53s] [NR-eGR] ----------------------------------------------
[03/26 03:12:37     53s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] ----------------------------------------------
[03/26 03:12:37     53s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:12:37     53s] [NR-eGR] 
[03/26 03:12:37     53s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Updating congestion map
[03/26 03:12:37     53s] (I)      total 2D Cap : 15156 = (7822 H, 7334 V)
[03/26 03:12:37     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:12:37     53s] (I)      Running track assignment and export wires
[03/26 03:12:37     53s] (I)      Delete wires for 1 nets 
[03/26 03:12:37     53s] (I)      ============= Track Assignment ============
[03/26 03:12:37     53s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:12:37     53s] (I)      Run Multi-thread track assignment
[03/26 03:12:37     53s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      Started Export ( Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:12:37     53s] [NR-eGR] Total eGR-routed clock nets wire length: 76um, number of vias: 68
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR] Report for selected net(s) only.
[03/26 03:12:37     53s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:12:37     53s] [NR-eGR] -----------------------------------
[03/26 03:12:37     53s] [NR-eGR]  Metal1   (1H)             0    26 
[03/26 03:12:37     53s] [NR-eGR]  Metal2   (2V)            23    35 
[03/26 03:12:37     53s] [NR-eGR]  Metal3   (3H)            40     7 
[03/26 03:12:37     53s] [NR-eGR]  Metal4   (4V)            12     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:12:37     53s] [NR-eGR] -----------------------------------
[03/26 03:12:37     53s] [NR-eGR]           Total           76    68 
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR] Total half perimeter of net bounding box: 32um
[03/26 03:12:37     53s] [NR-eGR] Total length: 76um, number of vias: 68
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR] Total routed clock nets wire length: 76um, number of vias: 68
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:12:37     53s] [NR-eGR] -----------------------------------
[03/26 03:12:37     53s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:12:37     53s] [NR-eGR]  Metal2   (2V)           260   163 
[03/26 03:12:37     53s] [NR-eGR]  Metal3   (3H)           284     9 
[03/26 03:12:37     53s] [NR-eGR]  Metal4   (4V)            21     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:12:37     53s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:12:37     53s] [NR-eGR] -----------------------------------
[03/26 03:12:37     53s] [NR-eGR]           Total          565   313 
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] [NR-eGR] Total half perimeter of net bounding box: 522um
[03/26 03:12:37     53s] [NR-eGR] Total length: 565um, number of vias: 313
[03/26 03:12:37     53s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:37     53s] (I)      == Layer wire length by net rule ==
[03/26 03:12:37     53s] (I)                       Default 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)       Metal1   (1H)       0um 
[03/26 03:12:37     53s] (I)       Metal2   (2V)     260um 
[03/26 03:12:37     53s] (I)       Metal3   (3H)     284um 
[03/26 03:12:37     53s] (I)       Metal4   (4V)      21um 
[03/26 03:12:37     53s] (I)       Metal5   (5H)       0um 
[03/26 03:12:37     53s] (I)       Metal6   (6V)       0um 
[03/26 03:12:37     53s] (I)       Metal7   (7H)       0um 
[03/26 03:12:37     53s] (I)       Metal8   (8V)       0um 
[03/26 03:12:37     53s] (I)       Metal9   (9H)       0um 
[03/26 03:12:37     53s] (I)       Metal10  (10V)      0um 
[03/26 03:12:37     53s] (I)       Metal11  (11H)      0um 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)                Total    565um 
[03/26 03:12:37     53s] (I)      == Layer via count by net rule ==
[03/26 03:12:37     53s] (I)                       Default 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)       Metal1   (1H)       141 
[03/26 03:12:37     53s] (I)       Metal2   (2V)       163 
[03/26 03:12:37     53s] (I)       Metal3   (3H)         9 
[03/26 03:12:37     53s] (I)       Metal4   (4V)         0 
[03/26 03:12:37     53s] (I)       Metal5   (5H)         0 
[03/26 03:12:37     53s] (I)       Metal6   (6V)         0 
[03/26 03:12:37     53s] (I)       Metal7   (7H)         0 
[03/26 03:12:37     53s] (I)       Metal8   (8V)         0 
[03/26 03:12:37     53s] (I)       Metal9   (9H)         0 
[03/26 03:12:37     53s] (I)       Metal10  (10V)        0 
[03/26 03:12:37     53s] (I)       Metal11  (11H)        0 
[03/26 03:12:37     53s] (I)      -------------------------
[03/26 03:12:37     53s] (I)                Total      313 
[03/26 03:12:37     53s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:37     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] [NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.22 MB )
[03/26 03:12:37     53s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:12:37     53s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:12:37     53s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:12:37     53s] (I)       Early Global Route                             100.00%  645.20 sec  645.21 sec  0.02 sec  0.02 sec 
[03/26 03:12:37     53s] (I)       +-Early Global Route kernel                     88.58%  645.20 sec  645.21 sec  0.02 sec  0.02 sec 
[03/26 03:12:37     53s] (I)       | +-Import and model                            45.68%  645.20 sec  645.21 sec  0.01 sec  0.01 sec 
[03/26 03:12:37     53s] (I)       | | +-Create place DB                            0.96%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Import place data                        0.77%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read instances and placement           0.17%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read nets                              0.21%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Create route DB                           29.04%  645.20 sec  645.21 sec  0.01 sec  0.01 sec 
[03/26 03:12:37     53s] (I)       | | | +-Import route data (1T)                  26.73%  645.20 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read blockages ( Layer 2-11 )          4.90%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read routing blockages               0.01%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read bump blockages                  0.01%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read instance blockages              0.08%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read PG blockages                    1.11%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read clock blockages                 0.06%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read other blockages                 0.05%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read halo blockages                  0.01%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Read boundary cut boxes              0.02%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read blackboxes                        0.08%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read prerouted                         0.11%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Read nets                              0.13%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Set up via pillars                     0.08%  645.20 sec  645.20 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Set up RC info                         3.34%  645.20 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Initialize 3D grid graph               0.09%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Model blockage capacity                1.77%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Initialize 3D capacity               1.42%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Move terms for access (1T)             0.21%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Read aux data                              0.01%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Others data preparation                    0.09%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Create route kernel                       14.32%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Global Routing                               8.99%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Initialization                             0.09%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Net group 1                                6.31%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Generate topology                        0.35%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1a                                 1.89%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Pattern routing (1T)                   1.60%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1b                                 0.08%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1c                                 0.03%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1d                                 0.04%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1e                                 0.43%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Route legalization                     0.18%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1f                                 0.03%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1g                                 0.35%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Post Routing                           0.16%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1h                                 0.27%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Post Routing                           0.08%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Phase 1l                                 0.45%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | | +-Layer assignment (1T)                  0.24%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Export cong map                              0.63%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Export 2D cong map                         0.16%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Extract Global 3D Wires                      0.01%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Track Assignment (1T)                        3.14%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Initialization                             0.05%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Track Assignment Kernel                    2.45%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Free Memory                                0.01%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Export                                      13.40%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Export DB wires                            0.56%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Export all nets                          0.13%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | | +-Set wire vias                            0.04%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Report wirelength                         11.20%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Update net boxes                           0.84%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | | +-Update timing                              0.01%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)       | +-Postprocess design                           1.21%  645.21 sec  645.21 sec  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)      ====================== Summary by functions ======================
[03/26 03:12:37     53s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:12:37     53s] (I)      ------------------------------------------------------------------
[03/26 03:12:37     53s] (I)        0  Early Global Route               100.00%  0.02 sec  0.02 sec 
[03/26 03:12:37     53s] (I)        1  Early Global Route kernel         88.58%  0.02 sec  0.02 sec 
[03/26 03:12:37     53s] (I)        2  Import and model                  45.68%  0.01 sec  0.01 sec 
[03/26 03:12:37     53s] (I)        2  Export                            13.40%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        2  Global Routing                     8.99%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        2  Track Assignment (1T)              3.14%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        2  Postprocess design                 1.21%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        2  Export cong map                    0.63%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        2  Extract Global 3D Wires            0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Create route DB                   29.04%  0.01 sec  0.01 sec 
[03/26 03:12:37     53s] (I)        3  Create route kernel               14.32%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Report wirelength                 11.20%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Net group 1                        6.31%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Track Assignment Kernel            2.45%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Create place DB                    0.96%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Update net boxes                   0.84%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Export DB wires                    0.56%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Export 2D cong map                 0.16%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Initialization                     0.14%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Others data preparation            0.09%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Import route data (1T)            26.73%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1a                           1.89%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Import place data                  0.77%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1l                           0.45%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1e                           0.43%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1g                           0.35%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Generate topology                  0.35%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1h                           0.27%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Export all nets                    0.13%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1b                           0.08%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Set wire vias                      0.04%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1d                           0.04%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1f                           0.03%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Read blockages ( Layer 2-11 )      4.90%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Set up RC info                     3.34%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Model blockage capacity            1.77%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Pattern routing (1T)               1.60%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Read nets                          0.34%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Post Routing                       0.24%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Layer assignment (1T)              0.24%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Move terms for access (1T)         0.21%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Route legalization                 0.18%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Read instances and placement       0.17%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Read prerouted                     0.11%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Initialize 3D grid graph           0.09%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Set up via pillars                 0.08%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        5  Read blackboxes                    0.08%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Initialize 3D capacity             1.42%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read PG blockages                  1.11%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read instance blockages            0.08%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read clock blockages               0.06%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read other blockages               0.05%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read boundary cut boxes            0.02%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Legalize Blockage Violations       0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        6  Read bump blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] (I)        7  Allocate memory for PG via list    0.10%  0.00 sec  0.00 sec 
[03/26 03:12:37     53s] Running post-eGR process
[03/26 03:12:37     53s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:37     53s]     Routing using eGR in eGR->NR Step done.
[03/26 03:12:37     53s]     Routing using NR in eGR->NR Step...
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[03/26 03:12:37     53s]   All net are default rule.
[03/26 03:12:37     53s]   Preferred NanoRoute mode settings: Current
[03/26 03:12:37     53s]       Clock detailed routing...
[03/26 03:12:37     53s]         NanoRoute...
[03/26 03:12:37     53s] #% Begin globalDetailRoute (date=03/26 03:12:37, mem=2731.8M)
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] globalDetailRoute
[03/26 03:12:37     53s] 
[03/26 03:12:37     53s] #Start globalDetailRoute on Wed Mar 26 03:12:37 2025
[03/26 03:12:37     53s] #
[03/26 03:12:37     53s] ### Time Record (globalDetailRoute) is installed.
[03/26 03:12:37     53s] ### Time Record (Pre Callback) is installed.
[03/26 03:12:37     53s] ### Time Record (Pre Callback) is uninstalled.
[03/26 03:12:37     53s] ### Time Record (DB Import) is installed.
[03/26 03:12:37     53s] ### Time Record (Timing Data Generation) is installed.
[03/26 03:12:37     53s] ### Time Record (Timing Data Generation) is uninstalled.
[03/26 03:12:37     53s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[03/26 03:12:37     54s] ### Net info: total nets: 60
[03/26 03:12:37     54s] ### Net info: dirty nets: 0
[03/26 03:12:37     54s] ### Net info: marked as disconnected nets: 0
[03/26 03:12:37     54s] ### Net info: fully routed nets: 1
[03/26 03:12:37     54s] ### Net info: trivial (< 2 pins) nets: 3
[03/26 03:12:37     54s] ### Net info: unrouted nets: 56
[03/26 03:12:37     54s] ### Net info: re-extraction nets: 0
[03/26 03:12:37     54s] ### Net info: selected nets: 1
[03/26 03:12:37     54s] ### Net info: ignored nets: 0
[03/26 03:12:37     54s] ### Net info: skip routing nets: 0
[03/26 03:12:37     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:37     54s] ### import design signature (2): route=1929932686 fixed_route=1851275635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1509815655 dirty_area=0 del_dirty_area=0 cell=351388332 placement=698844995 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1851275635 sns=1851275635 ppa_info=130060903
[03/26 03:12:37     54s] ### Time Record (DB Import) is uninstalled.
[03/26 03:12:37     54s] #NanoRoute Version 23.13-s082_1 NR241029-2256/23_13-UB
[03/26 03:12:37     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:37     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:37     54s] ### Before assign design signature (3): route=1929932686 fixed_route=1851275635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1509815655 dirty_area=0 del_dirty_area=0 cell=351388332 placement=698844995 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=610195162 routing_via=1 timing=1851275635 sns=1851275635 ppa_info=130060903
[03/26 03:12:37     54s] #
[03/26 03:12:37     54s] #Wire/Via statistics before line assignment ...
[03/26 03:12:37     54s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:12:37     54s] #
[03/26 03:12:37     54s] #  Routing Statistics
[03/26 03:12:37     54s] #
[03/26 03:12:37     54s] #----------------+-----------+-----+
[03/26 03:12:37     54s] #  Layer         | Length(um)| Vias|
[03/26 03:12:37     54s] #----------------+-----------+-----+
[03/26 03:12:37     54s] #  Poly ( 0H)    |          0|    0|
[03/26 03:12:37     54s] #  Metal1 ( 1H)  |          0|   26|
[03/26 03:12:37     54s] #  Metal2 ( 2V)  |         23|   35|
[03/26 03:12:37     54s] #  Metal3 ( 3H)  |         40|    7|
[03/26 03:12:37     54s] #  Metal4 ( 4V)  |         12|    0|
[03/26 03:12:37     54s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:12:37     54s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:12:37     54s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:12:37     54s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:12:37     54s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:12:37     54s] #  Metal10 (10V) |          0|    0|
[03/26 03:12:37     54s] #  Metal11 (11H) |          0|    0|
[03/26 03:12:37     54s] #----------------+-----------+-----+
[03/26 03:12:37     54s] #  Total         |         76|   68|
[03/26 03:12:37     54s] #----------------+-----------+-----+
[03/26 03:12:37     54s] #
[03/26 03:12:37     54s] # Total half perimeter of net bounding box: 33 um.
[03/26 03:12:37     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:37     54s] ### Time Record (Data Preparation) is installed.
[03/26 03:12:37     54s] #Start routing data preparation on Wed Mar 26 03:12:37 2025
[03/26 03:12:37     54s] #
[03/26 03:12:37     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:37     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:37     54s] ### Time Record (Cell Pin Access) is installed.
[03/26 03:12:37     54s] #Initial pin access analysis.
[03/26 03:12:37     54s] #Detail pin access analysis.
[03/26 03:12:37     54s] ### Time Record (Cell Pin Access) is uninstalled.
[03/26 03:12:37     54s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[03/26 03:12:37     54s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:12:37     54s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:12:37     54s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:12:37     54s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:12:37     54s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:12:37     54s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:12:37     54s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:12:37     54s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:12:37     54s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[03/26 03:12:37     54s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[03/26 03:12:37     54s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[03/26 03:12:37     54s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[03/26 03:12:37     54s] #pin_access_rlayer=2(Metal2)
[03/26 03:12:37     54s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[03/26 03:12:37     54s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[03/26 03:12:37     54s] #enable_dpt_layer_shield=F
[03/26 03:12:37     54s] #has_line_end_grid=F
[03/26 03:12:37     54s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2769.96 (MB), peak = 2853.55 (MB)
[03/26 03:12:37     54s] #Regenerating Ggrids automatically.
[03/26 03:12:37     54s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[03/26 03:12:37     54s] #Using automatically generated G-grids.
[03/26 03:12:38     54s] #Done routing data preparation.
[03/26 03:12:38     54s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2785.42 (MB), peak = 2853.55 (MB)
[03/26 03:12:38     54s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:12:38     54s] ### Time Record (Data Preparation) is installed.
[03/26 03:12:38     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:38     54s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:12:38     54s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:38     54s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:12:38     54s] eee: pegSigSF=1.070000
[03/26 03:12:38     54s] Initializing multi-corner capacitance tables ... 
[03/26 03:12:38     54s] Initializing multi-corner resistance tables ...
[03/26 03:12:38     54s] Creating RPSQ from WeeR and WRes ...
[03/26 03:12:38     54s] eee: Grid unit RC data computation started
[03/26 03:12:38     54s] eee: Grid unit RC data computation completed
[03/26 03:12:38     54s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:12:38     54s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:12:38     54s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:12:38     54s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:12:38     54s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:38     54s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:12:38     54s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.018000 aWlH=0.000000 lMod=0 pMax=0.804700 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:12:38     54s] eee: NetCapCache creation started. (Current Mem: 3386.547M) 
[03/26 03:12:38     54s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3386.547M) 
[03/26 03:12:38     54s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:12:38     54s] eee: Metal Layers Info:
[03/26 03:12:38     54s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:38     54s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:12:38     54s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:38     54s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:12:38     54s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:12:38     54s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:12:38     54s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:12:38     54s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:38     54s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:12:38     54s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:12:38     54s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] ### Successfully loaded pre-route RC model
[03/26 03:12:38     54s] ### Time Record (Line Assignment) is installed.
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #Distribution of nets:
[03/26 03:12:38     54s] #  
[03/26 03:12:38     54s] # #pin range           #net       % 
[03/26 03:12:38     54s] #------------------------------------
[03/26 03:12:38     54s] #          2              53 ( 88.3%)
[03/26 03:12:38     54s] #          3               3 (  5.0%)
[03/26 03:12:38     54s] #  20  -  29               1 (  1.7%)
[03/26 03:12:38     54s] #     >=2000               0 (  0.0%)
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #Total: 60 nets, 57 non-trivial nets
[03/26 03:12:38     54s] #                                    #net       % 
[03/26 03:12:38     54s] #-------------------------------------------------
[03/26 03:12:38     54s] #  Fully global routed                  1 ( 1.8%)
[03/26 03:12:38     54s] #  Clock                                1
[03/26 03:12:38     54s] #  Extra space                          1
[03/26 03:12:38     54s] #  Prefer layer range                   1
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #Nets in 1 layer range:
[03/26 03:12:38     54s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[03/26 03:12:38     54s] #---------------------------------------------------------
[03/26 03:12:38     54s] #             Metal3           Metal4           1 (  1.8%)
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #1 net selected.
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] ### 
[03/26 03:12:38     54s] ### Net length summary before Line Assignment:
[03/26 03:12:38     54s] ### Layer     H-Len   V-Len         Total       #Up-Via
[03/26 03:12:38     54s] ### ---------------------------------------------------
[03/26 03:12:38     54s] ### Metal1        0       0       0(  0%)      26( 22%)
[03/26 03:12:38     54s] ### Metal2        0      22      22( 29%)      87( 72%)
[03/26 03:12:38     54s] ### Metal3       41       0      41( 54%)       7(  6%)
[03/26 03:12:38     54s] ### Metal4        0      12      12( 16%)       0(  0%)
[03/26 03:12:38     54s] ### Metal5        0       0       0(  0%)       0(  0%)
[03/26 03:12:38     54s] ### Metal6        0       0       0(  0%)       0(  0%)
[03/26 03:12:38     54s] ### Metal7        0       0       0(  0%)       0(  0%)
[03/26 03:12:38     54s] ### Metal8        0       0       0(  0%)       0(  0%)
[03/26 03:12:38     54s] ### Metal9        0       0       0(  0%)       0(  0%)
[03/26 03:12:38     54s] ### Metal10       0       0       0(  0%)       0(  0%)
[03/26 03:12:38     54s] ### Metal11       0       0       0(  0%)       0(  0%)
[03/26 03:12:38     54s] ### ---------------------------------------------------
[03/26 03:12:38     54s] ###              41      34      75           120      
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #..
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/26 03:12:38     54s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/26 03:12:38     54s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/26 03:12:38     54s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/26 03:12:38     54s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/26 03:12:38     54s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/26 03:12:38     54s] #Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/26 03:12:38     54s] ### 
[03/26 03:12:38     54s] ### Net length and overlap summary after Line Assignment:
[03/26 03:12:38     54s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[03/26 03:12:38     54s] ### ----------------------------------------------------------------------------
[03/26 03:12:38     54s] ### Metal1        0       0       0(  1%)      26( 49%)    0(  0%)     0(  0.0%)
[03/26 03:12:38     54s] ### Metal2        0      21      21( 30%)      23( 43%)    0(  0%)     0(  0.0%)
[03/26 03:12:38     54s] ### Metal3       36       0      36( 52%)       4(  8%)    0(  0%)     0(  0.0%)
[03/26 03:12:38     54s] ### Metal4        0      12      12( 18%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:12:38     54s] ### Metal5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:12:38     54s] ### Metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:12:38     54s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:12:38     54s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:12:38     54s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:12:38     54s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:12:38     54s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:12:38     54s] ### ----------------------------------------------------------------------------
[03/26 03:12:38     54s] ###              37      33      71            53          0           0        
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #Line Assignment statistics:
[03/26 03:12:38     54s] #Cpu time = 00:00:00
[03/26 03:12:38     54s] #Elapsed time = 00:00:00
[03/26 03:12:38     54s] #Increased memory = 1.40 (MB)
[03/26 03:12:38     54s] #Total memory = 2795.36 (MB)
[03/26 03:12:38     54s] #Peak memory = 2853.55 (MB)
[03/26 03:12:38     54s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
[03/26 03:12:38     54s] ### Time Record (Line Assignment) is uninstalled.
[03/26 03:12:38     54s] ### After assign design signature (4): route=1288774778 fixed_route=1851275635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2136270022 dirty_area=0 del_dirty_area=0 cell=351388332 placement=698853699 pin_access=2132754758 inst_pattern=1 inst_orient=1 halo=342334297 via=610195162 routing_via=1945981972 timing=1851275635 sns=1851275635 ppa_info=130060903
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #Wire/Via statistics after line assignment ...
[03/26 03:12:38     54s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #  Routing Statistics
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #----------------+-----------+-----+
[03/26 03:12:38     54s] #  Layer         | Length(um)| Vias|
[03/26 03:12:38     54s] #----------------+-----------+-----+
[03/26 03:12:38     54s] #  Poly ( 0H)    |          0|    0|
[03/26 03:12:38     54s] #  Metal1 ( 1H)  |          1|   26|
[03/26 03:12:38     54s] #  Metal2 ( 2V)  |         21|   23|
[03/26 03:12:38     54s] #  Metal3 ( 3H)  |         37|    4|
[03/26 03:12:38     54s] #  Metal4 ( 4V)  |         13|    0|
[03/26 03:12:38     54s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:12:38     54s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:12:38     54s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:12:38     54s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:12:38     54s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:12:38     54s] #  Metal10 (10V) |          0|    0|
[03/26 03:12:38     54s] #  Metal11 (11H) |          0|    0|
[03/26 03:12:38     54s] #----------------+-----------+-----+
[03/26 03:12:38     54s] #  Total         |         71|   53|
[03/26 03:12:38     54s] #----------------+-----------+-----+
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] # Total half perimeter of net bounding box: 33 um.
[03/26 03:12:38     54s] #Routing data preparation, pin analysis, line assignment statistics:
[03/26 03:12:38     54s] #Cpu time = 00:00:01
[03/26 03:12:38     54s] #Elapsed time = 00:00:01
[03/26 03:12:38     54s] #Increased memory = 32.84 (MB)
[03/26 03:12:38     54s] #Total memory = 2793.61 (MB)
[03/26 03:12:38     54s] #Peak memory = 2853.55 (MB)
[03/26 03:12:38     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:38     54s] #Skip comparing routing design signature in db-snapshot flow
[03/26 03:12:38     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:38     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:38     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:38     54s] ### Time Record (Detail Routing) is installed.
[03/26 03:12:38     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:38     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:38     54s] ### Time Record (Data Preparation) is installed.
[03/26 03:12:38     54s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:12:38     54s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:12:38     54s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #Start Detail Routing..
[03/26 03:12:38     54s] #start initial detail routing ...
[03/26 03:12:38     54s] ### Design has 1 dirty net
[03/26 03:12:38     54s] ### Gcell dirty-map stats: routing = 100.00%
[03/26 03:12:38     54s] ### Gcell ext dirty-map stats: fill = 26[32.10%] (Metal1 = 18[22.22%], Metal2 = 23[28.40%], Metal3 = 16[19.75%], Metal4 = 6[7.41%]), total gcell = 81
[03/26 03:12:38     54s] #   number of violations = 0
[03/26 03:12:38     54s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2801.76 (MB), peak = 2853.55 (MB)
[03/26 03:12:38     54s] #Complete Detail Routing.
[03/26 03:12:38     54s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #  Routing Statistics
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #----------------+-----------+-----+
[03/26 03:12:38     54s] #  Layer         | Length(um)| Vias|
[03/26 03:12:38     54s] #----------------+-----------+-----+
[03/26 03:12:38     54s] #  Poly ( 0H)    |          0|    0|
[03/26 03:12:38     54s] #  Metal1 ( 1H)  |          0|   26|
[03/26 03:12:38     54s] #  Metal2 ( 2V)  |         13|   20|
[03/26 03:12:38     54s] #  Metal3 ( 3H)  |         55|    6|
[03/26 03:12:38     54s] #  Metal4 ( 4V)  |         13|    0|
[03/26 03:12:38     54s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:12:38     54s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:12:38     54s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:12:38     54s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:12:38     54s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:12:38     54s] #  Metal10 (10V) |          0|    0|
[03/26 03:12:38     54s] #  Metal11 (11H) |          0|    0|
[03/26 03:12:38     54s] #----------------+-----------+-----+
[03/26 03:12:38     54s] #  Total         |         82|   52|
[03/26 03:12:38     54s] #----------------+-----------+-----+
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] # Total half perimeter of net bounding box: 33 um.
[03/26 03:12:38     54s] #Total number of DRC violations = 0
[03/26 03:12:38     54s] ### Time Record (Detail Routing) is uninstalled.
[03/26 03:12:38     54s] #Cpu time = 00:00:00
[03/26 03:12:38     54s] #Elapsed time = 00:00:00
[03/26 03:12:38     54s] #Increased memory = 8.15 (MB)
[03/26 03:12:38     54s] #Total memory = 2801.76 (MB)
[03/26 03:12:38     54s] #Peak memory = 2853.55 (MB)
[03/26 03:12:38     54s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:38     54s] #detailRoute Statistics:
[03/26 03:12:38     54s] #Cpu time = 00:00:00
[03/26 03:12:38     54s] #Elapsed time = 00:00:00
[03/26 03:12:38     54s] #Increased memory = 7.30 (MB)
[03/26 03:12:38     54s] #Total memory = 2800.92 (MB)
[03/26 03:12:38     54s] #Peak memory = 2853.55 (MB)
[03/26 03:12:38     54s] ### Time Record (DB Export) is installed.
[03/26 03:12:38     54s] ### export design design signature (9): route=1806719849 fixed_route=1851275635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1782947157 dirty_area=0 del_dirty_area=0 cell=351388332 placement=698853699 pin_access=2132754758 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1851275635 sns=1851275635 ppa_info=130060903
[03/26 03:12:38     54s] ### Time Record (DB Export) is uninstalled.
[03/26 03:12:38     54s] ### Time Record (Post Callback) is installed.
[03/26 03:12:38     54s] ### Time Record (Post Callback) is uninstalled.
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #globalDetailRoute statistics:
[03/26 03:12:38     54s] #Cpu time = 00:00:01
[03/26 03:12:38     54s] #Elapsed time = 00:00:01
[03/26 03:12:38     54s] #Increased memory = 67.86 (MB)
[03/26 03:12:38     54s] #Total memory = 2799.64 (MB)
[03/26 03:12:38     54s] #Peak memory = 2853.55 (MB)
[03/26 03:12:38     54s] #Number of warnings = 14
[03/26 03:12:38     54s] #Total number of warnings = 14
[03/26 03:12:38     54s] #Number of fails = 0
[03/26 03:12:38     54s] #Total number of fails = 0
[03/26 03:12:38     54s] #Complete globalDetailRoute on Wed Mar 26 03:12:38 2025
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] ### Time Record (globalDetailRoute) is uninstalled.
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #  Scalability Statistics
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #-------------------------+---------+-------------+------------+
[03/26 03:12:38     54s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[03/26 03:12:38     54s] #-------------------------+---------+-------------+------------+
[03/26 03:12:38     54s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[03/26 03:12:38     54s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[03/26 03:12:38     54s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[03/26 03:12:38     54s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[03/26 03:12:38     54s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[03/26 03:12:38     54s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[03/26 03:12:38     54s] #  Data Preparation       | 00:00:00|     00:00:01|         1.0|
[03/26 03:12:38     54s] #  Line Assignment        | 00:00:00|     00:00:00|         1.0|
[03/26 03:12:38     54s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[03/26 03:12:38     54s] #  Entire Command         | 00:00:01|     00:00:01|         1.0|
[03/26 03:12:38     54s] #-------------------------+---------+-------------+------------+
[03/26 03:12:38     54s] #
[03/26 03:12:38     54s] #% End globalDetailRoute (date=03/26 03:12:38, total cpu=0:00:00.9, real=0:00:01.0, peak res=2799.1M, current mem=2799.1M)
[03/26 03:12:38     54s]         NanoRoute done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/26 03:12:38     54s]       Clock detailed routing done.
[03/26 03:12:38     54s] Skipping check of guided vs. routed net lengths.
[03/26 03:12:38     54s] Set FIXED routing status on 1 net(s)
[03/26 03:12:38     54s]       Route Remaining Unrouted Nets...
[03/26 03:12:38     54s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/26 03:12:38     54s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3379.1M, EPOCH TIME: 1742973158.528383
[03/26 03:12:38     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     54s] Cell adder LLGs are deleted
[03/26 03:12:38     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     54s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3379.1M, EPOCH TIME: 1742973158.528452
[03/26 03:12:38     54s] [oiLAM] Zs 11, 12
[03/26 03:12:38     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.7 mem=3379.1M
[03/26 03:12:38     54s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:38     54s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:12:38     54s] eee: pegSigSF=1.070000
[03/26 03:12:38     54s] Initializing multi-corner capacitance tables ... 
[03/26 03:12:38     54s] Initializing multi-corner resistance tables ...
[03/26 03:12:38     54s] Creating RPSQ from WeeR and WRes ...
[03/26 03:12:38     54s] eee: Grid unit RC data computation started
[03/26 03:12:38     54s] eee: Grid unit RC data computation completed
[03/26 03:12:38     54s] eee: l=1 avDens=0.041943 usedTrk=15.099415 availTrk=360.000000 sigTrk=15.099415
[03/26 03:12:38     54s] eee: l=2 avDens=0.002243 usedTrk=0.767251 availTrk=342.000000 sigTrk=0.767251
[03/26 03:12:38     54s] eee: l=3 avDens=0.008902 usedTrk=3.204678 availTrk=360.000000 sigTrk=3.204678
[03/26 03:12:38     54s] eee: l=4 avDens=0.003076 usedTrk=0.788889 availTrk=256.500000 sigTrk=0.788889
[03/26 03:12:38     54s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:12:38     54s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:12:38     54s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:12:38     54s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:38     54s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:12:38     54s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.018000 aWlH=0.000000 lMod=0 pMax=0.804700 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:12:38     54s] eee: NetCapCache creation started. (Current Mem: 3379.125M) 
[03/26 03:12:38     54s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3379.125M) 
[03/26 03:12:38     54s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:12:38     54s] eee: Metal Layers Info:
[03/26 03:12:38     54s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:38     54s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:12:38     54s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:38     54s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:12:38     54s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:12:38     54s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:12:38     54s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:12:38     54s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:38     54s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:12:38     54s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:12:38     54s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:38     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.8 mem=3379.1M
[03/26 03:12:38     54s] Running pre-eGR process
[03/26 03:12:38     54s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] (I)      Initializing eGR engine (regular)
[03/26 03:12:38     54s] Set min layer with default ( 2 )
[03/26 03:12:38     54s] Set max layer with default ( 127 )
[03/26 03:12:38     54s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:38     54s] Min route layer (adjusted) = 2
[03/26 03:12:38     54s] Max route layer (adjusted) = 11
[03/26 03:12:38     54s] (I)      clean place blk overflow:
[03/26 03:12:38     54s] (I)      H : enabled 1.00 0
[03/26 03:12:38     54s] (I)      V : enabled 1.00 0
[03/26 03:12:38     54s] (I)      Initializing eGR engine (regular)
[03/26 03:12:38     54s] Set min layer with default ( 2 )
[03/26 03:12:38     54s] Set max layer with default ( 127 )
[03/26 03:12:38     54s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:38     54s] Min route layer (adjusted) = 2
[03/26 03:12:38     54s] Max route layer (adjusted) = 11
[03/26 03:12:38     54s] (I)      clean place blk overflow:
[03/26 03:12:38     54s] (I)      H : enabled 1.00 0
[03/26 03:12:38     54s] (I)      V : enabled 1.00 0
[03/26 03:12:38     54s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] (I)      Running eGR Regular flow
[03/26 03:12:38     54s] (I)      # wire layers (front) : 12
[03/26 03:12:38     54s] (I)      # wire layers (back)  : 0
[03/26 03:12:38     54s] (I)      min wire layer : 1
[03/26 03:12:38     54s] (I)      max wire layer : 11
[03/26 03:12:38     54s] (I)      # cut layers (front) : 11
[03/26 03:12:38     54s] (I)      # cut layers (back)  : 0
[03/26 03:12:38     54s] (I)      min cut layer : 1
[03/26 03:12:38     54s] (I)      max cut layer : 10
[03/26 03:12:38     54s] (I)      ================================ Layers ================================
[03/26 03:12:38     54s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:38     54s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:12:38     54s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:38     54s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:12:38     54s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:38     54s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:38     54s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:38     54s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:38     54s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:38     54s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:38     54s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:38     54s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:38     54s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:12:38     54s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:12:38     54s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:12:38     54s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:38     54s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:12:38     54s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:12:38     54s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:12:38     54s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:12:38     54s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:12:38     54s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:12:38     54s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:12:38     54s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:12:38     54s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:12:38     54s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:12:38     54s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:12:38     54s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:12:38     54s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:38     54s] (I)      Started Import and model ( Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] (I)      == Non-default Options ==
[03/26 03:12:38     54s] (I)      Maximum routing layer                              : 11
[03/26 03:12:38     54s] (I)      Top routing layer                                  : 11
[03/26 03:12:38     54s] (I)      Number of threads                                  : 1
[03/26 03:12:38     54s] (I)      Route tie net to shape                             : auto
[03/26 03:12:38     54s] (I)      Method to set GCell size                           : row
[03/26 03:12:38     54s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:12:38     54s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:12:38     54s] (I)      ============== Pin Summary ==============
[03/26 03:12:38     54s] (I)      +-------+--------+---------+------------+
[03/26 03:12:38     54s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:12:38     54s] (I)      +-------+--------+---------+------------+
[03/26 03:12:38     54s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:12:38     54s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:12:38     54s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:12:38     54s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:12:38     54s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:12:38     54s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:12:38     54s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:12:38     54s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:12:38     54s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:12:38     54s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:12:38     54s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:12:38     54s] (I)      +-------+--------+---------+------------+
[03/26 03:12:38     54s] (I)      Custom ignore net properties:
[03/26 03:12:38     54s] (I)      1 : NotLegal
[03/26 03:12:38     54s] (I)      Default ignore net properties:
[03/26 03:12:38     54s] (I)      1 : Special
[03/26 03:12:38     54s] (I)      2 : Analog
[03/26 03:12:38     54s] (I)      3 : Fixed
[03/26 03:12:38     54s] (I)      4 : Skipped
[03/26 03:12:38     54s] (I)      5 : MixedSignal
[03/26 03:12:38     54s] (I)      Prerouted net properties:
[03/26 03:12:38     54s] (I)      1 : NotLegal
[03/26 03:12:38     54s] (I)      2 : Special
[03/26 03:12:38     54s] (I)      3 : Analog
[03/26 03:12:38     54s] (I)      4 : Fixed
[03/26 03:12:38     54s] (I)      5 : Skipped
[03/26 03:12:38     54s] (I)      6 : MixedSignal
[03/26 03:12:38     54s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:12:38     54s] (I)      Use row-based GCell size
[03/26 03:12:38     54s] (I)      Use row-based GCell align
[03/26 03:12:38     54s] (I)      layer 0 area = 80000
[03/26 03:12:38     54s] (I)      layer 1 area = 80000
[03/26 03:12:38     54s] (I)      layer 2 area = 80000
[03/26 03:12:38     54s] (I)      layer 3 area = 80000
[03/26 03:12:38     54s] (I)      layer 4 area = 80000
[03/26 03:12:38     54s] (I)      layer 5 area = 80000
[03/26 03:12:38     54s] (I)      layer 6 area = 80000
[03/26 03:12:38     54s] (I)      layer 7 area = 80000
[03/26 03:12:38     54s] (I)      layer 8 area = 80000
[03/26 03:12:38     54s] (I)      layer 9 area = 400000
[03/26 03:12:38     54s] (I)      layer 10 area = 400000
[03/26 03:12:38     54s] (I)      GCell unit size   : 3420
[03/26 03:12:38     54s] (I)      GCell multiplier  : 1
[03/26 03:12:38     54s] (I)      GCell row height  : 3420
[03/26 03:12:38     54s] (I)      Actual row height : 3420
[03/26 03:12:38     54s] (I)      GCell align ref   : 10000 10260
[03/26 03:12:38     54s] [NR-eGR] Track table information for default rule: 
[03/26 03:12:38     54s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:12:38     54s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:12:38     54s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:12:38     54s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:12:38     54s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:12:38     54s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:12:38     54s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:12:38     54s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:12:38     54s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:12:38     54s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:12:38     54s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:12:38     54s] (I)      ================== Default via ===================
[03/26 03:12:38     54s] (I)      +----+------------------+------------------------+
[03/26 03:12:38     54s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 03:12:38     54s] (I)      +----+------------------+------------------------+
[03/26 03:12:38     54s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[03/26 03:12:38     54s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 03:12:38     54s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 03:12:38     54s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 03:12:38     54s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[03/26 03:12:38     54s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 03:12:38     54s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[03/26 03:12:38     54s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 03:12:38     54s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 03:12:38     54s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 03:12:38     54s] (I)      +----+------------------+------------------------+
[03/26 03:12:38     54s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:12:38     54s] [NR-eGR] Read 712 PG shapes
[03/26 03:12:38     54s] [NR-eGR] Read 0 clock shapes
[03/26 03:12:38     54s] [NR-eGR] Read 0 other shapes
[03/26 03:12:38     54s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:12:38     54s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:12:38     54s] [NR-eGR] #Instance Blockages : 0
[03/26 03:12:38     54s] [NR-eGR] #PG Blockages       : 712
[03/26 03:12:38     54s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:12:38     54s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:12:38     54s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:12:38     54s] [NR-eGR] #Other Blockages    : 0
[03/26 03:12:38     54s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:12:38     54s] [NR-eGR] #prerouted nets         : 1
[03/26 03:12:38     54s] [NR-eGR] #prerouted special nets : 0
[03/26 03:12:38     54s] [NR-eGR] #prerouted wires        : 52
[03/26 03:12:38     54s] [NR-eGR] Read 57 nets ( ignored 1 )
[03/26 03:12:38     54s] (I)        Front-side 57 ( ignored 1 )
[03/26 03:12:38     54s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:12:38     54s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:12:38     54s] (I)      dcls route internal nets
[03/26 03:12:38     54s] (I)      dcls route interface nets
[03/26 03:12:38     54s] (I)      dcls route common nets
[03/26 03:12:38     54s] (I)      Reading macro buffers
[03/26 03:12:38     54s] (I)      Number of macro buffers: 0
[03/26 03:12:38     54s] (I)      early_global_route_priority property id does not exist.
[03/26 03:12:38     54s] (I)      Read Num Blocks=712  Num Prerouted Wires=52  Num CS=0
[03/26 03:12:38     54s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 41
[03/26 03:12:38     54s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 9
[03/26 03:12:38     54s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 2
[03/26 03:12:38     54s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:12:38     54s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:38     54s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:12:38     54s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:38     54s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:12:38     54s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:12:38     54s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:12:38     54s] (I)      Number of ignored nets                =      1
[03/26 03:12:38     54s] (I)      Number of connected nets              =      0
[03/26 03:12:38     54s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[03/26 03:12:38     54s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:12:38     54s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:12:38     54s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:12:38     54s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:12:38     54s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:12:38     54s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:12:38     54s] (I)      Ndr track 0 does not exist
[03/26 03:12:38     54s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:12:38     54s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:12:38     54s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:12:38     54s] (I)      Site width          :   400  (dbu)
[03/26 03:12:38     54s] (I)      Row height          :  3420  (dbu)
[03/26 03:12:38     54s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:12:38     54s] (I)      GCell width         :  3420  (dbu)
[03/26 03:12:38     54s] (I)      GCell height        :  3420  (dbu)
[03/26 03:12:38     54s] (I)      Grid                :    15    15    11
[03/26 03:12:38     54s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:12:38     54s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:12:38     54s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:12:38     54s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:12:38     54s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:12:38     54s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:12:38     54s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:12:38     54s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:12:38     54s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:12:38     54s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:12:38     54s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:12:38     54s] (I)      --------------------------------------------------------
[03/26 03:12:38     54s] 
[03/26 03:12:38     54s] [NR-eGR] ============ Routing rule table ============
[03/26 03:12:38     54s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[03/26 03:12:38     54s] [NR-eGR] ========================================
[03/26 03:12:38     54s] [NR-eGR] 
[03/26 03:12:38     54s] (I)      ==== NDR : (Default) ====
[03/26 03:12:38     54s] (I)      +--------------+--------+
[03/26 03:12:38     54s] (I)      |           ID |      1 |
[03/26 03:12:38     54s] (I)      |      Default |    yes |
[03/26 03:12:38     54s] (I)      |  Clk Special |     no |
[03/26 03:12:38     54s] (I)      | Hard spacing |     no |
[03/26 03:12:38     54s] (I)      |    NDR track | (none) |
[03/26 03:12:38     54s] (I)      |      NDR via | (none) |
[03/26 03:12:38     54s] (I)      |  Extra space |      0 |
[03/26 03:12:38     54s] (I)      |      Shields |      0 |
[03/26 03:12:38     54s] (I)      |   Demand (H) |      1 |
[03/26 03:12:38     54s] (I)      |   Demand (V) |      1 |
[03/26 03:12:38     54s] (I)      |        #Nets |     56 |
[03/26 03:12:38     54s] (I)      +--------------+--------+
[03/26 03:12:38     54s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:38     54s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:12:38     54s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:38     54s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:38     54s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:38     54s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:38     54s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:38     54s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:38     54s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:38     54s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:38     54s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:38     54s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:12:38     54s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:12:38     54s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:38     54s] (I)      =============== Blocked Tracks ===============
[03/26 03:12:38     54s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:38     54s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:12:38     54s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:38     54s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:12:38     54s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:12:38     54s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:12:38     54s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:12:38     54s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:12:38     54s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:12:38     54s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:12:38     54s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:12:38     54s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:12:38     54s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:12:38     54s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:12:38     54s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:38     54s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] (I)      Reset routing kernel
[03/26 03:12:38     54s] (I)      Started Global Routing ( Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] (I)      totalPins=115  totalGlobalPin=115 (100.00%)
[03/26 03:12:38     54s] (I)      ================== Net Group Info ==================
[03/26 03:12:38     54s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:38     54s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:12:38     54s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:38     54s] (I)      |  1 |             56 |    Metal2(2) | Metal11(11) |
[03/26 03:12:38     54s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:38     54s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:12:38     54s] (I)      total 2D Demand : 169 = (97 H, 72 V)
[03/26 03:12:38     54s] (I)      init route region map
[03/26 03:12:38     54s] (I)      #blocked GCells = 0
[03/26 03:12:38     54s] (I)      #regions = 1
[03/26 03:12:38     54s] (I)      init safety region map
[03/26 03:12:38     54s] (I)      #blocked GCells = 0
[03/26 03:12:38     54s] (I)      #regions = 1
[03/26 03:12:38     54s] [NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[03/26 03:12:38     54s] (I)      
[03/26 03:12:38     54s] (I)      ============  Phase 1a Route ============
[03/26 03:12:38     54s] (I)      Usage: 271 = (141 H, 130 V) = (1.81% H, 1.80% V) = (2.411e+02um H, 2.223e+02um V)
[03/26 03:12:38     54s] (I)      
[03/26 03:12:38     54s] (I)      ============  Phase 1b Route ============
[03/26 03:12:38     54s] (I)      Usage: 271 = (141 H, 130 V) = (1.81% H, 1.80% V) = (2.411e+02um H, 2.223e+02um V)
[03/26 03:12:38     54s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.634100e+02um
[03/26 03:12:38     54s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:12:38     54s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:12:38     54s] (I)      
[03/26 03:12:38     54s] (I)      ============  Phase 1c Route ============
[03/26 03:12:38     54s] (I)      Usage: 271 = (141 H, 130 V) = (1.81% H, 1.80% V) = (2.411e+02um H, 2.223e+02um V)
[03/26 03:12:38     54s] (I)      
[03/26 03:12:38     54s] (I)      ============  Phase 1d Route ============
[03/26 03:12:38     54s] (I)      Usage: 271 = (141 H, 130 V) = (1.81% H, 1.80% V) = (2.411e+02um H, 2.223e+02um V)
[03/26 03:12:38     54s] (I)      
[03/26 03:12:38     54s] (I)      ============  Phase 1e Route ============
[03/26 03:12:38     54s] (I)      Usage: 271 = (141 H, 130 V) = (1.81% H, 1.80% V) = (2.411e+02um H, 2.223e+02um V)
[03/26 03:12:38     54s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.634100e+02um
[03/26 03:12:38     54s] (I)      
[03/26 03:12:38     54s] (I)      ============  Phase 1l Route ============
[03/26 03:12:38     54s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:12:38     54s] (I)      Layer  2:       1616       193         0           0        1796    ( 0.00%) 
[03/26 03:12:38     54s] (I)      Layer  3:       1774       233         0           0        1890    ( 0.00%) 
[03/26 03:12:38     54s] (I)      Layer  4:       1616        26         0           0        1796    ( 0.00%) 
[03/26 03:12:38     54s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:12:38     54s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:12:38     54s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:12:38     54s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:12:38     54s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:12:38     54s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:12:38     54s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:12:38     54s] (I)      Total:         14031       452         0         737       15475    ( 4.55%) 
[03/26 03:12:38     54s] (I)      
[03/26 03:12:38     54s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:12:38     54s] [NR-eGR]                        OverCon            
[03/26 03:12:38     54s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:12:38     54s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:12:38     54s] [NR-eGR] ----------------------------------------------
[03/26 03:12:38     54s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR] ----------------------------------------------
[03/26 03:12:38     54s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:12:38     54s] [NR-eGR] 
[03/26 03:12:38     54s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] (I)      Updating congestion map
[03/26 03:12:38     54s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:12:38     54s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:12:38     54s] (I)      Running track assignment and export wires
[03/26 03:12:38     54s] (I)      Delete wires for 56 nets 
[03/26 03:12:38     54s] (I)      ============= Track Assignment ============
[03/26 03:12:38     54s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:12:38     54s] (I)      Run Multi-thread track assignment
[03/26 03:12:38     54s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] (I)      Started Export ( Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:12:38     54s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/26 03:12:38     54s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:38     54s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:12:38     54s] [NR-eGR] -----------------------------------
[03/26 03:12:38     54s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:12:38     54s] [NR-eGR]  Metal2   (2V)           250   150 
[03/26 03:12:38     54s] [NR-eGR]  Metal3   (3H)           298     8 
[03/26 03:12:38     54s] [NR-eGR]  Metal4   (4V)            22     0 
[03/26 03:12:38     54s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:12:38     54s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:12:38     54s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:12:38     54s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:12:38     54s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:12:38     54s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:12:38     54s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:12:38     54s] [NR-eGR] -----------------------------------
[03/26 03:12:38     54s] [NR-eGR]           Total          570   299 
[03/26 03:12:38     54s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:38     54s] [NR-eGR] Total half perimeter of net bounding box: 522um
[03/26 03:12:38     54s] [NR-eGR] Total length: 570um, number of vias: 299
[03/26 03:12:38     54s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:38     54s] (I)      == Layer wire length by net rule ==
[03/26 03:12:38     54s] (I)                       Default 
[03/26 03:12:38     54s] (I)      -------------------------
[03/26 03:12:38     54s] (I)       Metal1   (1H)       0um 
[03/26 03:12:38     54s] (I)       Metal2   (2V)     250um 
[03/26 03:12:38     54s] (I)       Metal3   (3H)     298um 
[03/26 03:12:38     54s] (I)       Metal4   (4V)      22um 
[03/26 03:12:38     54s] (I)       Metal5   (5H)       0um 
[03/26 03:12:38     54s] (I)       Metal6   (6V)       0um 
[03/26 03:12:38     54s] (I)       Metal7   (7H)       0um 
[03/26 03:12:38     54s] (I)       Metal8   (8V)       0um 
[03/26 03:12:38     54s] (I)       Metal9   (9H)       0um 
[03/26 03:12:38     54s] (I)       Metal10  (10V)      0um 
[03/26 03:12:38     54s] (I)       Metal11  (11H)      0um 
[03/26 03:12:38     54s] (I)      -------------------------
[03/26 03:12:38     54s] (I)                Total    570um 
[03/26 03:12:38     54s] (I)      == Layer via count by net rule ==
[03/26 03:12:38     54s] (I)                       Default 
[03/26 03:12:38     54s] (I)      -------------------------
[03/26 03:12:38     54s] (I)       Metal1   (1H)       141 
[03/26 03:12:38     54s] (I)       Metal2   (2V)       150 
[03/26 03:12:38     54s] (I)       Metal3   (3H)         8 
[03/26 03:12:38     54s] (I)       Metal4   (4V)         0 
[03/26 03:12:38     54s] (I)       Metal5   (5H)         0 
[03/26 03:12:38     54s] (I)       Metal6   (6V)         0 
[03/26 03:12:38     54s] (I)       Metal7   (7H)         0 
[03/26 03:12:38     54s] (I)       Metal8   (8V)         0 
[03/26 03:12:38     54s] (I)       Metal9   (9H)         0 
[03/26 03:12:38     54s] (I)       Metal10  (10V)        0 
[03/26 03:12:38     54s] (I)       Metal11  (11H)        0 
[03/26 03:12:38     54s] (I)      -------------------------
[03/26 03:12:38     54s] (I)                Total      299 
[03/26 03:12:38     54s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] [NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.28 MB )
[03/26 03:12:38     54s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:12:38     54s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:12:38     54s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s] (I)       Early Global Route                             100.00%  646.16 sec  646.18 sec  0.02 sec  0.02 sec 
[03/26 03:12:38     54s] (I)       +-Early Global Route kernel                     87.36%  646.16 sec  646.18 sec  0.02 sec  0.02 sec 
[03/26 03:12:38     54s] (I)       | +-Import and model                            22.91%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Create place DB                            0.87%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | +-Import place data                        0.69%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Read instances and placement           0.18%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Read nets                              0.19%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Create route DB                           11.50%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | +-Import route data (1T)                  10.74%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Read blockages ( Layer 2-11 )          2.00%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | | +-Read routing blockages               0.01%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | | +-Read bump blockages                  0.01%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | | +-Read instance blockages              0.06%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | | +-Read PG blockages                    0.39%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | | +-Read clock blockages                 0.04%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | | +-Read other blockages                 0.04%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | | +-Read halo blockages                  0.01%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | | +-Read boundary cut boxes              0.00%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Read blackboxes                        0.02%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Read prerouted                         0.14%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Read nets                              0.17%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Set up via pillars                     0.03%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Initialize 3D grid graph               0.04%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Model blockage capacity                0.96%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | | +-Initialize 3D capacity               0.73%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Read aux data                              0.00%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Others data preparation                    0.01%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Create route kernel                        9.60%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | +-Global Routing                              36.56%  646.17 sec  646.18 sec  0.01 sec  0.01 sec 
[03/26 03:12:38     54s] (I)       | | +-Initialization                             0.12%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Net group 1                               33.14%  646.17 sec  646.18 sec  0.01 sec  0.01 sec 
[03/26 03:12:38     54s] (I)       | | | +-Generate topology                        0.16%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | +-Phase 1a                                 2.66%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Pattern routing (1T)                   2.03%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Add via demand to 2D                   0.09%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | +-Phase 1b                                 0.17%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | +-Phase 1c                                 0.04%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | +-Phase 1d                                 0.04%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | +-Phase 1e                                 0.35%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Route legalization                     0.01%  646.17 sec  646.17 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | +-Phase 1l                                27.43%  646.17 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | | +-Layer assignment (1T)                 26.87%  646.17 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | +-Export cong map                              0.64%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Export 2D cong map                         0.17%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | +-Extract Global 3D Wires                      0.05%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | +-Track Assignment (1T)                        2.72%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Initialization                             0.08%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Track Assignment Kernel                    2.02%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Free Memory                                0.01%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | +-Export                                       9.06%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Export DB wires                            0.85%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | +-Export all nets                          0.34%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | | +-Set wire vias                            0.11%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Report wirelength                          7.26%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Update net boxes                           0.23%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | | +-Update timing                              0.01%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)       | +-Postprocess design                           0.25%  646.18 sec  646.18 sec  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)      ====================== Summary by functions ======================
[03/26 03:12:38     54s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:12:38     54s] (I)      ------------------------------------------------------------------
[03/26 03:12:38     54s] (I)        0  Early Global Route               100.00%  0.02 sec  0.02 sec 
[03/26 03:12:38     54s] (I)        1  Early Global Route kernel         87.36%  0.02 sec  0.02 sec 
[03/26 03:12:38     54s] (I)        2  Global Routing                    36.56%  0.01 sec  0.01 sec 
[03/26 03:12:38     54s] (I)        2  Import and model                  22.91%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        2  Export                             9.06%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        2  Track Assignment (1T)              2.72%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        2  Export cong map                    0.64%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        2  Postprocess design                 0.25%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        2  Extract Global 3D Wires            0.05%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Net group 1                       33.14%  0.01 sec  0.01 sec 
[03/26 03:12:38     54s] (I)        3  Create route DB                   11.50%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Create route kernel                9.60%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Report wirelength                  7.26%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Track Assignment Kernel            2.02%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Create place DB                    0.87%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Export DB wires                    0.85%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Update net boxes                   0.23%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Initialization                     0.21%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Export 2D cong map                 0.17%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        4  Phase 1l                          27.43%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        4  Import route data (1T)            10.74%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        4  Phase 1a                           2.66%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        4  Import place data                  0.69%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        4  Phase 1e                           0.35%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        4  Export all nets                    0.34%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        4  Phase 1b                           0.17%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        4  Generate topology                  0.16%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        4  Set wire vias                      0.11%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        4  Phase 1d                           0.04%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        4  Phase 1c                           0.04%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Layer assignment (1T)             26.87%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Pattern routing (1T)               2.03%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Read blockages ( Layer 2-11 )      2.00%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Model blockage capacity            0.96%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Read nets                          0.36%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Read instances and placement       0.18%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Read prerouted                     0.14%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Add via demand to 2D               0.09%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        6  Initialize 3D capacity             0.73%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        6  Read PG blockages                  0.39%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        6  Read instance blockages            0.06%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        6  Read clock blockages               0.04%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        6  Read other blockages               0.04%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        6  Read bump blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] (I)        7  Allocate memory for PG via list    0.10%  0.00 sec  0.00 sec 
[03/26 03:12:38     54s] Running post-eGR process
[03/26 03:12:38     54s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]     Routing using NR in eGR->NR Step done.
[03/26 03:12:38     54s] Net route status summary:
[03/26 03:12:38     54s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:38     54s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:38     54s] 
[03/26 03:12:38     54s] CCOPT: Done with clock implementation routing.
[03/26 03:12:38     54s] 
[03/26 03:12:38     54s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/26 03:12:38     54s]   Clock implementation routing done.
[03/26 03:12:38     54s]   Leaving CCOpt scope - extractRC...
[03/26 03:12:38     54s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/26 03:12:38     54s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:12:38     54s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:12:38     54s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:12:38     54s] PreRoute RC Extraction called for design adder.
[03/26 03:12:38     54s] RC Extraction called in multi-corner(1) mode.
[03/26 03:12:38     54s] RCMode: PreRoute
[03/26 03:12:38     54s]       RC Corner Indexes            0   
[03/26 03:12:38     54s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:12:38     54s] Resistance Scaling Factor    : 1.00000 
[03/26 03:12:38     54s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:12:38     54s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:12:38     54s] Shrink Factor                : 0.90000
[03/26 03:12:38     54s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:12:38     54s] Using capacitance table file ...
[03/26 03:12:38     54s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:38     54s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:12:38     54s] eee: pegSigSF=1.070000
[03/26 03:12:38     54s] Initializing multi-corner capacitance tables ... 
[03/26 03:12:38     54s] Initializing multi-corner resistance tables ...
[03/26 03:12:38     54s] Creating RPSQ from WeeR and WRes ...
[03/26 03:12:38     54s] eee: Grid unit RC data computation started
[03/26 03:12:38     54s] eee: Grid unit RC data computation completed
[03/26 03:12:38     54s] eee: l=1 avDens=0.041943 usedTrk=15.099415 availTrk=360.000000 sigTrk=15.099415
[03/26 03:12:38     54s] eee: l=2 avDens=0.042690 usedTrk=14.600000 availTrk=342.000000 sigTrk=14.600000
[03/26 03:12:38     54s] eee: l=3 avDens=0.048441 usedTrk=17.438597 availTrk=360.000000 sigTrk=17.438597
[03/26 03:12:38     54s] eee: l=4 avDens=0.003817 usedTrk=1.305263 availTrk=342.000000 sigTrk=1.305263
[03/26 03:12:38     54s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:38     54s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:12:38     54s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:12:38     54s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:12:38     54s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:38     54s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:12:38     54s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.018100 aWlH=0.000000 lMod=0 pMax=0.804800 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:12:38     54s] eee: NetCapCache creation started. (Current Mem: 3379.125M) 
[03/26 03:12:38     54s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3379.125M) 
[03/26 03:12:38     54s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:12:38     54s] eee: Metal Layers Info:
[03/26 03:12:38     54s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:38     54s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:12:38     54s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:38     54s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:12:38     54s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:12:38     54s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:12:38     54s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:12:38     54s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:12:38     54s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:38     54s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:12:38     54s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:12:38     54s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:12:38     54s] eee: +----------------------------------------------------+
[03/26 03:12:38     54s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3379.125M)
[03/26 03:12:38     54s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/26 03:12:38     54s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:12:38     54s] End AAE Lib Interpolated Model. (MEM=2799.167969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:38     54s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]   Clock DAG hash after routing clock trees: 8791049866489005693 2660611157996866071
[03/26 03:12:38     54s]   CTS services accumulated run-time stats after routing clock trees:
[03/26 03:12:38     54s]     delay calculator: calls=6249, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:38     54s]     legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:38     54s]     steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:38     54s]   Clock DAG stats after routing clock trees:
[03/26 03:12:38     54s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:38     54s]     sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:38     54s]     misc counts      : r=1, pp=0, mci=0
[03/26 03:12:38     54s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:38     54s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:38     54s]     sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:38     54s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:38     54s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
[03/26 03:12:38     54s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:38     54s]   Clock DAG net violations after routing clock trees: none
[03/26 03:12:38     54s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/26 03:12:38     54s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:38     54s]   Primary reporting skew groups after routing clock trees:
[03/26 03:12:38     54s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:38     54s]         min path sink: t2_reg[0]/CK
[03/26 03:12:38     54s]         max path sink: t1_reg[0]/CK
[03/26 03:12:38     54s]   Skew group summary after routing clock trees:
[03/26 03:12:38     54s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:38     54s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/26 03:12:38     54s]   CCOpt::Phase::PostConditioning...
[03/26 03:12:38     54s]   Leaving CCOpt scope - Initializing placement interface...
[03/26 03:12:38     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:3427.3M, EPOCH TIME: 1742973158.608360
[03/26 03:12:38     54s] Processing tracks to init pin-track alignment.
[03/26 03:12:38     54s] z: 2, totalTracks: 1
[03/26 03:12:38     54s] z: 4, totalTracks: 1
[03/26 03:12:38     54s] z: 6, totalTracks: 1
[03/26 03:12:38     54s] z: 8, totalTracks: 1
[03/26 03:12:38     54s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:38     54s] Cell adder LLGs are deleted
[03/26 03:12:38     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     54s] # Building adder llgBox search-tree.
[03/26 03:12:38     54s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3427.3M, EPOCH TIME: 1742973158.609767
[03/26 03:12:38     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     54s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3427.3M, EPOCH TIME: 1742973158.610405
[03/26 03:12:38     54s] Max number of tech site patterns supported in site array is 256.
[03/26 03:12:38     54s] Core basic site is CoreSite
[03/26 03:12:38     54s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:12:38     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:12:38     54s] Fast DP-INIT is on for default
[03/26 03:12:38     54s] Keep-away cache is enable on metals: 1-11
[03/26 03:12:38     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:12:38     54s] Atter site array init, number of instance map data is 0.
[03/26 03:12:38     54s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.010, MEM:3427.3M, EPOCH TIME: 1742973158.620124
[03/26 03:12:38     54s] 
[03/26 03:12:38     54s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:38     54s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:38     54s] OPERPROF:     Starting CMU at level 3, MEM:3427.3M, EPOCH TIME: 1742973158.620345
[03/26 03:12:38     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3427.3M, EPOCH TIME: 1742973158.620443
[03/26 03:12:38     54s] 
[03/26 03:12:38     54s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:38     54s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3427.3M, EPOCH TIME: 1742973158.620486
[03/26 03:12:38     54s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3427.3M, EPOCH TIME: 1742973158.620497
[03/26 03:12:38     54s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3427.3M, EPOCH TIME: 1742973158.620526
[03/26 03:12:38     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3427.3MB).
[03/26 03:12:38     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3427.3M, EPOCH TIME: 1742973158.620559
[03/26 03:12:38     54s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]   Removing CTS place status from clock tree and sinks.
[03/26 03:12:38     54s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[03/26 03:12:38     54s]   Legalizer reserving space for clock trees
[03/26 03:12:38     54s]   PostConditioning...
[03/26 03:12:38     54s]     PostConditioning active optimizations:
[03/26 03:12:38     54s]      - DRV fixing with initial upsizing, sizing and buffering
[03/26 03:12:38     54s]      - Skew fixing with sizing
[03/26 03:12:38     54s]     
[03/26 03:12:38     54s]     Currently running CTS, using active skew data
[03/26 03:12:38     54s]     ProEngine running partially connected to DB
[03/26 03:12:38     54s]     Reset bufferability constraints...
[03/26 03:12:38     54s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/26 03:12:38     54s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]     PostConditioning Upsizing To Fix DRVs...
[03/26 03:12:38     54s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 8791049866489005693 2660611157996866071
[03/26 03:12:38     54s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:12:38     54s]         delay calculator: calls=6249, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:38     54s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:38     54s]         steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:38     54s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:12:38     54s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Statistics: Fix DRVs (initial upsizing):
[03/26 03:12:38     54s]       ========================================
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Cell changes by Net Type:
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       top                0            0           0            0                    0                0
[03/26 03:12:38     54s]       trunk              0            0           0            0                    0                0
[03/26 03:12:38     54s]       leaf               0            0           0            0                    0                0
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       Total              0            0           0            0                    0                0
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[03/26 03:12:38     54s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 8791049866489005693 2660611157996866071
[03/26 03:12:38     54s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:12:38     54s]         delay calculator: calls=6249, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:38     54s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:38     54s]         steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:38     54s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:12:38     54s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:38     54s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:38     54s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:12:38     54s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:38     54s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:38     54s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:38     54s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:38     54s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
[03/26 03:12:38     54s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:38     54s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[03/26 03:12:38     54s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:12:38     54s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:38     54s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:12:38     54s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:38     54s]             min path sink: t2_reg[0]/CK
[03/26 03:12:38     54s]             max path sink: t1_reg[0]/CK
[03/26 03:12:38     54s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:12:38     54s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:38     54s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:38     54s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]     Recomputing CTS skew targets...
[03/26 03:12:38     54s]     Resolving skew group constraints...
[03/26 03:12:38     54s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[03/26 03:12:38     54s]     Resolving skew group constraints done.
[03/26 03:12:38     54s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]     PostConditioning Fixing DRVs...
[03/26 03:12:38     54s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 8791049866489005693 2660611157996866071
[03/26 03:12:38     54s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[03/26 03:12:38     54s]         delay calculator: calls=6249, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:38     54s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:38     54s]         steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:38     54s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:12:38     54s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Statistics: Fix DRVs (cell sizing):
[03/26 03:12:38     54s]       ===================================
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Cell changes by Net Type:
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       top                0            0           0            0                    0                0
[03/26 03:12:38     54s]       trunk              0            0           0            0                    0                0
[03/26 03:12:38     54s]       leaf               0            0           0            0                    0                0
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       Total              0            0           0            0                    0                0
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[03/26 03:12:38     54s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 8791049866489005693 2660611157996866071
[03/26 03:12:38     54s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[03/26 03:12:38     54s]         delay calculator: calls=6249, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:38     54s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:38     54s]         steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:38     54s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[03/26 03:12:38     54s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:38     54s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:38     54s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:12:38     54s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:38     54s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:38     54s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:38     54s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:38     54s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
[03/26 03:12:38     54s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:38     54s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[03/26 03:12:38     54s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[03/26 03:12:38     54s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:38     54s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[03/26 03:12:38     54s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:38     54s]             min path sink: t2_reg[0]/CK
[03/26 03:12:38     54s]             max path sink: t1_reg[0]/CK
[03/26 03:12:38     54s]       Skew group summary after 'PostConditioning Fixing DRVs':
[03/26 03:12:38     54s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:12:38     54s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:38     54s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]     Buffering to fix DRVs...
[03/26 03:12:38     54s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/26 03:12:38     54s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:12:38     54s]     Inserted 0 buffers and inverters.
[03/26 03:12:38     54s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/26 03:12:38     54s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[03/26 03:12:38     54s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 8791049866489005693 2660611157996866071
[03/26 03:12:38     54s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[03/26 03:12:38     54s]       delay calculator: calls=6249, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:38     54s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:38     54s]       steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:38     54s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/26 03:12:38     54s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:38     54s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:38     54s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:12:38     54s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:38     54s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:38     54s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:38     54s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:38     54s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
[03/26 03:12:38     54s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:38     54s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[03/26 03:12:38     54s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/26 03:12:38     54s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:38     54s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/26 03:12:38     54s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:38     54s]           min path sink: t2_reg[0]/CK
[03/26 03:12:38     54s]           max path sink: t1_reg[0]/CK
[03/26 03:12:38     54s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/26 03:12:38     54s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:38     54s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]     
[03/26 03:12:38     54s]     Slew Diagnostics: After DRV fixing
[03/26 03:12:38     54s]     ==================================
[03/26 03:12:38     54s]     
[03/26 03:12:38     54s]     Global Causes:
[03/26 03:12:38     54s]     
[03/26 03:12:38     54s]     -----
[03/26 03:12:38     54s]     Cause
[03/26 03:12:38     54s]     -----
[03/26 03:12:38     54s]       (empty table)
[03/26 03:12:38     54s]     -----
[03/26 03:12:38     54s]     
[03/26 03:12:38     54s]     Top 5 overslews:
[03/26 03:12:38     54s]     
[03/26 03:12:38     54s]     ---------------------------------
[03/26 03:12:38     54s]     Overslew    Causes    Driving Pin
[03/26 03:12:38     54s]     ---------------------------------
[03/26 03:12:38     54s]       (empty table)
[03/26 03:12:38     54s]     ---------------------------------
[03/26 03:12:38     54s]     
[03/26 03:12:38     54s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/26 03:12:38     54s]     
[03/26 03:12:38     54s]     -------------------
[03/26 03:12:38     54s]     Cause    Occurences
[03/26 03:12:38     54s]     -------------------
[03/26 03:12:38     54s]       (empty table)
[03/26 03:12:38     54s]     -------------------
[03/26 03:12:38     54s]     
[03/26 03:12:38     54s]     Violation diagnostics counts from the 0 nodes that have violations:
[03/26 03:12:38     54s]     
[03/26 03:12:38     54s]     -------------------
[03/26 03:12:38     54s]     Cause    Occurences
[03/26 03:12:38     54s]     -------------------
[03/26 03:12:38     54s]       (empty table)
[03/26 03:12:38     54s]     -------------------
[03/26 03:12:38     54s]     
[03/26 03:12:38     54s]     PostConditioning Fixing Skew by cell sizing...
[03/26 03:12:38     54s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 8791049866489005693 2660611157996866071
[03/26 03:12:38     54s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:12:38     54s]         delay calculator: calls=6249, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:38     54s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:38     54s]         steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:38     54s]       Path optimization required 0 stage delay updates 
[03/26 03:12:38     54s]       Resized 0 clock insts to decrease delay.
[03/26 03:12:38     54s]       Fixing short paths with downsize only
[03/26 03:12:38     54s]       Path optimization required 0 stage delay updates 
[03/26 03:12:38     54s]       Resized 0 clock insts to increase delay.
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Statistics: Fix Skew (cell sizing):
[03/26 03:12:38     54s]       ===================================
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Cell changes by Net Type:
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       top                0            0           0            0                    0                0
[03/26 03:12:38     54s]       trunk              0            0           0            0                    0                0
[03/26 03:12:38     54s]       leaf               0            0           0            0                    0                0
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       Total              0            0           0            0                    0                0
[03/26 03:12:38     54s]       -------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[03/26 03:12:38     54s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/26 03:12:38     54s]       
[03/26 03:12:38     54s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 8791049866489005693 2660611157996866071
[03/26 03:12:38     54s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:12:38     54s]         delay calculator: calls=6249, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:38     54s]         legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:38     54s]         steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:38     54s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:12:38     54s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:38     54s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:38     54s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:12:38     54s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:38     54s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:38     54s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:38     54s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:38     54s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
[03/26 03:12:38     54s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:38     54s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[03/26 03:12:38     54s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:12:38     54s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:38     54s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:12:38     54s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:38     54s]             min path sink: t2_reg[0]/CK
[03/26 03:12:38     54s]             max path sink: t1_reg[0]/CK
[03/26 03:12:38     54s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:12:38     54s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:38     54s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:38     54s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]     Reconnecting optimized routes...
[03/26 03:12:38     54s]     Reset timing graph...
[03/26 03:12:38     54s] Ignoring AAE DB Resetting ...
[03/26 03:12:38     54s]     Reset timing graph done.
[03/26 03:12:38     54s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[03/26 03:12:38     54s]     Set dirty flag on 0 instances, 0 nets
[03/26 03:12:38     54s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:12:38     54s]   PostConditioning done.
[03/26 03:12:38     54s] Net route status summary:
[03/26 03:12:38     54s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:38     54s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:12:38     54s]   Update timing and DAG stats after post-conditioning...
[03/26 03:12:38     54s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:12:38     54s] End AAE Lib Interpolated Model. (MEM=2802.246094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:38     54s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]   Clock DAG hash after post-conditioning: 8791049866489005693 2660611157996866071
[03/26 03:12:38     54s]   CTS services accumulated run-time stats after post-conditioning:
[03/26 03:12:38     54s]     delay calculator: calls=6250, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:38     54s]     legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:38     54s]     steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:38     54s]   Clock DAG stats after post-conditioning:
[03/26 03:12:38     54s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:38     54s]     sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:38     54s]     misc counts      : r=1, pp=0, mci=0
[03/26 03:12:38     54s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:38     54s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:38     54s]     sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:38     54s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:38     54s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
[03/26 03:12:38     54s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:38     54s]   Clock DAG net violations after post-conditioning: none
[03/26 03:12:38     54s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/26 03:12:38     54s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:38     54s]   Primary reporting skew groups after post-conditioning:
[03/26 03:12:38     54s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:38     54s]         min path sink: t2_reg[0]/CK
[03/26 03:12:38     54s]         max path sink: t1_reg[0]/CK
[03/26 03:12:38     54s]   Skew group summary after post-conditioning:
[03/26 03:12:38     54s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:38     54s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s]   Setting CTS place status to fixed for clock tree and sinks.
[03/26 03:12:38     54s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/26 03:12:38     54s]   Post-balance tidy up or trial balance steps...
[03/26 03:12:38     54s]   Clock DAG hash at end of CTS: 8791049866489005693 2660611157996866071
[03/26 03:12:38     54s]   CTS services accumulated run-time stats at end of CTS:
[03/26 03:12:38     54s]     delay calculator: calls=6250, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:38     54s]     legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:38     54s]     steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Clock DAG stats at end of CTS:
[03/26 03:12:38     54s]   ==============================
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   -------------------------------------------------------
[03/26 03:12:38     54s]   Cell type                 Count    Area     Capacitance
[03/26 03:12:38     54s]   -------------------------------------------------------
[03/26 03:12:38     54s]   Buffers                     0      0.000       0.000
[03/26 03:12:38     54s]   Inverters                   0      0.000       0.000
[03/26 03:12:38     54s]   Integrated Clock Gates      0      0.000       0.000
[03/26 03:12:38     54s]   Discrete Clock Gates        0      0.000       0.000
[03/26 03:12:38     54s]   Clock Logic                 0      0.000       0.000
[03/26 03:12:38     54s]   All                         0      0.000       0.000
[03/26 03:12:38     54s]   -------------------------------------------------------
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Clock DAG miscellaneous counts at end of CTS:
[03/26 03:12:38     54s]   =============================================
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   ------------------------------
[03/26 03:12:38     54s]   Type                     Count
[03/26 03:12:38     54s]   ------------------------------
[03/26 03:12:38     54s]   Roots                      1
[03/26 03:12:38     54s]   Preserved Ports            0
[03/26 03:12:38     54s]   Multiple Clock Inputs      0
[03/26 03:12:38     54s]   ------------------------------
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Clock DAG sink counts at end of CTS:
[03/26 03:12:38     54s]   ====================================
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   -------------------------
[03/26 03:12:38     54s]   Sink type           Count
[03/26 03:12:38     54s]   -------------------------
[03/26 03:12:38     54s]   Regular              25
[03/26 03:12:38     54s]   Enable Latch          0
[03/26 03:12:38     54s]   Load Capacitance      0
[03/26 03:12:38     54s]   Antenna Diode         0
[03/26 03:12:38     54s]   Node Sink             0
[03/26 03:12:38     54s]   Total                25
[03/26 03:12:38     54s]   -------------------------
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Clock DAG wire lengths at end of CTS:
[03/26 03:12:38     54s]   =====================================
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   --------------------
[03/26 03:12:38     54s]   Type     Wire Length
[03/26 03:12:38     54s]   --------------------
[03/26 03:12:38     54s]   Top         0.000
[03/26 03:12:38     54s]   Trunk       0.000
[03/26 03:12:38     54s]   Leaf       81.610
[03/26 03:12:38     54s]   Total      81.610
[03/26 03:12:38     54s]   --------------------
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Clock DAG hp wire lengths at end of CTS:
[03/26 03:12:38     54s]   ========================================
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   -----------------------
[03/26 03:12:38     54s]   Type     hp Wire Length
[03/26 03:12:38     54s]   -----------------------
[03/26 03:12:38     54s]   Top          0.000
[03/26 03:12:38     54s]   Trunk        0.000
[03/26 03:12:38     54s]   Leaf         0.000
[03/26 03:12:38     54s]   Total        0.000
[03/26 03:12:38     54s]   -----------------------
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Clock DAG capacitances at end of CTS:
[03/26 03:12:38     54s]   =====================================
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   --------------------------------
[03/26 03:12:38     54s]   Type     Gate     Wire     Total
[03/26 03:12:38     54s]   --------------------------------
[03/26 03:12:38     54s]   Top      0.000    0.000    0.000
[03/26 03:12:38     54s]   Trunk    0.000    0.000    0.000
[03/26 03:12:38     54s]   Leaf     0.005    0.010    0.016
[03/26 03:12:38     54s]   Total    0.005    0.010    0.016
[03/26 03:12:38     54s]   --------------------------------
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Clock DAG sink capacitances at end of CTS:
[03/26 03:12:38     54s]   ==========================================
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   -----------------------------------------------
[03/26 03:12:38     54s]   Total    Average    Std. Dev.    Min      Max
[03/26 03:12:38     54s]   -----------------------------------------------
[03/26 03:12:38     54s]   0.005     0.000       0.000      0.000    0.000
[03/26 03:12:38     54s]   -----------------------------------------------
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Clock DAG net violations at end of CTS:
[03/26 03:12:38     54s]   =======================================
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   None
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/26 03:12:38     54s]   ====================================================================
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[03/26 03:12:38     54s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]   Leaf        0.100       1       0.004       0.000      0.004    0.004    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[03/26 03:12:38     54s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Primary reporting skew groups summary at end of CTS:
[03/26 03:12:38     54s]   ====================================================
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]   Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[03/26 03:12:38     54s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]   slow_delay:setup.late    clk/sdc       0.001     0.001     0.001       0.105         0.001           0.001           0.001        0.000      -1.537      2.830      100% {0.001, 0.001}
[03/26 03:12:38     54s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Skew group summary at end of CTS:
[03/26 03:12:38     54s]   =================================
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]   Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[03/26 03:12:38     54s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]   slow_delay:setup.late    clk/sdc       0.001     0.001     0.001       0.105         0.001           0.001           0.001        0.000      -1.537      2.830      100% {0.001, 0.001}
[03/26 03:12:38     54s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Found a total of 0 clock tree pins with a slew violation.
[03/26 03:12:38     54s]   
[03/26 03:12:38     54s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     54s] Synthesizing clock trees done.
[03/26 03:12:38     54s] Tidy Up And Update Timing...
[03/26 03:12:38     54s] External - Set all clocks to propagated mode...
[03/26 03:12:38     54s] Innovus updating I/O latencies
[03/26 03:12:38     54s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:12:38     54s] #################################################################################
[03/26 03:12:38     54s] # Design Stage: PreRoute
[03/26 03:12:38     54s] # Design Name: adder
[03/26 03:12:38     54s] # Design Mode: 90nm
[03/26 03:12:38     54s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:12:38     54s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:12:38     54s] # Signoff Settings: SI Off 
[03/26 03:12:38     54s] #################################################################################
[03/26 03:12:38     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 3458.2M, InitMEM = 3458.2M)
[03/26 03:12:38     54s] Start delay calculation (fullDC) (1 T). (MEM=2838.57)
[03/26 03:12:38     54s] End AAE Lib Interpolated Model. (MEM=2848.167969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:38     54s] Total number of fetched objects 58
[03/26 03:12:38     54s] Total number of fetched objects 58
[03/26 03:12:38     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:38     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:38     54s] End delay calculation. (MEM=2849.22 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:38     54s] End delay calculation (fullDC). (MEM=2849.22 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:38     54s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3519.5M) ***
[03/26 03:12:38     55s] Setting all clocks to propagated mode.
[03/26 03:12:38     55s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/26 03:12:38     55s] Clock DAG hash after update timingGraph: 8791049866489005693 2660611157996866071
[03/26 03:12:38     55s] CTS services accumulated run-time stats after update timingGraph:
[03/26 03:12:38     55s]   delay calculator: calls=6250, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:38     55s]   legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:38     55s]   steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:38     55s] Clock DAG stats after update timingGraph:
[03/26 03:12:38     55s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:12:38     55s]   sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:12:38     55s]   misc counts      : r=1, pp=0, mci=0
[03/26 03:12:38     55s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:12:38     55s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:12:38     55s]   sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:12:38     55s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:12:38     55s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
[03/26 03:12:38     55s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:12:38     55s] Clock DAG net violations after update timingGraph: none
[03/26 03:12:38     55s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/26 03:12:38     55s]   Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:12:38     55s] Primary reporting skew groups after update timingGraph:
[03/26 03:12:38     55s]   skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:38     55s]       min path sink: t2_reg[0]/CK
[03/26 03:12:38     55s]       max path sink: t1_reg[0]/CK
[03/26 03:12:38     55s] Skew group summary after update timingGraph:
[03/26 03:12:38     55s]   skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:12:38     55s] Logging CTS constraint violations...
[03/26 03:12:38     55s]   No violations found.
[03/26 03:12:38     55s] Logging CTS constraint violations done.
[03/26 03:12:38     55s] Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/26 03:12:38     55s] Runtime done. (took cpu=0:00:04.0 real=0:00:02.8)
[03/26 03:12:38     55s] Runtime Report Coverage % = 96.2
[03/26 03:12:38     55s] Runtime Summary
[03/26 03:12:38     55s] ===============
[03/26 03:12:38     55s] Clock Runtime:  (29%) Core CTS           0.79 (Init 0.50, Construction 0.08, Implementation 0.05, eGRPC 0.03, PostConditioning 0.03, Other 0.09)
[03/26 03:12:38     55s] Clock Runtime:  (43%) CTS services       1.16 (RefinePlace 0.09, EarlyGlobalClock 0.12, NanoRoute 0.87, ExtractRC 0.08, TimingAnalysis 0.00)
[03/26 03:12:38     55s] Clock Runtime:  (26%) Other CTS          0.71 (Init 0.03, CongRepair/EGR-DP 0.47, TimingUpdate 0.22, Other 0.00)
[03/26 03:12:38     55s] Clock Runtime: (100%) Total              2.65
[03/26 03:12:38     55s] 
[03/26 03:12:38     55s] 
[03/26 03:12:38     55s] Runtime Summary:
[03/26 03:12:38     55s] ================
[03/26 03:12:38     55s] 
[03/26 03:12:38     55s] --------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     55s] wall  % time  children  called  name
[03/26 03:12:38     55s] --------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     55s] 2.76  100.00    2.76      0       
[03/26 03:12:38     55s] 2.76  100.00    2.65      1     Runtime
[03/26 03:12:38     55s] 0.05    1.81    0.00      1     Updating ideal nets and annotations
[03/26 03:12:38     55s] 0.05    1.98    0.05      1     CCOpt::Phase::Initialization
[03/26 03:12:38     55s] 0.05    1.98    0.00      1       Check Prerequisites
[03/26 03:12:38     55s] 0.00    0.17    0.00      1         Leaving CCOpt scope - CheckPlace
[03/26 03:12:38     55s] 0.39   14.01    0.39      1     CCOpt::Phase::PreparingToBalance
[03/26 03:12:38     55s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[03/26 03:12:38     55s] 0.02    0.88    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/26 03:12:38     55s] 0.03    1.20    0.03      1       Legalization setup
[03/26 03:12:38     55s] 0.02    0.90    0.00      2         Leaving CCOpt scope - Initializing placement interface
[03/26 03:12:38     55s] 0.00    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/26 03:12:38     55s] 0.33   11.88    0.00      1       Validating CTS configuration
[03/26 03:12:38     55s] 0.00    0.00    0.00      1         Checking module port directions
[03/26 03:12:38     55s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[03/26 03:12:38     55s] 0.04    1.39    0.01      1     Preparing To Balance
[03/26 03:12:38     55s] 0.00    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/26 03:12:38     55s] 0.01    0.43    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/26 03:12:38     55s] 0.65   23.53    0.65      1     CCOpt::Phase::Construction
[03/26 03:12:38     55s] 0.63   23.04    0.63      1       Stage::Clustering
[03/26 03:12:38     55s] 0.11    3.99    0.11      1         Clustering
[03/26 03:12:38     55s] 0.02    0.82    0.00      1           Initialize for clustering
[03/26 03:12:38     55s] 0.00    0.00    0.00      1             Preplacing multi-input logics
[03/26 03:12:38     55s] 0.00    0.02    0.00      1             Computing optimal clock node locations
[03/26 03:12:38     55s] 0.02    0.87    0.00      1           Bottom-up phase
[03/26 03:12:38     55s] 0.06    2.17    0.06      1           Legalizing clock trees
[03/26 03:12:38     55s] 0.05    1.65    0.00      1             Leaving CCOpt scope - ClockRefiner
[03/26 03:12:38     55s] 0.00    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[03/26 03:12:38     55s] 0.01    0.42    0.00      1             Leaving CCOpt scope - Initializing placement interface
[03/26 03:12:38     55s] 0.00    0.04    0.00      1             Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:12:38     55s] 0.00    0.01    0.00      1           Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:12:38     55s] 0.52   19.03    0.52      1         CongRepair After Initial Clustering
[03/26 03:12:38     55s] 0.49   17.91    0.47      1           Leaving CCOpt scope - Early Global Route
[03/26 03:12:38     55s] 0.05    1.79    0.00      1             Early Global Route - eGR only step
[03/26 03:12:38     55s] 0.42   15.17    0.00      1             Congestion Repair
[03/26 03:12:38     55s] 0.03    0.91    0.00      1           Leaving CCOpt scope - extractRC
[03/26 03:12:38     55s] 0.00    0.16    0.00      1           Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:12:38     55s] 0.00    0.07    0.00      1       Stage::DRV Fixing
[03/26 03:12:38     55s] 0.00    0.03    0.00      1         Fixing clock tree slew time and max cap violations
[03/26 03:12:38     55s] 0.00    0.04    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[03/26 03:12:38     55s] 0.01    0.42    0.01      1       Stage::Insertion Delay Reduction
[03/26 03:12:38     55s] 0.00    0.02    0.00      1         Removing unnecessary root buffering
[03/26 03:12:38     55s] 0.00    0.02    0.00      1         Removing unconstrained drivers
[03/26 03:12:38     55s] 0.01    0.31    0.00      1         Reducing insertion delay 1
[03/26 03:12:38     55s] 0.00    0.03    0.00      1         Removing longest path buffering
[03/26 03:12:38     55s] 0.00    0.03    0.00      1         Reducing delay of long paths
[03/26 03:12:38     55s] 0.07    2.70    0.07      1     CCOpt::Phase::Implementation
[03/26 03:12:38     55s] 0.00    0.12    0.00      1       Stage::Reducing Power
[03/26 03:12:38     55s] 0.00    0.05    0.00      1         Improving clock tree routing
[03/26 03:12:38     55s] 0.00    0.04    0.00      1         Reducing clock tree power 1
[03/26 03:12:38     55s] 0.00    0.00    0.00      1           Legalizing clock trees
[03/26 03:12:38     55s] 0.00    0.03    0.00      1         Reducing clock tree power 2
[03/26 03:12:38     55s] 0.01    0.46    0.01      1       Stage::Balancing
[03/26 03:12:38     55s] 0.00    0.04    0.00      1         Improving subtree skew
[03/26 03:12:38     55s] 0.00    0.03    0.00      1         Offloading subtrees by buffering
[03/26 03:12:38     55s] 0.01    0.27    0.01      1         AdjustingMinPinPIDs for balancing
[03/26 03:12:38     55s] 0.01    0.21    0.00      1           Approximately balancing fragments step
[03/26 03:12:38     55s] 0.00    0.05    0.00      1             Resolve constraints - Approximately balancing fragments
[03/26 03:12:38     55s] 0.00    0.05    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[03/26 03:12:38     55s] 0.00    0.02    0.00      1             Moving gates to improve sub-tree skew
[03/26 03:12:38     55s] 0.00    0.02    0.00      1             Approximately balancing fragments bottom up
[03/26 03:12:38     55s] 0.00    0.03    0.00      1             Approximately balancing fragments, wire and cell delays
[03/26 03:12:38     55s] 0.00    0.03    0.00      1           Improving fragments clock skew
[03/26 03:12:38     55s] 0.00    0.08    0.00      1         Approximately balancing step
[03/26 03:12:38     55s] 0.00    0.03    0.00      1           Resolve constraints - Approximately balancing
[03/26 03:12:38     55s] 0.00    0.02    0.00      1           Approximately balancing, wire and cell delays
[03/26 03:12:38     55s] 0.00    0.03    0.00      1         Approximately balancing paths
[03/26 03:12:38     55s] 0.03    1.08    0.03      1       Stage::Polishing
[03/26 03:12:38     55s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:12:38     55s] 0.00    0.03    0.00      1         Merging balancing drivers for power
[03/26 03:12:38     55s] 0.00    0.03    0.00      1         Improving clock skew
[03/26 03:12:38     55s] 0.00    0.06    0.00      1         Moving gates to reduce wire capacitance
[03/26 03:12:38     55s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[03/26 03:12:38     55s] 0.00    0.01    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[03/26 03:12:38     55s] 0.00    0.00    0.00      1             Legalizing clock trees
[03/26 03:12:38     55s] 0.00    0.01    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[03/26 03:12:38     55s] 0.00    0.00    0.00      1             Legalizing clock trees
[03/26 03:12:38     55s] 0.00    0.05    0.00      1         Reducing clock tree power 3
[03/26 03:12:38     55s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[03/26 03:12:38     55s] 0.00    0.00    0.00      1           Legalizing clock trees
[03/26 03:12:38     55s] 0.00    0.03    0.00      1         Improving insertion delay
[03/26 03:12:38     55s] 0.02    0.82    0.02      1         Wire Opt OverFix
[03/26 03:12:38     55s] 0.00    0.06    0.00      1           Wire Reduction extra effort
[03/26 03:12:38     55s] 0.00    0.00    0.00      1             Artificially removing short and long paths
[03/26 03:12:38     55s] 0.00    0.00    0.00      1             Global shorten wires A0
[03/26 03:12:38     55s] 0.00    0.01    0.00      2             Move For Wirelength - core
[03/26 03:12:38     55s] 0.00    0.00    0.00      1             Global shorten wires A1
[03/26 03:12:38     55s] 0.00    0.00    0.00      1             Global shorten wires B
[03/26 03:12:38     55s] 0.00    0.00    0.00      1             Move For Wirelength - branch
[03/26 03:12:38     55s] 0.02    0.69    0.02      1           Optimizing orientation
[03/26 03:12:38     55s] 0.02    0.69    0.00      1             FlipOpt
[03/26 03:12:38     55s] 0.03    1.03    0.02      1       Stage::Updating netlist
[03/26 03:12:38     55s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/26 03:12:38     55s] 0.02    0.81    0.00      1         Leaving CCOpt scope - ClockRefiner
[03/26 03:12:38     55s] 0.13    4.55    0.11      1     CCOpt::Phase::eGRPC
[03/26 03:12:38     55s] 0.05    1.67    0.05      1       Leaving CCOpt scope - Routing Tools
[03/26 03:12:38     55s] 0.05    1.65    0.00      1         Early Global Route - eGR only step
[03/26 03:12:38     55s] 0.03    0.92    0.00      1       Leaving CCOpt scope - extractRC
[03/26 03:12:38     55s] 0.01    0.44    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/26 03:12:38     55s] 0.00    0.01    0.00      1       Loading clock net RC data
[03/26 03:12:38     55s] 0.00    0.01    0.00      1         Preprocessing clock nets
[03/26 03:12:38     55s] 0.00    0.00    0.00      1       Disconnecting
[03/26 03:12:38     55s] 0.00    0.04    0.00      1       Reset bufferability constraints
[03/26 03:12:38     55s] 0.00    0.04    0.00      1         Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:12:38     55s] 0.00    0.03    0.00      1       eGRPC Moving buffers
[03/26 03:12:38     55s] 0.00    0.00    0.00      1         Violation analysis
[03/26 03:12:38     55s] 0.00    0.04    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[03/26 03:12:38     55s] 0.00    0.00    0.00      1         Artificially removing short and long paths
[03/26 03:12:38     55s] 0.00    0.04    0.00      1       eGRPC Fixing DRVs
[03/26 03:12:38     55s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[03/26 03:12:38     55s] 0.00    0.03    0.00      1       Violation analysis
[03/26 03:12:38     55s] 0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/26 03:12:38     55s] 0.02    0.80    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/26 03:12:38     55s] 1.03   37.41    1.03      1     CCOpt::Phase::Routing
[03/26 03:12:38     55s] 1.00   36.39    0.96      1       Leaving CCOpt scope - Routing Tools
[03/26 03:12:38     55s] 0.05    1.74    0.00      1         Early Global Route - eGR->Nr High Frequency step
[03/26 03:12:38     55s] 0.87   31.53    0.00      1         NanoRoute
[03/26 03:12:38     55s] 0.05    1.70    0.00      1         Route Remaining Unrouted Nets
[03/26 03:12:38     55s] 0.03    0.91    0.00      1       Leaving CCOpt scope - extractRC
[03/26 03:12:38     55s] 0.00    0.03    0.00      1       Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:12:38     55s] 0.03    0.95    0.02      1     CCOpt::Phase::PostConditioning
[03/26 03:12:38     55s] 0.01    0.44    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/26 03:12:38     55s] 0.00    0.00    0.00      1       Reset bufferability constraints
[03/26 03:12:38     55s] 0.00    0.06    0.00      1       PostConditioning Upsizing To Fix DRVs
[03/26 03:12:38     55s] 0.00    0.04    0.00      1       Recomputing CTS skew targets
[03/26 03:12:38     55s] 0.00    0.04    0.00      1       PostConditioning Fixing DRVs
[03/26 03:12:38     55s] 0.00    0.05    0.00      1       Buffering to fix DRVs
[03/26 03:12:38     55s] 0.00    0.04    0.00      1       PostConditioning Fixing Skew by cell sizing
[03/26 03:12:38     55s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[03/26 03:12:38     55s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[03/26 03:12:38     55s] 0.00    0.02    0.00      1       Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:12:38     55s] 0.00    0.03    0.00      1     Post-balance tidy up or trial balance steps
[03/26 03:12:38     55s] 0.22    7.87    0.22      1     Tidy Up And Update Timing
[03/26 03:12:38     55s] 0.22    7.83    0.00      1       External - Set all clocks to propagated mode
[03/26 03:12:38     55s] --------------------------------------------------------------------------------------------------------------------
[03/26 03:12:38     55s] 
[03/26 03:12:38     55s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 03:12:38     55s] (I)      Release Steiner core (key=)
[03/26 03:12:38     55s] Leaving CCOpt scope - Cleaning up placement interface...
[03/26 03:12:38     55s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3509.9M, EPOCH TIME: 1742973158.851243
[03/26 03:12:38     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25).
[03/26 03:12:38     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     55s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3509.9M, EPOCH TIME: 1742973158.851921
[03/26 03:12:38     55s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:38     55s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:00:55.1/0:13:40.7 (0.1), mem = 3509.9M
[03/26 03:12:38     55s] 
[03/26 03:12:38     55s] =============================================================================================
[03/26 03:12:38     55s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.13-s082_1
[03/26 03:12:38     55s] =============================================================================================
[03/26 03:12:38     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:38     55s] ---------------------------------------------------------------------------------------------
[03/26 03:12:38     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:38     55s] [ IncrReplace            ]      1   0:00:00.4  (  13.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:12:38     55s] [ RefinePlace            ]      4   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[03/26 03:12:38     55s] [ DetailPlaceInit        ]     11   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:12:38     55s] [ EarlyGlobalRoute       ]      5   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:12:38     55s] [ DetailRoute            ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:12:38     55s] [ ExtractRC              ]      4   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.1
[03/26 03:12:38     55s] [ FullDelayCalc          ]      2   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:12:38     55s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:38     55s] [ MISC                   ]          0:00:01.7  (  67.6 % )     0:00:01.7 /  0:00:01.8    1.0
[03/26 03:12:38     55s] ---------------------------------------------------------------------------------------------
[03/26 03:12:38     55s]  CTS #1 TOTAL                       0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[03/26 03:12:38     55s] ---------------------------------------------------------------------------------------------
[03/26 03:12:38     55s] Synthesizing clock trees with CCOpt done.
[03/26 03:12:38     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:12:38     55s] UM:*                                                                   cts
[03/26 03:12:38     55s] Begin: Reorder Scan Chains
[03/26 03:12:38     55s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/26 03:12:38     55s] Type 'man IMPSP-9025' for more detail.
[03/26 03:12:38     55s] End: Reorder Scan Chains
[03/26 03:12:38     55s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2803.0M, totSessionCpu=0:00:55 **
[03/26 03:12:38     55s] **WARN: (IMPOPT-576):	1 nets have unplaced terms. 
[03/26 03:12:38     55s] 
[03/26 03:12:38     55s] Active Setup views: setup 
[03/26 03:12:38     55s] GigaOpt running with 1 threads.
[03/26 03:12:38     55s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:55.1/0:13:40.8 (0.1), mem = 3378.9M
[03/26 03:12:38     55s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/26 03:12:38     55s] Need call spDPlaceInit before registerPrioInstLoc.
[03/26 03:12:38     55s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 03:12:38     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:3394.2M, EPOCH TIME: 1742973158.901997
[03/26 03:12:38     55s] Processing tracks to init pin-track alignment.
[03/26 03:12:38     55s] z: 2, totalTracks: 1
[03/26 03:12:38     55s] z: 4, totalTracks: 1
[03/26 03:12:38     55s] z: 6, totalTracks: 1
[03/26 03:12:38     55s] z: 8, totalTracks: 1
[03/26 03:12:38     55s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:38     55s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3394.2M, EPOCH TIME: 1742973158.903394
[03/26 03:12:38     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     55s] 
[03/26 03:12:38     55s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:38     55s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:38     55s] OPERPROF:     Starting CMU at level 3, MEM:3394.2M, EPOCH TIME: 1742973158.914228
[03/26 03:12:38     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3394.2M, EPOCH TIME: 1742973158.914391
[03/26 03:12:38     55s] 
[03/26 03:12:38     55s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:12:38     55s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3394.2M, EPOCH TIME: 1742973158.914453
[03/26 03:12:38     55s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3394.2M, EPOCH TIME: 1742973158.914469
[03/26 03:12:38     55s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3394.2M, EPOCH TIME: 1742973158.914682
[03/26 03:12:38     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3394.2MB).
[03/26 03:12:38     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:3394.2M, EPOCH TIME: 1742973158.914755
[03/26 03:12:38     55s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[03/26 03:12:38     55s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3394.2M, EPOCH TIME: 1742973158.914801
[03/26 03:12:38     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:38     55s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3394.2M, EPOCH TIME: 1742973158.915400
[03/26 03:12:38     55s] 
[03/26 03:12:38     55s] Creating Lib Analyzer ...
[03/26 03:12:38     55s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/26 03:12:38     55s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/26 03:12:38     55s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:12:38     55s] 
[03/26 03:12:38     55s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:39     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.4 mem=3414.2M
[03/26 03:12:39     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.4 mem=3414.2M
[03/26 03:12:39     55s] Creating Lib Analyzer, finished. 
[03/26 03:12:39     55s] **WARN: (IMPOPT-665):	cout : Net has unplaced terms or is connected to uplaced instances in design. 
[03/26 03:12:39     55s] Type 'man IMPOPT-665' for more detail.
[03/26 03:12:39     55s] Effort level <high> specified for reg2reg path_group
[03/26 03:12:39     55s] Info: IPO magic value 0x8037BEEF.
[03/26 03:12:39     55s] Info: Using SynthesisEngine executable '/mnt/cadence_tools/DDI23.1/INNOVUS231/bin/innovus_'.
[03/26 03:12:39     55s]       SynthesisEngine workers will not check out additional licenses.
[03/26 03:12:46     55s] **INFO: Using Advanced Metric Collection system.
[03/26 03:12:46     55s] **optDesign ... cpu = 0:00:00, real = 0:00:08, mem = 2826.5M, totSessionCpu=0:00:55 **
[03/26 03:12:46     55s] #optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
[03/26 03:12:46     55s] *** optDesign -postCTS ***
[03/26 03:12:46     55s] DRC Margin: user margin 0.0; extra margin 0.2
[03/26 03:12:46     55s] Hold Target Slack: user slack 0
[03/26 03:12:46     55s] Setup Target Slack: user slack 0; extra slack 0.0
[03/26 03:12:46     55s] setUsefulSkewMode -opt_skew_eco_route false
[03/26 03:12:46     55s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3416.3M, EPOCH TIME: 1742973166.304275
[03/26 03:12:46     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:46     55s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:46     55s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3416.3M, EPOCH TIME: 1742973166.315134
[03/26 03:12:46     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] Multi-VT timing optimization disabled based on library information.
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] TimeStamp Deleting Cell Server Begin ...
[03/26 03:12:46     55s] Deleting Lib Analyzer.
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] TimeStamp Deleting Cell Server End ...
[03/26 03:12:46     55s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 03:12:46     55s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 03:12:46     55s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 03:12:46     55s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 03:12:46     55s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 03:12:46     55s] Summary for sequential cells identification: 
[03/26 03:12:46     55s]   Identified SBFF number: 104
[03/26 03:12:46     55s]   Identified MBFF number: 0
[03/26 03:12:46     55s]   Identified SB Latch number: 8
[03/26 03:12:46     55s]   Identified MB Latch number: 0
[03/26 03:12:46     55s]   Not identified SBFF number: 16
[03/26 03:12:46     55s]   Not identified MBFF number: 0
[03/26 03:12:46     55s]   Not identified SB Latch number: 8
[03/26 03:12:46     55s]   Not identified MB Latch number: 0
[03/26 03:12:46     55s]   Number of sequential cells which are not FFs: 16
[03/26 03:12:46     55s]  Visiting view : setup
[03/26 03:12:46     55s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[03/26 03:12:46     55s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 03:12:46     55s]  Visiting view : hold
[03/26 03:12:46     55s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[03/26 03:12:46     55s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 03:12:46     55s] TLC MultiMap info (StdDelay):
[03/26 03:12:46     55s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 03:12:46     55s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[03/26 03:12:46     55s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 03:12:46     55s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[03/26 03:12:46     55s]  Setting StdDelay to: 36.8ps
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] TimeStamp Deleting Cell Server Begin ...
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] TimeStamp Deleting Cell Server End ...
[03/26 03:12:46     55s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3416.3M, EPOCH TIME: 1742973166.371769
[03/26 03:12:46     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] Cell adder LLGs are deleted
[03/26 03:12:46     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3416.3M, EPOCH TIME: 1742973166.371877
[03/26 03:12:46     55s] Start to check current routing status for nets...
[03/26 03:12:46     55s] All nets are already routed correctly.
[03/26 03:12:46     55s] End to check current routing status for nets (mem=3416.3M)
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] Creating Lib Analyzer ...
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 03:12:46     55s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 03:12:46     55s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 03:12:46     55s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 03:12:46     55s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 03:12:46     55s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 03:12:46     55s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 03:12:46     55s] Summary for sequential cells identification: 
[03/26 03:12:46     55s]   Identified SBFF number: 104
[03/26 03:12:46     55s]   Identified MBFF number: 0
[03/26 03:12:46     55s]   Identified SB Latch number: 8
[03/26 03:12:46     55s]   Identified MB Latch number: 0
[03/26 03:12:46     55s]   Not identified SBFF number: 16
[03/26 03:12:46     55s]   Not identified MBFF number: 0
[03/26 03:12:46     55s]   Not identified SB Latch number: 8
[03/26 03:12:46     55s]   Not identified MB Latch number: 0
[03/26 03:12:46     55s]   Number of sequential cells which are not FFs: 16
[03/26 03:12:46     55s]  Visiting view : setup
[03/26 03:12:46     55s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[03/26 03:12:46     55s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 03:12:46     55s]  Visiting view : hold
[03/26 03:12:46     55s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[03/26 03:12:46     55s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 03:12:46     55s] TLC MultiMap info (StdDelay):
[03/26 03:12:46     55s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 03:12:46     55s]   : fast_delay + fast + 1 + rc_corner := 13ps
[03/26 03:12:46     55s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 03:12:46     55s]   : slow_delay + slow + 1 + rc_corner := 38.8ps
[03/26 03:12:46     55s]  Setting StdDelay to: 38.8ps
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 03:12:46     55s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:12:46     55s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:12:46     55s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:46     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.8 mem=3418.3M
[03/26 03:12:46     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.8 mem=3418.3M
[03/26 03:12:46     55s] Creating Lib Analyzer, finished. 
[03/26 03:12:46     55s] #optDebug: Start CG creation (mem=3447.4M)
[03/26 03:12:46     55s]  ...initializing CG 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:46     55s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:46     55s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:46     55s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:46     55s] ToF 411.5895um
[03/26 03:12:46     55s] (cpu=0:00:00.1, mem=3642.7M)
[03/26 03:12:46     55s]  ...processing cgPrt (cpu=0:00:00.1, mem=3642.7M)
[03/26 03:12:46     55s]  ...processing cgEgp (cpu=0:00:00.1, mem=3642.7M)
[03/26 03:12:46     55s]  ...processing cgPbk (cpu=0:00:00.1, mem=3642.7M)
[03/26 03:12:46     55s]  ...processing cgNrb(cpu=0:00:00.1, mem=3642.7M)
[03/26 03:12:46     55s]  ...processing cgObs (cpu=0:00:00.1, mem=3642.7M)
[03/26 03:12:46     55s]  ...processing cgCon (cpu=0:00:00.1, mem=3642.7M)
[03/26 03:12:46     55s]  ...processing cgPdm (cpu=0:00:00.1, mem=3642.7M)
[03/26 03:12:46     55s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3642.7M)
[03/26 03:12:46     55s] Compute RC Scale Done ...
[03/26 03:12:46     55s] Cell adder LLGs are deleted
[03/26 03:12:46     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3642.7M, EPOCH TIME: 1742973166.773017
[03/26 03:12:46     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3642.7M, EPOCH TIME: 1742973166.773664
[03/26 03:12:46     55s] Max number of tech site patterns supported in site array is 256.
[03/26 03:12:46     55s] Core basic site is CoreSite
[03/26 03:12:46     55s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:12:46     55s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:12:46     55s] Fast DP-INIT is on for default
[03/26 03:12:46     55s] Atter site array init, number of instance map data is 0.
[03/26 03:12:46     55s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.010, MEM:3642.7M, EPOCH TIME: 1742973166.783279
[03/26 03:12:46     55s] 
[03/26 03:12:46     55s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:46     55s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:46     55s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3642.7M, EPOCH TIME: 1742973166.783381
[03/26 03:12:46     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:46     55s] Starting delay calculation for Setup views
[03/26 03:12:46     56s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:12:46     56s] #################################################################################
[03/26 03:12:46     56s] # Design Stage: PreRoute
[03/26 03:12:46     56s] # Design Name: adder
[03/26 03:12:46     56s] # Design Mode: 90nm
[03/26 03:12:46     56s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:12:46     56s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:12:46     56s] # Signoff Settings: SI Off 
[03/26 03:12:46     56s] #################################################################################
[03/26 03:12:46     56s] Calculate delays in BcWc mode...
[03/26 03:12:46     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 3640.7M, InitMEM = 3640.7M)
[03/26 03:12:46     56s] Start delay calculation (fullDC) (1 T). (MEM=2937.56)
[03/26 03:12:46     56s] End AAE Lib Interpolated Model. (MEM=2947.023438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:46     56s] Total number of fetched objects 58
[03/26 03:12:46     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:46     56s] End delay calculation. (MEM=2958.12 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:46     56s] End delay calculation (fullDC). (MEM=2958.12 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:46     56s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3636.2M) ***
[03/26 03:12:46     56s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:56.1 mem=3636.2M)
[03/26 03:12:46     56s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.080  |  8.080  |  9.881  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
------------------------------------------------------------------

[03/26 03:12:46     56s] **optDesign ... cpu = 0:00:01, real = 0:00:08, mem = 2946.6M, totSessionCpu=0:00:56 **
[03/26 03:12:46     56s] Begin: Collecting metrics
[03/26 03:12:46     56s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     8.080 | 8.080 |   0 |       69.78 | 0:00:00  |        3534 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[03/26 03:12:47     56s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:01.0, peak res=2963.2M, current mem=2946.6M)

[03/26 03:12:47     56s] End: Collecting metrics
[03/26 03:12:47     56s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.1/0:00:08.1 (0.1), totSession cpu/real = 0:00:56.2/0:13:48.9 (0.1), mem = 3534.2M
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             23.13-s082_1
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[03/26 03:12:47     56s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 03:12:47     56s] [ MetricReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:12:47     56s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ LibAnalyzerInit        ]      2   0:00:00.6  (   6.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/26 03:12:47     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:12:47     56s] [ ChannelGraphInit       ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:12:47     56s] [ MetricInit             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.4
[03/26 03:12:47     56s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:12:47     56s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 03:12:47     56s] [ FullDelayCalc          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:12:47     56s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ MISC                   ]          0:00:07.1  (  87.7 % )     0:00:07.1 /  0:00:00.1    0.0
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s]  InitOpt #1 TOTAL                   0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:01.1    0.1
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] ** INFO : this run is activating low effort ccoptDesign flow
[03/26 03:12:47     56s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:12:47     56s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:56.2 mem=3534.2M
[03/26 03:12:47     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:3534.2M, EPOCH TIME: 1742973167.010540
[03/26 03:12:47     56s] Processing tracks to init pin-track alignment.
[03/26 03:12:47     56s] z: 2, totalTracks: 1
[03/26 03:12:47     56s] z: 4, totalTracks: 1
[03/26 03:12:47     56s] z: 6, totalTracks: 1
[03/26 03:12:47     56s] z: 8, totalTracks: 1
[03/26 03:12:47     56s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:47     56s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3534.2M, EPOCH TIME: 1742973167.011809
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:47     56s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:12:47     56s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3534.2M, EPOCH TIME: 1742973167.022646
[03/26 03:12:47     56s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3534.2M, EPOCH TIME: 1742973167.022693
[03/26 03:12:47     56s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3534.2M, EPOCH TIME: 1742973167.022728
[03/26 03:12:47     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3534.2MB).
[03/26 03:12:47     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3534.2M, EPOCH TIME: 1742973167.022767
[03/26 03:12:47     56s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:56.2 mem=3534.2M
[03/26 03:12:47     56s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3534.2M, EPOCH TIME: 1742973167.022954
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3534.2M, EPOCH TIME: 1742973167.023553
[03/26 03:12:47     56s] OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
[03/26 03:12:47     56s] OPTC: view 50.0:500.0 [ 0.0500 ]
[03/26 03:12:47     56s] #optDebug: fT-E <X 2 0 0 1>
[03/26 03:12:47     56s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[03/26 03:12:47     56s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -194.0 -useBottleneckAnalyzer -drvRatio 0.4
[03/26 03:12:47     56s] Begin: GigaOpt Route Type Constraints Refinement
[03/26 03:12:47     56s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.2/0:13:48.9 (0.1), mem = 3536.2M
[03/26 03:12:47     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.7
[03/26 03:12:47     56s] ### Creating RouteCongInterface, started
[03/26 03:12:47     56s] {MMLU 1 1 58}
[03/26 03:12:47     56s] [oiLAM] Zs 11, 12
[03/26 03:12:47     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.2 mem=3536.2M
[03/26 03:12:47     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.2 mem=3536.2M
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] #optDebug: {0, 1.000}
[03/26 03:12:47     56s] ### Creating RouteCongInterface, finished
[03/26 03:12:47     56s] Updated routing constraints on 0 nets.
[03/26 03:12:47     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.7
[03/26 03:12:47     56s] Bottom Preferred Layer:
[03/26 03:12:47     56s] +---------------+------------+----------+
[03/26 03:12:47     56s] |     Layer     |    CLK     |   Rule   |
[03/26 03:12:47     56s] +---------------+------------+----------+
[03/26 03:12:47     56s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:12:47     56s] +---------------+------------+----------+
[03/26 03:12:47     56s] Via Pillar Rule:
[03/26 03:12:47     56s]     None
[03/26 03:12:47     56s] Finished writing unified metrics of routing constraints.
[03/26 03:12:47     56s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.2/0:13:48.9 (0.1), mem = 3536.2M
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 23.13-s082_1
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  73.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ MISC                   ]          0:00:00.0  (  26.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] End: GigaOpt Route Type Constraints Refinement
[03/26 03:12:47     56s] Begin: Collecting metrics
[03/26 03:12:47     56s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     8.080 | 8.080 |   0 |       69.78 | 0:00:00  |        3534 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:00  |        3536 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[03/26 03:12:47     56s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2947.0M, current mem=2947.0M)

[03/26 03:12:47     56s] End: Collecting metrics
[03/26 03:12:47     56s] Deleting Lib Analyzer.
[03/26 03:12:47     56s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.3/0:13:49.0 (0.1), mem = 3536.2M
[03/26 03:12:47     56s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:12:47     56s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:12:47     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.3 mem=3536.2M
[03/26 03:12:47     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.3 mem=3536.2M
[03/26 03:12:47     56s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/26 03:12:47     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.8
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] Creating Lib Analyzer ...
[03/26 03:12:47     56s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:12:47     56s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:12:47     56s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:47     56s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:56.5 mem=3536.2M
[03/26 03:12:47     56s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:56.5 mem=3536.2M
[03/26 03:12:47     56s] Creating Lib Analyzer, finished. 
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] Active Setup views: setup 
[03/26 03:12:47     56s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3536.2M, EPOCH TIME: 1742973167.418877
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:47     56s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:47     56s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3536.2M, EPOCH TIME: 1742973167.429011
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:12:47     56s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:12:47     56s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:12:47     56s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:56.6 mem=3536.2M
[03/26 03:12:47     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:3536.2M, EPOCH TIME: 1742973167.429619
[03/26 03:12:47     56s] Processing tracks to init pin-track alignment.
[03/26 03:12:47     56s] z: 2, totalTracks: 1
[03/26 03:12:47     56s] z: 4, totalTracks: 1
[03/26 03:12:47     56s] z: 6, totalTracks: 1
[03/26 03:12:47     56s] z: 8, totalTracks: 1
[03/26 03:12:47     56s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:47     56s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3536.2M, EPOCH TIME: 1742973167.430518
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:47     56s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:12:47     56s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3536.2M, EPOCH TIME: 1742973167.440295
[03/26 03:12:47     56s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3536.2M, EPOCH TIME: 1742973167.440316
[03/26 03:12:47     56s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3536.2M, EPOCH TIME: 1742973167.440376
[03/26 03:12:47     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3536.2MB).
[03/26 03:12:47     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3536.2M, EPOCH TIME: 1742973167.440408
[03/26 03:12:47     56s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:12:47     56s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:12:47     56s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:56.6 mem=3536.2M
[03/26 03:12:47     56s] ### Creating RouteCongInterface, started
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] #optDebug: {0, 1.000}
[03/26 03:12:47     56s] ### Creating RouteCongInterface, finished
[03/26 03:12:47     56s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:47     56s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:47     56s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3594.4M, EPOCH TIME: 1742973167.444524
[03/26 03:12:47     56s] Found 0 hard placement blockage before merging.
[03/26 03:12:47     56s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3594.4M, EPOCH TIME: 1742973167.444562
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] Netlist preparation processing... 
[03/26 03:12:47     56s] Removed 0 instance
[03/26 03:12:47     56s] *info: Marking 0 isolation instances dont touch
[03/26 03:12:47     56s] *info: Marking 0 level shifter instances dont touch
[03/26 03:12:47     56s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:12:47     56s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:12:47     56s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3639.4M, EPOCH TIME: 1742973167.445755
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3639.4M, EPOCH TIME: 1742973167.446289
[03/26 03:12:47     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.8
[03/26 03:12:47     56s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.0), totSession cpu/real = 0:00:56.6/0:13:49.3 (0.1), mem = 3639.4M
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     23.13-s082_1
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  74.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:12:47     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:12:47     56s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:12:47     56s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ MISC                   ]          0:00:00.1  (  22.0 % )     0:00:00.1 /  0:00:00.1    1.2
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s]  SimplifyNetlist #1 TOTAL           0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.0
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] Begin: Collecting metrics
[03/26 03:12:47     56s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     8.080 | 8.080 |   0 |       69.78 | 0:00:00  |        3534 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:00  |        3536 |      |     |
| simplify_netlist      |           |       |     |             | 0:00:00  |        3552 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[03/26 03:12:47     56s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2949.1M, current mem=2949.1M)

[03/26 03:12:47     56s] End: Collecting metrics
[03/26 03:12:47     56s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.7/0:13:49.4 (0.1), mem = 3552.4M
[03/26 03:12:47     56s] *** Starting optimizing excluded clock nets MEM= 3552.4M) ***
[03/26 03:12:47     56s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3552.4M) ***
[03/26 03:12:47     56s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.7/0:13:49.4 (0.1), mem = 3552.4M
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 23.13-s082_1
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.7/0:13:49.4 (0.1), mem = 3552.4M
[03/26 03:12:47     56s] *** Starting optimizing excluded clock nets MEM= 3552.4M) ***
[03/26 03:12:47     56s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3552.4M) ***
[03/26 03:12:47     56s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.7/0:13:49.4 (0.1), mem = 3552.4M
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 23.13-s082_1
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] Begin: Collecting metrics
[03/26 03:12:47     56s] 
 ------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |     8.080 | 8.080 |   0 |       69.78 | 0:00:00  |        3534 |    0 |   0 |
| route_type_refinement   |           |       |     |             | 0:00:00  |        3536 |      |     |
| simplify_netlist        |           |       |     |             | 0:00:00  |        3552 |      |     |
| excluded_clk_net_fixing |           |       |     |             | 0:00:00  |        3552 |      |     |
 ------------------------------------------------------------------------------------------------------- 
[03/26 03:12:47     56s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2949.1M, current mem=2949.1M)

[03/26 03:12:47     56s] End: Collecting metrics
[03/26 03:12:47     56s] Info: Done creating the CCOpt slew target map.
[03/26 03:12:47     56s] Begin: GigaOpt high fanout net optimization
[03/26 03:12:47     56s] GigaOpt HFN: use maxLocalDensity 1.2
[03/26 03:12:47     56s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/26 03:12:47     56s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.7/0:13:49.4 (0.1), mem = 3552.4M
[03/26 03:12:47     56s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:12:47     56s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:12:47     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.9
[03/26 03:12:47     56s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] Active Setup views: setup 
[03/26 03:12:47     56s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3552.4M, EPOCH TIME: 1742973167.584328
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:47     56s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:47     56s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3552.4M, EPOCH TIME: 1742973167.594745
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:12:47     56s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:12:47     56s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[03/26 03:12:47     56s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:56.8 mem=3552.4M
[03/26 03:12:47     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:3552.4M, EPOCH TIME: 1742973167.595388
[03/26 03:12:47     56s] Processing tracks to init pin-track alignment.
[03/26 03:12:47     56s] z: 2, totalTracks: 1
[03/26 03:12:47     56s] z: 4, totalTracks: 1
[03/26 03:12:47     56s] z: 6, totalTracks: 1
[03/26 03:12:47     56s] z: 8, totalTracks: 1
[03/26 03:12:47     56s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:47     56s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3552.4M, EPOCH TIME: 1742973167.596451
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:47     56s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:12:47     56s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3552.4M, EPOCH TIME: 1742973167.606662
[03/26 03:12:47     56s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3552.4M, EPOCH TIME: 1742973167.606689
[03/26 03:12:47     56s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3552.4M, EPOCH TIME: 1742973167.606719
[03/26 03:12:47     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3552.4MB).
[03/26 03:12:47     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3552.4M, EPOCH TIME: 1742973167.606758
[03/26 03:12:47     56s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:12:47     56s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:12:47     56s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:56.8 mem=3552.4M
[03/26 03:12:47     56s] ### Creating RouteCongInterface, started
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] #optDebug: {0, 1.000}
[03/26 03:12:47     56s] ### Creating RouteCongInterface, finished
[03/26 03:12:47     56s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:47     56s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:47     56s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:47     56s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:47     56s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:47     56s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:47     56s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:47     56s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:47     56s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:47     56s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:47     56s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:47     56s] AoF 633.6545um
[03/26 03:12:47     56s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 03:12:47     56s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 570.38, Stn-len 0
[03/26 03:12:47     56s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:12:47     56s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3611.6M, EPOCH TIME: 1742973167.675377
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     56s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3611.6M, EPOCH TIME: 1742973167.676046
[03/26 03:12:47     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.9
[03/26 03:12:47     56s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:56.8/0:13:49.5 (0.1), mem = 3611.6M
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              23.13-s082_1
[03/26 03:12:47     56s] =============================================================================================
[03/26 03:12:47     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:12:47     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:47     56s] [ DetailPlaceInit        ]      1   0:00:00.0  (   8.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:12:47     56s] [ MISC                   ]          0:00:00.1  (  90.6 % )     0:00:00.1 /  0:00:00.1    1.1
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/26 03:12:47     56s] ---------------------------------------------------------------------------------------------
[03/26 03:12:47     56s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/26 03:12:47     56s] End: GigaOpt high fanout net optimization
[03/26 03:12:47     56s] Number of setup views: 1
[03/26 03:12:47     56s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 03:12:47     56s] Deleting Lib Analyzer.
[03/26 03:12:47     56s] Begin: GigaOpt Global Optimization
[03/26 03:12:47     56s] *info: use new DP (enabled)
[03/26 03:12:47     56s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/26 03:12:47     56s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:12:47     56s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:12:47     56s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.9/0:13:49.6 (0.1), mem = 3611.6M
[03/26 03:12:47     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.10
[03/26 03:12:47     56s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] Creating Lib Analyzer ...
[03/26 03:12:47     56s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:12:47     56s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:12:47     56s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:12:47     56s] 
[03/26 03:12:47     56s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:47     57s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:57.1 mem=3611.6M
[03/26 03:12:47     57s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:57.1 mem=3611.6M
[03/26 03:12:47     57s] Creating Lib Analyzer, finished. 
[03/26 03:12:47     57s] 
[03/26 03:12:47     57s] Active Setup views: setup 
[03/26 03:12:47     57s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3611.6M, EPOCH TIME: 1742973167.990393
[03/26 03:12:47     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:47     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:48     57s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:48     57s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.011, MEM:3611.6M, EPOCH TIME: 1742973168.000903
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:12:48     57s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:12:48     57s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[03/26 03:12:48     57s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:57.2 mem=3611.6M
[03/26 03:12:48     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:3611.6M, EPOCH TIME: 1742973168.001533
[03/26 03:12:48     57s] Processing tracks to init pin-track alignment.
[03/26 03:12:48     57s] z: 2, totalTracks: 1
[03/26 03:12:48     57s] z: 4, totalTracks: 1
[03/26 03:12:48     57s] z: 6, totalTracks: 1
[03/26 03:12:48     57s] z: 8, totalTracks: 1
[03/26 03:12:48     57s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:48     57s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3611.6M, EPOCH TIME: 1742973168.002600
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:48     57s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:12:48     57s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3611.6M, EPOCH TIME: 1742973168.012950
[03/26 03:12:48     57s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3611.6M, EPOCH TIME: 1742973168.012977
[03/26 03:12:48     57s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3611.6M, EPOCH TIME: 1742973168.013000
[03/26 03:12:48     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3611.6MB).
[03/26 03:12:48     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.012, MEM:3611.6M, EPOCH TIME: 1742973168.013036
[03/26 03:12:48     57s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:12:48     57s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:12:48     57s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:57.2 mem=3611.6M
[03/26 03:12:48     57s] ### Creating RouteCongInterface, started
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] #optDebug: {0, 1.000}
[03/26 03:12:48     57s] ### Creating RouteCongInterface, finished
[03/26 03:12:48     57s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:48     57s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:48     57s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] *info: 1 clock net excluded
[03/26 03:12:48     57s] *info: 1 net with fixed/cover wires excluded.
[03/26 03:12:48     57s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3640.7M, EPOCH TIME: 1742973168.054998
[03/26 03:12:48     57s] Found 0 hard placement blockage before merging.
[03/26 03:12:48     57s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3640.7M, EPOCH TIME: 1742973168.055044
[03/26 03:12:48     57s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[03/26 03:12:48     57s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 03:12:48     57s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
[03/26 03:12:48     57s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 03:12:48     57s] |   0.000|   0.000|   69.78%|   0:00:00.0| 3640.7M|     setup|       NA| NA           |
[03/26 03:12:48     57s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3640.7M) ***
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3640.7M) ***
[03/26 03:12:48     57s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:12:48     57s] Bottom Preferred Layer:
[03/26 03:12:48     57s] +---------------+------------+----------+
[03/26 03:12:48     57s] |     Layer     |    CLK     |   Rule   |
[03/26 03:12:48     57s] +---------------+------------+----------+
[03/26 03:12:48     57s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:12:48     57s] +---------------+------------+----------+
[03/26 03:12:48     57s] Via Pillar Rule:
[03/26 03:12:48     57s]     None
[03/26 03:12:48     57s] Finished writing unified metrics of routing constraints.
[03/26 03:12:48     57s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/26 03:12:48     57s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 570.38, Stn-len 0
[03/26 03:12:48     57s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:12:48     57s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3640.7M, EPOCH TIME: 1742973168.098176
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3640.7M, EPOCH TIME: 1742973168.098890
[03/26 03:12:48     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.10
[03/26 03:12:48     57s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:57.3/0:13:50.0 (0.1), mem = 3640.7M
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] =============================================================================================
[03/26 03:12:48     57s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           23.13-s082_1
[03/26 03:12:48     57s] =============================================================================================
[03/26 03:12:48     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:48     57s] ---------------------------------------------------------------------------------------------
[03/26 03:12:48     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  62.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:12:48     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:12:48     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ TransformInit          ]      1   0:00:00.0  (   9.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:12:48     57s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:12:48     57s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ MISC                   ]          0:00:00.1  (  24.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:12:48     57s] ---------------------------------------------------------------------------------------------
[03/26 03:12:48     57s]  GlobalOpt #1 TOTAL                 0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:12:48     57s] ---------------------------------------------------------------------------------------------
[03/26 03:12:48     57s] End: GigaOpt Global Optimization
[03/26 03:12:48     57s] Begin: Collecting metrics
[03/26 03:12:48     57s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     8.080 |    8.080 |           |        0 |       69.78 | 0:00:00  |        3534 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3536 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        3552 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3552 |      |     |
| global_opt              |           |    8.080 |           |        0 |       69.78 | 0:00:01  |        3566 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:12:48     57s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2966.3M, current mem=2961.6M)

[03/26 03:12:48     57s] End: Collecting metrics
[03/26 03:12:48     57s] *** Timing Is met
[03/26 03:12:48     57s] *** Check timing (0:00:00.0)
[03/26 03:12:48     57s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 03:12:48     57s] Deleting Lib Analyzer.
[03/26 03:12:48     57s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[03/26 03:12:48     57s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:12:48     57s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:12:48     57s] ### Creating LA Mngr. totSessionCpu=0:00:57.3 mem=3565.7M
[03/26 03:12:48     57s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.3 mem=3565.7M
[03/26 03:12:48     57s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/26 03:12:48     57s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3565.7M, EPOCH TIME: 1742973168.150727
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:48     57s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:48     57s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3565.7M, EPOCH TIME: 1742973168.161015
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3623.8M, EPOCH TIME: 1742973168.162937
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:48     57s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:48     57s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3623.8M, EPOCH TIME: 1742973168.173768
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:12:48     57s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:12:48     57s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:12:48     57s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:57.3 mem=3623.8M
[03/26 03:12:48     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:3623.8M, EPOCH TIME: 1742973168.174406
[03/26 03:12:48     57s] Processing tracks to init pin-track alignment.
[03/26 03:12:48     57s] z: 2, totalTracks: 1
[03/26 03:12:48     57s] z: 4, totalTracks: 1
[03/26 03:12:48     57s] z: 6, totalTracks: 1
[03/26 03:12:48     57s] z: 8, totalTracks: 1
[03/26 03:12:48     57s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:48     57s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3623.8M, EPOCH TIME: 1742973168.175432
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:48     57s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:12:48     57s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3623.8M, EPOCH TIME: 1742973168.185620
[03/26 03:12:48     57s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3623.8M, EPOCH TIME: 1742973168.185643
[03/26 03:12:48     57s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3623.8M, EPOCH TIME: 1742973168.185664
[03/26 03:12:48     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3623.8MB).
[03/26 03:12:48     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3623.8M, EPOCH TIME: 1742973168.185701
[03/26 03:12:48     57s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:12:48     57s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:12:48     57s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:57.3 mem=3623.8M
[03/26 03:12:48     57s] Begin: Area Reclaim Optimization
[03/26 03:12:48     57s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:57.3/0:13:50.1 (0.1), mem = 3623.8M
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] Creating Lib Analyzer ...
[03/26 03:12:48     57s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:12:48     57s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:12:48     57s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:48     57s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:57.6 mem=3625.8M
[03/26 03:12:48     57s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:57.6 mem=3625.8M
[03/26 03:12:48     57s] Creating Lib Analyzer, finished. 
[03/26 03:12:48     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.11
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] Active Setup views: setup 
[03/26 03:12:48     57s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34
[03/26 03:12:48     57s] ### Creating RouteCongInterface, started
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] #optDebug: {0, 1.000}
[03/26 03:12:48     57s] ### Creating RouteCongInterface, finished
[03/26 03:12:48     57s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:48     57s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:48     57s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     57s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3625.8M, EPOCH TIME: 1742973168.488771
[03/26 03:12:48     57s] Found 0 hard placement blockage before merging.
[03/26 03:12:48     57s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3625.8M, EPOCH TIME: 1742973168.488815
[03/26 03:12:48     57s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 69.78
[03/26 03:12:48     57s] +---------+---------+--------+--------+------------+--------+
[03/26 03:12:48     57s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/26 03:12:48     57s] +---------+---------+--------+--------+------------+--------+
[03/26 03:12:48     57s] |   69.78%|        -|   0.100|   0.000|   0:00:00.0| 3625.8M|
[03/26 03:12:48     57s] |   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3625.8M|
[03/26 03:12:48     57s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:12:48     57s] |   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3625.8M|
[03/26 03:12:48     57s] |   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3625.8M|
[03/26 03:12:48     57s] |   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3625.8M|
[03/26 03:12:48     57s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:12:48     57s] |   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3625.8M|
[03/26 03:12:48     57s] +---------+---------+--------+--------+------------+--------+
[03/26 03:12:48     57s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 69.78
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/26 03:12:48     57s] --------------------------------------------------------------
[03/26 03:12:48     57s] |                                   | Total     | Sequential |
[03/26 03:12:48     57s] --------------------------------------------------------------
[03/26 03:12:48     57s] | Num insts resized                 |       0  |       0    |
[03/26 03:12:48     57s] | Num insts undone                  |       0  |       0    |
[03/26 03:12:48     57s] | Num insts Downsized               |       0  |       0    |
[03/26 03:12:48     57s] | Num insts Samesized               |       0  |       0    |
[03/26 03:12:48     57s] | Num insts Upsized                 |       0  |       0    |
[03/26 03:12:48     57s] | Num multiple commits+uncommits    |       0  |       -    |
[03/26 03:12:48     57s] --------------------------------------------------------------
[03/26 03:12:48     57s] Bottom Preferred Layer:
[03/26 03:12:48     57s] +---------------+------------+----------+
[03/26 03:12:48     57s] |     Layer     |    CLK     |   Rule   |
[03/26 03:12:48     57s] +---------------+------------+----------+
[03/26 03:12:48     57s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:12:48     57s] +---------------+------------+----------+
[03/26 03:12:48     57s] Via Pillar Rule:
[03/26 03:12:48     57s]     None
[03/26 03:12:48     57s] Finished writing unified metrics of routing constraints.
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/26 03:12:48     57s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[03/26 03:12:48     57s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:12:48     57s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34
[03/26 03:12:48     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.11
[03/26 03:12:48     57s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:57.7/0:13:50.4 (0.1), mem = 3625.8M
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] =============================================================================================
[03/26 03:12:48     57s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             23.13-s082_1
[03/26 03:12:48     57s] =============================================================================================
[03/26 03:12:48     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:48     57s] ---------------------------------------------------------------------------------------------
[03/26 03:12:48     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  84.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:12:48     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ OptGetWeight           ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ OptEval                ]     27   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ OptCommit              ]     27   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     57s] [ MISC                   ]          0:00:00.0  (  13.9 % )     0:00:00.0 /  0:00:00.0    1.2
[03/26 03:12:48     57s] ---------------------------------------------------------------------------------------------
[03/26 03:12:48     57s]  AreaOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:12:48     57s] ---------------------------------------------------------------------------------------------
[03/26 03:12:48     57s] Executing incremental physical updates
[03/26 03:12:48     57s] Executing incremental physical updates
[03/26 03:12:48     57s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:12:48     57s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3625.8M, EPOCH TIME: 1742973168.495204
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3625.8M, EPOCH TIME: 1742973168.495781
[03/26 03:12:48     57s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3567.83M, totSessionCpu=0:00:58).
[03/26 03:12:48     57s] Begin: Collecting metrics
[03/26 03:12:48     57s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     8.080 |    8.080 |           |        0 |       69.78 | 0:00:00  |        3534 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3536 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        3552 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3552 |      |     |
| global_opt              |           |    8.080 |           |        0 |       69.78 | 0:00:01  |        3566 |      |     |
| area_reclaiming         |     8.080 |    8.080 |         0 |        0 |       69.78 | 0:00:00  |        3568 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:12:48     57s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2964.0M, current mem=2964.0M)

[03/26 03:12:48     57s] End: Collecting metrics
[03/26 03:12:48     57s] Deleting Lib Analyzer.
[03/26 03:12:48     57s] **INFO: Flow update: Design timing is met.
[03/26 03:12:48     57s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 03:12:48     57s] **INFO: Flow update: Design timing is met.
[03/26 03:12:48     57s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[03/26 03:12:48     57s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:12:48     57s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:12:48     57s] ### Creating LA Mngr. totSessionCpu=0:00:57.7 mem=3563.8M
[03/26 03:12:48     57s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.7 mem=3563.8M
[03/26 03:12:48     57s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3622.0M, EPOCH TIME: 1742973168.577801
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:48     57s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:48     57s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3622.0M, EPOCH TIME: 1742973168.588106
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:12:48     57s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:12:48     57s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:12:48     57s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:57.7 mem=3622.0M
[03/26 03:12:48     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:3622.0M, EPOCH TIME: 1742973168.588778
[03/26 03:12:48     57s] Processing tracks to init pin-track alignment.
[03/26 03:12:48     57s] z: 2, totalTracks: 1
[03/26 03:12:48     57s] z: 4, totalTracks: 1
[03/26 03:12:48     57s] z: 6, totalTracks: 1
[03/26 03:12:48     57s] z: 8, totalTracks: 1
[03/26 03:12:48     57s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:48     57s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3622.0M, EPOCH TIME: 1742973168.589779
[03/26 03:12:48     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:48     57s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:12:48     57s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3622.0M, EPOCH TIME: 1742973168.599886
[03/26 03:12:48     57s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3622.0M, EPOCH TIME: 1742973168.599906
[03/26 03:12:48     57s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3622.0M, EPOCH TIME: 1742973168.599983
[03/26 03:12:48     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3622.0MB).
[03/26 03:12:48     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3622.0M, EPOCH TIME: 1742973168.600017
[03/26 03:12:48     57s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:12:48     57s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:12:48     57s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:57.8 mem=3622.0M
[03/26 03:12:48     57s] Begin: Area Reclaim Optimization
[03/26 03:12:48     57s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:57.8/0:13:50.5 (0.1), mem = 3622.0M
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] Creating Lib Analyzer ...
[03/26 03:12:48     57s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:12:48     57s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:12:48     57s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:12:48     57s] 
[03/26 03:12:48     57s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:48     58s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:58.0 mem=3626.0M
[03/26 03:12:48     58s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:58.0 mem=3626.0M
[03/26 03:12:48     58s] Creating Lib Analyzer, finished. 
[03/26 03:12:48     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.12
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s] Active Setup views: setup 
[03/26 03:12:48     58s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34
[03/26 03:12:48     58s] ### Creating RouteCongInterface, started
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s] #optDebug: {0, 1.000}
[03/26 03:12:48     58s] ### Creating RouteCongInterface, finished
[03/26 03:12:48     58s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     58s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     58s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:48     58s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     58s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     58s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     58s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:48     58s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:48     58s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3626.0M, EPOCH TIME: 1742973168.919144
[03/26 03:12:48     58s] Found 0 hard placement blockage before merging.
[03/26 03:12:48     58s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3626.0M, EPOCH TIME: 1742973168.919184
[03/26 03:12:48     58s] Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 69.78
[03/26 03:12:48     58s] +---------+---------+--------+--------+------------+--------+
[03/26 03:12:48     58s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/26 03:12:48     58s] +---------+---------+--------+--------+------------+--------+
[03/26 03:12:48     58s] |   69.78%|        -|   0.078|   0.000|   0:00:00.0| 3626.0M|
[03/26 03:12:48     58s] |   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3626.0M|
[03/26 03:12:48     58s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:12:48     58s] |   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3626.0M|
[03/26 03:12:48     58s] |   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3626.0M|
[03/26 03:12:48     58s] |   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3626.0M|
[03/26 03:12:48     58s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:12:48     58s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[03/26 03:12:48     58s] |   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3626.0M|
[03/26 03:12:48     58s] +---------+---------+--------+--------+------------+--------+
[03/26 03:12:48     58s] Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 69.78
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/26 03:12:48     58s] --------------------------------------------------------------
[03/26 03:12:48     58s] |                                   | Total     | Sequential |
[03/26 03:12:48     58s] --------------------------------------------------------------
[03/26 03:12:48     58s] | Num insts resized                 |       0  |       0    |
[03/26 03:12:48     58s] | Num insts undone                  |       0  |       0    |
[03/26 03:12:48     58s] | Num insts Downsized               |       0  |       0    |
[03/26 03:12:48     58s] | Num insts Samesized               |       0  |       0    |
[03/26 03:12:48     58s] | Num insts Upsized                 |       0  |       0    |
[03/26 03:12:48     58s] | Num multiple commits+uncommits    |       0  |       -    |
[03/26 03:12:48     58s] --------------------------------------------------------------
[03/26 03:12:48     58s] Bottom Preferred Layer:
[03/26 03:12:48     58s] +---------------+------------+----------+
[03/26 03:12:48     58s] |     Layer     |    CLK     |   Rule   |
[03/26 03:12:48     58s] +---------------+------------+----------+
[03/26 03:12:48     58s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:12:48     58s] +---------------+------------+----------+
[03/26 03:12:48     58s] Via Pillar Rule:
[03/26 03:12:48     58s]     None
[03/26 03:12:48     58s] Finished writing unified metrics of routing constraints.
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/26 03:12:48     58s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[03/26 03:12:48     58s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3626.0M, EPOCH TIME: 1742973168.924973
[03/26 03:12:48     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:48     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3626.0M, EPOCH TIME: 1742973168.925595
[03/26 03:12:48     58s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3626.0M, EPOCH TIME: 1742973168.926061
[03/26 03:12:48     58s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3626.0M, EPOCH TIME: 1742973168.926087
[03/26 03:12:48     58s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3626.0M, EPOCH TIME: 1742973168.927168
[03/26 03:12:48     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:48     58s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:48     58s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.010, REAL:0.010, MEM:3626.0M, EPOCH TIME: 1742973168.937591
[03/26 03:12:48     58s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3626.0M, EPOCH TIME: 1742973168.937632
[03/26 03:12:48     58s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3626.0M, EPOCH TIME: 1742973168.937712
[03/26 03:12:48     58s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3626.0M, EPOCH TIME: 1742973168.937732
[03/26 03:12:48     58s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:3626.0M, EPOCH TIME: 1742973168.937763
[03/26 03:12:48     58s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3626.0M, EPOCH TIME: 1742973168.937793
[03/26 03:12:48     58s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3626.0M, EPOCH TIME: 1742973168.937803
[03/26 03:12:48     58s] TDRefine: refinePlace mode is spiral
[03/26 03:12:48     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.7
[03/26 03:12:48     58s] OPERPROF: Starting Refine-Place at level 1, MEM:3626.0M, EPOCH TIME: 1742973168.937832
[03/26 03:12:48     58s] *** Starting refinePlace (0:00:58.1 mem=3626.0M) ***
[03/26 03:12:48     58s] Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:48     58s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:48     58s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:48     58s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3626.0M, EPOCH TIME: 1742973168.938021
[03/26 03:12:48     58s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3626.0M, EPOCH TIME: 1742973168.938044
[03/26 03:12:48     58s] Set min layer with default ( 2 )
[03/26 03:12:48     58s] Set max layer with default ( 127 )
[03/26 03:12:48     58s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:48     58s] Min route layer (adjusted) = 2
[03/26 03:12:48     58s] Max route layer (adjusted) = 11
[03/26 03:12:48     58s] Set min layer with default ( 2 )
[03/26 03:12:48     58s] Set max layer with default ( 127 )
[03/26 03:12:48     58s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:48     58s] Min route layer (adjusted) = 2
[03/26 03:12:48     58s] Max route layer (adjusted) = 11
[03/26 03:12:48     58s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3626.0M, EPOCH TIME: 1742973168.940081
[03/26 03:12:48     58s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3626.0M, EPOCH TIME: 1742973168.940113
[03/26 03:12:48     58s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3626.0M, EPOCH TIME: 1742973168.940125
[03/26 03:12:48     58s] Starting refinePlace ...
[03/26 03:12:48     58s] Set min layer with default ( 2 )
[03/26 03:12:48     58s] Set max layer with default ( 127 )
[03/26 03:12:48     58s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:48     58s] Min route layer (adjusted) = 2
[03/26 03:12:48     58s] Max route layer (adjusted) = 11
[03/26 03:12:48     58s] One DDP V2 for no tweak run.
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s]  Info: 0 filler has been deleted!
[03/26 03:12:48     58s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:12:48     58s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:48     58s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:48     58s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3610.0MB) @(0:00:58.1 - 0:00:58.1).
[03/26 03:12:48     58s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:48     58s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:48     58s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3610.0MB
[03/26 03:12:48     58s] Statistics of distance of Instance movement in refine placement:
[03/26 03:12:48     58s]   maximum (X+Y) =         0.00 um
[03/26 03:12:48     58s]   mean    (X+Y) =         0.00 um
[03/26 03:12:48     58s] Summary Report:
[03/26 03:12:48     58s] Instances move: 0 (out of 34 movable)
[03/26 03:12:48     58s] Instances flipped: 0
[03/26 03:12:48     58s] Mean displacement: 0.00 um
[03/26 03:12:48     58s] Max displacement: 0.00 um 
[03/26 03:12:48     58s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:12:48     58s] Total instances moved : 0
[03/26 03:12:48     58s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.007, REAL:0.005, MEM:3610.0M, EPOCH TIME: 1742973168.945317
[03/26 03:12:48     58s] Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
[03/26 03:12:48     58s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3610.0MB
[03/26 03:12:48     58s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3610.0MB) @(0:00:58.1 - 0:00:58.1).
[03/26 03:12:48     58s] *** Finished refinePlace (0:00:58.1 mem=3610.0M) ***
[03/26 03:12:48     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.7
[03/26 03:12:48     58s] OPERPROF: Finished Refine-Place at level 1, CPU:0.009, REAL:0.008, MEM:3610.0M, EPOCH TIME: 1742973168.945422
[03/26 03:12:48     58s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3610.0M, EPOCH TIME: 1742973168.945538
[03/26 03:12:48     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:48     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3610.0M, EPOCH TIME: 1742973168.946086
[03/26 03:12:48     58s] *** maximum move = 0.00 um ***
[03/26 03:12:48     58s] *** Finished re-routing un-routed nets (3610.0M) ***
[03/26 03:12:48     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:3629.1M, EPOCH TIME: 1742973168.949123
[03/26 03:12:48     58s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3629.1M, EPOCH TIME: 1742973168.950319
[03/26 03:12:48     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:48     58s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:48     58s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3629.1M, EPOCH TIME: 1742973168.961165
[03/26 03:12:48     58s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3629.1M, EPOCH TIME: 1742973168.961210
[03/26 03:12:48     58s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3629.1M, EPOCH TIME: 1742973168.961240
[03/26 03:12:48     58s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3629.1M, EPOCH TIME: 1742973168.961256
[03/26 03:12:48     58s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3629.1M, EPOCH TIME: 1742973168.961282
[03/26 03:12:48     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3629.1M, EPOCH TIME: 1742973168.961313
[03/26 03:12:48     58s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3629.1M) ***
[03/26 03:12:48     58s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:12:48     58s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34
[03/26 03:12:48     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.12
[03/26 03:12:48     58s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:58.1/0:13:50.8 (0.1), mem = 3629.1M
[03/26 03:12:48     58s] 
[03/26 03:12:48     58s] =============================================================================================
[03/26 03:12:48     58s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             23.13-s082_1
[03/26 03:12:48     58s] =============================================================================================
[03/26 03:12:48     58s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:48     58s] ---------------------------------------------------------------------------------------------
[03/26 03:12:48     58s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  74.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:12:48     58s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ OptGetWeight           ]     27   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ OptEval                ]     27   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ OptCommit              ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ RefinePlace            ]      1   0:00:00.0  (  10.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:12:48     58s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:48     58s] [ MISC                   ]          0:00:00.0  (  13.6 % )     0:00:00.0 /  0:00:00.1    1.0
[03/26 03:12:48     58s] ---------------------------------------------------------------------------------------------
[03/26 03:12:48     58s]  AreaOpt #2 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:12:48     58s] ---------------------------------------------------------------------------------------------
[03/26 03:12:48     58s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:12:48     58s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3629.1M, EPOCH TIME: 1742973168.962793
[03/26 03:12:48     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:48     58s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3629.1M, EPOCH TIME: 1742973168.963383
[03/26 03:12:48     58s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3552.08M, totSessionCpu=0:00:58).
[03/26 03:12:48     58s] Begin: Collecting metrics
[03/26 03:12:49     58s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     8.080 |    8.080 |           |        0 |       69.78 | 0:00:00  |        3534 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3536 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        3552 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3552 |      |     |
| global_opt              |           |    8.080 |           |        0 |       69.78 | 0:00:01  |        3566 |      |     |
| area_reclaiming         |     8.080 |    8.080 |         0 |        0 |       69.78 | 0:00:00  |        3568 |      |     |
| area_reclaiming_2       |     8.080 |    8.080 |         0 |        0 |       69.78 | 0:00:00  |        3552 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:12:49     58s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:01.0, peak res=2964.0M, current mem=2964.0M)

[03/26 03:12:49     58s] End: Collecting metrics
[03/26 03:12:49     58s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:58.2/0:13:50.9 (0.1), mem = 3552.1M
[03/26 03:12:49     58s] Starting local wire reclaim
[03/26 03:12:49     58s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3552.1M, EPOCH TIME: 1742973169.034165
[03/26 03:12:49     58s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3552.1M, EPOCH TIME: 1742973169.034200
[03/26 03:12:49     58s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3552.1M, EPOCH TIME: 1742973169.034219
[03/26 03:12:49     58s] Processing tracks to init pin-track alignment.
[03/26 03:12:49     58s] z: 2, totalTracks: 1
[03/26 03:12:49     58s] z: 4, totalTracks: 1
[03/26 03:12:49     58s] z: 6, totalTracks: 1
[03/26 03:12:49     58s] z: 8, totalTracks: 1
[03/26 03:12:49     58s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:49     58s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3552.1M, EPOCH TIME: 1742973169.035463
[03/26 03:12:49     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:49     58s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:12:49     58s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.010, REAL:0.010, MEM:3552.1M, EPOCH TIME: 1742973169.045909
[03/26 03:12:49     58s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3552.1M, EPOCH TIME: 1742973169.045958
[03/26 03:12:49     58s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3552.1M, EPOCH TIME: 1742973169.046052
[03/26 03:12:49     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3552.1MB).
[03/26 03:12:49     58s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:3552.1M, EPOCH TIME: 1742973169.046091
[03/26 03:12:49     58s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.012, MEM:3552.1M, EPOCH TIME: 1742973169.046102
[03/26 03:12:49     58s] TDRefine: refinePlace mode is spiral
[03/26 03:12:49     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.8
[03/26 03:12:49     58s] OPERPROF:   Starting Refine-Place at level 2, MEM:3552.1M, EPOCH TIME: 1742973169.046137
[03/26 03:12:49     58s] *** Starting refinePlace (0:00:58.2 mem=3552.1M) ***
[03/26 03:12:49     58s] Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:49     58s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:49     58s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3552.1M, EPOCH TIME: 1742973169.046320
[03/26 03:12:49     58s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3552.1M, EPOCH TIME: 1742973169.046346
[03/26 03:12:49     58s] Set min layer with default ( 2 )
[03/26 03:12:49     58s] Set max layer with default ( 127 )
[03/26 03:12:49     58s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:49     58s] Min route layer (adjusted) = 2
[03/26 03:12:49     58s] Max route layer (adjusted) = 11
[03/26 03:12:49     58s] Set min layer with default ( 2 )
[03/26 03:12:49     58s] Set max layer with default ( 127 )
[03/26 03:12:49     58s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:49     58s] Min route layer (adjusted) = 2
[03/26 03:12:49     58s] Max route layer (adjusted) = 11
[03/26 03:12:49     58s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3552.1M, EPOCH TIME: 1742973169.048513
[03/26 03:12:49     58s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3552.1M, EPOCH TIME: 1742973169.048553
[03/26 03:12:49     58s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3552.1M, EPOCH TIME: 1742973169.048566
[03/26 03:12:49     58s] Starting refinePlace ...
[03/26 03:12:49     58s] Set min layer with default ( 2 )
[03/26 03:12:49     58s] Set max layer with default ( 127 )
[03/26 03:12:49     58s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:49     58s] Min route layer (adjusted) = 2
[03/26 03:12:49     58s] Max route layer (adjusted) = 11
[03/26 03:12:49     58s] One DDP V2 for no tweak run.
[03/26 03:12:49     58s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3552.1M, EPOCH TIME: 1742973169.049300
[03/26 03:12:49     58s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:3552.1M, EPOCH TIME: 1742973169.049526
[03/26 03:12:49     58s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:3552.1M, EPOCH TIME: 1742973169.049547
[03/26 03:12:49     58s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:3552.1M, EPOCH TIME: 1742973169.049557
[03/26 03:12:49     58s] MP Top (34): mp=1.050. U=0.698.
[03/26 03:12:49     58s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.000, REAL:0.000, MEM:3552.1M, EPOCH TIME: 1742973169.049597
[03/26 03:12:49     58s] [Pin padding] pin density ratio 0.45
[03/26 03:12:49     58s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:3552.1M, EPOCH TIME: 1742973169.049612
[03/26 03:12:49     58s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:3552.1M, EPOCH TIME: 1742973169.049622
[03/26 03:12:49     58s] OPERPROF:             Starting InitSKP at level 7, MEM:3552.1M, EPOCH TIME: 1742973169.049714
[03/26 03:12:49     58s] no activity file in design. spp won't run.
[03/26 03:12:49     58s] no activity file in design. spp won't run.
[03/26 03:12:49     58s] **WARN: [IO pin not placed] cout
[03/26 03:12:49     58s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 1 / 26 = 3.85%
[03/26 03:12:49     58s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[03/26 03:12:49     58s] OPERPROF:             Finished InitSKP at level 7, CPU:0.002, REAL:0.002, MEM:3568.1M, EPOCH TIME: 1742973169.051753
[03/26 03:12:49     58s] Timing cost in AAE based: 2.0772326572623570
[03/26 03:12:49     58s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.002, REAL:0.002, MEM:3568.1M, EPOCH TIME: 1742973169.051930
[03/26 03:12:49     58s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.002, REAL:0.002, MEM:3568.1M, EPOCH TIME: 1742973169.051944
[03/26 03:12:49     58s] SKP cleared!
[03/26 03:12:49     58s] AAE Timing clean up.
[03/26 03:12:49     58s] Tweakage: fix icg 1, fix clk 0.
[03/26 03:12:49     58s] Tweakage: density cost 1, scale 0.4.
[03/26 03:12:49     58s] Tweakage: activity cost 0, scale 1.0.
[03/26 03:12:49     58s] Tweakage: timing cost on, scale 1.0.
[03/26 03:12:49     58s] Tweakage: congestion cost on, scale 1.0.
[03/26 03:12:49     58s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3568.1M, EPOCH TIME: 1742973169.051986
[03/26 03:12:49     58s] Cut to 0 partitions.
[03/26 03:12:49     58s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:3568.1M, EPOCH TIME: 1742973169.052429
[03/26 03:12:49     58s] Tweakage swap 0 pairs.
[03/26 03:12:49     58s] Tweakage swap 0 pairs.
[03/26 03:12:49     58s] Tweakage swap 0 pairs.
[03/26 03:12:49     58s] Tweakage swap 0 pairs.
[03/26 03:12:49     58s] Tweakage swap 0 pairs.
[03/26 03:12:49     58s] Tweakage swap 0 pairs.
[03/26 03:12:49     58s] Tweakage swap 0 pairs.
[03/26 03:12:49     58s] Tweakage swap 0 pairs.
[03/26 03:12:49     58s] Cleanup congestion map
[03/26 03:12:49     58s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[03/26 03:12:49     58s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[03/26 03:12:49     58s] High layer ICDP is OFF.
[03/26 03:12:49     58s] icdpInitRowCol for adder: nrRow 2 -> 2, nrCol 2 -> 2
[03/26 03:12:49     58s] Starting Early Global Route supply map. mem = 3568.1M
[03/26 03:12:49     58s] (I)      Initializing eGR engine (regular)
[03/26 03:12:49     58s] Set min layer with default ( 2 )
[03/26 03:12:49     58s] Set max layer with default ( 127 )
[03/26 03:12:49     58s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:49     58s] Min route layer (adjusted) = 2
[03/26 03:12:49     58s] Max route layer (adjusted) = 11
[03/26 03:12:49     58s] (I)      clean place blk overflow:
[03/26 03:12:49     58s] (I)      H : enabled 1.00 0
[03/26 03:12:49     58s] (I)      V : enabled 1.00 0
[03/26 03:12:49     58s] (I)      Initializing eGR engine (regular)
[03/26 03:12:49     58s] Set min layer with default ( 2 )
[03/26 03:12:49     58s] Set max layer with default ( 127 )
[03/26 03:12:49     58s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:49     58s] Min route layer (adjusted) = 2
[03/26 03:12:49     58s] Max route layer (adjusted) = 11
[03/26 03:12:49     58s] (I)      clean place blk overflow:
[03/26 03:12:49     58s] (I)      H : enabled 1.00 0
[03/26 03:12:49     58s] (I)      V : enabled 1.00 0
[03/26 03:12:49     58s] (I)      Started Early Global Route kernel ( Curr Mem: 3.47 MB )
[03/26 03:12:49     58s] (I)      Running eGR Regular flow
[03/26 03:12:49     58s] (I)      # wire layers (front) : 12
[03/26 03:12:49     58s] (I)      # wire layers (back)  : 0
[03/26 03:12:49     58s] (I)      min wire layer : 1
[03/26 03:12:49     58s] (I)      max wire layer : 11
[03/26 03:12:49     58s] (I)      # cut layers (front) : 11
[03/26 03:12:49     58s] (I)      # cut layers (back)  : 0
[03/26 03:12:49     58s] (I)      min cut layer : 1
[03/26 03:12:49     58s] (I)      max cut layer : 10
[03/26 03:12:49     58s] (I)      ================================ Layers ================================
[03/26 03:12:49     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:49     58s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:12:49     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:49     58s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:12:49     58s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:49     58s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:49     58s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:49     58s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:49     58s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:49     58s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:49     58s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:12:49     58s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:12:49     58s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:12:49     58s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:12:49     58s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:12:49     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:49     58s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:12:49     58s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:12:49     58s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:12:49     58s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:12:49     58s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:12:49     58s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:12:49     58s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:12:49     58s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:12:49     58s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:12:49     58s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:12:49     58s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:12:49     58s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:12:49     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:12:49     58s] Finished Early Global Route supply map. mem = 3568.1M
[03/26 03:12:49     58s] icdp deduct supply (H , V) = 20 , 20
[03/26 03:12:49     58s] icdp demand smooth ratio : 0.698490
[03/26 03:12:49     58s] Cleanup congestion map
[03/26 03:12:49     58s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[03/26 03:12:49     58s] Cleanup congestion map
[03/26 03:12:49     58s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[03/26 03:12:49     58s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[03/26 03:12:49     58s] High layer ICDP is OFF.
[03/26 03:12:49     58s] icdpInitRowCol for adder: nrRow 2 -> 2, nrCol 2 -> 2
[03/26 03:12:49     58s] icdp deduct supply (H , V) = 20 , 20
[03/26 03:12:49     58s] icdp demand smooth ratio : 0.698490
[03/26 03:12:49     58s] Cleanup congestion map
[03/26 03:12:49     58s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[03/26 03:12:49     58s] Cleanup congestion map
[03/26 03:12:49     58s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[03/26 03:12:49     58s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[03/26 03:12:49     58s] High layer ICDP is OFF.
[03/26 03:12:49     58s] icdpInitRowCol for adder: nrRow 2 -> 2, nrCol 2 -> 2
[03/26 03:12:49     58s] icdp deduct supply (H , V) = 20 , 20
[03/26 03:12:49     58s] icdp demand smooth ratio : 0.698490
[03/26 03:12:49     58s] Cleanup congestion map
[03/26 03:12:49     58s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[03/26 03:12:49     58s] Cleanup congestion map
[03/26 03:12:49     58s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[03/26 03:12:49     58s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[03/26 03:12:49     58s] High layer ICDP is OFF.
[03/26 03:12:49     58s] icdpInitRowCol for adder: nrRow 2 -> 2, nrCol 2 -> 2
[03/26 03:12:49     58s] icdp deduct supply (H , V) = 20 , 20
[03/26 03:12:49     58s] icdp demand smooth ratio : 0.698490
[03/26 03:12:49     58s] Cleanup congestion map
[03/26 03:12:49     58s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[03/26 03:12:49     58s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:0.009, REAL:0.009, MEM:3568.1M, EPOCH TIME: 1742973169.060939
[03/26 03:12:49     58s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.009, REAL:0.009, MEM:3568.1M, EPOCH TIME: 1742973169.060975
[03/26 03:12:49     58s] Cleanup congestion map
[03/26 03:12:49     58s] Call icdpEval cleanup ...
[03/26 03:12:49     58s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.012, REAL:0.012, MEM:3568.1M, EPOCH TIME: 1742973169.061037
[03/26 03:12:49     58s] Move report: Congestion aware Tweak moves 5 insts, mean move: 1.20 um, max move: 2.80 um 
[03/26 03:12:49     58s] 	Max move on inst (g741__5107): (14.00, 8.55) --> (11.20, 8.55)
[03/26 03:12:49     58s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3568.1mb) @(0:00:58.2 - 0:00:58.2).
[03/26 03:12:49     58s] Cleanup congestion map
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s]  Info: 0 filler has been deleted!
[03/26 03:12:49     58s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:12:49     58s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:49     58s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:12:49     58s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3536.1MB) @(0:00:58.2 - 0:00:58.2).
[03/26 03:12:49     58s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:12:49     58s] Move report: Detail placement moves 5 insts, mean move: 1.20 um, max move: 2.80 um 
[03/26 03:12:49     58s] 	Max move on inst (g741__5107): (14.00, 8.55) --> (11.20, 8.55)
[03/26 03:12:49     58s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3536.1MB
[03/26 03:12:49     58s] Statistics of distance of Instance movement in refine placement:
[03/26 03:12:49     58s]   maximum (X+Y) =         2.80 um
[03/26 03:12:49     58s]   inst (g741__5107) with max move: (14, 8.55) -> (11.2, 8.55)
[03/26 03:12:49     58s]   mean    (X+Y) =         1.20 um
[03/26 03:12:49     58s] Summary Report:
[03/26 03:12:49     58s] Instances move: 5 (out of 34 movable)
[03/26 03:12:49     58s] Instances flipped: 0
[03/26 03:12:49     58s] Mean displacement: 1.20 um
[03/26 03:12:49     58s] Max displacement: 2.80 um (Instance: g741__5107) (14, 8.55) -> (11.2, 8.55)
[03/26 03:12:49     58s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
[03/26 03:12:49     58s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:12:49     58s] Total instances moved : 5
[03/26 03:12:49     58s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.019, REAL:0.018, MEM:3536.1M, EPOCH TIME: 1742973169.067048
[03/26 03:12:49     58s] Total net bbox length = 5.171e+02 (2.576e+02 2.595e+02) (ext = 2.862e+02)
[03/26 03:12:49     58s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3536.1MB
[03/26 03:12:49     58s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3536.1MB) @(0:00:58.2 - 0:00:58.2).
[03/26 03:12:49     58s] *** Finished refinePlace (0:00:58.2 mem=3536.1M) ***
[03/26 03:12:49     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.8
[03/26 03:12:49     58s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.022, REAL:0.021, MEM:3536.1M, EPOCH TIME: 1742973169.067227
[03/26 03:12:49     58s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3536.1M, EPOCH TIME: 1742973169.067268
[03/26 03:12:49     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:49     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3536.1M, EPOCH TIME: 1742973169.068077
[03/26 03:12:49     58s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.035, REAL:0.034, MEM:3536.1M, EPOCH TIME: 1742973169.068122
[03/26 03:12:49     58s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:00:58.2/0:13:50.9 (0.1), mem = 3536.1M
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] =============================================================================================
[03/26 03:12:49     58s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    23.13-s082_1
[03/26 03:12:49     58s] =============================================================================================
[03/26 03:12:49     58s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:49     58s] ---------------------------------------------------------------------------------------------
[03/26 03:12:49     58s] [ RefinePlace            ]      1   0:00:00.0  (  51.8 % )     0:00:00.0 /  0:00:00.0    1.4
[03/26 03:12:49     58s] [ DetailPlaceInit        ]      1   0:00:00.0  (  29.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:12:49     58s] [ TimingUpdate           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     58s] [ MISC                   ]          0:00:00.0  (  18.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     58s] ---------------------------------------------------------------------------------------------
[03/26 03:12:49     58s]  LocalWireReclaim #1 TOTAL          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:12:49     58s] ---------------------------------------------------------------------------------------------
[03/26 03:12:49     58s] Begin: Collecting metrics
[03/26 03:12:49     58s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     8.080 |    8.080 |           |        0 |       69.78 | 0:00:00  |        3534 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3536 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        3552 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3552 |      |     |
| global_opt              |           |    8.080 |           |        0 |       69.78 | 0:00:01  |        3566 |      |     |
| area_reclaiming         |     8.080 |    8.080 |         0 |        0 |       69.78 | 0:00:00  |        3568 |      |     |
| area_reclaiming_2       |     8.080 |    8.080 |         0 |        0 |       69.78 | 0:00:00  |        3552 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:00  |        3536 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:12:49     58s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2964.3M, current mem=2964.3M)

[03/26 03:12:49     58s] End: Collecting metrics
[03/26 03:12:49     58s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:12:49     58s] #################################################################################
[03/26 03:12:49     58s] # Design Stage: PreRoute
[03/26 03:12:49     58s] # Design Name: adder
[03/26 03:12:49     58s] # Design Mode: 90nm
[03/26 03:12:49     58s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:12:49     58s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:12:49     58s] # Signoff Settings: SI Off 
[03/26 03:12:49     58s] #################################################################################
[03/26 03:12:49     58s] Calculate delays in BcWc mode...
[03/26 03:12:49     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 3528.3M, InitMEM = 3528.3M)
[03/26 03:12:49     58s] Start delay calculation (fullDC) (1 T). (MEM=2960.41)
[03/26 03:12:49     58s] End AAE Lib Interpolated Model. (MEM=2969.746094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:49     58s] Total number of fetched objects 58
[03/26 03:12:49     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:49     58s] End delay calculation. (MEM=2971.17 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:49     58s] End delay calculation (fullDC). (MEM=2971.17 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:49     58s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3597.5M) ***
[03/26 03:12:49     58s] eGR doReRoute: optGuide
[03/26 03:12:49     58s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3613.5M, EPOCH TIME: 1742973169.283111
[03/26 03:12:49     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] Cell adder LLGs are deleted
[03/26 03:12:49     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3613.5M, EPOCH TIME: 1742973169.283209
[03/26 03:12:49     58s] {MMLU 0 1 58}
[03/26 03:12:49     58s] [oiLAM] Zs 11, 12
[03/26 03:12:49     58s] ### Creating LA Mngr. totSessionCpu=0:00:58.5 mem=3613.5M
[03/26 03:12:49     58s] ### Creating LA Mngr, finished. totSessionCpu=0:00:58.5 mem=3613.5M
[03/26 03:12:49     58s] Running pre-eGR process
[03/26 03:12:49     58s] Set min layer with default ( 2 )
[03/26 03:12:49     58s] Set max layer with default ( 127 )
[03/26 03:12:49     58s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:49     58s] Min route layer (adjusted) = 2
[03/26 03:12:49     58s] Max route layer (adjusted) = 11
[03/26 03:12:49     58s] Set min layer with default ( 2 )
[03/26 03:12:49     58s] Set max layer with default ( 127 )
[03/26 03:12:49     58s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:12:49     58s] Min route layer (adjusted) = 2
[03/26 03:12:49     58s] Max route layer (adjusted) = 11
[03/26 03:12:49     58s] (I)      Started Import and model ( Curr Mem: 3.45 MB )
[03/26 03:12:49     58s] (I)      == Non-default Options ==
[03/26 03:12:49     58s] (I)      Maximum routing layer                              : 11
[03/26 03:12:49     58s] (I)      Top routing layer                                  : 11
[03/26 03:12:49     58s] (I)      Number of threads                                  : 1
[03/26 03:12:49     58s] (I)      Route tie net to shape                             : auto
[03/26 03:12:49     58s] (I)      Method to set GCell size                           : row
[03/26 03:12:49     58s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:12:49     58s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:12:49     58s] (I)      ============== Pin Summary ==============
[03/26 03:12:49     58s] (I)      +-------+--------+---------+------------+
[03/26 03:12:49     58s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:12:49     58s] (I)      +-------+--------+---------+------------+
[03/26 03:12:49     58s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:12:49     58s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:12:49     58s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:12:49     58s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:12:49     58s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:12:49     58s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:12:49     58s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:12:49     58s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:12:49     58s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:12:49     58s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:12:49     58s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:12:49     58s] (I)      +-------+--------+---------+------------+
[03/26 03:12:49     58s] (I)      Custom ignore net properties:
[03/26 03:12:49     58s] (I)      1 : NotLegal
[03/26 03:12:49     58s] (I)      Default ignore net properties:
[03/26 03:12:49     58s] (I)      1 : Special
[03/26 03:12:49     58s] (I)      2 : Analog
[03/26 03:12:49     58s] (I)      3 : Fixed
[03/26 03:12:49     58s] (I)      4 : Skipped
[03/26 03:12:49     58s] (I)      5 : MixedSignal
[03/26 03:12:49     58s] (I)      Prerouted net properties:
[03/26 03:12:49     58s] (I)      1 : NotLegal
[03/26 03:12:49     58s] (I)      2 : Special
[03/26 03:12:49     58s] (I)      3 : Analog
[03/26 03:12:49     58s] (I)      4 : Fixed
[03/26 03:12:49     58s] (I)      5 : Skipped
[03/26 03:12:49     58s] (I)      6 : MixedSignal
[03/26 03:12:49     58s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:12:49     58s] (I)      Use row-based GCell size
[03/26 03:12:49     58s] (I)      Use row-based GCell align
[03/26 03:12:49     58s] (I)      layer 0 area = 80000
[03/26 03:12:49     58s] (I)      layer 1 area = 80000
[03/26 03:12:49     58s] (I)      layer 2 area = 80000
[03/26 03:12:49     58s] (I)      layer 3 area = 80000
[03/26 03:12:49     58s] (I)      layer 4 area = 80000
[03/26 03:12:49     58s] (I)      layer 5 area = 80000
[03/26 03:12:49     58s] (I)      layer 6 area = 80000
[03/26 03:12:49     58s] (I)      layer 7 area = 80000
[03/26 03:12:49     58s] (I)      layer 8 area = 80000
[03/26 03:12:49     58s] (I)      layer 9 area = 400000
[03/26 03:12:49     58s] (I)      layer 10 area = 400000
[03/26 03:12:49     58s] (I)      GCell unit size   : 3420
[03/26 03:12:49     58s] (I)      GCell multiplier  : 1
[03/26 03:12:49     58s] (I)      GCell row height  : 3420
[03/26 03:12:49     58s] (I)      Actual row height : 3420
[03/26 03:12:49     58s] (I)      GCell align ref   : 10000 10260
[03/26 03:12:49     58s] [NR-eGR] Track table information for default rule: 
[03/26 03:12:49     58s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:12:49     58s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:12:49     58s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:12:49     58s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:12:49     58s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:12:49     58s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:12:49     58s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:12:49     58s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:12:49     58s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:12:49     58s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:12:49     58s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:12:49     58s] (I)      ================== Default via ===================
[03/26 03:12:49     58s] (I)      +----+------------------+------------------------+
[03/26 03:12:49     58s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 03:12:49     58s] (I)      +----+------------------+------------------------+
[03/26 03:12:49     58s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[03/26 03:12:49     58s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 03:12:49     58s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 03:12:49     58s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 03:12:49     58s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[03/26 03:12:49     58s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 03:12:49     58s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[03/26 03:12:49     58s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 03:12:49     58s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 03:12:49     58s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 03:12:49     58s] (I)      +----+------------------+------------------------+
[03/26 03:12:49     58s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:12:49     58s] [NR-eGR] Read 712 PG shapes
[03/26 03:12:49     58s] [NR-eGR] Read 0 clock shapes
[03/26 03:12:49     58s] [NR-eGR] Read 0 other shapes
[03/26 03:12:49     58s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:12:49     58s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:12:49     58s] [NR-eGR] #Instance Blockages : 0
[03/26 03:12:49     58s] [NR-eGR] #PG Blockages       : 712
[03/26 03:12:49     58s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:12:49     58s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:12:49     58s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:12:49     58s] [NR-eGR] #Other Blockages    : 0
[03/26 03:12:49     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:12:49     58s] [NR-eGR] #prerouted nets         : 1
[03/26 03:12:49     58s] [NR-eGR] #prerouted special nets : 0
[03/26 03:12:49     58s] [NR-eGR] #prerouted wires        : 52
[03/26 03:12:49     58s] [NR-eGR] Read 57 nets ( ignored 1 )
[03/26 03:12:49     58s] (I)        Front-side 57 ( ignored 1 )
[03/26 03:12:49     58s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:12:49     58s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:12:49     58s] (I)      dcls route internal nets
[03/26 03:12:49     58s] (I)      dcls route interface nets
[03/26 03:12:49     58s] (I)      dcls route common nets
[03/26 03:12:49     58s] (I)      Reading macro buffers
[03/26 03:12:49     58s] (I)      Number of macro buffers: 0
[03/26 03:12:49     58s] (I)      early_global_route_priority property id does not exist.
[03/26 03:12:49     58s] (I)      Read Num Blocks=712  Num Prerouted Wires=52  Num CS=0
[03/26 03:12:49     58s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 41
[03/26 03:12:49     58s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 9
[03/26 03:12:49     58s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 2
[03/26 03:12:49     58s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:12:49     58s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:49     58s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:12:49     58s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:12:49     58s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:12:49     58s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:12:49     58s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:12:49     58s] (I)      Number of ignored nets                =      1
[03/26 03:12:49     58s] (I)      Number of connected nets              =      0
[03/26 03:12:49     58s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[03/26 03:12:49     58s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:12:49     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:12:49     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:12:49     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:12:49     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:12:49     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:12:49     58s] (I)      Ndr track 0 does not exist
[03/26 03:12:49     58s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:12:49     58s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:12:49     58s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:12:49     58s] (I)      Site width          :   400  (dbu)
[03/26 03:12:49     58s] (I)      Row height          :  3420  (dbu)
[03/26 03:12:49     58s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:12:49     58s] (I)      GCell width         :  3420  (dbu)
[03/26 03:12:49     58s] (I)      GCell height        :  3420  (dbu)
[03/26 03:12:49     58s] (I)      Grid                :    15    15    11
[03/26 03:12:49     58s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:12:49     58s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:12:49     58s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:12:49     58s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:12:49     58s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:12:49     58s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:12:49     58s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:12:49     58s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:12:49     58s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:12:49     58s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:12:49     58s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:12:49     58s] (I)      --------------------------------------------------------
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] [NR-eGR] ============ Routing rule table ============
[03/26 03:12:49     58s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[03/26 03:12:49     58s] [NR-eGR] ========================================
[03/26 03:12:49     58s] [NR-eGR] 
[03/26 03:12:49     58s] (I)      ==== NDR : (Default) ====
[03/26 03:12:49     58s] (I)      +--------------+--------+
[03/26 03:12:49     58s] (I)      |           ID |      1 |
[03/26 03:12:49     58s] (I)      |      Default |    yes |
[03/26 03:12:49     58s] (I)      |  Clk Special |     no |
[03/26 03:12:49     58s] (I)      | Hard spacing |     no |
[03/26 03:12:49     58s] (I)      |    NDR track | (none) |
[03/26 03:12:49     58s] (I)      |      NDR via | (none) |
[03/26 03:12:49     58s] (I)      |  Extra space |      0 |
[03/26 03:12:49     58s] (I)      |      Shields |      0 |
[03/26 03:12:49     58s] (I)      |   Demand (H) |      1 |
[03/26 03:12:49     58s] (I)      |   Demand (V) |      1 |
[03/26 03:12:49     58s] (I)      |        #Nets |     56 |
[03/26 03:12:49     58s] (I)      +--------------+--------+
[03/26 03:12:49     58s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:49     58s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:12:49     58s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:49     58s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:49     58s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:49     58s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:49     58s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:49     58s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:49     58s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:49     58s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:12:49     58s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:12:49     58s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:12:49     58s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:12:49     58s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:12:49     58s] (I)      =============== Blocked Tracks ===============
[03/26 03:12:49     58s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:49     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:12:49     58s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:49     58s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:12:49     58s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:12:49     58s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:12:49     58s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:12:49     58s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:12:49     58s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:12:49     58s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:12:49     58s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:12:49     58s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:12:49     58s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:12:49     58s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:12:49     58s] (I)      +-------+---------+----------+---------------+
[03/26 03:12:49     58s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.45 MB )
[03/26 03:12:49     58s] (I)      Reset routing kernel
[03/26 03:12:49     58s] (I)      Started Global Routing ( Curr Mem: 3.45 MB )
[03/26 03:12:49     58s] (I)      totalPins=115  totalGlobalPin=113 (98.26%)
[03/26 03:12:49     58s] (I)      ================== Net Group Info ==================
[03/26 03:12:49     58s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:49     58s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:12:49     58s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:49     58s] (I)      |  1 |             56 |    Metal2(2) | Metal11(11) |
[03/26 03:12:49     58s] (I)      +----+----------------+--------------+-------------+
[03/26 03:12:49     58s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:12:49     58s] (I)      total 2D Demand : 171 = (97 H, 74 V)
[03/26 03:12:49     58s] (I)      init route region map
[03/26 03:12:49     58s] (I)      #blocked GCells = 0
[03/26 03:12:49     58s] (I)      #regions = 1
[03/26 03:12:49     58s] (I)      init safety region map
[03/26 03:12:49     58s] (I)      #blocked GCells = 0
[03/26 03:12:49     58s] (I)      #regions = 1
[03/26 03:12:49     58s] [NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[03/26 03:12:49     58s] (I)      
[03/26 03:12:49     58s] (I)      ============  Phase 1a Route ============
[03/26 03:12:49     58s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:12:49     58s] (I)      
[03/26 03:12:49     58s] (I)      ============  Phase 1b Route ============
[03/26 03:12:49     58s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:12:49     58s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.531500e+02um
[03/26 03:12:49     58s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:12:49     58s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:12:49     58s] (I)      
[03/26 03:12:49     58s] (I)      ============  Phase 1c Route ============
[03/26 03:12:49     58s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:12:49     58s] (I)      
[03/26 03:12:49     58s] (I)      ============  Phase 1d Route ============
[03/26 03:12:49     58s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:12:49     58s] (I)      
[03/26 03:12:49     58s] (I)      ============  Phase 1e Route ============
[03/26 03:12:49     58s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:12:49     58s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.531500e+02um
[03/26 03:12:49     58s] (I)      
[03/26 03:12:49     58s] (I)      ============  Phase 1l Route ============
[03/26 03:12:49     58s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:12:49     58s] (I)      Layer  2:       1616       184         0           0        1796    ( 0.00%) 
[03/26 03:12:49     58s] (I)      Layer  3:       1774       228         0           0        1890    ( 0.00%) 
[03/26 03:12:49     58s] (I)      Layer  4:       1616        32         0           0        1796    ( 0.00%) 
[03/26 03:12:49     58s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:12:49     58s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:12:49     58s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:12:49     58s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:12:49     58s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:12:49     58s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:12:49     58s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:12:49     58s] (I)      Total:         14031       444         0         737       15475    ( 4.55%) 
[03/26 03:12:49     58s] (I)      
[03/26 03:12:49     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:12:49     58s] [NR-eGR]                        OverCon            
[03/26 03:12:49     58s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:12:49     58s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:12:49     58s] [NR-eGR] ----------------------------------------------
[03/26 03:12:49     58s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR] ----------------------------------------------
[03/26 03:12:49     58s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:12:49     58s] [NR-eGR] 
[03/26 03:12:49     58s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.45 MB )
[03/26 03:12:49     58s] (I)      Updating congestion map
[03/26 03:12:49     58s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:12:49     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:12:49     58s] (I)      Running track assignment and export wires
[03/26 03:12:49     58s] (I)      Delete wires for 56 nets 
[03/26 03:12:49     58s] (I)      ============= Track Assignment ============
[03/26 03:12:49     58s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.45 MB )
[03/26 03:12:49     58s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:12:49     58s] (I)      Run Multi-thread track assignment
[03/26 03:12:49     58s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.45 MB )
[03/26 03:12:49     58s] (I)      Started Export ( Curr Mem: 3.45 MB )
[03/26 03:12:49     58s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:12:49     58s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/26 03:12:49     58s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:49     58s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:12:49     58s] [NR-eGR] -----------------------------------
[03/26 03:12:49     58s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:12:49     58s] [NR-eGR]  Metal2   (2V)           240   154 
[03/26 03:12:49     58s] [NR-eGR]  Metal3   (3H)           292    10 
[03/26 03:12:49     58s] [NR-eGR]  Metal4   (4V)            32     0 
[03/26 03:12:49     58s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:12:49     58s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:12:49     58s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:12:49     58s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:12:49     58s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:12:49     58s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:12:49     58s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:12:49     58s] [NR-eGR] -----------------------------------
[03/26 03:12:49     58s] [NR-eGR]           Total          565   305 
[03/26 03:12:49     58s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:49     58s] [NR-eGR] Total half perimeter of net bounding box: 517um
[03/26 03:12:49     58s] [NR-eGR] Total length: 565um, number of vias: 305
[03/26 03:12:49     58s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:12:49     58s] (I)      == Layer wire length by net rule ==
[03/26 03:12:49     58s] (I)                       Default 
[03/26 03:12:49     58s] (I)      -------------------------
[03/26 03:12:49     58s] (I)       Metal1   (1H)       0um 
[03/26 03:12:49     58s] (I)       Metal2   (2V)     240um 
[03/26 03:12:49     58s] (I)       Metal3   (3H)     292um 
[03/26 03:12:49     58s] (I)       Metal4   (4V)      32um 
[03/26 03:12:49     58s] (I)       Metal5   (5H)       0um 
[03/26 03:12:49     58s] (I)       Metal6   (6V)       0um 
[03/26 03:12:49     58s] (I)       Metal7   (7H)       0um 
[03/26 03:12:49     58s] (I)       Metal8   (8V)       0um 
[03/26 03:12:49     58s] (I)       Metal9   (9H)       0um 
[03/26 03:12:49     58s] (I)       Metal10  (10V)      0um 
[03/26 03:12:49     58s] (I)       Metal11  (11H)      0um 
[03/26 03:12:49     58s] (I)      -------------------------
[03/26 03:12:49     58s] (I)                Total    565um 
[03/26 03:12:49     58s] (I)      == Layer via count by net rule ==
[03/26 03:12:49     58s] (I)                       Default 
[03/26 03:12:49     58s] (I)      -------------------------
[03/26 03:12:49     58s] (I)       Metal1   (1H)       141 
[03/26 03:12:49     58s] (I)       Metal2   (2V)       154 
[03/26 03:12:49     58s] (I)       Metal3   (3H)        10 
[03/26 03:12:49     58s] (I)       Metal4   (4V)         0 
[03/26 03:12:49     58s] (I)       Metal5   (5H)         0 
[03/26 03:12:49     58s] (I)       Metal6   (6V)         0 
[03/26 03:12:49     58s] (I)       Metal7   (7H)         0 
[03/26 03:12:49     58s] (I)       Metal8   (8V)         0 
[03/26 03:12:49     58s] (I)       Metal9   (9H)         0 
[03/26 03:12:49     58s] (I)       Metal10  (10V)        0 
[03/26 03:12:49     58s] (I)       Metal11  (11H)        0 
[03/26 03:12:49     58s] (I)      -------------------------
[03/26 03:12:49     58s] (I)                Total      305 
[03/26 03:12:49     58s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.42 MB )
[03/26 03:12:49     58s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:49     58s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.42 MB )
[03/26 03:12:49     58s] [NR-eGR] Finished Early Global Route ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.42 MB )
[03/26 03:12:49     58s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:12:49     58s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:12:49     58s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:12:49     58s] (I)       Early Global Route                             100.00%  656.89 sec  656.95 sec  0.06 sec  0.06 sec 
[03/26 03:12:49     58s] (I)       +-Early Global Route kernel                     94.56%  656.90 sec  656.95 sec  0.05 sec  0.05 sec 
[03/26 03:12:49     58s] (I)       | +-Import and model                            12.73%  656.90 sec  656.90 sec  0.01 sec  0.01 sec 
[03/26 03:12:49     58s] (I)       | | +-Create place DB                            0.49%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | +-Import place data                        0.38%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Read instances and placement           0.09%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Read nets                              0.10%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Create route DB                            6.51%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | +-Import route data (1T)                   6.14%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Read blockages ( Layer 2-11 )          1.20%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | | +-Read routing blockages               0.00%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | | +-Read bump blockages                  0.01%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | | +-Read instance blockages              0.03%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | | +-Read PG blockages                    0.22%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | | +-Read clock blockages                 0.02%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | | +-Read other blockages                 0.02%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | | +-Read halo blockages                  0.00%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | | +-Read boundary cut boxes              0.00%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Read blackboxes                        0.01%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Read prerouted                         0.08%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Read nets                              0.09%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Set up via pillars                     0.02%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Initialize 3D grid graph               0.02%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Model blockage capacity                0.52%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | | +-Initialize 3D capacity               0.38%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Read aux data                              0.00%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Others data preparation                    0.00%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Create route kernel                        5.20%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | +-Global Routing                              11.20%  656.90 sec  656.91 sec  0.01 sec  0.01 sec 
[03/26 03:12:49     58s] (I)       | | +-Initialization                             0.05%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Net group 1                                9.54%  656.90 sec  656.91 sec  0.01 sec  0.01 sec 
[03/26 03:12:49     58s] (I)       | | | +-Generate topology                        0.04%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | +-Phase 1a                                 0.70%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Pattern routing (1T)                   0.45%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Add via demand to 2D                   0.03%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | +-Phase 1b                                 0.07%  656.90 sec  656.90 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | +-Phase 1c                                 0.02%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | +-Phase 1d                                 0.02%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | +-Phase 1e                                 0.15%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Route legalization                     0.00%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | +-Phase 1l                                 7.51%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | | +-Layer assignment (1T)                  7.35%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | +-Export cong map                              0.36%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Export 2D cong map                         0.09%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | +-Extract Global 3D Wires                      0.03%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | +-Track Assignment (1T)                        1.03%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Initialization                             0.04%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Track Assignment Kernel                    0.68%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Free Memory                                0.00%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | +-Export                                      66.68%  656.91 sec  656.95 sec  0.04 sec  0.04 sec 
[03/26 03:12:49     58s] (I)       | | +-Export DB wires                            0.47%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | +-Export all nets                          0.17%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | | +-Set wire vias                            0.05%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Report wirelength                          3.81%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Update net boxes                           0.11%  656.91 sec  656.91 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)       | | +-Update timing                             60.27%  656.91 sec  656.95 sec  0.03 sec  0.03 sec 
[03/26 03:12:49     58s] (I)       | +-Postprocess design                           1.15%  656.95 sec  656.95 sec  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)      ====================== Summary by functions ======================
[03/26 03:12:49     58s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:12:49     58s] (I)      ------------------------------------------------------------------
[03/26 03:12:49     58s] (I)        0  Early Global Route               100.00%  0.06 sec  0.06 sec 
[03/26 03:12:49     58s] (I)        1  Early Global Route kernel         94.56%  0.05 sec  0.05 sec 
[03/26 03:12:49     58s] (I)        2  Export                            66.68%  0.04 sec  0.04 sec 
[03/26 03:12:49     58s] (I)        2  Import and model                  12.73%  0.01 sec  0.01 sec 
[03/26 03:12:49     58s] (I)        2  Global Routing                    11.20%  0.01 sec  0.01 sec 
[03/26 03:12:49     58s] (I)        2  Postprocess design                 1.15%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        2  Track Assignment (1T)              1.03%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        2  Export cong map                    0.36%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        2  Extract Global 3D Wires            0.03%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Update timing                     60.27%  0.03 sec  0.03 sec 
[03/26 03:12:49     58s] (I)        3  Net group 1                        9.54%  0.01 sec  0.01 sec 
[03/26 03:12:49     58s] (I)        3  Create route DB                    6.51%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Create route kernel                5.20%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Report wirelength                  3.81%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Track Assignment Kernel            0.68%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Create place DB                    0.49%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Export DB wires                    0.47%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Update net boxes                   0.11%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Initialization                     0.09%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Export 2D cong map                 0.09%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        4  Phase 1l                           7.51%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        4  Import route data (1T)             6.14%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        4  Phase 1a                           0.70%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        4  Import place data                  0.38%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        4  Export all nets                    0.17%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        4  Phase 1e                           0.15%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        4  Phase 1b                           0.07%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        4  Set wire vias                      0.05%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        4  Generate topology                  0.04%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        4  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Layer assignment (1T)              7.35%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Read blockages ( Layer 2-11 )      1.20%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Model blockage capacity            0.52%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Pattern routing (1T)               0.45%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Read nets                          0.19%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Read instances and placement       0.09%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Read prerouted                     0.08%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Add via demand to 2D               0.03%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        6  Initialize 3D capacity             0.38%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        6  Read PG blockages                  0.22%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        6  Read instance blockages            0.03%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        6  Read bump blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        6  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] (I)        7  Allocate memory for PG via list    0.04%  0.00 sec  0.00 sec 
[03/26 03:12:49     58s] Running post-eGR process
[03/26 03:12:49     58s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:12:49     58s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:12:49     58s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:12:49     58s] PreRoute RC Extraction called for design adder.
[03/26 03:12:49     58s] RC Extraction called in multi-corner(1) mode.
[03/26 03:12:49     58s] RCMode: PreRoute
[03/26 03:12:49     58s]       RC Corner Indexes            0   
[03/26 03:12:49     58s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:12:49     58s] Resistance Scaling Factor    : 1.00000 
[03/26 03:12:49     58s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:12:49     58s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:12:49     58s] Shrink Factor                : 0.90000
[03/26 03:12:49     58s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:12:49     58s] Using capacitance table file ...
[03/26 03:12:49     58s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:49     58s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:12:49     58s] eee: pegSigSF=1.070000
[03/26 03:12:49     58s] Initializing multi-corner capacitance tables ... 
[03/26 03:12:49     58s] Initializing multi-corner resistance tables ...
[03/26 03:12:49     58s] Creating RPSQ from WeeR and WRes ...
[03/26 03:12:49     58s] eee: Grid unit RC data computation started
[03/26 03:12:49     58s] eee: Grid unit RC data computation completed
[03/26 03:12:49     58s] eee: l=1 avDens=0.041943 usedTrk=15.099415 availTrk=360.000000 sigTrk=15.099415
[03/26 03:12:49     58s] eee: l=2 avDens=0.041115 usedTrk=14.061403 availTrk=342.000000 sigTrk=14.061403
[03/26 03:12:49     58s] eee: l=3 avDens=0.047401 usedTrk=17.064328 availTrk=360.000000 sigTrk=17.064328
[03/26 03:12:49     58s] eee: l=4 avDens=0.005554 usedTrk=1.899415 availTrk=342.000000 sigTrk=1.899415
[03/26 03:12:49     58s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:49     58s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:49     58s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:49     58s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:49     58s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:12:49     58s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:12:49     58s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:12:49     58s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:49     58s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:12:49     58s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.039300 aWlH=0.000000 lMod=0 pMax=0.805400 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:12:49     58s] eee: NetCapCache creation started. (Current Mem: 3532.023M) 
[03/26 03:12:49     58s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3532.023M) 
[03/26 03:12:49     58s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:12:49     58s] eee: Metal Layers Info:
[03/26 03:12:49     58s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:49     58s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:12:49     58s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:49     58s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:12:49     58s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:12:49     58s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:49     58s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:12:49     58s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:49     58s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:12:49     58s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:12:49     58s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:12:49     58s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:12:49     58s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:12:49     58s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:12:49     58s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:49     58s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:12:49     58s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:12:49     58s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:12:49     58s] eee: +----------------------------------------------------+
[03/26 03:12:49     58s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:12:49     58s] eee: +----------------------------------------------------+
[03/26 03:12:49     58s] eee: +----------------------------------------------------+
[03/26 03:12:49     58s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:12:49     58s] eee: +----------------------------------------------------+
[03/26 03:12:49     58s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3532.023M)
[03/26 03:12:49     58s] Compute RC Scale Done ...
[03/26 03:12:49     58s] OPERPROF: Starting HotSpotCal at level 1, MEM:3561.1M, EPOCH TIME: 1742973169.392494
[03/26 03:12:49     58s] [hotspot] +------------+---------------+---------------+
[03/26 03:12:49     58s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 03:12:49     58s] [hotspot] +------------+---------------+---------------+
[03/26 03:12:49     58s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 03:12:49     58s] [hotspot] +------------+---------------+---------------+
[03/26 03:12:49     58s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:12:49     58s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 03:12:49     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3561.1M, EPOCH TIME: 1742973169.392879
[03/26 03:12:49     58s] Begin: Collecting metrics
[03/26 03:12:49     58s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     8.080 |    8.080 |           |        0 |       69.78 |            |              | 0:00:00  |        3534 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3536 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3552 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3552 |      |     |
| global_opt              |           |    8.080 |           |        0 |       69.78 |            |              | 0:00:01  |        3566 |      |     |
| area_reclaiming         |     8.080 |    8.080 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3568 |      |     |
| area_reclaiming_2       |     8.080 |    8.080 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3552 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:00  |        3536 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3532 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:12:49     58s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2973.2M, current mem=2934.2M)

[03/26 03:12:49     58s] End: Collecting metrics
[03/26 03:12:49     58s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[03/26 03:12:49     58s] Begin: GigaOpt Route Type Constraints Refinement
[03/26 03:12:49     58s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:58.6/0:13:51.3 (0.1), mem = 3532.1M
[03/26 03:12:49     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.13
[03/26 03:12:49     58s] ### Creating RouteCongInterface, started
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] #optDebug: {0, 1.000}
[03/26 03:12:49     58s] ### Creating RouteCongInterface, finished
[03/26 03:12:49     58s] Updated routing constraints on 0 nets.
[03/26 03:12:49     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.13
[03/26 03:12:49     58s] Bottom Preferred Layer:
[03/26 03:12:49     58s] +---------------+------------+----------+
[03/26 03:12:49     58s] |     Layer     |    CLK     |   Rule   |
[03/26 03:12:49     58s] +---------------+------------+----------+
[03/26 03:12:49     58s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:12:49     58s] +---------------+------------+----------+
[03/26 03:12:49     58s] Via Pillar Rule:
[03/26 03:12:49     58s]     None
[03/26 03:12:49     58s] Finished writing unified metrics of routing constraints.
[03/26 03:12:49     58s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (6.6), totSession cpu/real = 0:00:58.6/0:13:51.3 (0.1), mem = 3532.1M
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] =============================================================================================
[03/26 03:12:49     58s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 23.13-s082_1
[03/26 03:12:49     58s] =============================================================================================
[03/26 03:12:49     58s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:49     58s] ---------------------------------------------------------------------------------------------
[03/26 03:12:49     58s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  68.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     58s] [ MISC                   ]          0:00:00.0  (  32.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     58s] ---------------------------------------------------------------------------------------------
[03/26 03:12:49     58s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     58s] ---------------------------------------------------------------------------------------------
[03/26 03:12:49     58s] End: GigaOpt Route Type Constraints Refinement
[03/26 03:12:49     58s] Begin: Collecting metrics
[03/26 03:12:49     58s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     8.080 |    8.080 |           |        0 |       69.78 |            |              | 0:00:00  |        3534 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3536 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3552 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3552 |      |     |
| global_opt              |           |    8.080 |           |        0 |       69.78 |            |              | 0:00:01  |        3566 |      |     |
| area_reclaiming         |     8.080 |    8.080 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3568 |      |     |
| area_reclaiming_2       |     8.080 |    8.080 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3552 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:00  |        3536 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3532 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3532 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:12:49     58s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2934.2M, current mem=2934.2M)

[03/26 03:12:49     58s] End: Collecting metrics
[03/26 03:12:49     58s] skip EGR on cluster skew clock nets.
[03/26 03:12:49     58s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[03/26 03:12:49     58s]                                            # bool, default=false, private
[03/26 03:12:49     58s] Starting delay calculation for Setup views
[03/26 03:12:49     58s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:12:49     58s] #################################################################################
[03/26 03:12:49     58s] # Design Stage: PreRoute
[03/26 03:12:49     58s] # Design Name: adder
[03/26 03:12:49     58s] # Design Mode: 90nm
[03/26 03:12:49     58s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:12:49     58s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:12:49     58s] # Signoff Settings: SI Off 
[03/26 03:12:49     58s] #################################################################################
[03/26 03:12:49     58s] Calculate delays in BcWc mode...
[03/26 03:12:49     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 3546.4M, InitMEM = 3546.4M)
[03/26 03:12:49     58s] Start delay calculation (fullDC) (1 T). (MEM=2960.76)
[03/26 03:12:49     58s] End AAE Lib Interpolated Model. (MEM=2970.097656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:49     58s] Total number of fetched objects 58
[03/26 03:12:49     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:49     58s] End delay calculation. (MEM=2972 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:49     58s] End delay calculation (fullDC). (MEM=2972 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:49     58s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3599.6M) ***
[03/26 03:12:49     58s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:58.8 mem=3599.6M)
[03/26 03:12:49     58s] Begin: GigaOpt postEco DRV Optimization
[03/26 03:12:49     58s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[03/26 03:12:49     58s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:58.8/0:13:51.5 (0.1), mem = 3599.6M
[03/26 03:12:49     58s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:12:49     58s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:12:49     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.14
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] Active Setup views: setup 
[03/26 03:12:49     58s] Cell adder LLGs are deleted
[03/26 03:12:49     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3599.6M, EPOCH TIME: 1742973169.712724
[03/26 03:12:49     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3599.6M, EPOCH TIME: 1742973169.713671
[03/26 03:12:49     58s] Max number of tech site patterns supported in site array is 256.
[03/26 03:12:49     58s] Core basic site is CoreSite
[03/26 03:12:49     58s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:12:49     58s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:12:49     58s] Fast DP-INIT is on for default
[03/26 03:12:49     58s] Atter site array init, number of instance map data is 0.
[03/26 03:12:49     58s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:3599.6M, EPOCH TIME: 1742973169.728005
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:49     58s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:49     58s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:3599.6M, EPOCH TIME: 1742973169.728213
[03/26 03:12:49     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:12:49     58s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:12:49     58s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:12:49     58s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:58.9 mem=3599.6M
[03/26 03:12:49     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:3599.6M, EPOCH TIME: 1742973169.728951
[03/26 03:12:49     58s] Processing tracks to init pin-track alignment.
[03/26 03:12:49     58s] z: 2, totalTracks: 1
[03/26 03:12:49     58s] z: 4, totalTracks: 1
[03/26 03:12:49     58s] z: 6, totalTracks: 1
[03/26 03:12:49     58s] z: 8, totalTracks: 1
[03/26 03:12:49     58s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:12:49     58s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3599.6M, EPOCH TIME: 1742973169.730329
[03/26 03:12:49     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:49     58s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:12:49     58s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:3599.6M, EPOCH TIME: 1742973169.745077
[03/26 03:12:49     58s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3599.6M, EPOCH TIME: 1742973169.745119
[03/26 03:12:49     58s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3599.6M, EPOCH TIME: 1742973169.745210
[03/26 03:12:49     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3599.6MB).
[03/26 03:12:49     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:3599.6M, EPOCH TIME: 1742973169.745278
[03/26 03:12:49     58s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:12:49     58s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:12:49     58s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:58.9 mem=3599.6M
[03/26 03:12:49     58s] ### Creating RouteCongInterface, started
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/26 03:12:49     58s] 
[03/26 03:12:49     58s] #optDebug: {0, 1.000}
[03/26 03:12:49     58s] ### Creating RouteCongInterface, finished
[03/26 03:12:49     58s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:49     58s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:49     58s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:49     58s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:49     58s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:49     58s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:49     58s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:12:49     58s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:12:49     58s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:49     58s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:49     58s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:49     59s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:49     59s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:49     59s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:49     59s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:49     59s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:12:49     59s] AoF 633.6545um
[03/26 03:12:49     59s] [GPS-DRV] Optimizer inputs ============================= 
[03/26 03:12:49     59s] [GPS-DRV] drvFixingStage: Small Scale
[03/26 03:12:49     59s] [GPS-DRV] costLowerBound: 0.1
[03/26 03:12:49     59s] [GPS-DRV] setupTNSCost  : 1
[03/26 03:12:49     59s] [GPS-DRV] maxIter       : 3
[03/26 03:12:49     59s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[03/26 03:12:49     59s] [GPS-DRV] Optimizer parameters ============================= 
[03/26 03:12:49     59s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[03/26 03:12:49     59s] [GPS-DRV] maxDensity (design): 0.95
[03/26 03:12:49     59s] [GPS-DRV] maxLocalDensity: 0.98
[03/26 03:12:49     59s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[03/26 03:12:49     59s] [GPS-DRV] Dflt RT Characteristic Length 257.086um AoF 633.654um x 1
[03/26 03:12:49     59s] [GPS-DRV] isCPECostingOn: false
[03/26 03:12:49     59s] [GPS-DRV] All active and enabled setup views
[03/26 03:12:49     59s] [GPS-DRV]     setup
[03/26 03:12:49     59s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/26 03:12:49     59s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/26 03:12:49     59s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/26 03:12:49     59s] [GPS-DRV] inPostEcoStage
[03/26 03:12:49     59s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/26 03:12:49     59s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[03/26 03:12:49     59s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3634.7M, EPOCH TIME: 1742973169.861310
[03/26 03:12:49     59s] Found 0 hard placement blockage before merging.
[03/26 03:12:49     59s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3634.7M, EPOCH TIME: 1742973169.861357
[03/26 03:12:49     59s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[03/26 03:12:49     59s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[03/26 03:12:49     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:12:49     59s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/26 03:12:49     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:12:49     59s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/26 03:12:49     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:12:49     59s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 03:12:49     59s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.08|     0.00|       0|       0|       0| 69.78%|          |         |
[03/26 03:12:49     59s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 03:12:49     59s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.08|     0.00|       0|       0|       0| 69.78%| 0:00:00.0|  3634.7M|
[03/26 03:12:49     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:12:49     59s] Bottom Preferred Layer:
[03/26 03:12:49     59s] +---------------+------------+----------+
[03/26 03:12:49     59s] |     Layer     |    CLK     |   Rule   |
[03/26 03:12:49     59s] +---------------+------------+----------+
[03/26 03:12:49     59s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:12:49     59s] +---------------+------------+----------+
[03/26 03:12:49     59s] Via Pillar Rule:
[03/26 03:12:49     59s]     None
[03/26 03:12:49     59s] Finished writing unified metrics of routing constraints.
[03/26 03:12:49     59s] 
[03/26 03:12:49     59s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3634.7M) ***
[03/26 03:12:49     59s] 
[03/26 03:12:49     59s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:12:49     59s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 564.93, Stn-len 0
[03/26 03:12:49     59s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:12:49     59s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3634.7M, EPOCH TIME: 1742973169.863981
[03/26 03:12:49     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:12:49     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:49     59s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3634.7M, EPOCH TIME: 1742973169.864835
[03/26 03:12:49     59s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.14
[03/26 03:12:49     59s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:59.0/0:13:51.7 (0.1), mem = 3634.7M
[03/26 03:12:49     59s] 
[03/26 03:12:49     59s] =============================================================================================
[03/26 03:12:49     59s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              23.13-s082_1
[03/26 03:12:49     59s] =============================================================================================
[03/26 03:12:49     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:49     59s] ---------------------------------------------------------------------------------------------
[03/26 03:12:49     59s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     59s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     59s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/26 03:12:49     59s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     59s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     59s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     59s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     59s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     59s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     59s] [ DetailPlaceInit        ]      1   0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    1.2
[03/26 03:12:49     59s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:49     59s] [ MISC                   ]          0:00:00.2  (  91.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 03:12:49     59s] ---------------------------------------------------------------------------------------------
[03/26 03:12:49     59s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 03:12:49     59s] ---------------------------------------------------------------------------------------------
[03/26 03:12:49     59s] Begin: Collecting metrics
[03/26 03:12:49     59s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     8.080 |    8.080 |           |        0 |       69.78 |            |              | 0:00:00  |        3534 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3536 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3552 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3552 |      |     |
| global_opt              |           |    8.080 |           |        0 |       69.78 |            |              | 0:00:01  |        3566 |      |     |
| area_reclaiming         |     8.080 |    8.080 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3568 |      |     |
| area_reclaiming_2       |     8.080 |    8.080 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3552 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:00  |        3536 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3532 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3532 |      |     |
| drv_eco_fixing          |     8.079 |    8.079 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3557 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:12:49     59s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2974.0M, current mem=2966.0M)

[03/26 03:12:49     59s] End: Collecting metrics
[03/26 03:12:49     59s] End: GigaOpt postEco DRV Optimization
[03/26 03:12:49     59s] **INFO: Flow update: Design timing is met.
[03/26 03:12:49     59s] **INFO: Skipping refine place as no non-legal commits were detected
[03/26 03:12:49     59s] **INFO: Flow update: Design timing is met.
[03/26 03:12:49     59s] **INFO: Flow update: Design timing is met.
[03/26 03:12:49     59s] **INFO: Flow update: Design timing is met.
[03/26 03:12:49     59s] #optDebug: fT-D <X 1 0 0 0>
[03/26 03:12:49     59s] Register exp ratio and priority group on 0 nets on 58 nets : 
[03/26 03:12:49     59s] 
[03/26 03:12:49     59s] Active setup views:
[03/26 03:12:49     59s]  setup
[03/26 03:12:49     59s]   Dominating endpoints: 0
[03/26 03:12:49     59s]   Dominating TNS: -0.000
[03/26 03:12:49     59s] 
[03/26 03:12:50     59s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:12:50     59s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:12:50     59s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:12:50     59s] PreRoute RC Extraction called for design adder.
[03/26 03:12:50     59s] RC Extraction called in multi-corner(1) mode.
[03/26 03:12:50     59s] RCMode: PreRoute
[03/26 03:12:50     59s]       RC Corner Indexes            0   
[03/26 03:12:50     59s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:12:50     59s] Resistance Scaling Factor    : 1.00000 
[03/26 03:12:50     59s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:12:50     59s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:12:50     59s] Shrink Factor                : 0.90000
[03/26 03:12:50     59s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:12:50     59s] Using capacitance table file ...
[03/26 03:12:50     59s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:50     59s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:12:50     59s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:12:50     59s] eee: pegSigSF=1.070000
[03/26 03:12:50     59s] Initializing multi-corner capacitance tables ... 
[03/26 03:12:50     59s] Initializing multi-corner resistance tables ...
[03/26 03:12:50     59s] Creating RPSQ from WeeR and WRes ...
[03/26 03:12:50     59s] eee: Grid unit RC data computation started
[03/26 03:12:50     59s] eee: Grid unit RC data computation completed
[03/26 03:12:50     59s] eee: l=1 avDens=0.041943 usedTrk=15.099415 availTrk=360.000000 sigTrk=15.099415
[03/26 03:12:50     59s] eee: l=2 avDens=0.041115 usedTrk=14.061403 availTrk=342.000000 sigTrk=14.061403
[03/26 03:12:50     59s] eee: l=3 avDens=0.047401 usedTrk=17.064328 availTrk=360.000000 sigTrk=17.064328
[03/26 03:12:50     59s] eee: l=4 avDens=0.005554 usedTrk=1.899415 availTrk=342.000000 sigTrk=1.899415
[03/26 03:12:50     59s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:50     59s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:50     59s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:50     59s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:12:50     59s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:12:50     59s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:12:50     59s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:12:50     59s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:12:50     59s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:12:50     59s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.039300 aWlH=0.000000 lMod=0 pMax=0.805400 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:12:50     59s] eee: NetCapCache creation started. (Current Mem: 3534.352M) 
[03/26 03:12:50     59s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3534.352M) 
[03/26 03:12:50     59s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:12:50     59s] eee: Metal Layers Info:
[03/26 03:12:50     59s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:50     59s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:12:50     59s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:50     59s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:12:50     59s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:12:50     59s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:50     59s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:12:50     59s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:12:50     59s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:12:50     59s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:12:50     59s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:12:50     59s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:12:50     59s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:12:50     59s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:12:50     59s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:12:50     59s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:12:50     59s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:12:50     59s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:12:50     59s] eee: +----------------------------------------------------+
[03/26 03:12:50     59s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:12:50     59s] eee: +----------------------------------------------------+
[03/26 03:12:50     59s] eee: +----------------------------------------------------+
[03/26 03:12:50     59s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:12:50     59s] eee: +----------------------------------------------------+
[03/26 03:12:50     59s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3534.352M)
[03/26 03:12:50     59s] Starting delay calculation for Setup views
[03/26 03:12:50     59s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:12:50     59s] #################################################################################
[03/26 03:12:50     59s] # Design Stage: PreRoute
[03/26 03:12:50     59s] # Design Name: adder
[03/26 03:12:50     59s] # Design Mode: 90nm
[03/26 03:12:50     59s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:12:50     59s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:12:50     59s] # Signoff Settings: SI Off 
[03/26 03:12:50     59s] #################################################################################
[03/26 03:12:50     59s] Calculate delays in BcWc mode...
[03/26 03:12:50     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 3549.2M, InitMEM = 3549.2M)
[03/26 03:12:50     59s] Start delay calculation (fullDC) (1 T). (MEM=2960.16)
[03/26 03:12:50     59s] End AAE Lib Interpolated Model. (MEM=2969.500000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:50     59s] Total number of fetched objects 58
[03/26 03:12:50     59s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:50     59s] End delay calculation. (MEM=2971.22 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:50     59s] End delay calculation (fullDC). (MEM=2971.22 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:12:50     59s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3602.4M) ***
[03/26 03:12:50     59s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:59.3 mem=3602.4M)
[03/26 03:12:50     59s] OPTC: user 20.0
[03/26 03:12:50     59s] Reported timing to dir ./timingReports
[03/26 03:12:50     59s] **optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 2964.2M, totSessionCpu=0:00:59 **
[03/26 03:12:50     59s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3541.4M, EPOCH TIME: 1742973170.161921
[03/26 03:12:50     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:50     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:50     59s] 
[03/26 03:12:50     59s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:12:50     59s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:12:50     59s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:3541.4M, EPOCH TIME: 1742973170.177175
[03/26 03:12:50     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:50     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:50     59s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.079  |  8.079  |  9.881  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/26 03:12:50     59s] Begin: Collecting metrics
[03/26 03:12:50     59s] **INFO: Starting Blocking QThread with 1 CPU
[03/26 03:12:50     59s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/26 03:12:50      0s] *** QThread MetricCollect [begin] (clock_opt_design #1) : mem = 0.5M
[03/26 03:12:50      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2966.0M, current mem=2295.6M)
[03/26 03:12:50      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2306.0M, current mem=2301.1M)
[03/26 03:12:50      0s] *** QThread MetricCollect [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.8), mem = 0.5M
[03/26 03:12:50      0s] 
[03/26 03:12:50      0s] =============================================================================================
[03/26 03:12:50      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       23.13-s082_1
[03/26 03:12:50      0s] =============================================================================================
[03/26 03:12:50      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:50      0s] ---------------------------------------------------------------------------------------------
[03/26 03:12:50      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/26 03:12:50      0s] ---------------------------------------------------------------------------------------------
[03/26 03:12:50      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/26 03:12:50      0s] ---------------------------------------------------------------------------------------------

[03/26 03:12:50     59s]  
_______________________________________________________________________
[03/26 03:12:50     59s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:12:50     59s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[03/26 03:12:50     59s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[03/26 03:12:50     59s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[03/26 03:12:50     59s] | initial_summary         |     8.080 |    8.080 |           |        0 |       69.78 |            |              | 0:00:00  |        3534 |    0 |   0 |
[03/26 03:12:50     59s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3536 |      |     |
[03/26 03:12:50     59s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3552 |      |     |
[03/26 03:12:50     59s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3552 |      |     |
[03/26 03:12:50     59s] | global_opt              |           |    8.080 |           |        0 |       69.78 |            |              | 0:00:01  |        3566 |      |     |
[03/26 03:12:50     59s] | area_reclaiming         |     8.080 |    8.080 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3568 |      |     |
[03/26 03:12:50     59s] | area_reclaiming_2       |     8.080 |    8.080 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3552 |      |     |
[03/26 03:12:50     59s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:00  |        3536 |      |     |
[03/26 03:12:50     59s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3532 |      |     |
[03/26 03:12:50     59s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3532 |      |     |
[03/26 03:12:50     59s] | drv_eco_fixing          |     8.079 |    8.079 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3557 |    0 |   0 |
[03/26 03:12:50     59s] | final_summary           |     8.079 |    8.079 |           |        0 |       69.78 |            |              | 0:00:00  |        3558 |    0 |   0 |
[03/26 03:12:50     59s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:12:50     59s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2966.0M, current mem=2966.0M)

[03/26 03:12:50     59s] End: Collecting metrics
[03/26 03:12:50     59s] **optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 2966.0M, totSessionCpu=0:01:00 **
[03/26 03:12:50     59s] 
[03/26 03:12:50     59s] TimeStamp Deleting Cell Server Begin ...
[03/26 03:12:50     59s] Deleting Lib Analyzer.
[03/26 03:12:50     59s] 
[03/26 03:12:50     59s] TimeStamp Deleting Cell Server End ...
[03/26 03:12:50     59s] *** Finished optDesign ***
[03/26 03:12:50     59s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:12:50     59s] UM:*                                                                   final
[03/26 03:12:50     59s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:12:50     59s] UM:*                                                                   opt_design_postcts
[03/26 03:12:53     59s] Info: final physical memory for 2 CRR processes is 839.19MB.
[03/26 03:12:54     59s] Info: Summary of CRR changes:
[03/26 03:12:54     59s]       - Timing transform commits:       0
[03/26 03:12:54     59s] 
[03/26 03:12:54     59s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.9 real=0:00:24.0)
[03/26 03:12:54     59s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[03/26 03:12:54     59s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.7 real=0:00:00.7)
[03/26 03:12:54     59s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[03/26 03:12:54     59s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 03:12:54     59s] Info: Destroy the CCOpt slew target map.
[03/26 03:12:54     59s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 03:12:54     59s] clean pInstBBox. size 0
[03/26 03:12:54     59s] Set place::cacheFPlanSiteMark to 0
[03/26 03:12:54     59s] Cell adder LLGs are deleted
[03/26 03:12:54     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:54     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:54     59s] Info: pop threads available for lower-level modules during optimization.
[03/26 03:12:54     59s] (clock_opt_design): dumping clock statistics to metric
[03/26 03:12:54     59s] Updating ideal nets and annotations...
[03/26 03:12:54     59s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[03/26 03:12:54     59s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:54     59s] No differences between SDC and CTS ideal net status found.
[03/26 03:12:54     59s] Clock tree timing engine global stage delay update for slow_delay:setup.early...
[03/26 03:12:54     59s] End AAE Lib Interpolated Model. (MEM=2966.035156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:12:54     59s] Clock tree timing engine global stage delay update for slow_delay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:54     59s] Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:12:54     59s] Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:54     59s] Clock tree timing engine global stage delay update for fast_delay:hold.early...
[03/26 03:12:54     59s] Clock tree timing engine global stage delay update for fast_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:54     59s] Clock tree timing engine global stage delay update for fast_delay:hold.late...
[03/26 03:12:54     59s] Clock tree timing engine global stage delay update for fast_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:12:54     59s] Clock DAG hash : 8791049866489005693 2660611157996866071
[03/26 03:12:54     59s] CTS services accumulated run-time stats :
[03/26 03:12:54     59s]   delay calculator: calls=6254, total_wall_time=0.044s, mean_wall_time=0.007ms
[03/26 03:12:54     59s]   legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:12:54     59s]   steiner router: calls=6249, total_wall_time=0.015s, mean_wall_time=0.002ms
[03/26 03:12:54     59s] UM: Running design category ...
[03/26 03:12:54     59s] Cell adder LLGs are deleted
[03/26 03:12:54     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:54     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:54     59s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3595.7M, EPOCH TIME: 1742973174.518895
[03/26 03:12:54     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:54     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:54     59s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3595.7M, EPOCH TIME: 1742973174.519852
[03/26 03:12:54     59s] Max number of tech site patterns supported in site array is 256.
[03/26 03:12:54     59s] Core basic site is CoreSite
[03/26 03:12:54     59s] After signature check, allow fast init is false, keep pre-filter is true.
[03/26 03:12:54     59s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/26 03:12:54     59s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 03:12:54     59s] SiteArray: use 12,288 bytes
[03/26 03:12:54     59s] SiteArray: current memory after site array memory allocation 3595.7M
[03/26 03:12:54     59s] SiteArray: FP blocked sites are writable
[03/26 03:12:54     59s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3595.7M, EPOCH TIME: 1742973174.535179
[03/26 03:12:54     59s] Process 374 (called=72 computed=10) wires and vias for routing blockage analysis
[03/26 03:12:54     59s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3595.7M, EPOCH TIME: 1742973174.535297
[03/26 03:12:54     59s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 03:12:54     59s] Atter site array init, number of instance map data is 0.
[03/26 03:12:54     59s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.016, REAL:0.016, MEM:3595.7M, EPOCH TIME: 1742973174.535565
[03/26 03:12:54     59s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:3595.7M, EPOCH TIME: 1742973174.535778
[03/26 03:12:54     59s] Cell adder LLGs are deleted
[03/26 03:12:54     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:54     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:54     59s] # Resetting pin-track-align track data.
[03/26 03:12:54     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:54     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:12:54     59s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:12:54     59s] UM:          30.69            657          0.000 ns          8.079 ns  clock_opt_design
[03/26 03:12:54     59s] 
[03/26 03:12:54     59s] *** Summary of all messages that are not suppressed in this session:
[03/26 03:12:54     59s] Severity  ID               Count  Summary                                  
[03/26 03:12:54     59s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[03/26 03:12:54     59s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/26 03:12:54     59s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[03/26 03:12:54     59s] WARNING   IMPOPT-665           1  %s : Net has unplaced terms or is connec...
[03/26 03:12:54     59s] *** Message Summary: 9 warning(s), 0 error(s)
[03/26 03:12:54     59s] 
[03/26 03:12:54     59s] *** clock_opt_design #1 [finish] () : cpu/real = 0:00:07.5/0:00:18.6 (0.4), totSession cpu/real = 0:00:59.8/0:13:56.5 (0.1), mem = 3595.7M
[03/26 03:12:54     59s] 
[03/26 03:12:54     59s] =============================================================================================
[03/26 03:12:54     59s]  Final TAT Report : clock_opt_design #1                                         23.13-s082_1
[03/26 03:12:54     59s] =============================================================================================
[03/26 03:12:54     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:12:54     59s] ---------------------------------------------------------------------------------------------
[03/26 03:12:54     59s] [ InitOpt                ]      1   0:00:07.9  (  42.3 % )     0:00:08.1 /  0:00:01.1    0.1
[03/26 03:12:54     59s] [ GlobalOpt              ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:12:54     59s] [ DrvOpt                 ]      2   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:12:54     59s] [ SimplifyNetlist        ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.4    1.0
[03/26 03:12:54     59s] [ AreaOpt                ]      2   0:00:00.6  (   3.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/26 03:12:54     59s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:54     59s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.3
[03/26 03:12:54     59s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:00.3    0.6
[03/26 03:12:54     59s] [ MetricReport           ]     12   0:00:00.8  (   4.5 % )     0:00:00.8 /  0:00:00.7    0.9
[03/26 03:12:54     59s] [ DrvReport              ]      2   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.0    0.0
[03/26 03:12:54     59s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:54     59s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:12:54     59s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:54     59s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:54     59s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:54     59s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:12:54     59s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:54     59s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:54     59s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:54     59s] [ IncrReplace            ]      1   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:12:54     59s] [ RefinePlace            ]      7   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[03/26 03:12:54     59s] [ DetailPlaceInit        ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:12:54     59s] [ CTS                    ]      1   0:00:01.9  (  10.3 % )     0:00:02.6 /  0:00:02.6    1.0
[03/26 03:12:54     59s] [ EarlyGlobalRoute       ]      6   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 03:12:54     59s] [ ExtractRC              ]      6   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.1
[03/26 03:12:54     59s] [ UpdateTimingGraph      ]      6   0:00:00.2  (   1.2 % )     0:00:00.4 /  0:00:00.3    1.0
[03/26 03:12:54     59s] [ FullDelayCalc          ]      6   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[03/26 03:12:54     59s] [ TimingUpdate           ]     29   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:12:54     59s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:12:54     59s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:12:54     59s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:12:54     59s] [ MISC                   ]          0:00:04.6  (  24.6 % )     0:00:04.6 /  0:00:00.8    0.2
[03/26 03:12:54     59s] ---------------------------------------------------------------------------------------------
[03/26 03:12:54     59s]  clock_opt_design #1 TOTAL          0:00:18.6  ( 100.0 % )     0:00:18.6 /  0:00:07.5    0.4
[03/26 03:12:54     59s] ---------------------------------------------------------------------------------------------
[03/26 03:12:54     59s] Ending "clock_opt_design" (total cpu=0:00:07.5, real=0:00:18.0, peak res=2974.0M, current mem=2859.5M)
[03/26 03:13:02     60s] <CMD> set_ccopt_property target_max_trans 0.1
[03/26 03:13:06     60s] <CMD> set_ccopt_property buffer_cells {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8}
[03/26 03:13:10     60s] <CMD> ccopt_design
[03/26 03:13:10     60s] #% Begin ccopt_design (date=03/26 03:13:10, mem=2859.5M)
[03/26 03:13:10     60s] *** ccopt_design #1 [begin] () : totSession cpu/real = 0:01:00.5/0:14:12.5 (0.1), mem = 3465.4M
[03/26 03:13:10     60s] Runtime...
[03/26 03:13:10     60s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[03/26 03:13:10     60s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[03/26 03:13:10     60s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[03/26 03:13:10     60s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/26 03:13:10     60s] Set place::cacheFPlanSiteMark to 1
[03/26 03:13:10     60s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[03/26 03:13:10     60s] Using CCOpt effort standard.
[03/26 03:13:10     60s] Updating ideal nets and annotations...
[03/26 03:13:10     60s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[03/26 03:13:10     60s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:10     60s] CCOpt::Phase::Initialization...
[03/26 03:13:10     60s] Check Prerequisites...
[03/26 03:13:10     60s] **WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[03/26 03:13:10     60s] Type 'man IMPCCOPT-5046' for more detail.
[03/26 03:13:10     60s] **WARN: (IMPCCOPT-5047):	Found 1 clock net(s) with existing routing that will be removed by CCOpt.
[03/26 03:13:10     60s] Type 'man IMPCCOPT-5047' for more detail.
[03/26 03:13:10     60s] Leaving CCOpt scope - CheckPlace...
[03/26 03:13:10     60s] OPERPROF: Starting checkPlace at level 1, MEM:3465.4M, EPOCH TIME: 1742973190.607892
[03/26 03:13:10     60s] Processing tracks to init pin-track alignment.
[03/26 03:13:10     60s] z: 2, totalTracks: 1
[03/26 03:13:10     60s] z: 4, totalTracks: 1
[03/26 03:13:10     60s] z: 6, totalTracks: 1
[03/26 03:13:10     60s] z: 8, totalTracks: 1
[03/26 03:13:10     60s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:10     60s] Cell adder LLGs are deleted
[03/26 03:13:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] # Building adder llgBox search-tree.
[03/26 03:13:10     60s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3465.4M, EPOCH TIME: 1742973190.609344
[03/26 03:13:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3465.4M, EPOCH TIME: 1742973190.610360
[03/26 03:13:10     60s] Max number of tech site patterns supported in site array is 256.
[03/26 03:13:10     60s] Core basic site is CoreSite
[03/26 03:13:10     60s] After signature check, allow fast init is false, keep pre-filter is true.
[03/26 03:13:10     60s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/26 03:13:10     60s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 03:13:10     60s] SiteArray: use 12,288 bytes
[03/26 03:13:10     60s] SiteArray: current memory after site array memory allocation 3465.4M
[03/26 03:13:10     60s] SiteArray: FP blocked sites are writable
[03/26 03:13:10     60s] Keep-away cache is enable on metals: 1-11
[03/26 03:13:10     60s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 03:13:10     60s] Atter site array init, number of instance map data is 0.
[03/26 03:13:10     60s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.000, REAL:0.001, MEM:3465.4M, EPOCH TIME: 1742973190.611388
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:10     60s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:10     60s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.002, MEM:3465.4M, EPOCH TIME: 1742973190.611553
[03/26 03:13:10     60s] Begin checking placement ... (start mem=3465.4M, init mem=3465.4M)
[03/26 03:13:10     60s] Begin checking exclusive groups violation ...
[03/26 03:13:10     60s] There are 0 groups to check, max #box is 0, total #box is 0
[03/26 03:13:10     60s] Finished checking exclusive groups violations. Found 0 Vio.
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] Running CheckPlace using 1 thread in normal mode...
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] ...checkPlace normal is done!
[03/26 03:13:10     60s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3465.4M, EPOCH TIME: 1742973190.612153
[03/26 03:13:10     60s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3465.4M, EPOCH TIME: 1742973190.612202
[03/26 03:13:10     60s] *info: Placed = 34            
[03/26 03:13:10     60s] *info: Unplaced = 0           
[03/26 03:13:10     60s] Placement Density:69.78%(176/252)
[03/26 03:13:10     60s] Placement Density (including fixed std cells):69.78%(176/252)
[03/26 03:13:10     60s] Cell adder LLGs are deleted
[03/26 03:13:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] # Resetting pin-track-align track data.
[03/26 03:13:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3465.4M)
[03/26 03:13:10     60s] OPERPROF: Finished checkPlace at level 1, CPU:0.005, REAL:0.005, MEM:3465.4M, EPOCH TIME: 1742973190.613165
[03/26 03:13:10     60s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:10     60s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/26 03:13:10     60s]  * There are 2 clocks in propagated mode.
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] No differences between SDC and CTS ideal net status found.
[03/26 03:13:10     60s] No differences between SDC and CTS transition time annotations found.
[03/26 03:13:10     60s] No differences between SDC and CTS delay annotations found.
[03/26 03:13:10     60s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:10     60s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:10     60s] Info: 1 threads available for lower-level modules during optimization.
[03/26 03:13:10     60s] Executing ccopt post-processing.
[03/26 03:13:10     60s] Synthesizing clock trees with CCOpt...
[03/26 03:13:10     60s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:00.5/0:14:12.5 (0.1), mem = 3465.4M
[03/26 03:13:10     60s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 03:13:10     60s] CCOpt::Phase::PreparingToBalance...
[03/26 03:13:10     60s] Leaving CCOpt scope - Initializing power interface...
[03/26 03:13:10     60s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] Positive (advancing) pin insertion delays
[03/26 03:13:10     60s] =========================================
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] Found 0 advancing pin insertion delay (0.000% of 25 clock tree sinks)
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] Negative (delaying) pin insertion delays
[03/26 03:13:10     60s] ========================================
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] Found 0 delaying pin insertion delay (0.000% of 25 clock tree sinks)
[03/26 03:13:10     60s] Notify start of optimization...
[03/26 03:13:10     60s] Notify start of optimization done.
[03/26 03:13:10     60s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/26 03:13:10     60s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3465.4M, EPOCH TIME: 1742973190.628921
[03/26 03:13:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3465.4M, EPOCH TIME: 1742973190.628984
[03/26 03:13:10     60s] [oiLAM] Zs 11, 12
[03/26 03:13:10     60s] ### Creating LA Mngr. totSessionCpu=0:01:01 mem=3465.4M
[03/26 03:13:10     60s] ### Creating LA Mngr, finished. totSessionCpu=0:01:01 mem=3465.4M
[03/26 03:13:10     60s] Running pre-eGR process
[03/26 03:13:10     60s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.34 MB )
[03/26 03:13:10     60s] (I)      Initializing eGR engine (regular)
[03/26 03:13:10     60s] Set min layer with default ( 2 )
[03/26 03:13:10     60s] Set max layer with default ( 127 )
[03/26 03:13:10     60s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:10     60s] Min route layer (adjusted) = 2
[03/26 03:13:10     60s] Max route layer (adjusted) = 11
[03/26 03:13:10     60s] (I)      clean place blk overflow:
[03/26 03:13:10     60s] (I)      H : enabled 1.00 0
[03/26 03:13:10     60s] (I)      V : enabled 1.00 0
[03/26 03:13:10     60s] (I)      Initializing eGR engine (regular)
[03/26 03:13:10     60s] Set min layer with default ( 2 )
[03/26 03:13:10     60s] Set max layer with default ( 127 )
[03/26 03:13:10     60s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:10     60s] Min route layer (adjusted) = 2
[03/26 03:13:10     60s] Max route layer (adjusted) = 11
[03/26 03:13:10     60s] (I)      clean place blk overflow:
[03/26 03:13:10     60s] (I)      H : enabled 1.00 0
[03/26 03:13:10     60s] (I)      V : enabled 1.00 0
[03/26 03:13:10     60s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.34 MB )
[03/26 03:13:10     60s] (I)      Running eGR Regular flow
[03/26 03:13:10     60s] (I)      # wire layers (front) : 12
[03/26 03:13:10     60s] (I)      # wire layers (back)  : 0
[03/26 03:13:10     60s] (I)      min wire layer : 1
[03/26 03:13:10     60s] (I)      max wire layer : 11
[03/26 03:13:10     60s] (I)      # cut layers (front) : 11
[03/26 03:13:10     60s] (I)      # cut layers (back)  : 0
[03/26 03:13:10     60s] (I)      min cut layer : 1
[03/26 03:13:10     60s] (I)      max cut layer : 10
[03/26 03:13:10     60s] (I)      ================================ Layers ================================
[03/26 03:13:10     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:10     60s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:13:10     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:10     60s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:13:10     60s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:10     60s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:10     60s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:10     60s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:10     60s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:10     60s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:10     60s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:10     60s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:10     60s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:13:10     60s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:13:10     60s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:13:10     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:10     60s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:13:10     60s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:13:10     60s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:13:10     60s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:13:10     60s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:13:10     60s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:13:10     60s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:13:10     60s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:13:10     60s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:13:10     60s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:13:10     60s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:13:10     60s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:13:10     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:10     60s] (I)      Started Import and model ( Curr Mem: 3.34 MB )
[03/26 03:13:10     60s] (I)      == Non-default Options ==
[03/26 03:13:10     60s] (I)      Maximum routing layer                              : 11
[03/26 03:13:10     60s] (I)      Top routing layer                                  : 11
[03/26 03:13:10     60s] (I)      Number of threads                                  : 1
[03/26 03:13:10     60s] (I)      Route tie net to shape                             : auto
[03/26 03:13:10     60s] (I)      Method to set GCell size                           : row
[03/26 03:13:10     60s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:13:10     60s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:13:10     60s] (I)      ============== Pin Summary ==============
[03/26 03:13:10     60s] (I)      +-------+--------+---------+------------+
[03/26 03:13:10     60s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:13:10     60s] (I)      +-------+--------+---------+------------+
[03/26 03:13:10     60s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:13:10     60s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:13:10     60s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:13:10     60s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:13:10     60s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:13:10     60s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:13:10     60s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:13:10     60s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:13:10     60s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:13:10     60s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:13:10     60s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:13:10     60s] (I)      +-------+--------+---------+------------+
[03/26 03:13:10     60s] (I)      Custom ignore net properties:
[03/26 03:13:10     60s] (I)      1 : NotLegal
[03/26 03:13:10     60s] (I)      Default ignore net properties:
[03/26 03:13:10     60s] (I)      1 : Special
[03/26 03:13:10     60s] (I)      2 : Analog
[03/26 03:13:10     60s] (I)      3 : Fixed
[03/26 03:13:10     60s] (I)      4 : Skipped
[03/26 03:13:10     60s] (I)      5 : MixedSignal
[03/26 03:13:10     60s] (I)      Prerouted net properties:
[03/26 03:13:10     60s] (I)      1 : NotLegal
[03/26 03:13:10     60s] (I)      2 : Special
[03/26 03:13:10     60s] (I)      3 : Analog
[03/26 03:13:10     60s] (I)      4 : Fixed
[03/26 03:13:10     60s] (I)      5 : Skipped
[03/26 03:13:10     60s] (I)      6 : MixedSignal
[03/26 03:13:10     60s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:13:10     60s] (I)      Use row-based GCell size
[03/26 03:13:10     60s] (I)      Use row-based GCell align
[03/26 03:13:10     60s] (I)      layer 0 area = 80000
[03/26 03:13:10     60s] (I)      layer 1 area = 80000
[03/26 03:13:10     60s] (I)      layer 2 area = 80000
[03/26 03:13:10     60s] (I)      layer 3 area = 80000
[03/26 03:13:10     60s] (I)      layer 4 area = 80000
[03/26 03:13:10     60s] (I)      layer 5 area = 80000
[03/26 03:13:10     60s] (I)      layer 6 area = 80000
[03/26 03:13:10     60s] (I)      layer 7 area = 80000
[03/26 03:13:10     60s] (I)      layer 8 area = 80000
[03/26 03:13:10     60s] (I)      layer 9 area = 400000
[03/26 03:13:10     60s] (I)      layer 10 area = 400000
[03/26 03:13:10     60s] (I)      GCell unit size   : 3420
[03/26 03:13:10     60s] (I)      GCell multiplier  : 1
[03/26 03:13:10     60s] (I)      GCell row height  : 3420
[03/26 03:13:10     60s] (I)      Actual row height : 3420
[03/26 03:13:10     60s] (I)      GCell align ref   : 10000 10260
[03/26 03:13:10     60s] [NR-eGR] Track table information for default rule: 
[03/26 03:13:10     60s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:13:10     60s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:13:10     60s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:13:10     60s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:13:10     60s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:13:10     60s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:13:10     60s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:13:10     60s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:13:10     60s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:13:10     60s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:13:10     60s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:13:10     60s] (I)      ================== Default via ===================
[03/26 03:13:10     60s] (I)      +----+------------------+------------------------+
[03/26 03:13:10     60s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 03:13:10     60s] (I)      +----+------------------+------------------------+
[03/26 03:13:10     60s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[03/26 03:13:10     60s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 03:13:10     60s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 03:13:10     60s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 03:13:10     60s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[03/26 03:13:10     60s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 03:13:10     60s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[03/26 03:13:10     60s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 03:13:10     60s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 03:13:10     60s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 03:13:10     60s] (I)      +----+------------------+------------------------+
[03/26 03:13:10     60s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:13:10     60s] [NR-eGR] Read 712 PG shapes
[03/26 03:13:10     60s] [NR-eGR] Read 0 clock shapes
[03/26 03:13:10     60s] [NR-eGR] Read 0 other shapes
[03/26 03:13:10     60s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:13:10     60s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:13:10     60s] [NR-eGR] #Instance Blockages : 0
[03/26 03:13:10     60s] [NR-eGR] #PG Blockages       : 712
[03/26 03:13:10     60s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:13:10     60s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:13:10     60s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:13:10     60s] [NR-eGR] #Other Blockages    : 0
[03/26 03:13:10     60s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:13:10     60s] [NR-eGR] #prerouted nets         : 1
[03/26 03:13:10     60s] [NR-eGR] #prerouted special nets : 0
[03/26 03:13:10     60s] [NR-eGR] #prerouted wires        : 52
[03/26 03:13:10     60s] [NR-eGR] Read 57 nets ( ignored 1 )
[03/26 03:13:10     60s] (I)        Front-side 57 ( ignored 1 )
[03/26 03:13:10     60s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:13:10     60s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:13:10     60s] (I)      dcls route internal nets
[03/26 03:13:10     60s] (I)      dcls route interface nets
[03/26 03:13:10     60s] (I)      dcls route common nets
[03/26 03:13:10     60s] (I)      Reading macro buffers
[03/26 03:13:10     60s] (I)      Number of macro buffers: 0
[03/26 03:13:10     60s] (I)      early_global_route_priority property id does not exist.
[03/26 03:13:10     60s] (I)      Read Num Blocks=712  Num Prerouted Wires=52  Num CS=0
[03/26 03:13:10     60s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 41
[03/26 03:13:10     60s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 9
[03/26 03:13:10     60s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 2
[03/26 03:13:10     60s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:13:10     60s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:13:10     60s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:13:10     60s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:13:10     60s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:13:10     60s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:13:10     60s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:13:10     60s] (I)      Number of ignored nets                =      1
[03/26 03:13:10     60s] (I)      Number of connected nets              =      0
[03/26 03:13:10     60s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[03/26 03:13:10     60s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:13:10     60s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:13:10     60s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:13:10     60s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:13:10     60s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:13:10     60s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:13:10     60s] (I)      Ndr track 0 does not exist
[03/26 03:13:10     60s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:13:10     60s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:13:10     60s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:13:10     60s] (I)      Site width          :   400  (dbu)
[03/26 03:13:10     60s] (I)      Row height          :  3420  (dbu)
[03/26 03:13:10     60s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:13:10     60s] (I)      GCell width         :  3420  (dbu)
[03/26 03:13:10     60s] (I)      GCell height        :  3420  (dbu)
[03/26 03:13:10     60s] (I)      Grid                :    15    15    11
[03/26 03:13:10     60s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:13:10     60s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:13:10     60s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:13:10     60s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:13:10     60s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:13:10     60s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:13:10     60s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:13:10     60s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:13:10     60s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:13:10     60s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:13:10     60s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:13:10     60s] (I)      --------------------------------------------------------
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] [NR-eGR] ============ Routing rule table ============
[03/26 03:13:10     60s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[03/26 03:13:10     60s] [NR-eGR] ========================================
[03/26 03:13:10     60s] [NR-eGR] 
[03/26 03:13:10     60s] (I)      ==== NDR : (Default) ====
[03/26 03:13:10     60s] (I)      +--------------+--------+
[03/26 03:13:10     60s] (I)      |           ID |      1 |
[03/26 03:13:10     60s] (I)      |      Default |    yes |
[03/26 03:13:10     60s] (I)      |  Clk Special |     no |
[03/26 03:13:10     60s] (I)      | Hard spacing |     no |
[03/26 03:13:10     60s] (I)      |    NDR track | (none) |
[03/26 03:13:10     60s] (I)      |      NDR via | (none) |
[03/26 03:13:10     60s] (I)      |  Extra space |      0 |
[03/26 03:13:10     60s] (I)      |      Shields |      0 |
[03/26 03:13:10     60s] (I)      |   Demand (H) |      1 |
[03/26 03:13:10     60s] (I)      |   Demand (V) |      1 |
[03/26 03:13:10     60s] (I)      |        #Nets |     56 |
[03/26 03:13:10     60s] (I)      +--------------+--------+
[03/26 03:13:10     60s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:10     60s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:13:10     60s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:10     60s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:10     60s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:10     60s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:10     60s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:10     60s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:10     60s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:10     60s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:10     60s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:10     60s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:13:10     60s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:13:10     60s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:10     60s] (I)      =============== Blocked Tracks ===============
[03/26 03:13:10     60s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:10     60s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:13:10     60s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:10     60s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:13:10     60s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:13:10     60s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:13:10     60s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:13:10     60s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:13:10     60s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:13:10     60s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:13:10     60s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:13:10     60s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:13:10     60s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:13:10     60s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:13:10     60s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:10     60s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.34 MB )
[03/26 03:13:10     60s] (I)      Reset routing kernel
[03/26 03:13:10     60s] (I)      Started Global Routing ( Curr Mem: 3.34 MB )
[03/26 03:13:10     60s] (I)      totalPins=115  totalGlobalPin=113 (98.26%)
[03/26 03:13:10     60s] (I)      ================== Net Group Info ==================
[03/26 03:13:10     60s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:10     60s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:13:10     60s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:10     60s] (I)      |  1 |             56 |    Metal2(2) | Metal11(11) |
[03/26 03:13:10     60s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:10     60s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:13:10     60s] (I)      total 2D Demand : 171 = (97 H, 74 V)
[03/26 03:13:10     60s] (I)      init route region map
[03/26 03:13:10     60s] (I)      #blocked GCells = 0
[03/26 03:13:10     60s] (I)      #regions = 1
[03/26 03:13:10     60s] (I)      init safety region map
[03/26 03:13:10     60s] (I)      #blocked GCells = 0
[03/26 03:13:10     60s] (I)      #regions = 1
[03/26 03:13:10     60s] [NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[03/26 03:13:10     60s] (I)      
[03/26 03:13:10     60s] (I)      ============  Phase 1a Route ============
[03/26 03:13:10     60s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:13:10     60s] (I)      
[03/26 03:13:10     60s] (I)      ============  Phase 1b Route ============
[03/26 03:13:10     60s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:13:10     60s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.531500e+02um
[03/26 03:13:10     60s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:13:10     60s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:13:10     60s] (I)      
[03/26 03:13:10     60s] (I)      ============  Phase 1c Route ============
[03/26 03:13:10     60s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:13:10     60s] (I)      
[03/26 03:13:10     60s] (I)      ============  Phase 1d Route ============
[03/26 03:13:10     60s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:13:10     60s] (I)      
[03/26 03:13:10     60s] (I)      ============  Phase 1e Route ============
[03/26 03:13:10     60s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:13:10     60s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.531500e+02um
[03/26 03:13:10     60s] (I)      
[03/26 03:13:10     60s] (I)      ============  Phase 1l Route ============
[03/26 03:13:10     60s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:13:10     60s] (I)      Layer  2:       1616       184         0           0        1796    ( 0.00%) 
[03/26 03:13:10     60s] (I)      Layer  3:       1774       228         0           0        1890    ( 0.00%) 
[03/26 03:13:10     60s] (I)      Layer  4:       1616        32         0           0        1796    ( 0.00%) 
[03/26 03:13:10     60s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:13:10     60s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:13:10     60s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:13:10     60s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:13:10     60s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:13:10     60s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:13:10     60s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:13:10     60s] (I)      Total:         14031       444         0         737       15475    ( 4.55%) 
[03/26 03:13:10     60s] (I)      
[03/26 03:13:10     60s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:13:10     60s] [NR-eGR]                        OverCon            
[03/26 03:13:10     60s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:13:10     60s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:13:10     60s] [NR-eGR] ----------------------------------------------
[03/26 03:13:10     60s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR] ----------------------------------------------
[03/26 03:13:10     60s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:13:10     60s] [NR-eGR] 
[03/26 03:13:10     60s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.34 MB )
[03/26 03:13:10     60s] (I)      Updating congestion map
[03/26 03:13:10     60s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:13:10     60s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:13:10     60s] (I)      Running track assignment and export wires
[03/26 03:13:10     60s] (I)      Delete wires for 56 nets 
[03/26 03:13:10     60s] (I)      ============= Track Assignment ============
[03/26 03:13:10     60s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.34 MB )
[03/26 03:13:10     60s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:13:10     60s] (I)      Run Multi-thread track assignment
[03/26 03:13:10     60s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.34 MB )
[03/26 03:13:10     60s] (I)      Started Export ( Curr Mem: 3.34 MB )
[03/26 03:13:10     60s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:13:10     60s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/26 03:13:10     60s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:10     60s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:13:10     60s] [NR-eGR] -----------------------------------
[03/26 03:13:10     60s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:13:10     60s] [NR-eGR]  Metal2   (2V)           240   154 
[03/26 03:13:10     60s] [NR-eGR]  Metal3   (3H)           292    10 
[03/26 03:13:10     60s] [NR-eGR]  Metal4   (4V)            32     0 
[03/26 03:13:10     60s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:13:10     60s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:13:10     60s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:13:10     60s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:13:10     60s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:13:10     60s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:13:10     60s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:13:10     60s] [NR-eGR] -----------------------------------
[03/26 03:13:10     60s] [NR-eGR]           Total          565   305 
[03/26 03:13:10     60s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:10     60s] [NR-eGR] Total half perimeter of net bounding box: 517um
[03/26 03:13:10     60s] [NR-eGR] Total length: 565um, number of vias: 305
[03/26 03:13:10     60s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:10     60s] (I)      == Layer wire length by net rule ==
[03/26 03:13:10     60s] (I)                       Default 
[03/26 03:13:10     60s] (I)      -------------------------
[03/26 03:13:10     60s] (I)       Metal1   (1H)       0um 
[03/26 03:13:10     60s] (I)       Metal2   (2V)     240um 
[03/26 03:13:10     60s] (I)       Metal3   (3H)     292um 
[03/26 03:13:10     60s] (I)       Metal4   (4V)      32um 
[03/26 03:13:10     60s] (I)       Metal5   (5H)       0um 
[03/26 03:13:10     60s] (I)       Metal6   (6V)       0um 
[03/26 03:13:10     60s] (I)       Metal7   (7H)       0um 
[03/26 03:13:10     60s] (I)       Metal8   (8V)       0um 
[03/26 03:13:10     60s] (I)       Metal9   (9H)       0um 
[03/26 03:13:10     60s] (I)       Metal10  (10V)      0um 
[03/26 03:13:10     60s] (I)       Metal11  (11H)      0um 
[03/26 03:13:10     60s] (I)      -------------------------
[03/26 03:13:10     60s] (I)                Total    565um 
[03/26 03:13:10     60s] (I)      == Layer via count by net rule ==
[03/26 03:13:10     60s] (I)                       Default 
[03/26 03:13:10     60s] (I)      -------------------------
[03/26 03:13:10     60s] (I)       Metal1   (1H)       141 
[03/26 03:13:10     60s] (I)       Metal2   (2V)       154 
[03/26 03:13:10     60s] (I)       Metal3   (3H)        10 
[03/26 03:13:10     60s] (I)       Metal4   (4V)         0 
[03/26 03:13:10     60s] (I)       Metal5   (5H)         0 
[03/26 03:13:10     60s] (I)       Metal6   (6V)         0 
[03/26 03:13:10     60s] (I)       Metal7   (7H)         0 
[03/26 03:13:10     60s] (I)       Metal8   (8V)         0 
[03/26 03:13:10     60s] (I)       Metal9   (9H)         0 
[03/26 03:13:10     60s] (I)       Metal10  (10V)        0 
[03/26 03:13:10     60s] (I)       Metal11  (11H)        0 
[03/26 03:13:10     60s] (I)      -------------------------
[03/26 03:13:10     60s] (I)                Total      305 
[03/26 03:13:10     60s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.31 MB )
[03/26 03:13:10     60s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:10     60s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.31 MB )
[03/26 03:13:10     60s] [NR-eGR] Finished Early Global Route ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.31 MB )
[03/26 03:13:10     60s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:13:10     60s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:13:10     60s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:13:10     60s] (I)       Early Global Route                             100.00%  678.24 sec  678.32 sec  0.08 sec  0.08 sec 
[03/26 03:13:10     60s] (I)       +-Early Global Route kernel                     95.94%  678.24 sec  678.32 sec  0.07 sec  0.07 sec 
[03/26 03:13:10     60s] (I)       | +-Import and model                            10.26%  678.25 sec  678.25 sec  0.01 sec  0.01 sec 
[03/26 03:13:10     60s] (I)       | | +-Create place DB                            0.38%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | +-Import place data                        0.30%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Read instances and placement           0.07%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Read nets                              0.08%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Create route DB                            5.25%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | +-Import route data (1T)                   4.99%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Read blockages ( Layer 2-11 )          1.10%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | | +-Read routing blockages               0.00%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | | +-Read bump blockages                  0.00%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | | +-Read instance blockages              0.03%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | | +-Read PG blockages                    0.21%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | | +-Read clock blockages                 0.03%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | | +-Read other blockages                 0.02%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | | +-Read halo blockages                  0.00%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | | +-Read boundary cut boxes              0.00%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Read blackboxes                        0.01%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Read prerouted                         0.07%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Read nets                              0.09%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Set up via pillars                     0.01%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Initialize 3D grid graph               0.02%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Model blockage capacity                0.44%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | | +-Initialize 3D capacity               0.32%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Read aux data                              0.00%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Others data preparation                    0.00%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Create route kernel                        4.18%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | +-Global Routing                               8.38%  678.25 sec  678.26 sec  0.01 sec  0.01 sec 
[03/26 03:13:10     60s] (I)       | | +-Initialization                             0.04%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Net group 1                                7.05%  678.25 sec  678.26 sec  0.01 sec  0.01 sec 
[03/26 03:13:10     60s] (I)       | | | +-Generate topology                        0.03%  678.25 sec  678.25 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | +-Phase 1a                                 0.54%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Pattern routing (1T)                   0.33%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Add via demand to 2D                   0.02%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | +-Phase 1b                                 0.05%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | +-Phase 1c                                 0.01%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | +-Phase 1d                                 0.01%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | +-Phase 1e                                 0.12%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Route legalization                     0.00%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | +-Phase 1l                                 5.45%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | | +-Layer assignment (1T)                  5.33%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | +-Export cong map                              0.30%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Export 2D cong map                         0.06%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | +-Extract Global 3D Wires                      0.03%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | +-Track Assignment (1T)                        0.77%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Initialization                             0.02%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Track Assignment Kernel                    0.47%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Free Memory                                0.00%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | +-Export                                      68.94%  678.26 sec  678.32 sec  0.05 sec  0.05 sec 
[03/26 03:13:10     60s] (I)       | | +-Export DB wires                            0.38%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | +-Export all nets                          0.13%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | | +-Set wire vias                            0.04%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Report wirelength                          3.06%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Update net boxes                           0.09%  678.26 sec  678.26 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)       | | +-Update timing                             64.12%  678.27 sec  678.31 sec  0.05 sec  0.05 sec 
[03/26 03:13:10     60s] (I)       | +-Postprocess design                           0.82%  678.32 sec  678.32 sec  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)      ====================== Summary by functions ======================
[03/26 03:13:10     60s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:13:10     60s] (I)      ------------------------------------------------------------------
[03/26 03:13:10     60s] (I)        0  Early Global Route               100.00%  0.08 sec  0.08 sec 
[03/26 03:13:10     60s] (I)        1  Early Global Route kernel         95.94%  0.07 sec  0.07 sec 
[03/26 03:13:10     60s] (I)        2  Export                            68.94%  0.05 sec  0.05 sec 
[03/26 03:13:10     60s] (I)        2  Import and model                  10.26%  0.01 sec  0.01 sec 
[03/26 03:13:10     60s] (I)        2  Global Routing                     8.38%  0.01 sec  0.01 sec 
[03/26 03:13:10     60s] (I)        2  Postprocess design                 0.82%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        2  Track Assignment (1T)              0.77%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        2  Export cong map                    0.30%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        2  Extract Global 3D Wires            0.03%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Update timing                     64.12%  0.05 sec  0.05 sec 
[03/26 03:13:10     60s] (I)        3  Net group 1                        7.05%  0.01 sec  0.01 sec 
[03/26 03:13:10     60s] (I)        3  Create route DB                    5.25%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Create route kernel                4.18%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Report wirelength                  3.06%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Track Assignment Kernel            0.47%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Create place DB                    0.38%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Export DB wires                    0.38%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Update net boxes                   0.09%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Initialization                     0.07%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Export 2D cong map                 0.06%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        4  Phase 1l                           5.45%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        4  Import route data (1T)             4.99%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        4  Phase 1a                           0.54%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        4  Import place data                  0.30%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        4  Export all nets                    0.13%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        4  Phase 1e                           0.12%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        4  Phase 1b                           0.05%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        4  Set wire vias                      0.04%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        4  Generate topology                  0.03%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Layer assignment (1T)              5.33%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Read blockages ( Layer 2-11 )      1.10%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Model blockage capacity            0.44%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Pattern routing (1T)               0.33%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Read nets                          0.16%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Read prerouted                     0.07%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Read instances and placement       0.07%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Add via demand to 2D               0.02%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        6  Initialize 3D capacity             0.32%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        6  Read PG blockages                  0.21%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        6  Read instance blockages            0.03%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        6  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        6  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] (I)        7  Allocate memory for PG via list    0.04%  0.00 sec  0.00 sec 
[03/26 03:13:10     60s] Running post-eGR process
[03/26 03:13:10     60s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:13:10     60s] Legalization setup...
[03/26 03:13:10     60s] Using cell based legalization.
[03/26 03:13:10     60s] Leaving CCOpt scope - Initializing placement interface...
[03/26 03:13:10     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:3443.9M, EPOCH TIME: 1742973190.723670
[03/26 03:13:10     60s] Processing tracks to init pin-track alignment.
[03/26 03:13:10     60s] z: 2, totalTracks: 1
[03/26 03:13:10     60s] z: 4, totalTracks: 1
[03/26 03:13:10     60s] z: 6, totalTracks: 1
[03/26 03:13:10     60s] z: 8, totalTracks: 1
[03/26 03:13:10     60s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:10     60s] Cell adder LLGs are deleted
[03/26 03:13:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] # Building adder llgBox search-tree.
[03/26 03:13:10     60s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3443.9M, EPOCH TIME: 1742973190.725560
[03/26 03:13:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:10     60s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3443.9M, EPOCH TIME: 1742973190.726477
[03/26 03:13:10     60s] Max number of tech site patterns supported in site array is 256.
[03/26 03:13:10     60s] Core basic site is CoreSite
[03/26 03:13:10     60s] After signature check, allow fast init is false, keep pre-filter is true.
[03/26 03:13:10     60s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/26 03:13:10     60s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 03:13:10     60s] SiteArray: use 12,288 bytes
[03/26 03:13:10     60s] SiteArray: current memory after site array memory allocation 3443.9M
[03/26 03:13:10     60s] SiteArray: FP blocked sites are writable
[03/26 03:13:10     60s] Keep-away cache is enable on metals: 1-11
[03/26 03:13:10     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:13:10     60s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3443.9M, EPOCH TIME: 1742973190.741006
[03/26 03:13:10     60s] Process 374 (called=72 computed=10) wires and vias for routing blockage analysis
[03/26 03:13:10     60s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3443.9M, EPOCH TIME: 1742973190.741109
[03/26 03:13:10     60s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 03:13:10     60s] Atter site array init, number of instance map data is 0.
[03/26 03:13:10     60s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:3443.9M, EPOCH TIME: 1742973190.741238
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:10     60s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:10     60s] OPERPROF:     Starting CMU at level 3, MEM:3443.9M, EPOCH TIME: 1742973190.741376
[03/26 03:13:10     60s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3443.9M, EPOCH TIME: 1742973190.741580
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:13:10     60s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:3443.9M, EPOCH TIME: 1742973190.741646
[03/26 03:13:10     60s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3443.9M, EPOCH TIME: 1742973190.741670
[03/26 03:13:10     60s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3443.9M, EPOCH TIME: 1742973190.741717
[03/26 03:13:10     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3443.9MB).
[03/26 03:13:10     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.018, MEM:3443.9M, EPOCH TIME: 1742973190.741782
[03/26 03:13:10     60s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:10     60s] Set min layer with default ( 2 )
[03/26 03:13:10     60s] Set max layer with default ( 127 )
[03/26 03:13:10     60s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:10     60s] Min route layer (adjusted) = 2
[03/26 03:13:10     60s] Max route layer (adjusted) = 11
[03/26 03:13:10     60s] [PSP]    Load db... (mem=3.3M)
[03/26 03:13:10     60s] [PSP]    Read data from FE... (mem=3.3M)
[03/26 03:13:10     60s] (I)      Number of ignored instance 0
[03/26 03:13:10     60s] (I)      Number of inbound cells 0
[03/26 03:13:10     60s] (I)      Number of opened ILM blockages 0
[03/26 03:13:10     60s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/26 03:13:10     60s] (I)      numMoveCells=34, numMacros=0  numNoFlopBlockages=0  numPads=25  numMultiRowHeightInsts=0
[03/26 03:13:10     60s] (I)      cell height: 3420, count: 34
[03/26 03:13:10     60s] [PSP]    Done Read data from FE (cpu=0.000s, mem=3.3M)
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] [PSP]    Done Load db (cpu=0.000s, mem=3.3M)
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] [PSP]    Constructing placeable region... (mem=3.3M)
[03/26 03:13:10     60s] (I)      Constructing bin map
[03/26 03:13:10     60s] (I)      Initialize bin information with width=34200 height=34200
[03/26 03:13:10     60s] (I)      Done constructing bin map
[03/26 03:13:10     60s] [PSP]    Compute region effective width... (mem=3.3M)
[03/26 03:13:10     60s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=3.3M)
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] [PSP]    Done Constructing placeable region (cpu=0.000s, mem=3.3M)
[03/26 03:13:10     60s] 
[03/26 03:13:10     60s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:10     60s] Validating CTS configuration...
[03/26 03:13:10     60s] Checking module port directions...
[03/26 03:13:10     60s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:10     60s] Non-default CCOpt properties:
[03/26 03:13:10     60s]   Public non-default CCOpt properties:
[03/26 03:13:10     60s]     buffer_cells is set for at least one object
[03/26 03:13:10     60s]     cts_merge_clock_gates is set for at least one object
[03/26 03:13:10     60s]     cts_merge_clock_logic is set for at least one object
[03/26 03:13:10     60s]     route_type is set for at least one object
[03/26 03:13:10     60s]     target_insertion_delay is set for at least one object
[03/26 03:13:10     60s]     target_max_trans is set for at least one object
[03/26 03:13:10     60s]     target_max_trans_sdc is set for at least one object
[03/26 03:13:10     60s]     target_skew is set for at least one object
[03/26 03:13:10     60s]   Private non-default CCOpt properties:
[03/26 03:13:10     60s]     clock_nets_detailed_routed: 1 (default: false)
[03/26 03:13:10     60s]     last_virtual_delay_scaling_factor is set for at least one object
[03/26 03:13:10     60s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:10     60s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:13:10     60s] eee: pegSigSF=1.070000
[03/26 03:13:10     60s] Initializing multi-corner capacitance tables ... 
[03/26 03:13:10     60s] Initializing multi-corner resistance tables ...
[03/26 03:13:10     60s] Creating RPSQ from WeeR and WRes ...
[03/26 03:13:10     60s] eee: Grid unit RC data computation started
[03/26 03:13:10     60s] eee: Grid unit RC data computation completed
[03/26 03:13:10     60s] eee: l=1 avDens=0.041943 usedTrk=15.099415 availTrk=360.000000 sigTrk=15.099415
[03/26 03:13:10     60s] eee: l=2 avDens=0.041115 usedTrk=14.061403 availTrk=342.000000 sigTrk=14.061403
[03/26 03:13:10     60s] eee: l=3 avDens=0.047401 usedTrk=17.064328 availTrk=360.000000 sigTrk=17.064328
[03/26 03:13:10     60s] eee: l=4 avDens=0.005554 usedTrk=1.899415 availTrk=342.000000 sigTrk=1.899415
[03/26 03:13:10     60s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:10     60s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:10     60s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:10     60s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:10     60s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:13:10     60s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:13:10     60s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:13:10     60s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:10     60s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:13:10     60s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.039300 aWlH=0.000000 lMod=0 pMax=0.805400 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:13:10     60s] eee: NetCapCache creation started. (Current Mem: 3443.891M) 
[03/26 03:13:10     60s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3443.891M) 
[03/26 03:13:10     60s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:13:10     60s] eee: Metal Layers Info:
[03/26 03:13:10     60s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:10     60s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:13:10     60s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:10     60s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:13:10     60s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:13:10     60s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:10     60s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:13:10     60s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:10     60s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:13:10     60s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:13:10     60s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:13:10     60s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:13:10     60s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:13:10     60s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:13:10     60s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:10     60s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:13:10     60s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:13:10     60s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:13:10     60s] eee: +----------------------------------------------------+
[03/26 03:13:10     60s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:13:10     60s] eee: +----------------------------------------------------+
[03/26 03:13:10     60s] eee: +----------------------------------------------------+
[03/26 03:13:10     60s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:13:10     60s] eee: +----------------------------------------------------+
[03/26 03:13:10     60s] Route type trimming info:
[03/26 03:13:10     60s]   No route type modifications were made.
[03/26 03:13:10     60s] End AAE Lib Interpolated Model. (MEM=2828.378906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: CLKBUFX8
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: CLKBUFX6
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: CLKBUFX4
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: CLKBUFX3
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: CLKBUFX20
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: CLKBUFX2
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: CLKBUFX16
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: CLKBUFX12
[03/26 03:13:10     60s] Library trimming buffers in power domain auto-default and half-corner slow_delay:setup.late removed 0 of 8 cells
[03/26 03:13:10     60s] Original list had 8 cells:
[03/26 03:13:10     60s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[03/26 03:13:10     60s] Library trimming was not able to trim any cells:
[03/26 03:13:10     60s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: INVXL
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: INVX3
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: INVX2
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: INVX1
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: CLKINVX3
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: CLKINVX2
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: CLKINVX1
[03/26 03:13:10     60s] Library trimming inverters in power domain auto-default and half-corner slow_delay:setup.late removed 3 of 7 cells
[03/26 03:13:10     60s] Original list had 7 cells:
[03/26 03:13:10     60s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[03/26 03:13:10     60s] New trimmed list has 4 cells:
[03/26 03:13:10     60s] INVX3 INVX2 INVX1 INVXL 
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNTSCAX8
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNTSCAX6
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNTSCAX4
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNTSCAX3
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNTSCAX20
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNTSCAX2
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNTSCAX16
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNTSCAX12
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNCAX8
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNCAX6
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNCAX4
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNCAX3
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNCAX20
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNCAX2
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNCAX16
[03/26 03:13:10     60s] (I)      Filtering out regions for small cell: TLATNCAX12
[03/26 03:13:11     61s] Clock tree balancer configuration for clock_tree clk:
[03/26 03:13:11     61s] Non-default CCOpt properties:
[03/26 03:13:11     61s]   Public non-default CCOpt properties:
[03/26 03:13:11     61s]     cts_merge_clock_gates: true (default: false)
[03/26 03:13:11     61s]     cts_merge_clock_logic: true (default: false)
[03/26 03:13:11     61s]     route_type (leaf): default_route_type_leaf (default: default)
[03/26 03:13:11     61s]     route_type (top): default_route_type_nonleaf (default: default)
[03/26 03:13:11     61s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/26 03:13:11     61s]   No private non-default CCOpt properties
[03/26 03:13:11     61s] For power domain auto-default:
[03/26 03:13:11     61s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2
[03/26 03:13:11     61s]   Inverters:   INVX3 INVX2 INVX1 INVXL
[03/26 03:13:11     61s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2
[03/26 03:13:11     61s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2
[03/26 03:13:11     61s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 252.396um^2
[03/26 03:13:11     61s] Top Routing info:
[03/26 03:13:11     61s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:13:11     61s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/26 03:13:11     61s] Trunk Routing info:
[03/26 03:13:11     61s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:13:11     61s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/26 03:13:11     61s] Leaf Routing info:
[03/26 03:13:11     61s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:13:11     61s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/26 03:13:11     61s] For timing_corner slow_delay:setup, late and power domain auto-default:
[03/26 03:13:11     61s]   Slew time target (leaf):    0.100ns
[03/26 03:13:11     61s]   Slew time target (trunk):   0.100ns
[03/26 03:13:11     61s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/26 03:13:11     61s]   Buffer unit delay: 0.105ns
[03/26 03:13:11     61s]   Buffer max distance: 280.896um
[03/26 03:13:11     61s] Fastest wire driving cells and distances:
[03/26 03:13:11     61s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=280.896um, saturatedSlew=0.090ns, speed=1885.208um per ns, cellArea=29.221um^2 per 1000um}
[03/26 03:13:11     61s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.514um, saturatedSlew=0.088ns, speed=598.507um per ns, cellArea=27.082um^2 per 1000um}
[03/26 03:13:11     61s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
[03/26 03:13:11     61s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Logic Sizing Table:
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] ----------------------------------------------------------
[03/26 03:13:11     61s] Cell    Instance count    Source    Eligible library cells
[03/26 03:13:11     61s] ----------------------------------------------------------
[03/26 03:13:11     61s]   (empty table)
[03/26 03:13:11     61s] ----------------------------------------------------------
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Clock tree balancer configuration for skew_group clk/sdc:
[03/26 03:13:11     61s]  Created from constraint modes: {[]}
[03/26 03:13:11     61s]   Sources:                     pin clk
[03/26 03:13:11     61s]   Total number of sinks:       25
[03/26 03:13:11     61s]   Delay constrained sinks:     25
[03/26 03:13:11     61s]   Constrains:                  default
[03/26 03:13:11     61s]   Non-leaf sinks:              0
[03/26 03:13:11     61s]   Ignore pins:                 0
[03/26 03:13:11     61s]  Timing corner slow_delay:setup.late:
[03/26 03:13:11     61s]   Skew target:                 0.105ns
[03/26 03:13:11     61s] Primary reporting skew groups are:
[03/26 03:13:11     61s] skew_group clk/sdc with 25 clock sinks
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Constraint summary
[03/26 03:13:11     61s] ==================
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Transition constraints are active in the following delay corners:
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] slow_delay:setup.late
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Cap constraints are active in the following delay corners:
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] slow_delay:setup.late
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Transition constraint summary:
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] --------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] Delay corner                       Target (ns)    Num pins    Target source    Clock tree(s)
[03/26 03:13:11     61s] --------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] slow_delay:setup.late (primary)         -            -              -                -
[03/26 03:13:11     61s]                -                      0.100          27       explicit         all
[03/26 03:13:11     61s] --------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Capacitance constraint summary:
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] -------------------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] Delay corner                       Limit (pF)    Num nets    Target source                Clock tree(s)
[03/26 03:13:11     61s] -------------------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] slow_delay:setup.late (primary)        -            -                    -                      -
[03/26 03:13:11     61s]                -                     0.250          1        library_or_sdc_constraint    all
[03/26 03:13:11     61s] -------------------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Clock DAG hash initial state: 8791049866489005693 2660611157996866071
[03/26 03:13:11     61s] CTS services accumulated run-time stats initial state:
[03/26 03:13:11     61s]   delay calculator: calls=12467, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:11     61s]   legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:11     61s]   steiner router: calls=12463, total_wall_time=0.046s, mean_wall_time=0.004ms
[03/26 03:13:11     61s] Clock DAG stats initial state:
[03/26 03:13:11     61s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:11     61s]   sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:11     61s]   misc counts      : r=1, pp=0, mci=0
[03/26 03:13:11     61s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:11     61s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:11     61s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:13:11     61s] UM:*                                                                   InitialState
[03/26 03:13:11     61s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:13:11     61s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Layer information for route type default_route_type_leaf:
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] ----------------------------------------------------------------------
[03/26 03:13:11     61s] Layer      Preferred    Route    Res.          Cap.          RC
[03/26 03:13:11     61s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/26 03:13:11     61s] ----------------------------------------------------------------------
[03/26 03:13:11     61s] Metal1     N            H          3.605         0.129         0.466
[03/26 03:13:11     61s] Metal2     N            V          3.302         0.157         0.520
[03/26 03:13:11     61s] Metal3     Y            H          3.274         0.157         0.513
[03/26 03:13:11     61s] Metal4     Y            V          3.302         0.156         0.516
[03/26 03:13:11     61s] Metal5     N            H          3.274         0.157         0.514
[03/26 03:13:11     61s] Metal6     N            V          3.302         0.144         0.475
[03/26 03:13:11     61s] Metal7     N            H          0.695         0.238         0.165
[03/26 03:13:11     61s] Metal8     N            V          0.695         0.223         0.155
[03/26 03:13:11     61s] Metal9     N            H          0.291         0.410         0.119
[03/26 03:13:11     61s] Metal10    N            V          0.153         0.226         0.035
[03/26 03:13:11     61s] Metal11    N            H          0.095         0.658         0.063
[03/26 03:13:11     61s] ----------------------------------------------------------------------
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:13:11     61s] Unshielded; Mask Constraint: 0; Source: route_type.
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Layer information for route type default_route_type_nonleaf:
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] ----------------------------------------------------------------------
[03/26 03:13:11     61s] Layer      Preferred    Route    Res.          Cap.          RC
[03/26 03:13:11     61s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/26 03:13:11     61s] ----------------------------------------------------------------------
[03/26 03:13:11     61s] Metal1     N            H          3.995         0.158         0.633
[03/26 03:13:11     61s] Metal2     N            V          3.808         0.173         0.660
[03/26 03:13:11     61s] Metal3     Y            H          3.965         0.175         0.694
[03/26 03:13:11     61s] Metal4     Y            V          3.808         0.173         0.657
[03/26 03:13:11     61s] Metal5     N            H          3.965         0.175         0.694
[03/26 03:13:11     61s] Metal6     N            V          3.808         0.165         0.628
[03/26 03:13:11     61s] Metal7     N            H          1.187         0.394         0.467
[03/26 03:13:11     61s] Metal8     N            V          1.080         0.371         0.400
[03/26 03:13:11     61s] Metal9     N            H          0.444         0.833         0.370
[03/26 03:13:11     61s] Metal10    N            V          0.159         0.343         0.054
[03/26 03:13:11     61s] Metal11    N            H          0.095         1.114         0.106
[03/26 03:13:11     61s] ----------------------------------------------------------------------
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/26 03:13:11     61s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Layer information for route type default_route_type_nonleaf:
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] ----------------------------------------------------------------------
[03/26 03:13:11     61s] Layer      Preferred    Route    Res.          Cap.          RC
[03/26 03:13:11     61s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/26 03:13:11     61s] ----------------------------------------------------------------------
[03/26 03:13:11     61s] Metal1     N            H          3.605         0.129         0.466
[03/26 03:13:11     61s] Metal2     N            V          3.302         0.157         0.520
[03/26 03:13:11     61s] Metal3     Y            H          3.274         0.157         0.513
[03/26 03:13:11     61s] Metal4     Y            V          3.302         0.156         0.516
[03/26 03:13:11     61s] Metal5     N            H          3.274         0.157         0.514
[03/26 03:13:11     61s] Metal6     N            V          3.302         0.144         0.475
[03/26 03:13:11     61s] Metal7     N            H          0.695         0.238         0.165
[03/26 03:13:11     61s] Metal8     N            V          0.695         0.223         0.155
[03/26 03:13:11     61s] Metal9     N            H          0.291         0.410         0.119
[03/26 03:13:11     61s] Metal10    N            V          0.153         0.226         0.035
[03/26 03:13:11     61s] Metal11    N            H          0.095         0.658         0.063
[03/26 03:13:11     61s] ----------------------------------------------------------------------
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Via selection for estimated routes (rule default):
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] ------------------------------------------------------------------------
[03/26 03:13:11     61s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[03/26 03:13:11     61s] Range                            (Ohm)    (fF)     (fs)     Only
[03/26 03:13:11     61s] ------------------------------------------------------------------------
[03/26 03:13:11     61s] Metal1-Metal2      M2_M1_HV      8.000    0.011    0.087    false
[03/26 03:13:11     61s] Metal2-Metal3      M3_M2_VH      8.000    0.009    0.072    false
[03/26 03:13:11     61s] Metal3-Metal4      M4_M3_HV      8.000    0.009    0.072    false
[03/26 03:13:11     61s] Metal4-Metal5      M5_M4_VH      8.000    0.009    0.072    false
[03/26 03:13:11     61s] Metal5-Metal6      M6_M5_HV      8.000    0.009    0.068    false
[03/26 03:13:11     61s] Metal6-Metal7      M7_M6_VH      2.000    0.011    0.022    false
[03/26 03:13:11     61s] Metal7-Metal8      M8_M7_HV      2.000    0.013    0.027    false
[03/26 03:13:11     61s] Metal8-Metal9      M9_M8_VH      0.530    0.017    0.009    false
[03/26 03:13:11     61s] Metal9-Metal10     M10_M9_HV     0.530    0.058    0.031    false
[03/26 03:13:11     61s] Metal10-Metal11    M11_M10_VH    0.060    0.028    0.002    false
[03/26 03:13:11     61s] ------------------------------------------------------------------------
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] No ideal or dont_touch nets found in the clock tree
[03/26 03:13:11     61s] No dont_touch hnets found in the clock tree
[03/26 03:13:11     61s] No dont_touch hpins found in the clock network.
[03/26 03:13:11     61s] Checking for illegal sizes of clock logic instances...
[03/26 03:13:11     61s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Filtering reasons for cell type: inverter
[03/26 03:13:11     61s] =========================================
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] --------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] Clock trees    Power domain    Reason                         Library cells
[03/26 03:13:11     61s] --------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[03/26 03:13:11     61s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[03/26 03:13:11     61s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[03/26 03:13:11     61s] --------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/26 03:13:11     61s] CCOpt configuration status: all checks passed.
[03/26 03:13:11     61s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/26 03:13:11     61s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/26 03:13:11     61s]   No exclusion drivers are needed.
[03/26 03:13:11     61s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/26 03:13:11     61s] Antenna diode management...
[03/26 03:13:11     61s]   Found 0 antenna diodes in the clock trees.
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s] Antenna diode management done.
[03/26 03:13:11     61s] Adding driver cells for primary IOs...
[03/26 03:13:11     61s] Adding driver cells for primary IOs done.
[03/26 03:13:11     61s] Adding driver cells for primary IOs...
[03/26 03:13:11     61s] Adding driver cells for primary IOs done.
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] ----------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] CCOpt reported the following when adding drivers below input ports and above output ports     
[03/26 03:13:11     61s] ----------------------------------------------------------------------------------------------
[03/26 03:13:11     61s]   (empty table)
[03/26 03:13:11     61s] ----------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Adding driver cell for primary IO roots...
[03/26 03:13:11     61s] Adding driver cell for primary IO roots done.
[03/26 03:13:11     61s] Maximizing clock DAG abstraction...
[03/26 03:13:11     61s]   Removing clock DAG drivers
[03/26 03:13:11     61s] Maximizing clock DAG abstraction done.
[03/26 03:13:11     61s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/26 03:13:11     61s] Synthesizing clock trees...
[03/26 03:13:11     61s]   Preparing To Balance...
[03/26 03:13:11     61s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/26 03:13:11     61s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3492.0M, EPOCH TIME: 1742973191.457711
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3492.0M, EPOCH TIME: 1742973191.458575
[03/26 03:13:11     61s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s]   Leaving CCOpt scope - Initializing placement interface...
[03/26 03:13:11     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:3492.0M, EPOCH TIME: 1742973191.458726
[03/26 03:13:11     61s] Processing tracks to init pin-track alignment.
[03/26 03:13:11     61s] z: 2, totalTracks: 1
[03/26 03:13:11     61s] z: 4, totalTracks: 1
[03/26 03:13:11     61s] z: 6, totalTracks: 1
[03/26 03:13:11     61s] z: 8, totalTracks: 1
[03/26 03:13:11     61s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:11     61s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3492.0M, EPOCH TIME: 1742973191.460252
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:11     61s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:11     61s] OPERPROF:     Starting CMU at level 3, MEM:3492.0M, EPOCH TIME: 1742973191.475040
[03/26 03:13:11     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3492.0M, EPOCH TIME: 1742973191.475248
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:13:11     61s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:3492.0M, EPOCH TIME: 1742973191.475323
[03/26 03:13:11     61s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3492.0M, EPOCH TIME: 1742973191.475350
[03/26 03:13:11     61s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3492.0M, EPOCH TIME: 1742973191.475439
[03/26 03:13:11     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3492.0MB).
[03/26 03:13:11     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:3492.0M, EPOCH TIME: 1742973191.475519
[03/26 03:13:11     61s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s]   Merging duplicate siblings in DAG...
[03/26 03:13:11     61s]     Clock DAG hash before merging: 8791049866489005693 2660611157996866071
[03/26 03:13:11     61s]     CTS services accumulated run-time stats before merging:
[03/26 03:13:11     61s]       delay calculator: calls=12467, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:11     61s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:11     61s]       steiner router: calls=12463, total_wall_time=0.046s, mean_wall_time=0.004ms
[03/26 03:13:11     61s]     Clock DAG stats before merging:
[03/26 03:13:11     61s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:11     61s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:11     61s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:11     61s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:11     61s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:11     61s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:13:11     61s] UM:*                                                                   before merging
[03/26 03:13:11     61s]     Resynthesising clock tree into netlist...
[03/26 03:13:11     61s]       Reset timing graph...
[03/26 03:13:11     61s] Ignoring AAE DB Resetting ...
[03/26 03:13:11     61s]       Reset timing graph done.
[03/26 03:13:11     61s]     Resynthesising clock tree into netlist done.
[03/26 03:13:11     61s]     Merging duplicate clock dag driver clones in DAG...
[03/26 03:13:11     61s]     Merging duplicate clock dag driver clones in DAG done.
[03/26 03:13:11     61s]     
[03/26 03:13:11     61s]     Disconnecting clock tree from netlist...
[03/26 03:13:11     61s]     Disconnecting clock tree from netlist done.
[03/26 03:13:11     61s]   Merging duplicate siblings in DAG done.
[03/26 03:13:11     61s]   Applying movement limits...
[03/26 03:13:11     61s]   Applying movement limits done.
[03/26 03:13:11     61s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:13:11     61s]   CCOpt::Phase::Construction...
[03/26 03:13:11     61s]   Stage::Clustering...
[03/26 03:13:11     61s]   Clustering...
[03/26 03:13:11     61s]     Clock DAG hash before 'Clustering': 8791049866489005693 2660611157996866071
[03/26 03:13:11     61s]     CTS services accumulated run-time stats before 'Clustering':
[03/26 03:13:11     61s]       delay calculator: calls=12467, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:11     61s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:11     61s]       steiner router: calls=12463, total_wall_time=0.046s, mean_wall_time=0.004ms
[03/26 03:13:11     61s]     Initialize for clustering...
[03/26 03:13:11     61s]     Clock DAG hash before clustering: 8791049866489005693 2660611157996866071
[03/26 03:13:11     61s]     CTS services accumulated run-time stats before clustering:
[03/26 03:13:11     61s]       delay calculator: calls=12467, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:11     61s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:11     61s]       steiner router: calls=12463, total_wall_time=0.046s, mean_wall_time=0.004ms
[03/26 03:13:11     61s]     Clock DAG stats before clustering:
[03/26 03:13:11     61s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:11     61s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:11     61s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:11     61s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:11     61s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:11     61s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:13:11     61s] UM:*                                                                   before clustering
[03/26 03:13:11     61s]     Computing max distances from locked parents...
[03/26 03:13:11     61s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/26 03:13:11     61s]     Computing max distances from locked parents done.
[03/26 03:13:11     61s]     Preplacing multi-input logics...
[03/26 03:13:11     61s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s]     Computing optimal clock node locations...
[03/26 03:13:11     61s]     : End AAE Lib Interpolated Model. (MEM=2828.703125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:11     61s] ...20% ...40% ...60% ...80% ...100% 
[03/26 03:13:11     61s]     Optimal path computation stats:
[03/26 03:13:11     61s]       Successful          : 0
[03/26 03:13:11     61s]       Unsuccessful        : 0
[03/26 03:13:11     61s]       Immovable           : 1
[03/26 03:13:11     61s]       lockedParentLocation: 0
[03/26 03:13:11     61s]       Region hash         : e4d0d11cb7a6f7ec
[03/26 03:13:11     61s]     Unsuccessful details:
[03/26 03:13:11     61s]     
[03/26 03:13:11     61s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s]     Bottom-up phase...
[03/26 03:13:11     61s]     Clustering bottom-up starting from leaves...
[03/26 03:13:11     61s]       Clustering clock_tree clk...
[03/26 03:13:11     61s]       Clustering clock_tree clk done.
[03/26 03:13:11     61s]     Clustering bottom-up starting from leaves done.
[03/26 03:13:11     61s]     Rebuilding the clock tree after clustering...
[03/26 03:13:11     61s]     Rebuilding the clock tree after clustering done.
[03/26 03:13:11     61s]     Clock DAG hash after bottom-up phase: 8791049866489005693 2660611157996866071
[03/26 03:13:11     61s]     CTS services accumulated run-time stats after bottom-up phase:
[03/26 03:13:11     61s]       delay calculator: calls=12468, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:11     61s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:11     61s]       steiner router: calls=12464, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:11     61s]     Clock DAG stats after bottom-up phase:
[03/26 03:13:11     61s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:11     61s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:11     61s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:11     61s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:11     61s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:11     61s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:13:11     61s] UM:*                                                                   after bottom-up phase
[03/26 03:13:11     61s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s]     Legalizing clock trees...
[03/26 03:13:11     61s]     Resynthesising clock tree into netlist...
[03/26 03:13:11     61s]       Reset timing graph...
[03/26 03:13:11     61s] Ignoring AAE DB Resetting ...
[03/26 03:13:11     61s]       Reset timing graph done.
[03/26 03:13:11     61s]     Resynthesising clock tree into netlist done.
[03/26 03:13:11     61s]     Commiting net attributes....
[03/26 03:13:11     61s]     Commiting net attributes. done.
[03/26 03:13:11     61s]     Leaving CCOpt scope - ClockRefiner...
[03/26 03:13:11     61s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3492.0M, EPOCH TIME: 1742973191.578716
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3492.0M, EPOCH TIME: 1742973191.579577
[03/26 03:13:11     61s]     Assigned high priority to 0 instances.
[03/26 03:13:11     61s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[03/26 03:13:11     61s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[03/26 03:13:11     61s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3492.0M, EPOCH TIME: 1742973191.590219
[03/26 03:13:11     61s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3492.0M, EPOCH TIME: 1742973191.590275
[03/26 03:13:11     61s] Processing tracks to init pin-track alignment.
[03/26 03:13:11     61s] z: 2, totalTracks: 1
[03/26 03:13:11     61s] z: 4, totalTracks: 1
[03/26 03:13:11     61s] z: 6, totalTracks: 1
[03/26 03:13:11     61s] z: 8, totalTracks: 1
[03/26 03:13:11     61s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:11     61s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3492.0M, EPOCH TIME: 1742973191.591809
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:11     61s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:11     61s] OPERPROF:       Starting CMU at level 4, MEM:3492.0M, EPOCH TIME: 1742973191.606666
[03/26 03:13:11     61s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3492.0M, EPOCH TIME: 1742973191.606910
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:13:11     61s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.015, REAL:0.015, MEM:3492.0M, EPOCH TIME: 1742973191.606991
[03/26 03:13:11     61s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3492.0M, EPOCH TIME: 1742973191.607018
[03/26 03:13:11     61s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3492.0M, EPOCH TIME: 1742973191.607069
[03/26 03:13:11     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3492.0MB).
[03/26 03:13:11     61s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.017, REAL:0.017, MEM:3492.0M, EPOCH TIME: 1742973191.607144
[03/26 03:13:11     61s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.017, REAL:0.017, MEM:3492.0M, EPOCH TIME: 1742973191.607165
[03/26 03:13:11     61s] TDRefine: refinePlace mode is spiral
[03/26 03:13:11     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.9
[03/26 03:13:11     61s] OPERPROF: Starting Refine-Place at level 1, MEM:3492.0M, EPOCH TIME: 1742973191.607234
[03/26 03:13:11     61s] *** Starting refinePlace (0:01:01 mem=3492.0M) ***
[03/26 03:13:11     61s] Total net bbox length = 5.171e+02 (2.576e+02 2.595e+02) (ext = 2.862e+02)
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:11     61s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:11     61s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:11     61s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3492.0M, EPOCH TIME: 1742973191.607563
[03/26 03:13:11     61s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3492.0M, EPOCH TIME: 1742973191.607610
[03/26 03:13:11     61s] Set min layer with default ( 2 )
[03/26 03:13:11     61s] Set max layer with default ( 127 )
[03/26 03:13:11     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:11     61s] Min route layer (adjusted) = 2
[03/26 03:13:11     61s] Max route layer (adjusted) = 11
[03/26 03:13:11     61s] Set min layer with default ( 2 )
[03/26 03:13:11     61s] Set max layer with default ( 127 )
[03/26 03:13:11     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:11     61s] Min route layer (adjusted) = 2
[03/26 03:13:11     61s] Max route layer (adjusted) = 11
[03/26 03:13:11     61s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3492.0M, EPOCH TIME: 1742973191.610231
[03/26 03:13:11     61s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3492.0M, EPOCH TIME: 1742973191.610289
[03/26 03:13:11     61s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3492.0M, EPOCH TIME: 1742973191.610314
[03/26 03:13:11     61s] Starting refinePlace ...
[03/26 03:13:11     61s] Set min layer with default ( 2 )
[03/26 03:13:11     61s] Set max layer with default ( 127 )
[03/26 03:13:11     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:11     61s] Min route layer (adjusted) = 2
[03/26 03:13:11     61s] Max route layer (adjusted) = 11
[03/26 03:13:11     61s] One DDP V2 for no tweak run.
[03/26 03:13:11     61s] Set min layer with default ( 2 )
[03/26 03:13:11     61s] Set max layer with default ( 127 )
[03/26 03:13:11     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:11     61s] Min route layer (adjusted) = 2
[03/26 03:13:11     61s] Max route layer (adjusted) = 11
[03/26 03:13:11     61s] DDP initSite1 nrRow 9 nrJob 9
[03/26 03:13:11     61s] DDP markSite nrRow 9 nrJob 9
[03/26 03:13:11     61s] ** Cut row section cpu time 0:00:00.0.
[03/26 03:13:11     61s]  ** Cut row section real time 0:00:00.0.
[03/26 03:13:11     61s]    Spread Effort: high, standalone mode, useDDP on.
[03/26 03:13:11     61s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3492.0MB) @(0:01:01 - 0:01:01).
[03/26 03:13:11     61s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:11     61s] wireLenOptFixPriorityInst 25 inst fixed
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s]  Info: 0 filler has been deleted!
[03/26 03:13:11     61s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:13:11     61s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:11     61s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:11     61s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3476.0MB) @(0:01:01 - 0:01:01).
[03/26 03:13:11     61s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:11     61s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:11     61s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3476.0MB
[03/26 03:13:11     61s] Statistics of distance of Instance movement in refine placement:
[03/26 03:13:11     61s]   maximum (X+Y) =         0.00 um
[03/26 03:13:11     61s]   mean    (X+Y) =         0.00 um
[03/26 03:13:11     61s] Summary Report:
[03/26 03:13:11     61s] Instances move: 0 (out of 34 movable)
[03/26 03:13:11     61s] Instances flipped: 0
[03/26 03:13:11     61s] Mean displacement: 0.00 um
[03/26 03:13:11     61s] Max displacement: 0.00 um 
[03/26 03:13:11     61s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:13:11     61s] Total instances moved : 0
[03/26 03:13:11     61s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.010, REAL:0.009, MEM:3476.0M, EPOCH TIME: 1742973191.619081
[03/26 03:13:11     61s] Total net bbox length = 5.171e+02 (2.576e+02 2.595e+02) (ext = 2.862e+02)
[03/26 03:13:11     61s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3476.0MB
[03/26 03:13:11     61s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3476.0MB) @(0:01:01 - 0:01:01).
[03/26 03:13:11     61s] *** Finished refinePlace (0:01:01 mem=3476.0M) ***
[03/26 03:13:11     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.9
[03/26 03:13:11     61s] OPERPROF: Finished Refine-Place at level 1, CPU:0.013, REAL:0.012, MEM:3476.0M, EPOCH TIME: 1742973191.619277
[03/26 03:13:11     61s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3476.0M, EPOCH TIME: 1742973191.619322
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3476.0M, EPOCH TIME: 1742973191.620146
[03/26 03:13:11     61s]     ClockRefiner summary
[03/26 03:13:11     61s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:13:11     61s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[03/26 03:13:11     61s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:13:11     61s]     Revert refine place priority changes on 0 instances.
[03/26 03:13:11     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:3476.0M, EPOCH TIME: 1742973191.630247
[03/26 03:13:11     61s] Processing tracks to init pin-track alignment.
[03/26 03:13:11     61s] z: 2, totalTracks: 1
[03/26 03:13:11     61s] z: 4, totalTracks: 1
[03/26 03:13:11     61s] z: 6, totalTracks: 1
[03/26 03:13:11     61s] z: 8, totalTracks: 1
[03/26 03:13:11     61s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:11     61s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3476.0M, EPOCH TIME: 1742973191.632084
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:11     61s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:11     61s] OPERPROF:     Starting CMU at level 3, MEM:3476.0M, EPOCH TIME: 1742973191.647034
[03/26 03:13:11     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3476.0M, EPOCH TIME: 1742973191.647265
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:13:11     61s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:3476.0M, EPOCH TIME: 1742973191.647333
[03/26 03:13:11     61s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3476.0M, EPOCH TIME: 1742973191.647358
[03/26 03:13:11     61s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3476.0M, EPOCH TIME: 1742973191.647398
[03/26 03:13:11     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3476.0MB).
[03/26 03:13:11     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:3476.0M, EPOCH TIME: 1742973191.647473
[03/26 03:13:11     61s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:13:11     61s]     Disconnecting clock tree from netlist...
[03/26 03:13:11     61s]     Disconnecting clock tree from netlist done.
[03/26 03:13:11     61s]     Leaving CCOpt scope - Cleaning up placement interface...
[03/26 03:13:11     61s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3476.0M, EPOCH TIME: 1742973191.647722
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3476.0M, EPOCH TIME: 1742973191.648509
[03/26 03:13:11     61s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s]     Leaving CCOpt scope - Initializing placement interface...
[03/26 03:13:11     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:3476.0M, EPOCH TIME: 1742973191.648631
[03/26 03:13:11     61s] Processing tracks to init pin-track alignment.
[03/26 03:13:11     61s] z: 2, totalTracks: 1
[03/26 03:13:11     61s] z: 4, totalTracks: 1
[03/26 03:13:11     61s] z: 6, totalTracks: 1
[03/26 03:13:11     61s] z: 8, totalTracks: 1
[03/26 03:13:11     61s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:11     61s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3476.0M, EPOCH TIME: 1742973191.650031
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:11     61s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:11     61s] OPERPROF:     Starting CMU at level 3, MEM:3476.0M, EPOCH TIME: 1742973191.664697
[03/26 03:13:11     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3476.0M, EPOCH TIME: 1742973191.664885
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:13:11     61s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:3476.0M, EPOCH TIME: 1742973191.664959
[03/26 03:13:11     61s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3476.0M, EPOCH TIME: 1742973191.664983
[03/26 03:13:11     61s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3476.0M, EPOCH TIME: 1742973191.665991
[03/26 03:13:11     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3476.0MB).
[03/26 03:13:11     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:3476.0M, EPOCH TIME: 1742973191.666071
[03/26 03:13:11     61s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s]     Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:13:11     61s] End AAE Lib Interpolated Model. (MEM=2828.945312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:11     61s]     Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s]     
[03/26 03:13:11     61s]     Clock tree legalization - Histogram:
[03/26 03:13:11     61s]     ====================================
[03/26 03:13:11     61s]     
[03/26 03:13:11     61s]     --------------------------------
[03/26 03:13:11     61s]     Movement (um)    Number of cells
[03/26 03:13:11     61s]     --------------------------------
[03/26 03:13:11     61s]       (empty table)
[03/26 03:13:11     61s]     --------------------------------
[03/26 03:13:11     61s]     
[03/26 03:13:11     61s]     
[03/26 03:13:11     61s]     Clock tree legalization - There are no Movements:
[03/26 03:13:11     61s]     =================================================
[03/26 03:13:11     61s]     
[03/26 03:13:11     61s]     ---------------------------------------------
[03/26 03:13:11     61s]     Movement (um)    Desired     Achieved    Node
[03/26 03:13:11     61s]                      location    location    
[03/26 03:13:11     61s]     ---------------------------------------------
[03/26 03:13:11     61s]       (empty table)
[03/26 03:13:11     61s]     ---------------------------------------------
[03/26 03:13:11     61s]     
[03/26 03:13:11     61s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:13:11     61s]     Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:13:11     61s]     Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s]     Clock DAG hash after 'Clustering': 8791049866489005693 2660611157996866071
[03/26 03:13:11     61s]     CTS services accumulated run-time stats after 'Clustering':
[03/26 03:13:11     61s]       delay calculator: calls=12470, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:11     61s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:11     61s]       steiner router: calls=12466, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:11     61s]     Clock DAG stats after 'Clustering':
[03/26 03:13:11     61s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:11     61s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:11     61s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:11     61s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:11     61s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:11     61s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:11     61s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:11     61s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
[03/26 03:13:11     61s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:11     61s]     Clock DAG net violations after 'Clustering': none
[03/26 03:13:11     61s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/26 03:13:11     61s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:11     61s]     Primary reporting skew groups after 'Clustering':
[03/26 03:13:11     61s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:11     61s]           min path sink: t2_reg[0]/CK
[03/26 03:13:11     61s]           max path sink: sum_reg[6]/CK
[03/26 03:13:11     61s]     Skew group summary after 'Clustering':
[03/26 03:13:11     61s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:11     61s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:11     61s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   Post-Clustering Statistics Report
[03/26 03:13:11     61s]   =================================
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   Fanout Statistics:
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   ----------------------------------------------------------------------------
[03/26 03:13:11     61s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/26 03:13:11     61s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/26 03:13:11     61s]   ----------------------------------------------------------------------------
[03/26 03:13:11     61s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[03/26 03:13:11     61s]   Leaf          1      25.000      25        25        0.000      {1 <= 26}
[03/26 03:13:11     61s]   ----------------------------------------------------------------------------
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   Clustering Failure Statistics:
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   --------------------------------
[03/26 03:13:11     61s]   Net Type    Clusters    Clusters
[03/26 03:13:11     61s]               Tried       Failed
[03/26 03:13:11     61s]   --------------------------------
[03/26 03:13:11     61s]     (empty table)
[03/26 03:13:11     61s]   --------------------------------
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   Clustering Partition Statistics:
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   ----------------------------------------------------------------------------------
[03/26 03:13:11     61s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[03/26 03:13:11     61s]               Fraction    Fraction    Count        Size    Size    Size    Size
[03/26 03:13:11     61s]   ----------------------------------------------------------------------------------
[03/26 03:13:11     61s]     (empty table)
[03/26 03:13:11     61s]   ----------------------------------------------------------------------------------
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   Longest 5 runtime clustering solutions:
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   ----------------------------------------------------------------------------
[03/26 03:13:11     61s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[03/26 03:13:11     61s]   ----------------------------------------------------------------------------
[03/26 03:13:11     61s]   2179.159       25         0                  1          clk           clk
[03/26 03:13:11     61s]   ----------------------------------------------------------------------------
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   Bottom-up runtime statistics:
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   -----------------------------------------------------
[03/26 03:13:11     61s]   Mean        Min         Max         Std. Dev    Count
[03/26 03:13:11     61s]   -----------------------------------------------------
[03/26 03:13:11     61s]   2179.159    2179.159    2179.159     0.000         1
[03/26 03:13:11     61s]   -----------------------------------------------------
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   
[03/26 03:13:11     61s]   Looking for fanout violations...
[03/26 03:13:11     61s]   Looking for fanout violations done.
[03/26 03:13:11     61s]   CongRepair After Initial Clustering...
[03/26 03:13:11     61s]   Reset timing graph...
[03/26 03:13:11     61s] Ignoring AAE DB Resetting ...
[03/26 03:13:11     61s]   Reset timing graph done.
[03/26 03:13:11     61s]   Leaving CCOpt scope - Early Global Route...
[03/26 03:13:11     61s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3476.0M, EPOCH TIME: 1742973191.669438
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] Cell adder LLGs are deleted
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] # Resetting pin-track-align track data.
[03/26 03:13:11     61s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3476.0M, EPOCH TIME: 1742973191.670121
[03/26 03:13:11     61s]   Clock implementation routing...
[03/26 03:13:11     61s] Net route status summary:
[03/26 03:13:11     61s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:11     61s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:11     61s]     Routing using eGR only...
[03/26 03:13:11     61s]       Early Global Route - eGR only step...
[03/26 03:13:11     61s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[03/26 03:13:11     61s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[03/26 03:13:11     61s] (ccopt eGR): Start to route 1 all nets
[03/26 03:13:11     61s] (I)      Running eGR regular flow
[03/26 03:13:11     61s] Running assign ptn pin
[03/26 03:13:11     61s] Running config msv constraints
[03/26 03:13:11     61s] Running pre-eGR process
[03/26 03:13:11     61s] [PSP]    Started Early Global Route ( Curr Mem: 3.30 MB )
[03/26 03:13:11     61s] (I)      Initializing eGR engine (clean)
[03/26 03:13:11     61s] Set min layer with default ( 2 )
[03/26 03:13:11     61s] Set max layer with default ( 127 )
[03/26 03:13:11     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:11     61s] Min route layer (adjusted) = 2
[03/26 03:13:11     61s] Max route layer (adjusted) = 11
[03/26 03:13:11     61s] (I)      clean place blk overflow:
[03/26 03:13:11     61s] (I)      H : enabled 1.00 0
[03/26 03:13:11     61s] (I)      V : enabled 1.00 0
[03/26 03:13:11     61s] (I)      Initializing eGR engine (clean)
[03/26 03:13:11     61s] Set min layer with default ( 2 )
[03/26 03:13:11     61s] Set max layer with default ( 127 )
[03/26 03:13:11     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:11     61s] Min route layer (adjusted) = 2
[03/26 03:13:11     61s] Max route layer (adjusted) = 11
[03/26 03:13:11     61s] (I)      clean place blk overflow:
[03/26 03:13:11     61s] (I)      H : enabled 1.00 0
[03/26 03:13:11     61s] (I)      V : enabled 1.00 0
[03/26 03:13:11     61s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.30 MB )
[03/26 03:13:11     61s] (I)      Running eGR Cong Clean flow
[03/26 03:13:11     61s] (I)      # wire layers (front) : 12
[03/26 03:13:11     61s] (I)      # wire layers (back)  : 0
[03/26 03:13:11     61s] (I)      min wire layer : 1
[03/26 03:13:11     61s] (I)      max wire layer : 11
[03/26 03:13:11     61s] (I)      # cut layers (front) : 11
[03/26 03:13:11     61s] (I)      # cut layers (back)  : 0
[03/26 03:13:11     61s] (I)      min cut layer : 1
[03/26 03:13:11     61s] (I)      max cut layer : 10
[03/26 03:13:11     61s] (I)      ================================ Layers ================================
[03/26 03:13:11     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:11     61s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:13:11     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:11     61s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:13:11     61s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:11     61s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:11     61s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:11     61s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:11     61s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:11     61s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:11     61s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:11     61s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:11     61s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:13:11     61s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:13:11     61s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:11     61s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:13:11     61s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:13:11     61s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:13:11     61s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:11     61s] (I)      Started Import and model ( Curr Mem: 3.30 MB )
[03/26 03:13:11     61s] (I)      == Non-default Options ==
[03/26 03:13:11     61s] (I)      Clean congestion better                            : true
[03/26 03:13:11     61s] (I)      Estimate vias on DPT layer                         : true
[03/26 03:13:11     61s] (I)      Rerouting rounds                                   : 10
[03/26 03:13:11     61s] (I)      Clean congestion layer assignment rounds           : 3
[03/26 03:13:11     61s] (I)      Layer constraints as soft constraints              : true
[03/26 03:13:11     61s] (I)      Soft top layer                                     : true
[03/26 03:13:11     61s] (I)      Skip prospective layer relax nets                  : true
[03/26 03:13:11     61s] (I)      Better NDR handling                                : true
[03/26 03:13:11     61s] (I)      Improved NDR modeling in LA                        : true
[03/26 03:13:11     61s] (I)      Routing cost fix for NDR handling                  : true
[03/26 03:13:11     61s] (I)      Block tracks for preroutes                         : true
[03/26 03:13:11     61s] (I)      Assign IRoute by net group key                     : true
[03/26 03:13:11     61s] (I)      Block unroutable channels                          : true
[03/26 03:13:11     61s] (I)      Block unroutable channels 3D                       : true
[03/26 03:13:11     61s] (I)      Bound layer relaxed segment wl                     : true
[03/26 03:13:11     61s] (I)      Blocked pin reach length threshold                 : 2
[03/26 03:13:11     61s] (I)      Check blockage within NDR space in TA              : true
[03/26 03:13:11     61s] (I)      Skip must join for term with via pillar            : true
[03/26 03:13:11     61s] (I)      Model find APA for IO pin                          : true
[03/26 03:13:11     61s] (I)      On pin location for off pin term                   : true
[03/26 03:13:11     61s] (I)      Handle EOL spacing                                 : true
[03/26 03:13:11     61s] (I)      Merge PG vias by gap                               : true
[03/26 03:13:11     61s] (I)      Maximum routing layer                              : 11
[03/26 03:13:11     61s] (I)      Top routing layer                                  : 11
[03/26 03:13:11     61s] (I)      Ignore routing layer                               : true
[03/26 03:13:11     61s] (I)      Route selected nets only                           : true
[03/26 03:13:11     61s] (I)      Refine MST                                         : true
[03/26 03:13:11     61s] (I)      Honor PRL                                          : true
[03/26 03:13:11     61s] (I)      Strong congestion aware                            : true
[03/26 03:13:11     61s] (I)      Improved initial location for IRoutes              : true
[03/26 03:13:11     61s] (I)      Multi panel TA                                     : true
[03/26 03:13:11     61s] (I)      Penalize wire overlap                              : true
[03/26 03:13:11     61s] (I)      Expand small instance blockage                     : true
[03/26 03:13:11     61s] (I)      Reduce via in TA                                   : true
[03/26 03:13:11     61s] (I)      SS-aware routing                                   : true
[03/26 03:13:11     61s] (I)      Improve tree edge sharing                          : true
[03/26 03:13:11     61s] (I)      Improve 2D via estimation                          : true
[03/26 03:13:11     61s] (I)      Refine Steiner tree                                : true
[03/26 03:13:11     61s] (I)      Build spine tree                                   : true
[03/26 03:13:11     61s] (I)      Model pass through capacity                        : true
[03/26 03:13:11     61s] (I)      Extend blockages by a half GCell                   : true
[03/26 03:13:11     61s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[03/26 03:13:11     61s] (I)      Consider pin shapes                                : true
[03/26 03:13:11     61s] (I)      Consider pin shapes for all nodes                  : true
[03/26 03:13:11     61s] (I)      Consider NR APA                                    : true
[03/26 03:13:11     61s] (I)      Consider IO pin shape                              : true
[03/26 03:13:11     61s] (I)      Fix pin connection bug                             : true
[03/26 03:13:11     61s] (I)      Consider layer RC for local wires                  : true
[03/26 03:13:11     61s] (I)      Honor layer constraint                             : true
[03/26 03:13:11     61s] (I)      Route to clock mesh pin                            : true
[03/26 03:13:11     61s] (I)      LA-aware pin escape length                         : 2
[03/26 03:13:11     61s] (I)      Connect multiple ports                             : true
[03/26 03:13:11     61s] (I)      Split for must join                                : true
[03/26 03:13:11     61s] (I)      Number of threads                                  : 1
[03/26 03:13:11     61s] (I)      Routing effort level                               : 10000
[03/26 03:13:11     61s] (I)      Prefer layer length threshold                      : 8
[03/26 03:13:11     61s] (I)      Overflow penalty cost                              : 10
[03/26 03:13:11     61s] (I)      A-star cost                                        : 0.300000
[03/26 03:13:11     61s] (I)      Misalignment cost                                  : 10.000000
[03/26 03:13:11     61s] (I)      Threshold for short IRoute                         : 6
[03/26 03:13:11     61s] (I)      Via cost during post routing                       : 1.000000
[03/26 03:13:11     61s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/26 03:13:11     61s] (I)      Source-to-sink ratio                               : 0.300000
[03/26 03:13:11     61s] (I)      Scenic ratio bound                                 : 3.000000
[03/26 03:13:11     61s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/26 03:13:11     61s] (I)      Net layer relax scenic ratio                       : 1.250000
[03/26 03:13:11     61s] (I)      Layer demotion scenic scale                        : 1.000000
[03/26 03:13:11     61s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/26 03:13:11     61s] (I)      PG-aware similar topology routing                  : true
[03/26 03:13:11     61s] (I)      Maze routing via cost fix                          : true
[03/26 03:13:11     61s] (I)      Apply PRL on PG terms                              : true
[03/26 03:13:11     61s] (I)      Apply PRL on obs objects                           : true
[03/26 03:13:11     61s] (I)      Handle range-type spacing rules                    : true
[03/26 03:13:11     61s] (I)      PG gap threshold multiplier                        : 10.000000
[03/26 03:13:11     61s] (I)      Parallel spacing query fix                         : true
[03/26 03:13:11     61s] (I)      Force source to root IR                            : true
[03/26 03:13:11     61s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/26 03:13:11     61s] (I)      Multi-pass Schedule                                : {{} {} {}}
[03/26 03:13:11     61s] (I)      Route tie net to shape                             : auto
[03/26 03:13:11     61s] (I)      Do not relax to DPT layer                          : true
[03/26 03:13:11     61s] (I)      No DPT in post routing                             : true
[03/26 03:13:11     61s] (I)      Modeling PG via merging fix                        : true
[03/26 03:13:11     61s] (I)      Shield aware TA                                    : true
[03/26 03:13:11     61s] (I)      Strong shield aware TA                             : true
[03/26 03:13:11     61s] (I)      Overflow calculation fix in LA                     : true
[03/26 03:13:11     61s] (I)      Post routing fix                                   : true
[03/26 03:13:11     61s] (I)      Strong post routing                                : true
[03/26 03:13:11     61s] (I)      Violation on path threshold                        : 1
[03/26 03:13:11     61s] (I)      Pass through capacity modeling                     : true
[03/26 03:13:11     61s] (I)      Read layer and via RC                              : true
[03/26 03:13:11     61s] (I)      Select the non-relaxed segments in post routing stage : true
[03/26 03:13:11     61s] (I)      Select term pin box for io pin                     : true
[03/26 03:13:11     61s] (I)      Penalize NDR sharing                               : true
[03/26 03:13:11     61s] (I)      Enable special modeling                            : false
[03/26 03:13:11     61s] (I)      Keep fixed segments                                : true
[03/26 03:13:11     61s] (I)      Reorder net groups by key                          : true
[03/26 03:13:11     61s] (I)      Increase net scenic ratio                          : true
[03/26 03:13:11     61s] (I)      Method to set GCell size                           : row
[03/26 03:13:11     61s] (I)      Connect multiple ports and must join fix           : true
[03/26 03:13:11     61s] (I)      Avoid high resistance layers                       : true
[03/26 03:13:11     61s] (I)      Segment length threshold                           : 1
[03/26 03:13:11     61s] (I)      Model find APA for IO pin fix                      : true
[03/26 03:13:11     61s] (I)      Avoid connecting non-metal layers                  : true
[03/26 03:13:11     61s] (I)      Use track pitch for NDR                            : true
[03/26 03:13:11     61s] (I)      Decide max and min layer to relax with layer difference : true
[03/26 03:13:11     61s] (I)      Handle non-default track width                     : false
[03/26 03:13:11     61s] (I)      Block unroutable channels fix                      : true
[03/26 03:13:11     61s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:13:11     61s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:13:11     61s] (I)      ============== Pin Summary ==============
[03/26 03:13:11     61s] (I)      +-------+--------+---------+------------+
[03/26 03:13:11     61s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:13:11     61s] (I)      +-------+--------+---------+------------+
[03/26 03:13:11     61s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:13:11     61s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:13:11     61s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:13:11     61s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      +-------+--------+---------+------------+
[03/26 03:13:11     61s] (I)      Custom ignore net properties:
[03/26 03:13:11     61s] (I)      1 : NotLegal
[03/26 03:13:11     61s] (I)      2 : NotSelected
[03/26 03:13:11     61s] (I)      Default ignore net properties:
[03/26 03:13:11     61s] (I)      1 : Special
[03/26 03:13:11     61s] (I)      2 : Analog
[03/26 03:13:11     61s] (I)      3 : Fixed
[03/26 03:13:11     61s] (I)      4 : Skipped
[03/26 03:13:11     61s] (I)      5 : MixedSignal
[03/26 03:13:11     61s] (I)      Prerouted net properties:
[03/26 03:13:11     61s] (I)      1 : NotLegal
[03/26 03:13:11     61s] (I)      2 : Special
[03/26 03:13:11     61s] (I)      3 : Analog
[03/26 03:13:11     61s] (I)      4 : Fixed
[03/26 03:13:11     61s] (I)      5 : Skipped
[03/26 03:13:11     61s] (I)      6 : MixedSignal
[03/26 03:13:11     61s] [NR-eGR] Early global route reroute 1 out of 57 routable nets
[03/26 03:13:11     61s] (I)      Use row-based GCell size
[03/26 03:13:11     61s] (I)      Use row-based GCell align
[03/26 03:13:11     61s] (I)      layer 0 area = 80000
[03/26 03:13:11     61s] (I)      layer 1 area = 80000
[03/26 03:13:11     61s] (I)      layer 2 area = 80000
[03/26 03:13:11     61s] (I)      layer 3 area = 80000
[03/26 03:13:11     61s] (I)      layer 4 area = 80000
[03/26 03:13:11     61s] (I)      layer 5 area = 80000
[03/26 03:13:11     61s] (I)      layer 6 area = 80000
[03/26 03:13:11     61s] (I)      layer 7 area = 80000
[03/26 03:13:11     61s] (I)      layer 8 area = 80000
[03/26 03:13:11     61s] (I)      layer 9 area = 400000
[03/26 03:13:11     61s] (I)      layer 10 area = 400000
[03/26 03:13:11     61s] (I)      GCell unit size   : 3420
[03/26 03:13:11     61s] (I)      GCell multiplier  : 1
[03/26 03:13:11     61s] (I)      GCell row height  : 3420
[03/26 03:13:11     61s] (I)      Actual row height : 3420
[03/26 03:13:11     61s] (I)      GCell align ref   : 10000 10260
[03/26 03:13:11     61s] [NR-eGR] Track table information for default rule: 
[03/26 03:13:11     61s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:13:11     61s] (I)      ================== Default via ===================
[03/26 03:13:11     61s] (I)      +----+------------------+------------------------+
[03/26 03:13:11     61s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 03:13:11     61s] (I)      +----+------------------+------------------------+
[03/26 03:13:11     61s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[03/26 03:13:11     61s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 03:13:11     61s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 03:13:11     61s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 03:13:11     61s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[03/26 03:13:11     61s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 03:13:11     61s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[03/26 03:13:11     61s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 03:13:11     61s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 03:13:11     61s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 03:13:11     61s] (I)      +----+------------------+------------------------+
[03/26 03:13:11     61s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:13:11     61s] [NR-eGR] Read 738 PG shapes
[03/26 03:13:11     61s] [NR-eGR] Read 0 clock shapes
[03/26 03:13:11     61s] [NR-eGR] Read 0 other shapes
[03/26 03:13:11     61s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:13:11     61s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:13:11     61s] [NR-eGR] #Instance Blockages : 0
[03/26 03:13:11     61s] [NR-eGR] #PG Blockages       : 738
[03/26 03:13:11     61s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:13:11     61s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:13:11     61s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:13:11     61s] [NR-eGR] #Other Blockages    : 0
[03/26 03:13:11     61s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:13:11     61s] [NR-eGR] #prerouted nets         : 0
[03/26 03:13:11     61s] [NR-eGR] #prerouted special nets : 0
[03/26 03:13:11     61s] [NR-eGR] #prerouted wires        : 0
[03/26 03:13:11     61s] [NR-eGR] Read 57 nets ( ignored 56 )
[03/26 03:13:11     61s] (I)        Front-side 57 ( ignored 56 )
[03/26 03:13:11     61s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:13:11     61s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:13:11     61s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[03/26 03:13:11     61s] [NR-eGR] #via pillars        : 0
[03/26 03:13:11     61s] [NR-eGR] #must join all port : 0
[03/26 03:13:11     61s] [NR-eGR] #multiple ports     : 0
[03/26 03:13:11     61s] [NR-eGR] #has must join      : 0
[03/26 03:13:11     61s] (I)      dcls route internal nets
[03/26 03:13:11     61s] (I)      dcls route interface nets
[03/26 03:13:11     61s] (I)      dcls route common nets
[03/26 03:13:11     61s] (I)      Reading macro buffers
[03/26 03:13:11     61s] (I)      Number of macro buffers: 0
[03/26 03:13:11     61s] (I)      =========== RC Report:  ============
[03/26 03:13:11     61s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:13:11     61s] (I)      ------------------------------------
[03/26 03:13:11     61s] (I)        Metal2         3.302        0.157 
[03/26 03:13:11     61s] (I)        Metal3         3.274        0.157 
[03/26 03:13:11     61s] (I)        Metal4         3.302        0.156 
[03/26 03:13:11     61s] (I)        Metal5         3.274        0.157 
[03/26 03:13:11     61s] (I)        Metal6         3.302        0.144 
[03/26 03:13:11     61s] (I)        Metal7         0.695        0.238 
[03/26 03:13:11     61s] (I)        Metal8         0.695        0.223 
[03/26 03:13:11     61s] (I)        Metal9         0.291        0.410 
[03/26 03:13:11     61s] (I)       Metal10         0.153        0.226 
[03/26 03:13:11     61s] (I)       Metal11         0.095        0.658 
[03/26 03:13:11     61s] (I)      =========== RC Report:  ============
[03/26 03:13:11     61s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:13:11     61s] (I)      ------------------------------------
[03/26 03:13:11     61s] (I)        Metal2         3.808        0.173 
[03/26 03:13:11     61s] (I)        Metal3         3.965        0.175 
[03/26 03:13:11     61s] (I)        Metal4         3.808        0.173 
[03/26 03:13:11     61s] (I)        Metal5         3.965        0.175 
[03/26 03:13:11     61s] (I)        Metal6         3.808        0.165 
[03/26 03:13:11     61s] (I)        Metal7         1.187        0.394 
[03/26 03:13:11     61s] (I)        Metal8         1.080        0.371 
[03/26 03:13:11     61s] (I)        Metal9         0.444        0.833 
[03/26 03:13:11     61s] (I)       Metal10         0.159        0.343 
[03/26 03:13:11     61s] (I)       Metal11         0.095        1.114 
[03/26 03:13:11     61s] (I)      early_global_route_priority property id does not exist.
[03/26 03:13:11     61s] (I)      Read Num Blocks=1092  Num Prerouted Wires=0  Num CS=0
[03/26 03:13:11     61s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 2 (H) : #blockages 195 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 4 (H) : #blockages 195 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 6 (H) : #blockages 195 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 8 (H) : #blockages 225 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 9 (V) : #blockages 68 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 10 (H) : #blockages 54 : #preroutes 0
[03/26 03:13:11     61s] (I)      Moved 1 terms for better access 
[03/26 03:13:11     61s] (I)      Number of ignored nets                =     56
[03/26 03:13:11     61s] (I)      Number of connected nets              =      0
[03/26 03:13:11     61s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 03:13:11     61s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:13:11     61s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:13:11     61s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:13:11     61s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:13:11     61s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:13:11     61s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:13:11     61s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[03/26 03:13:11     61s] (I)      Ndr track 0 does not exist
[03/26 03:13:11     61s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:13:11     61s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:13:11     61s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:13:11     61s] (I)      Site width          :   400  (dbu)
[03/26 03:13:11     61s] (I)      Row height          :  3420  (dbu)
[03/26 03:13:11     61s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:13:11     61s] (I)      GCell width         :  3420  (dbu)
[03/26 03:13:11     61s] (I)      GCell height        :  3420  (dbu)
[03/26 03:13:11     61s] (I)      Grid                :    15    15    11
[03/26 03:13:11     61s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:13:11     61s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:13:11     61s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:13:11     61s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:13:11     61s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:13:11     61s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:13:11     61s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:13:11     61s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:13:11     61s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:13:11     61s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:13:11     61s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:13:11     61s] (I)      --------------------------------------------------------
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] [NR-eGR] ============ Routing rule table ============
[03/26 03:13:11     61s] [NR-eGR] Rule id: 0  Rule name:   Nets: 1
[03/26 03:13:11     61s] [NR-eGR] ========================================
[03/26 03:13:11     61s] [NR-eGR] 
[03/26 03:13:11     61s] (I)      ======== NDR :  =========
[03/26 03:13:11     61s] (I)      +--------------+--------+
[03/26 03:13:11     61s] (I)      |           ID |      0 |
[03/26 03:13:11     61s] (I)      |      Default |     no |
[03/26 03:13:11     61s] (I)      |  Clk Special |     no |
[03/26 03:13:11     61s] (I)      | Hard spacing |     no |
[03/26 03:13:11     61s] (I)      |    NDR track | (none) |
[03/26 03:13:11     61s] (I)      |      NDR via | (none) |
[03/26 03:13:11     61s] (I)      |  Extra space |      1 |
[03/26 03:13:11     61s] (I)      |      Shields |      0 |
[03/26 03:13:11     61s] (I)      |   Demand (H) |      2 |
[03/26 03:13:11     61s] (I)      |   Demand (V) |      2 |
[03/26 03:13:11     61s] (I)      |        #Nets |      1 |
[03/26 03:13:11     61s] (I)      +--------------+--------+
[03/26 03:13:11     61s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:11     61s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:13:11     61s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:11     61s] (I)      |  Metal2    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal3    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal4    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal5    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal6    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal7    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal8    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal9    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:11     61s] (I)      | Metal10    440      400   2000     1000      2      1      1    200    100        yes |
[03/26 03:13:11     61s] (I)      | Metal11    440      400   1900      950      2      1      1    200    100        yes |
[03/26 03:13:11     61s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:11     61s] (I)      =============== Blocked Tracks ===============
[03/26 03:13:11     61s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:11     61s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:13:11     61s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:11     61s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:13:11     61s] (I)      |     2 |    1980 |      820 |        41.41% |
[03/26 03:13:11     61s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:13:11     61s] (I)      |     4 |    1980 |      820 |        41.41% |
[03/26 03:13:11     61s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:13:11     61s] (I)      |     6 |    1980 |      820 |        41.41% |
[03/26 03:13:11     61s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:13:11     61s] (I)      |     8 |    1980 |      820 |        41.41% |
[03/26 03:13:11     61s] (I)      |     9 |    2025 |      508 |        25.09% |
[03/26 03:13:11     61s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:13:11     61s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:13:11     61s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:11     61s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.30 MB )
[03/26 03:13:11     61s] (I)      Reset routing kernel
[03/26 03:13:11     61s] (I)      Started Global Routing ( Curr Mem: 3.30 MB )
[03/26 03:13:11     61s] (I)      totalPins=26  totalGlobalPin=26 (100.00%)
[03/26 03:13:11     61s] (I)      ================= Net Group Info =================
[03/26 03:13:11     61s] (I)      +----+----------------+--------------+-----------+
[03/26 03:13:11     61s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[03/26 03:13:11     61s] (I)      +----+----------------+--------------+-----------+
[03/26 03:13:11     61s] (I)      |  1 |              1 |    Metal3(3) | Metal4(4) |
[03/26 03:13:11     61s] (I)      +----+----------------+--------------+-----------+
[03/26 03:13:11     61s] (I)      total 2D Cap : 3481 = (1874 H, 1607 V)
[03/26 03:13:11     61s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[03/26 03:13:11     61s] (I)      init route region map
[03/26 03:13:11     61s] (I)      #blocked GCells = 0
[03/26 03:13:11     61s] (I)      #regions = 1
[03/26 03:13:11     61s] (I)      init safety region map
[03/26 03:13:11     61s] (I)      #blocked GCells = 0
[03/26 03:13:11     61s] (I)      #regions = 1
[03/26 03:13:11     61s] (I)      Adjusted 0 GCells for pin access
[03/26 03:13:11     61s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1a Route ============
[03/26 03:13:11     61s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1b Route ============
[03/26 03:13:11     61s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:13:11     61s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1c Route ============
[03/26 03:13:11     61s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1d Route ============
[03/26 03:13:11     61s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1e Route ============
[03/26 03:13:11     61s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:13:11     61s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1f Route ============
[03/26 03:13:11     61s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1g Route ============
[03/26 03:13:11     61s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:13:11     61s] (I)      #Nets         : 1
[03/26 03:13:11     61s] (I)      #Relaxed nets : 0
[03/26 03:13:11     61s] (I)      Wire length   : 38
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1h Route ============
[03/26 03:13:11     61s] (I)      Usage: 38 = (19 H, 19 V) = (1.01% H, 1.18% V) = (3.249e+01um H, 3.249e+01um V)
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1l Route ============
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:13:11     61s] [NR-eGR]                        OverCon            
[03/26 03:13:11     61s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:13:11     61s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:13:11     61s] [NR-eGR] ----------------------------------------------
[03/26 03:13:11     61s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR] ----------------------------------------------
[03/26 03:13:11     61s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR] 
[03/26 03:13:11     61s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.30 MB )
[03/26 03:13:11     61s] (I)      Updating congestion map
[03/26 03:13:11     61s] (I)      total 2D Cap : 15156 = (7822 H, 7334 V)
[03/26 03:13:11     61s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:13:11     61s] (I)      Running track assignment and export wires
[03/26 03:13:11     61s] (I)      Delete wires for 1 nets 
[03/26 03:13:11     61s] (I)      ============= Track Assignment ============
[03/26 03:13:11     61s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.30 MB )
[03/26 03:13:11     61s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:13:11     61s] (I)      Run Multi-thread track assignment
[03/26 03:13:11     61s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.31 MB )
[03/26 03:13:11     61s] (I)      Started Export ( Curr Mem: 3.31 MB )
[03/26 03:13:11     61s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:13:11     61s] [NR-eGR] Total eGR-routed clock nets wire length: 76um, number of vias: 68
[03/26 03:13:11     61s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:11     61s] [NR-eGR] Report for selected net(s) only.
[03/26 03:13:11     61s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:13:11     61s] [NR-eGR] -----------------------------------
[03/26 03:13:11     61s] [NR-eGR]  Metal1   (1H)             0    26 
[03/26 03:13:11     61s] [NR-eGR]  Metal2   (2V)            23    35 
[03/26 03:13:11     61s] [NR-eGR]  Metal3   (3H)            40     7 
[03/26 03:13:11     61s] [NR-eGR]  Metal4   (4V)            12     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:13:11     61s] [NR-eGR] -----------------------------------
[03/26 03:13:11     61s] [NR-eGR]           Total           76    68 
[03/26 03:13:11     61s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:11     61s] [NR-eGR] Total half perimeter of net bounding box: 32um
[03/26 03:13:11     61s] [NR-eGR] Total length: 76um, number of vias: 68
[03/26 03:13:11     61s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:11     61s] [NR-eGR] Total routed clock nets wire length: 76um, number of vias: 68
[03/26 03:13:11     61s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:11     61s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:13:11     61s] [NR-eGR] -----------------------------------
[03/26 03:13:11     61s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:13:11     61s] [NR-eGR]  Metal2   (2V)           250   169 
[03/26 03:13:11     61s] [NR-eGR]  Metal3   (3H)           277    11 
[03/26 03:13:11     61s] [NR-eGR]  Metal4   (4V)            31     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:13:11     61s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:13:11     61s] [NR-eGR] -----------------------------------
[03/26 03:13:11     61s] [NR-eGR]           Total          559   321 
[03/26 03:13:11     61s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:11     61s] [NR-eGR] Total half perimeter of net bounding box: 517um
[03/26 03:13:11     61s] [NR-eGR] Total length: 559um, number of vias: 321
[03/26 03:13:11     61s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:11     61s] (I)      == Layer wire length by net rule ==
[03/26 03:13:11     61s] (I)                       Default 
[03/26 03:13:11     61s] (I)      -------------------------
[03/26 03:13:11     61s] (I)       Metal1   (1H)       0um 
[03/26 03:13:11     61s] (I)       Metal2   (2V)     250um 
[03/26 03:13:11     61s] (I)       Metal3   (3H)     277um 
[03/26 03:13:11     61s] (I)       Metal4   (4V)      31um 
[03/26 03:13:11     61s] (I)       Metal5   (5H)       0um 
[03/26 03:13:11     61s] (I)       Metal6   (6V)       0um 
[03/26 03:13:11     61s] (I)       Metal7   (7H)       0um 
[03/26 03:13:11     61s] (I)       Metal8   (8V)       0um 
[03/26 03:13:11     61s] (I)       Metal9   (9H)       0um 
[03/26 03:13:11     61s] (I)       Metal10  (10V)      0um 
[03/26 03:13:11     61s] (I)       Metal11  (11H)      0um 
[03/26 03:13:11     61s] (I)      -------------------------
[03/26 03:13:11     61s] (I)                Total    559um 
[03/26 03:13:11     61s] (I)      == Layer via count by net rule ==
[03/26 03:13:11     61s] (I)                       Default 
[03/26 03:13:11     61s] (I)      -------------------------
[03/26 03:13:11     61s] (I)       Metal1   (1H)       141 
[03/26 03:13:11     61s] (I)       Metal2   (2V)       169 
[03/26 03:13:11     61s] (I)       Metal3   (3H)        11 
[03/26 03:13:11     61s] (I)       Metal4   (4V)         0 
[03/26 03:13:11     61s] (I)       Metal5   (5H)         0 
[03/26 03:13:11     61s] (I)       Metal6   (6V)         0 
[03/26 03:13:11     61s] (I)       Metal7   (7H)         0 
[03/26 03:13:11     61s] (I)       Metal8   (8V)         0 
[03/26 03:13:11     61s] (I)       Metal9   (9H)         0 
[03/26 03:13:11     61s] (I)       Metal10  (10V)        0 
[03/26 03:13:11     61s] (I)       Metal11  (11H)        0 
[03/26 03:13:11     61s] (I)      -------------------------
[03/26 03:13:11     61s] (I)                Total      321 
[03/26 03:13:11     61s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.31 MB )
[03/26 03:13:11     61s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:11     61s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.30 MB )
[03/26 03:13:11     61s] [NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.30 MB )
[03/26 03:13:11     61s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:13:11     61s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:13:11     61s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:13:11     61s] (I)       Early Global Route                             100.00%  679.29 sec  679.31 sec  0.02 sec  0.02 sec 
[03/26 03:13:11     61s] (I)       +-Early Global Route kernel                     86.73%  679.30 sec  679.31 sec  0.01 sec  0.01 sec 
[03/26 03:13:11     61s] (I)       | +-Import and model                            33.24%  679.30 sec  679.30 sec  0.01 sec  0.01 sec 
[03/26 03:13:11     61s] (I)       | | +-Create place DB                            1.06%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Import place data                        0.84%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Read instances and placement           0.19%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Read nets                              0.21%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Create route DB                           19.86%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Import route data (1T)                  17.18%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Read blockages ( Layer 2-11 )          2.93%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | | +-Read routing blockages               0.01%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | | +-Read bump blockages                  0.01%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | | +-Read instance blockages              0.06%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | | +-Read PG blockages                    0.83%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | | +-Read clock blockages                 0.05%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | | +-Read other blockages                 0.04%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | | +-Read halo blockages                  0.01%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | | +-Read boundary cut boxes              0.01%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Read blackboxes                        0.03%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Read prerouted                         0.10%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Read nets                              0.14%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Set up via pillars                     0.02%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Set up RC info                         2.72%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Initialize 3D grid graph               0.10%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Model blockage capacity                1.43%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | | +-Initialize 3D capacity               1.12%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Move terms for access (1T)             0.15%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Read aux data                              0.01%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Others data preparation                    0.07%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Create route kernel                       11.06%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | +-Global Routing                              12.24%  679.30 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Initialization                             0.10%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Net group 1                                9.06%  679.30 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Generate topology                        0.40%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Phase 1a                                 2.67%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Pattern routing (1T)                   2.18%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Phase 1b                                 0.13%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Phase 1c                                 0.04%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Phase 1d                                 0.06%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Phase 1e                                 0.78%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Route legalization                     0.33%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Phase 1f                                 0.04%  679.30 sec  679.30 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Phase 1g                                 0.46%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Post Routing                           0.20%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Phase 1h                                 0.35%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Post Routing                           0.10%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Phase 1l                                 0.59%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | | +-Layer assignment (1T)                  0.31%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | +-Export cong map                              0.77%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Export 2D cong map                         0.20%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | +-Extract Global 3D Wires                      0.02%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | +-Track Assignment (1T)                        4.24%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Initialization                             0.07%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Track Assignment Kernel                    3.06%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Free Memory                                0.01%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | +-Export                                      16.18%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Export DB wires                            0.72%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Export all nets                          0.18%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | | +-Set wire vias                            0.05%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Report wirelength                         13.47%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Update net boxes                           1.01%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | | +-Update timing                              0.01%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)       | +-Postprocess design                           1.82%  679.31 sec  679.31 sec  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)      ====================== Summary by functions ======================
[03/26 03:13:11     61s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:13:11     61s] (I)      ------------------------------------------------------------------
[03/26 03:13:11     61s] (I)        0  Early Global Route               100.00%  0.02 sec  0.02 sec 
[03/26 03:13:11     61s] (I)        1  Early Global Route kernel         86.73%  0.01 sec  0.01 sec 
[03/26 03:13:11     61s] (I)        2  Import and model                  33.24%  0.01 sec  0.01 sec 
[03/26 03:13:11     61s] (I)        2  Export                            16.18%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        2  Global Routing                    12.24%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        2  Track Assignment (1T)              4.24%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        2  Postprocess design                 1.82%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        2  Export cong map                    0.77%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        2  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Create route DB                   19.86%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Report wirelength                 13.47%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Create route kernel               11.06%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Net group 1                        9.06%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Track Assignment Kernel            3.06%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Create place DB                    1.06%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Update net boxes                   1.01%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Export DB wires                    0.72%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Export 2D cong map                 0.20%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Initialization                     0.16%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Others data preparation            0.07%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Import route data (1T)            17.18%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Phase 1a                           2.67%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Import place data                  0.84%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Phase 1e                           0.78%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Phase 1l                           0.59%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Phase 1g                           0.46%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Generate topology                  0.40%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Phase 1h                           0.35%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Export all nets                    0.18%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Phase 1b                           0.13%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Phase 1d                           0.06%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Set wire vias                      0.05%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Phase 1f                           0.04%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        4  Phase 1c                           0.04%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Read blockages ( Layer 2-11 )      2.93%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Set up RC info                     2.72%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Pattern routing (1T)               2.18%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Model blockage capacity            1.43%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Read nets                          0.35%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Route legalization                 0.33%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Layer assignment (1T)              0.31%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Post Routing                       0.30%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Read instances and placement       0.19%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Move terms for access (1T)         0.15%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Initialize 3D grid graph           0.10%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        6  Initialize 3D capacity             1.12%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        6  Read PG blockages                  0.83%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        6  Read instance blockages            0.06%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        6  Read clock blockages               0.05%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        6  Read other blockages               0.04%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        6  Legalize Blockage Violations       0.02%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        6  Read bump blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        6  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] (I)        7  Allocate memory for PG via list    0.10%  0.00 sec  0.00 sec 
[03/26 03:13:11     61s] Running post-eGR process
[03/26 03:13:11     61s]       Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:11     61s]     Routing using eGR only done.
[03/26 03:13:11     61s] Net route status summary:
[03/26 03:13:11     61s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:11     61s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] CCOPT: Done with clock implementation routing.
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s]   Clock implementation routing done.
[03/26 03:13:11     61s]   Fixed 1 wires.
[03/26 03:13:11     61s]   CCOpt: Starting congestion repair using flow wrapper...
[03/26 03:13:11     61s]     Congestion Repair...
[03/26 03:13:11     61s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:01:01.6/0:14:13.6 (0.1), mem = 3435.0M
[03/26 03:13:11     61s] Info: Enable timing driven in postCTS congRepair.
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] *** Start incrementalPlace ***
[03/26 03:13:11     61s] User Input Parameters:
[03/26 03:13:11     61s] - Congestion Driven    : On
[03/26 03:13:11     61s] - Timing Driven        : On
[03/26 03:13:11     61s] - Area-Violation Based : On
[03/26 03:13:11     61s] - Start Rollback Level : -5
[03/26 03:13:11     61s] - Legalized            : On
[03/26 03:13:11     61s] - Window Based         : Off
[03/26 03:13:11     61s] - eDen incr mode       : Off
[03/26 03:13:11     61s] - Small incr mode      : Off
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3435.0M, EPOCH TIME: 1742973191.724908
[03/26 03:13:11     61s] Enable eGR PG blockage caching
[03/26 03:13:11     61s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3435.0M, EPOCH TIME: 1742973191.724939
[03/26 03:13:11     61s] no activity file in design. spp won't run.
[03/26 03:13:11     61s] Effort level <high> specified for reg2reg path_group
[03/26 03:13:11     61s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/26 03:13:11     61s] No Views given, use default active views for adaptive view pruning
[03/26 03:13:11     61s] Active views:
[03/26 03:13:11     61s]   setup
[03/26 03:13:11     61s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3443.1M, EPOCH TIME: 1742973191.750382
[03/26 03:13:11     61s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:3443.1M, EPOCH TIME: 1742973191.751239
[03/26 03:13:11     61s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3443.1M, EPOCH TIME: 1742973191.751271
[03/26 03:13:11     61s] Starting Early Global Route congestion estimation: mem = 3443.1M
[03/26 03:13:11     61s] (I)      Initializing eGR engine (regular)
[03/26 03:13:11     61s] Set min layer with default ( 2 )
[03/26 03:13:11     61s] Set max layer with default ( 127 )
[03/26 03:13:11     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:11     61s] Min route layer (adjusted) = 2
[03/26 03:13:11     61s] Max route layer (adjusted) = 11
[03/26 03:13:11     61s] (I)      clean place blk overflow:
[03/26 03:13:11     61s] (I)      H : enabled 1.00 0
[03/26 03:13:11     61s] (I)      V : enabled 1.00 0
[03/26 03:13:11     61s] (I)      Initializing eGR engine (regular)
[03/26 03:13:11     61s] Set min layer with default ( 2 )
[03/26 03:13:11     61s] Set max layer with default ( 127 )
[03/26 03:13:11     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:11     61s] Min route layer (adjusted) = 2
[03/26 03:13:11     61s] Max route layer (adjusted) = 11
[03/26 03:13:11     61s] (I)      clean place blk overflow:
[03/26 03:13:11     61s] (I)      H : enabled 1.00 0
[03/26 03:13:11     61s] (I)      V : enabled 1.00 0
[03/26 03:13:11     61s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.32 MB )
[03/26 03:13:11     61s] (I)      Running eGR Regular flow
[03/26 03:13:11     61s] (I)      # wire layers (front) : 12
[03/26 03:13:11     61s] (I)      # wire layers (back)  : 0
[03/26 03:13:11     61s] (I)      min wire layer : 1
[03/26 03:13:11     61s] (I)      max wire layer : 11
[03/26 03:13:11     61s] (I)      # cut layers (front) : 11
[03/26 03:13:11     61s] (I)      # cut layers (back)  : 0
[03/26 03:13:11     61s] (I)      min cut layer : 1
[03/26 03:13:11     61s] (I)      max cut layer : 10
[03/26 03:13:11     61s] (I)      ================================ Layers ================================
[03/26 03:13:11     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:11     61s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:13:11     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:11     61s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:13:11     61s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:11     61s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:11     61s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:11     61s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:11     61s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:11     61s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:11     61s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:11     61s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:11     61s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:13:11     61s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:13:11     61s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:13:11     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:11     61s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:13:11     61s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:13:11     61s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:13:11     61s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:13:11     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:11     61s] (I)      Started Import and model ( Curr Mem: 3.32 MB )
[03/26 03:13:11     61s] (I)      == Non-default Options ==
[03/26 03:13:11     61s] (I)      Maximum routing layer                              : 11
[03/26 03:13:11     61s] (I)      Top routing layer                                  : 11
[03/26 03:13:11     61s] (I)      Number of threads                                  : 1
[03/26 03:13:11     61s] (I)      Route tie net to shape                             : auto
[03/26 03:13:11     61s] (I)      Use non-blocking free Dbs wires                    : false
[03/26 03:13:11     61s] (I)      Method to set GCell size                           : row
[03/26 03:13:11     61s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:13:11     61s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:13:11     61s] (I)      ============== Pin Summary ==============
[03/26 03:13:11     61s] (I)      +-------+--------+---------+------------+
[03/26 03:13:11     61s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:13:11     61s] (I)      +-------+--------+---------+------------+
[03/26 03:13:11     61s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:13:11     61s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:13:11     61s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:13:11     61s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:13:11     61s] (I)      +-------+--------+---------+------------+
[03/26 03:13:11     61s] (I)      Custom ignore net properties:
[03/26 03:13:11     61s] (I)      1 : NotLegal
[03/26 03:13:11     61s] (I)      Default ignore net properties:
[03/26 03:13:11     61s] (I)      1 : Special
[03/26 03:13:11     61s] (I)      2 : Analog
[03/26 03:13:11     61s] (I)      3 : Fixed
[03/26 03:13:11     61s] (I)      4 : Skipped
[03/26 03:13:11     61s] (I)      5 : MixedSignal
[03/26 03:13:11     61s] (I)      Prerouted net properties:
[03/26 03:13:11     61s] (I)      1 : NotLegal
[03/26 03:13:11     61s] (I)      2 : Special
[03/26 03:13:11     61s] (I)      3 : Analog
[03/26 03:13:11     61s] (I)      4 : Fixed
[03/26 03:13:11     61s] (I)      5 : Skipped
[03/26 03:13:11     61s] (I)      6 : MixedSignal
[03/26 03:13:11     61s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:13:11     61s] (I)      Use row-based GCell size
[03/26 03:13:11     61s] (I)      Use row-based GCell align
[03/26 03:13:11     61s] (I)      layer 0 area = 80000
[03/26 03:13:11     61s] (I)      layer 1 area = 80000
[03/26 03:13:11     61s] (I)      layer 2 area = 80000
[03/26 03:13:11     61s] (I)      layer 3 area = 80000
[03/26 03:13:11     61s] (I)      layer 4 area = 80000
[03/26 03:13:11     61s] (I)      layer 5 area = 80000
[03/26 03:13:11     61s] (I)      layer 6 area = 80000
[03/26 03:13:11     61s] (I)      layer 7 area = 80000
[03/26 03:13:11     61s] (I)      layer 8 area = 80000
[03/26 03:13:11     61s] (I)      layer 9 area = 400000
[03/26 03:13:11     61s] (I)      layer 10 area = 400000
[03/26 03:13:11     61s] (I)      GCell unit size   : 3420
[03/26 03:13:11     61s] (I)      GCell multiplier  : 1
[03/26 03:13:11     61s] (I)      GCell row height  : 3420
[03/26 03:13:11     61s] (I)      Actual row height : 3420
[03/26 03:13:11     61s] (I)      GCell align ref   : 10000 10260
[03/26 03:13:11     61s] [NR-eGR] Track table information for default rule: 
[03/26 03:13:11     61s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:13:11     61s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:13:11     61s] (I)      ================== Default via ===================
[03/26 03:13:11     61s] (I)      +----+------------------+------------------------+
[03/26 03:13:11     61s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 03:13:11     61s] (I)      +----+------------------+------------------------+
[03/26 03:13:11     61s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[03/26 03:13:11     61s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 03:13:11     61s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 03:13:11     61s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 03:13:11     61s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[03/26 03:13:11     61s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 03:13:11     61s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[03/26 03:13:11     61s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 03:13:11     61s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 03:13:11     61s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 03:13:11     61s] (I)      +----+------------------+------------------------+
[03/26 03:13:11     61s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:13:11     61s] [NR-eGR] Read 712 PG shapes
[03/26 03:13:11     61s] [NR-eGR] Read 0 clock shapes
[03/26 03:13:11     61s] [NR-eGR] Read 0 other shapes
[03/26 03:13:11     61s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:13:11     61s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:13:11     61s] [NR-eGR] #Instance Blockages : 0
[03/26 03:13:11     61s] [NR-eGR] #PG Blockages       : 712
[03/26 03:13:11     61s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:13:11     61s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:13:11     61s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:13:11     61s] [NR-eGR] #Other Blockages    : 0
[03/26 03:13:11     61s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:13:11     61s] [NR-eGR] #prerouted nets         : 1
[03/26 03:13:11     61s] [NR-eGR] #prerouted special nets : 0
[03/26 03:13:11     61s] [NR-eGR] #prerouted wires        : 85
[03/26 03:13:11     61s] [NR-eGR] Read 57 nets ( ignored 1 )
[03/26 03:13:11     61s] (I)        Front-side 57 ( ignored 1 )
[03/26 03:13:11     61s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:13:11     61s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:13:11     61s] (I)      dcls route internal nets
[03/26 03:13:11     61s] (I)      dcls route interface nets
[03/26 03:13:11     61s] (I)      dcls route common nets
[03/26 03:13:11     61s] (I)      Reading macro buffers
[03/26 03:13:11     61s] (I)      Number of macro buffers: 0
[03/26 03:13:11     61s] (I)      early_global_route_priority property id does not exist.
[03/26 03:13:11     61s] (I)      Read Num Blocks=712  Num Prerouted Wires=85  Num CS=0
[03/26 03:13:11     61s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 60
[03/26 03:13:11     61s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 23
[03/26 03:13:11     61s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 2
[03/26 03:13:11     61s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:13:11     61s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:13:11     61s] (I)      Number of ignored nets                =      1
[03/26 03:13:11     61s] (I)      Number of connected nets              =      0
[03/26 03:13:11     61s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[03/26 03:13:11     61s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:13:11     61s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:13:11     61s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:13:11     61s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:13:11     61s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:13:11     61s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:13:11     61s] (I)      Ndr track 0 does not exist
[03/26 03:13:11     61s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:13:11     61s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:13:11     61s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:13:11     61s] (I)      Site width          :   400  (dbu)
[03/26 03:13:11     61s] (I)      Row height          :  3420  (dbu)
[03/26 03:13:11     61s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:13:11     61s] (I)      GCell width         :  3420  (dbu)
[03/26 03:13:11     61s] (I)      GCell height        :  3420  (dbu)
[03/26 03:13:11     61s] (I)      Grid                :    15    15    11
[03/26 03:13:11     61s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:13:11     61s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:13:11     61s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:13:11     61s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:13:11     61s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:13:11     61s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:13:11     61s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:13:11     61s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:13:11     61s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:13:11     61s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:13:11     61s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:13:11     61s] (I)      --------------------------------------------------------
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] [NR-eGR] ============ Routing rule table ============
[03/26 03:13:11     61s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[03/26 03:13:11     61s] [NR-eGR] ========================================
[03/26 03:13:11     61s] [NR-eGR] 
[03/26 03:13:11     61s] (I)      ==== NDR : (Default) ====
[03/26 03:13:11     61s] (I)      +--------------+--------+
[03/26 03:13:11     61s] (I)      |           ID |      1 |
[03/26 03:13:11     61s] (I)      |      Default |    yes |
[03/26 03:13:11     61s] (I)      |  Clk Special |     no |
[03/26 03:13:11     61s] (I)      | Hard spacing |     no |
[03/26 03:13:11     61s] (I)      |    NDR track | (none) |
[03/26 03:13:11     61s] (I)      |      NDR via | (none) |
[03/26 03:13:11     61s] (I)      |  Extra space |      0 |
[03/26 03:13:11     61s] (I)      |      Shields |      0 |
[03/26 03:13:11     61s] (I)      |   Demand (H) |      1 |
[03/26 03:13:11     61s] (I)      |   Demand (V) |      1 |
[03/26 03:13:11     61s] (I)      |        #Nets |     56 |
[03/26 03:13:11     61s] (I)      +--------------+--------+
[03/26 03:13:11     61s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:11     61s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:13:11     61s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:11     61s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:11     61s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:11     61s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:13:11     61s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:13:11     61s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:11     61s] (I)      =============== Blocked Tracks ===============
[03/26 03:13:11     61s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:11     61s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:13:11     61s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:11     61s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:13:11     61s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:13:11     61s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:13:11     61s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:13:11     61s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:13:11     61s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:13:11     61s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:13:11     61s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:13:11     61s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:13:11     61s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:13:11     61s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:13:11     61s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:11     61s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.32 MB )
[03/26 03:13:11     61s] (I)      Reset routing kernel
[03/26 03:13:11     61s] (I)      Started Global Routing ( Curr Mem: 3.32 MB )
[03/26 03:13:11     61s] (I)      totalPins=115  totalGlobalPin=113 (98.26%)
[03/26 03:13:11     61s] (I)      ================== Net Group Info ==================
[03/26 03:13:11     61s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:11     61s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:13:11     61s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:11     61s] (I)      |  1 |             56 |    Metal2(2) | Metal11(11) |
[03/26 03:13:11     61s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:11     61s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:13:11     61s] (I)      total 2D Demand : 172 = (80 H, 92 V)
[03/26 03:13:11     61s] (I)      init route region map
[03/26 03:13:11     61s] (I)      #blocked GCells = 0
[03/26 03:13:11     61s] (I)      #regions = 1
[03/26 03:13:11     61s] (I)      init safety region map
[03/26 03:13:11     61s] (I)      #blocked GCells = 0
[03/26 03:13:11     61s] (I)      #regions = 1
[03/26 03:13:11     61s] [NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1a Route ============
[03/26 03:13:11     61s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1b Route ============
[03/26 03:13:11     61s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:13:11     61s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.531500e+02um
[03/26 03:13:11     61s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:13:11     61s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1c Route ============
[03/26 03:13:11     61s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1d Route ============
[03/26 03:13:11     61s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1e Route ============
[03/26 03:13:11     61s] (I)      Usage: 265 = (135 H, 130 V) = (1.73% H, 1.80% V) = (2.308e+02um H, 2.223e+02um V)
[03/26 03:13:11     61s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.531500e+02um
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] (I)      ============  Phase 1l Route ============
[03/26 03:13:11     61s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:13:11     61s] (I)      Layer  2:       1616       211         0           0        1796    ( 0.00%) 
[03/26 03:13:11     61s] (I)      Layer  3:       1774       206         0           0        1890    ( 0.00%) 
[03/26 03:13:11     61s] (I)      Layer  4:       1616        21         0           0        1796    ( 0.00%) 
[03/26 03:13:11     61s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:13:11     61s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:13:11     61s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:13:11     61s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:13:11     61s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:13:11     61s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:13:11     61s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:13:11     61s] (I)      Total:         14031       438         0         737       15475    ( 4.55%) 
[03/26 03:13:11     61s] (I)      
[03/26 03:13:11     61s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:13:11     61s] [NR-eGR]                        OverCon            
[03/26 03:13:11     61s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:13:11     61s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:13:11     61s] [NR-eGR] ----------------------------------------------
[03/26 03:13:11     61s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR] ----------------------------------------------
[03/26 03:13:11     61s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:13:11     61s] [NR-eGR] 
[03/26 03:13:11     61s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.32 MB )
[03/26 03:13:11     61s] (I)      Updating congestion map
[03/26 03:13:11     61s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:13:11     61s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:13:11     61s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.32 MB )
[03/26 03:13:11     61s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3443.1M
[03/26 03:13:11     61s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:3443.1M, EPOCH TIME: 1742973191.766622
[03/26 03:13:11     61s] OPERPROF: Starting HotSpotCal at level 1, MEM:3443.1M, EPOCH TIME: 1742973191.766638
[03/26 03:13:11     61s] [hotspot] +------------+---------------+---------------+
[03/26 03:13:11     61s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 03:13:11     61s] [hotspot] +------------+---------------+---------------+
[03/26 03:13:11     61s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 03:13:11     61s] [hotspot] +------------+---------------+---------------+
[03/26 03:13:11     61s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:13:11     61s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 03:13:11     61s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3459.1M, EPOCH TIME: 1742973191.767005
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] === incrementalPlace Internal Loop 1 ===
[03/26 03:13:11     61s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:13:11     61s] UM:*                                                                   incrNP_iter_start
[03/26 03:13:11     61s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[03/26 03:13:11     61s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3459.1M, EPOCH TIME: 1742973191.790957
[03/26 03:13:11     61s] Processing tracks to init pin-track alignment.
[03/26 03:13:11     61s] z: 2, totalTracks: 1
[03/26 03:13:11     61s] z: 4, totalTracks: 1
[03/26 03:13:11     61s] z: 6, totalTracks: 1
[03/26 03:13:11     61s] z: 8, totalTracks: 1
[03/26 03:13:11     61s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:11     61s] Cell adder LLGs are deleted
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] # Building adder llgBox search-tree.
[03/26 03:13:11     61s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3459.1M, EPOCH TIME: 1742973191.792363
[03/26 03:13:11     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:11     61s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3459.1M, EPOCH TIME: 1742973191.793040
[03/26 03:13:11     61s] Max number of tech site patterns supported in site array is 256.
[03/26 03:13:11     61s] Core basic site is CoreSite
[03/26 03:13:11     61s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:13:11     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:13:11     61s] Fast DP-INIT is on for default
[03/26 03:13:11     61s] Keep-away cache is enable on metals: 1-11
[03/26 03:13:11     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:13:11     61s] Atter site array init, number of instance map data is 0.
[03/26 03:13:11     61s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.010, MEM:3459.1M, EPOCH TIME: 1742973191.803093
[03/26 03:13:11     61s] 
[03/26 03:13:11     61s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:11     61s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:11     61s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3459.1M, EPOCH TIME: 1742973191.803241
[03/26 03:13:11     61s] OPERPROF:   Starting post-place ADS at level 2, MEM:3459.1M, EPOCH TIME: 1742973191.803256
[03/26 03:13:11     61s] ADSU 0.698 -> 0.698. site 738.000 -> 738.000. GS 13.680
[03/26 03:13:11     61s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:3459.1M, EPOCH TIME: 1742973191.803348
[03/26 03:13:11     61s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3459.1M, EPOCH TIME: 1742973191.803417
[03/26 03:13:11     61s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3459.1M, EPOCH TIME: 1742973191.803428
[03/26 03:13:11     61s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3459.1M, EPOCH TIME: 1742973191.803437
[03/26 03:13:11     61s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3459.1M, EPOCH TIME: 1742973191.803472
[03/26 03:13:11     61s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3459.1M, EPOCH TIME: 1742973191.803520
[03/26 03:13:11     61s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3459.1M, EPOCH TIME: 1742973191.803538
[03/26 03:13:11     61s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3459.1M, EPOCH TIME: 1742973191.803552
[03/26 03:13:11     61s] no activity file in design. spp won't run.
[03/26 03:13:11     61s] [spp] 0
[03/26 03:13:11     61s] [adp] 0:1:1:3
[03/26 03:13:11     61s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:3459.1M, EPOCH TIME: 1742973191.803625
[03/26 03:13:11     61s] SP #FI/SF FL/PI 0/0 9/25
[03/26 03:13:11     61s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.013, REAL:0.013, MEM:3459.1M, EPOCH TIME: 1742973191.803641
[03/26 03:13:11     61s] PP off. flexM 0
[03/26 03:13:11     61s] OPERPROF: Starting CDPad at level 1, MEM:3459.1M, EPOCH TIME: 1742973191.803819
[03/26 03:13:11     61s] 3DP is on.
[03/26 03:13:11     61s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[03/26 03:13:11     61s] design sh 0.137. rd 0.200
[03/26 03:13:11     61s] design sh 0.127. rd 0.200
[03/26 03:13:11     61s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/26 03:13:11     61s] design sh 0.100. rd 0.200
[03/26 03:13:11     61s] CDPadU 0.924 -> 0.826. R=0.698, N=34, GS=1.710
[03/26 03:13:11     61s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.000, MEM:3459.1M, EPOCH TIME: 1742973191.804282
[03/26 03:13:11     61s] OPERPROF: Starting InitSKP at level 1, MEM:3459.1M, EPOCH TIME: 1742973191.804298
[03/26 03:13:11     61s] no activity file in design. spp won't run.
[03/26 03:13:11     61s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:13:11     61s] #################################################################################
[03/26 03:13:11     61s] # Design Stage: PreRoute
[03/26 03:13:11     61s] # Design Name: adder
[03/26 03:13:11     61s] # Design Mode: 90nm
[03/26 03:13:11     61s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:13:11     61s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:13:11     61s] # Signoff Settings: SI Off 
[03/26 03:13:11     61s] #################################################################################
[03/26 03:13:11     61s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:13:11     61s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:13:11     61s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:13:11     61s] PreRoute RC Extraction called for design adder.
[03/26 03:13:11     61s] RC Extraction called in multi-corner(1) mode.
[03/26 03:13:11     61s] RCMode: PreRoute
[03/26 03:13:11     61s]       RC Corner Indexes            0   
[03/26 03:13:11     61s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:13:11     61s] Resistance Scaling Factor    : 1.00000 
[03/26 03:13:11     61s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:13:11     61s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:13:11     61s] Shrink Factor                : 0.90000
[03/26 03:13:11     61s] Using capacitance table file ...
[03/26 03:13:11     61s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:11     61s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:13:11     61s] eee: pegSigSF=1.070000
[03/26 03:13:11     61s] Initializing multi-corner capacitance tables ... 
[03/26 03:13:11     61s] Initializing multi-corner resistance tables ...
[03/26 03:13:11     61s] Creating RPSQ from WeeR and WRes ...
[03/26 03:13:11     61s] eee: Grid unit RC data computation started
[03/26 03:13:11     61s] eee: Grid unit RC data computation completed
[03/26 03:13:11     61s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:13:11     61s] eee: l=2 avDens=0.042785 usedTrk=14.632456 availTrk=342.000000 sigTrk=14.632456
[03/26 03:13:11     61s] eee: l=3 avDens=0.045062 usedTrk=16.222222 availTrk=360.000000 sigTrk=16.222222
[03/26 03:13:11     61s] eee: l=4 avDens=0.007177 usedTrk=1.840936 availTrk=256.500000 sigTrk=1.840936
[03/26 03:13:11     61s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:11     61s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:11     61s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:11     61s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:11     61s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:13:11     61s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:13:11     61s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:13:11     61s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:11     61s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:13:11     61s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.039300 aWlH=0.000000 lMod=0 pMax=0.805400 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:13:11     61s] eee: NetCapCache creation started. (Current Mem: 3457.070M) 
[03/26 03:13:11     61s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3457.070M) 
[03/26 03:13:11     61s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:13:11     61s] eee: Metal Layers Info:
[03/26 03:13:11     61s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:11     61s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:13:11     61s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:11     61s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:13:11     61s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:13:11     61s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:11     61s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:13:11     61s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:11     61s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:13:11     61s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:13:11     61s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:13:11     61s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:13:11     61s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:13:11     61s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:13:11     61s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:11     61s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:13:11     61s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:13:11     61s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:13:11     61s] eee: +----------------------------------------------------+
[03/26 03:13:11     61s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:13:11     61s] eee: +----------------------------------------------------+
[03/26 03:13:11     61s] eee: +----------------------------------------------------+
[03/26 03:13:11     61s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:13:11     61s] eee: +----------------------------------------------------+
[03/26 03:13:11     61s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3457.070M)
[03/26 03:13:11     61s] Calculate delays in BcWc mode...
[03/26 03:13:11     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 3459.6M, InitMEM = 3459.6M)
[03/26 03:13:11     61s] Start delay calculation (fullDC) (1 T). (MEM=2853.68)
[03/26 03:13:11     61s] End AAE Lib Interpolated Model. (MEM=2863.210938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:11     61s] Total number of fetched objects 58
[03/26 03:13:11     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:11     61s] End delay calculation. (MEM=2865.25 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:13:11     61s] End delay calculation (fullDC). (MEM=2865.25 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:13:11     61s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3499.3M) ***
[03/26 03:13:11     61s] no activity file in design. spp won't run.
[03/26 03:13:11     61s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[03/26 03:13:11     61s] OPERPROF: Finished InitSKP at level 1, CPU:0.186, REAL:0.189, MEM:3515.3M, EPOCH TIME: 1742973191.992957
[03/26 03:13:11     61s] NP #FI/FS/SF FL/PI: 0/0/0 34/25
[03/26 03:13:11     61s] no activity file in design. spp won't run.
[03/26 03:13:11     61s] OPERPROF: Starting NP-Place at level 1, MEM:3515.3M, EPOCH TIME: 1742973191.993768
[03/26 03:13:11     61s] current cut-level : 2, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 03:13:11     61s] SKP will use view:
[03/26 03:13:11     61s]   setup
[03/26 03:13:12     61s] Iteration  4: Total net bbox = 4.719e+02 (2.29e+02 2.43e+02)
[03/26 03:13:12     61s]               Est.  stn bbox = 4.963e+02 (2.45e+02 2.51e+02)
[03/26 03:13:12     61s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 3489.3M
[03/26 03:13:12     61s] OPERPROF: Finished NP-Place at level 1, CPU:0.014, REAL:0.013, MEM:3489.3M, EPOCH TIME: 1742973192.006562
[03/26 03:13:12     61s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[03/26 03:13:12     61s] MH legal: No MH instances from GP
[03/26 03:13:12     61s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 03:13:12     61s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3473.3M, DRC: 0)
[03/26 03:13:12     61s] no activity file in design. spp won't run.
[03/26 03:13:12     61s] NP #FI/FS/SF FL/PI: 0/0/0 34/25
[03/26 03:13:12     61s] no activity file in design. spp won't run.
[03/26 03:13:12     61s] OPERPROF: Starting NP-Place at level 1, MEM:3473.3M, EPOCH TIME: 1742973192.007452
[03/26 03:13:12     61s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 03:13:12     61s] Iteration  5: Total net bbox = 4.888e+02 (2.31e+02 2.58e+02)
[03/26 03:13:12     61s]               Est.  stn bbox = 5.174e+02 (2.48e+02 2.69e+02)
[03/26 03:13:12     61s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3473.3M
[03/26 03:13:12     61s] OPERPROF: Finished NP-Place at level 1, CPU:0.024, REAL:0.022, MEM:3473.3M, EPOCH TIME: 1742973192.029388
[03/26 03:13:12     61s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[03/26 03:13:12     61s] MH legal: No MH instances from GP
[03/26 03:13:12     61s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 03:13:12     61s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3473.3M, DRC: 0)
[03/26 03:13:12     61s] no activity file in design. spp won't run.
[03/26 03:13:12     61s] NP #FI/FS/SF FL/PI: 0/0/0 34/25
[03/26 03:13:12     61s] no activity file in design. spp won't run.
[03/26 03:13:12     61s] OPERPROF: Starting NP-Place at level 1, MEM:3473.3M, EPOCH TIME: 1742973192.030378
[03/26 03:13:12     61s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 03:13:12     61s] GP RA stats: MHOnly 0 nrInst 34 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/26 03:13:12     61s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3489.3M, EPOCH TIME: 1742973192.050098
[03/26 03:13:12     61s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3489.3M, EPOCH TIME: 1742973192.050119
[03/26 03:13:12     61s] Iteration  6: Total net bbox = 4.851e+02 (2.30e+02 2.55e+02)
[03/26 03:13:12     61s]               Est.  stn bbox = 5.143e+02 (2.47e+02 2.67e+02)
[03/26 03:13:12     61s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3489.3M
[03/26 03:13:12     61s] OPERPROF: Finished NP-Place at level 1, CPU:0.022, REAL:0.020, MEM:3489.3M, EPOCH TIME: 1742973192.050258
[03/26 03:13:12     61s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[03/26 03:13:12     61s] MH legal: No MH instances from GP
[03/26 03:13:12     61s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 03:13:12     61s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3473.3M, DRC: 0)
[03/26 03:13:12     61s] Move report: Timing Driven Placement moves 34 insts, mean move: 1.26 um, max move: 4.03 um 
[03/26 03:13:12     61s] 	Max move on inst (t1_reg[3]): (11.80, 18.81) --> (14.10, 17.09)
[03/26 03:13:12     61s] no activity file in design. spp won't run.
[03/26 03:13:12     61s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3473.3M, EPOCH TIME: 1742973192.050724
[03/26 03:13:12     61s] Saved padding area to DB
[03/26 03:13:12     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     61s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.001, REAL:0.001, MEM:3473.3M, EPOCH TIME: 1742973192.051430
[03/26 03:13:12     61s] 
[03/26 03:13:12     61s] Finished Incremental Placement (cpu=0:00:00.3, real=0:00:01.0, mem=3473.3M)
[03/26 03:13:12     61s] CongRepair sets shifter mode to gplace
[03/26 03:13:12     61s] TDRefine: refinePlace mode is spiral
[03/26 03:13:12     61s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3473.3M, EPOCH TIME: 1742973192.051511
[03/26 03:13:12     61s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3473.3M, EPOCH TIME: 1742973192.051522
[03/26 03:13:12     61s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3473.3M, EPOCH TIME: 1742973192.051537
[03/26 03:13:12     61s] Processing tracks to init pin-track alignment.
[03/26 03:13:12     61s] z: 2, totalTracks: 1
[03/26 03:13:12     61s] z: 4, totalTracks: 1
[03/26 03:13:12     61s] z: 6, totalTracks: 1
[03/26 03:13:12     61s] z: 8, totalTracks: 1
[03/26 03:13:12     61s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:12     61s] Cell adder LLGs are deleted
[03/26 03:13:12     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     61s] # Building adder llgBox search-tree.
[03/26 03:13:12     61s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3473.3M, EPOCH TIME: 1742973192.052832
[03/26 03:13:12     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     61s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3473.3M, EPOCH TIME: 1742973192.053471
[03/26 03:13:12     61s] Max number of tech site patterns supported in site array is 256.
[03/26 03:13:12     61s] Core basic site is CoreSite
[03/26 03:13:12     61s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:13:12     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:13:12     61s] Fast DP-INIT is on for default
[03/26 03:13:12     61s] Keep-away cache is enable on metals: 1-11
[03/26 03:13:12     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:13:12     61s] Atter site array init, number of instance map data is 0.
[03/26 03:13:12     61s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.010, REAL:0.010, MEM:3473.3M, EPOCH TIME: 1742973192.063634
[03/26 03:13:12     61s] 
[03/26 03:13:12     61s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:12     61s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:12     61s] 
[03/26 03:13:12     61s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:13:12     61s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.011, REAL:0.011, MEM:3473.3M, EPOCH TIME: 1742973192.063761
[03/26 03:13:12     61s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3473.3M, EPOCH TIME: 1742973192.063778
[03/26 03:13:12     61s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3473.3M, EPOCH TIME: 1742973192.063812
[03/26 03:13:12     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3473.3MB).
[03/26 03:13:12     61s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:3473.3M, EPOCH TIME: 1742973192.063848
[03/26 03:13:12     61s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.012, MEM:3473.3M, EPOCH TIME: 1742973192.063859
[03/26 03:13:12     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.10
[03/26 03:13:12     61s] OPERPROF:   Starting Refine-Place at level 2, MEM:3473.3M, EPOCH TIME: 1742973192.063886
[03/26 03:13:12     61s] *** Starting refinePlace (0:01:02 mem=3473.3M) ***
[03/26 03:13:12     61s] Total net bbox length = 5.386e+02 (2.694e+02 2.692e+02) (ext = 2.977e+02)
[03/26 03:13:12     61s] 
[03/26 03:13:12     61s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:12     61s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:12     61s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:12     61s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3473.3M, EPOCH TIME: 1742973192.064103
[03/26 03:13:12     61s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3473.3M, EPOCH TIME: 1742973192.064129
[03/26 03:13:12     61s] Set min layer with default ( 2 )
[03/26 03:13:12     61s] Set max layer with default ( 127 )
[03/26 03:13:12     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     61s] Min route layer (adjusted) = 2
[03/26 03:13:12     61s] Max route layer (adjusted) = 11
[03/26 03:13:12     61s] Set min layer with default ( 2 )
[03/26 03:13:12     61s] Set max layer with default ( 127 )
[03/26 03:13:12     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     61s] Min route layer (adjusted) = 2
[03/26 03:13:12     61s] Max route layer (adjusted) = 11
[03/26 03:13:12     61s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3473.3M, EPOCH TIME: 1742973192.066284
[03/26 03:13:12     61s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3473.3M, EPOCH TIME: 1742973192.066321
[03/26 03:13:12     61s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3473.3M, EPOCH TIME: 1742973192.066337
[03/26 03:13:12     61s] Starting refinePlace ...
[03/26 03:13:12     61s] Set min layer with default ( 2 )
[03/26 03:13:12     61s] Set max layer with default ( 127 )
[03/26 03:13:12     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     61s] Min route layer (adjusted) = 2
[03/26 03:13:12     61s] Max route layer (adjusted) = 11
[03/26 03:13:12     61s] Set min layer with default ( 2 )
[03/26 03:13:12     61s] Set max layer with default ( 127 )
[03/26 03:13:12     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     61s] Min route layer (adjusted) = 2
[03/26 03:13:12     61s] Max route layer (adjusted) = 11
[03/26 03:13:12     61s] DDP initSite1 nrRow 9 nrJob 9
[03/26 03:13:12     61s] DDP markSite nrRow 9 nrJob 9
[03/26 03:13:12     61s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/26 03:13:12     61s] ** Cut row section cpu time 0:00:00.0.
[03/26 03:13:12     61s]  ** Cut row section real time 0:00:00.0.
[03/26 03:13:12     61s]    Spread Effort: high, pre-route mode, useDDP on.
[03/26 03:13:12     61s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3473.3MB) @(0:01:02 - 0:01:02).
[03/26 03:13:12     61s] Move report: preRPlace moves 34 insts, mean move: 0.12 um, max move: 0.83 um 
[03/26 03:13:12     61s] 	Max move on inst (t2_reg[4]): (12.57, 6.90) --> (11.80, 6.84)
[03/26 03:13:12     61s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[03/26 03:13:12     61s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3473.3M, EPOCH TIME: 1742973192.068680
[03/26 03:13:12     61s] Tweakage: fix icg 1, fix clk 0.
[03/26 03:13:12     61s] Tweakage: density cost 0, scale 0.4.
[03/26 03:13:12     61s] Tweakage: activity cost 0, scale 1.0.
[03/26 03:13:12     61s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3473.3M, EPOCH TIME: 1742973192.068782
[03/26 03:13:12     61s] Cut to 0 partitions.
[03/26 03:13:12     61s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3473.3M, EPOCH TIME: 1742973192.069161
[03/26 03:13:12     61s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:13:12     61s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:13:12     61s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:13:12     61s] Tweakage perm 0 insts, flip 0 insts.
[03/26 03:13:12     61s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.000, REAL:0.000, MEM:3473.3M, EPOCH TIME: 1742973192.069276
[03/26 03:13:12     61s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.001, REAL:0.001, MEM:3473.3M, EPOCH TIME: 1742973192.069290
[03/26 03:13:12     61s] Cleanup congestion map
[03/26 03:13:12     61s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.001, REAL:0.001, MEM:3473.3M, EPOCH TIME: 1742973192.069315
[03/26 03:13:12     61s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:12     61s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3473.3mb) @(0:01:02 - 0:01:02).
[03/26 03:13:12     61s] Cleanup congestion map
[03/26 03:13:12     61s] 
[03/26 03:13:12     61s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:13:12     61s] 
[03/26 03:13:12     61s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:13:12     61s] 
[03/26 03:13:12     61s]  Info: 0 filler has been deleted!
[03/26 03:13:12     61s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:13:12     61s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:12     61s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:12     61s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3441.3MB) @(0:01:02 - 0:01:02).
[03/26 03:13:12     61s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:12     61s] Move report: Detail placement moves 34 insts, mean move: 0.12 um, max move: 0.83 um 
[03/26 03:13:12     61s] 	Max move on inst (t2_reg[4]): (12.57, 6.90) --> (11.80, 6.84)
[03/26 03:13:12     61s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3441.3MB
[03/26 03:13:12     61s] Statistics of distance of Instance movement in refine placement:
[03/26 03:13:12     61s]   maximum (X+Y) =         0.83 um
[03/26 03:13:12     61s]   inst (t2_reg[4]) with max move: (12.573, 6.8995) -> (11.8, 6.84)
[03/26 03:13:12     61s]   mean    (X+Y) =         0.12 um
[03/26 03:13:12     61s] Summary Report:
[03/26 03:13:12     61s] Instances move: 34 (out of 34 movable)
[03/26 03:13:12     61s] Instances flipped: 0
[03/26 03:13:12     61s] Mean displacement: 0.12 um
[03/26 03:13:12     61s] Max displacement: 0.83 um (Instance: t2_reg[4]) (12.573, 6.8995) -> (11.8, 6.84)
[03/26 03:13:12     61s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[03/26 03:13:12     61s] 	Violation at original loc: Overlapping with other instance
[03/26 03:13:12     61s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:13:12     61s] Total instances moved : 34
[03/26 03:13:12     61s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.008, REAL:0.007, MEM:3441.3M, EPOCH TIME: 1742973192.073404
[03/26 03:13:12     61s] Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
[03/26 03:13:12     61s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3441.3MB
[03/26 03:13:12     61s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3441.3MB) @(0:01:02 - 0:01:02).
[03/26 03:13:12     61s] *** Finished refinePlace (0:01:02 mem=3441.3M) ***
[03/26 03:13:12     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.10
[03/26 03:13:12     61s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.010, REAL:0.010, MEM:3441.3M, EPOCH TIME: 1742973192.073511
[03/26 03:13:12     61s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3441.3M, EPOCH TIME: 1742973192.073531
[03/26 03:13:12     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:12     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     61s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3441.3M, EPOCH TIME: 1742973192.074111
[03/26 03:13:12     61s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.023, REAL:0.023, MEM:3441.3M, EPOCH TIME: 1742973192.074130
[03/26 03:13:12     61s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3441.3M, EPOCH TIME: 1742973192.074382
[03/26 03:13:12     61s] Starting Early Global Route congestion estimation: mem = 3441.3M
[03/26 03:13:12     61s] (I)      Initializing eGR engine (regular)
[03/26 03:13:12     61s] Set min layer with default ( 2 )
[03/26 03:13:12     61s] Set max layer with default ( 127 )
[03/26 03:13:12     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     61s] Min route layer (adjusted) = 2
[03/26 03:13:12     61s] Max route layer (adjusted) = 11
[03/26 03:13:12     61s] (I)      clean place blk overflow:
[03/26 03:13:12     61s] (I)      H : enabled 1.00 0
[03/26 03:13:12     61s] (I)      V : enabled 1.00 0
[03/26 03:13:12     61s] (I)      Initializing eGR engine (regular)
[03/26 03:13:12     61s] Set min layer with default ( 2 )
[03/26 03:13:12     61s] Set max layer with default ( 127 )
[03/26 03:13:12     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     61s] Min route layer (adjusted) = 2
[03/26 03:13:12     61s] Max route layer (adjusted) = 11
[03/26 03:13:12     61s] (I)      clean place blk overflow:
[03/26 03:13:12     61s] (I)      H : enabled 1.00 0
[03/26 03:13:12     61s] (I)      V : enabled 1.00 0
[03/26 03:13:12     61s] (I)      Started Early Global Route kernel ( Curr Mem: 3.33 MB )
[03/26 03:13:12     61s] (I)      Running eGR Regular flow
[03/26 03:13:12     61s] (I)      # wire layers (front) : 12
[03/26 03:13:12     61s] (I)      # wire layers (back)  : 0
[03/26 03:13:12     61s] (I)      min wire layer : 1
[03/26 03:13:12     61s] (I)      max wire layer : 11
[03/26 03:13:12     61s] (I)      # cut layers (front) : 11
[03/26 03:13:12     61s] (I)      # cut layers (back)  : 0
[03/26 03:13:12     61s] (I)      min cut layer : 1
[03/26 03:13:12     61s] (I)      max cut layer : 10
[03/26 03:13:12     61s] (I)      ================================ Layers ================================
[03/26 03:13:12     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     61s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:13:12     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     61s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:13:12     61s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     61s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     61s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     61s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     61s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     61s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     61s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     61s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     61s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:13:12     61s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:13:12     61s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:13:12     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     61s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:13:12     61s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:13:12     61s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:13:12     61s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:13:12     61s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:13:12     61s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:13:12     61s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:13:12     61s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:13:12     61s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:13:12     61s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:13:12     61s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:13:12     61s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:13:12     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     61s] (I)      Started Import and model ( Curr Mem: 3.33 MB )
[03/26 03:13:12     61s] (I)      == Non-default Options ==
[03/26 03:13:12     61s] (I)      Maximum routing layer                              : 11
[03/26 03:13:12     61s] (I)      Top routing layer                                  : 11
[03/26 03:13:12     61s] (I)      Number of threads                                  : 1
[03/26 03:13:12     61s] (I)      Route tie net to shape                             : auto
[03/26 03:13:12     61s] (I)      Use non-blocking free Dbs wires                    : false
[03/26 03:13:12     61s] (I)      Method to set GCell size                           : row
[03/26 03:13:12     61s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:13:12     61s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:13:12     61s] (I)      ============== Pin Summary ==============
[03/26 03:13:12     61s] (I)      +-------+--------+---------+------------+
[03/26 03:13:12     61s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:13:12     61s] (I)      +-------+--------+---------+------------+
[03/26 03:13:12     61s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:13:12     61s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:13:12     61s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:13:12     61s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:13:12     61s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:13:12     61s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:13:12     61s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:13:12     61s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:13:12     61s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:13:12     61s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:13:12     61s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:13:12     61s] (I)      +-------+--------+---------+------------+
[03/26 03:13:12     61s] (I)      Custom ignore net properties:
[03/26 03:13:12     61s] (I)      1 : NotLegal
[03/26 03:13:12     61s] (I)      Default ignore net properties:
[03/26 03:13:12     61s] (I)      1 : Special
[03/26 03:13:12     61s] (I)      2 : Analog
[03/26 03:13:12     61s] (I)      3 : Fixed
[03/26 03:13:12     61s] (I)      4 : Skipped
[03/26 03:13:12     61s] (I)      5 : MixedSignal
[03/26 03:13:12     61s] (I)      Prerouted net properties:
[03/26 03:13:12     61s] (I)      1 : NotLegal
[03/26 03:13:12     61s] (I)      2 : Special
[03/26 03:13:12     61s] (I)      3 : Analog
[03/26 03:13:12     61s] (I)      4 : Fixed
[03/26 03:13:12     61s] (I)      5 : Skipped
[03/26 03:13:12     61s] (I)      6 : MixedSignal
[03/26 03:13:12     61s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:13:12     61s] (I)      Use row-based GCell size
[03/26 03:13:12     61s] (I)      Use row-based GCell align
[03/26 03:13:12     61s] (I)      layer 0 area = 80000
[03/26 03:13:12     61s] (I)      layer 1 area = 80000
[03/26 03:13:12     61s] (I)      layer 2 area = 80000
[03/26 03:13:12     61s] (I)      layer 3 area = 80000
[03/26 03:13:12     61s] (I)      layer 4 area = 80000
[03/26 03:13:12     61s] (I)      layer 5 area = 80000
[03/26 03:13:12     61s] (I)      layer 6 area = 80000
[03/26 03:13:12     61s] (I)      layer 7 area = 80000
[03/26 03:13:12     61s] (I)      layer 8 area = 80000
[03/26 03:13:12     61s] (I)      layer 9 area = 400000
[03/26 03:13:12     61s] (I)      layer 10 area = 400000
[03/26 03:13:12     61s] (I)      GCell unit size   : 3420
[03/26 03:13:12     61s] (I)      GCell multiplier  : 1
[03/26 03:13:12     61s] (I)      GCell row height  : 3420
[03/26 03:13:12     61s] (I)      Actual row height : 3420
[03/26 03:13:12     61s] (I)      GCell align ref   : 10000 10260
[03/26 03:13:12     61s] [NR-eGR] Track table information for default rule: 
[03/26 03:13:12     61s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:13:12     61s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:13:12     61s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:13:12     61s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:13:12     61s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:13:12     61s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:13:12     61s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:13:12     61s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:13:12     61s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:13:12     61s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:13:12     61s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:13:12     61s] (I)      ================== Default via ===================
[03/26 03:13:12     61s] (I)      +----+------------------+------------------------+
[03/26 03:13:12     61s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 03:13:12     61s] (I)      +----+------------------+------------------------+
[03/26 03:13:12     61s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[03/26 03:13:12     61s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 03:13:12     61s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 03:13:12     61s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 03:13:12     61s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[03/26 03:13:12     61s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 03:13:12     61s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[03/26 03:13:12     61s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 03:13:12     61s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 03:13:12     61s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 03:13:12     61s] (I)      +----+------------------+------------------------+
[03/26 03:13:12     61s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:13:12     61s] (I)      Read 712 PG shapes from cache
[03/26 03:13:12     61s] [NR-eGR] Read 0 clock shapes
[03/26 03:13:12     61s] [NR-eGR] Read 0 other shapes
[03/26 03:13:12     61s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:13:12     61s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:13:12     61s] [NR-eGR] #Instance Blockages : 0
[03/26 03:13:12     61s] [NR-eGR] #PG Blockages       : 712
[03/26 03:13:12     61s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:13:12     61s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:13:12     61s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:13:12     61s] [NR-eGR] #Other Blockages    : 0
[03/26 03:13:12     61s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:13:12     61s] [NR-eGR] #prerouted nets         : 1
[03/26 03:13:12     61s] [NR-eGR] #prerouted special nets : 0
[03/26 03:13:12     61s] [NR-eGR] #prerouted wires        : 85
[03/26 03:13:12     61s] [NR-eGR] Read 57 nets ( ignored 1 )
[03/26 03:13:12     61s] (I)        Front-side 57 ( ignored 1 )
[03/26 03:13:12     61s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:13:12     61s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:13:12     61s] (I)      dcls route internal nets
[03/26 03:13:12     61s] (I)      dcls route interface nets
[03/26 03:13:12     61s] (I)      dcls route common nets
[03/26 03:13:12     61s] (I)      Reading macro buffers
[03/26 03:13:12     61s] (I)      Number of macro buffers: 0
[03/26 03:13:12     61s] (I)      early_global_route_priority property id does not exist.
[03/26 03:13:12     61s] (I)      Read Num Blocks=712  Num Prerouted Wires=85  Num CS=0
[03/26 03:13:12     61s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 60
[03/26 03:13:12     61s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 23
[03/26 03:13:12     61s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 2
[03/26 03:13:12     61s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:13:12     61s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:13:12     61s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:13:12     61s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:13:12     61s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:13:12     61s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:13:12     61s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:13:12     61s] (I)      Number of ignored nets                =      1
[03/26 03:13:12     61s] (I)      Number of connected nets              =      0
[03/26 03:13:12     61s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[03/26 03:13:12     61s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:13:12     61s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:13:12     61s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:13:12     61s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:13:12     61s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:13:12     61s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:13:12     61s] (I)      Ndr track 0 does not exist
[03/26 03:13:12     61s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:13:12     61s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:13:12     61s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:13:12     61s] (I)      Site width          :   400  (dbu)
[03/26 03:13:12     61s] (I)      Row height          :  3420  (dbu)
[03/26 03:13:12     61s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:13:12     61s] (I)      GCell width         :  3420  (dbu)
[03/26 03:13:12     61s] (I)      GCell height        :  3420  (dbu)
[03/26 03:13:12     61s] (I)      Grid                :    15    15    11
[03/26 03:13:12     61s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:13:12     61s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:13:12     61s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:13:12     61s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:13:12     61s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:13:12     61s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:13:12     61s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:13:12     61s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:13:12     61s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:13:12     61s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:13:12     61s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:13:12     61s] (I)      --------------------------------------------------------
[03/26 03:13:12     61s] 
[03/26 03:13:12     61s] [NR-eGR] ============ Routing rule table ============
[03/26 03:13:12     61s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[03/26 03:13:12     61s] [NR-eGR] ========================================
[03/26 03:13:12     61s] [NR-eGR] 
[03/26 03:13:12     61s] (I)      ==== NDR : (Default) ====
[03/26 03:13:12     61s] (I)      +--------------+--------+
[03/26 03:13:12     61s] (I)      |           ID |      1 |
[03/26 03:13:12     61s] (I)      |      Default |    yes |
[03/26 03:13:12     61s] (I)      |  Clk Special |     no |
[03/26 03:13:12     61s] (I)      | Hard spacing |     no |
[03/26 03:13:12     61s] (I)      |    NDR track | (none) |
[03/26 03:13:12     61s] (I)      |      NDR via | (none) |
[03/26 03:13:12     61s] (I)      |  Extra space |      0 |
[03/26 03:13:12     61s] (I)      |      Shields |      0 |
[03/26 03:13:12     61s] (I)      |   Demand (H) |      1 |
[03/26 03:13:12     61s] (I)      |   Demand (V) |      1 |
[03/26 03:13:12     61s] (I)      |        #Nets |     56 |
[03/26 03:13:12     61s] (I)      +--------------+--------+
[03/26 03:13:12     61s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:12     61s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:13:12     61s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:12     61s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:12     61s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:12     61s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:12     61s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:12     61s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:12     61s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:12     61s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:12     61s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:12     61s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:13:12     61s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:13:12     61s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:12     61s] (I)      =============== Blocked Tracks ===============
[03/26 03:13:12     61s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:12     61s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:13:12     61s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:12     61s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:13:12     61s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:13:12     61s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:13:12     61s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:13:12     61s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:13:12     61s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:13:12     61s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:13:12     61s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:13:12     61s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:13:12     61s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:13:12     61s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:13:12     61s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:12     61s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.33 MB )
[03/26 03:13:12     61s] (I)      Reset routing kernel
[03/26 03:13:12     61s] (I)      Started Global Routing ( Curr Mem: 3.33 MB )
[03/26 03:13:12     61s] (I)      totalPins=115  totalGlobalPin=115 (100.00%)
[03/26 03:13:12     61s] (I)      ================== Net Group Info ==================
[03/26 03:13:12     61s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:12     61s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:13:12     61s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:12     61s] (I)      |  1 |             56 |    Metal2(2) | Metal11(11) |
[03/26 03:13:12     61s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:12     61s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:13:12     61s] (I)      total 2D Demand : 170 = (80 H, 90 V)
[03/26 03:13:12     61s] (I)      init route region map
[03/26 03:13:12     61s] (I)      #blocked GCells = 0
[03/26 03:13:12     61s] (I)      #regions = 1
[03/26 03:13:12     61s] (I)      init safety region map
[03/26 03:13:12     61s] (I)      #blocked GCells = 0
[03/26 03:13:12     61s] (I)      #regions = 1
[03/26 03:13:12     61s] [NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[03/26 03:13:12     61s] (I)      
[03/26 03:13:12     61s] (I)      ============  Phase 1a Route ============
[03/26 03:13:12     61s] (I)      Usage: 277 = (144 H, 133 V) = (1.85% H, 1.84% V) = (2.462e+02um H, 2.274e+02um V)
[03/26 03:13:12     61s] (I)      
[03/26 03:13:12     61s] (I)      ============  Phase 1b Route ============
[03/26 03:13:12     61s] (I)      Usage: 277 = (144 H, 133 V) = (1.85% H, 1.84% V) = (2.462e+02um H, 2.274e+02um V)
[03/26 03:13:12     61s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.736700e+02um
[03/26 03:13:12     61s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:13:12     61s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:13:12     61s] (I)      
[03/26 03:13:12     61s] (I)      ============  Phase 1c Route ============
[03/26 03:13:12     61s] (I)      Usage: 277 = (144 H, 133 V) = (1.85% H, 1.84% V) = (2.462e+02um H, 2.274e+02um V)
[03/26 03:13:12     61s] (I)      
[03/26 03:13:12     61s] (I)      ============  Phase 1d Route ============
[03/26 03:13:12     61s] (I)      Usage: 277 = (144 H, 133 V) = (1.85% H, 1.84% V) = (2.462e+02um H, 2.274e+02um V)
[03/26 03:13:12     61s] (I)      
[03/26 03:13:12     61s] (I)      ============  Phase 1e Route ============
[03/26 03:13:12     61s] (I)      Usage: 277 = (144 H, 133 V) = (1.85% H, 1.84% V) = (2.462e+02um H, 2.274e+02um V)
[03/26 03:13:12     61s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.736700e+02um
[03/26 03:13:12     61s] (I)      
[03/26 03:13:12     61s] (I)      ============  Phase 1l Route ============
[03/26 03:13:12     61s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:13:12     61s] (I)      Layer  2:       1616       213         0           0        1796    ( 0.00%) 
[03/26 03:13:12     61s] (I)      Layer  3:       1774       217         0           0        1890    ( 0.00%) 
[03/26 03:13:12     61s] (I)      Layer  4:       1616        27         0           0        1796    ( 0.00%) 
[03/26 03:13:12     61s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:13:12     61s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:13:12     61s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:13:12     61s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:13:12     61s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:13:12     61s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:13:12     61s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:13:12     61s] (I)      Total:         14031       457         0         737       15475    ( 4.55%) 
[03/26 03:13:12     61s] (I)      
[03/26 03:13:12     61s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:13:12     61s] [NR-eGR]                        OverCon            
[03/26 03:13:12     61s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:13:12     61s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:13:12     61s] [NR-eGR] ----------------------------------------------
[03/26 03:13:12     61s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR] ----------------------------------------------
[03/26 03:13:12     61s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     61s] [NR-eGR] 
[03/26 03:13:12     61s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.33 MB )
[03/26 03:13:12     61s] (I)      Updating congestion map
[03/26 03:13:12     61s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:13:12     61s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:13:12     61s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.33 MB )
[03/26 03:13:12     61s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3441.3M
[03/26 03:13:12     61s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:3441.3M, EPOCH TIME: 1742973192.089512
[03/26 03:13:12     61s] OPERPROF: Starting HotSpotCal at level 1, MEM:3441.3M, EPOCH TIME: 1742973192.089529
[03/26 03:13:12     61s] [hotspot] +------------+---------------+---------------+
[03/26 03:13:12     61s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 03:13:12     61s] [hotspot] +------------+---------------+---------------+
[03/26 03:13:12     61s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 03:13:12     61s] [hotspot] +------------+---------------+---------------+
[03/26 03:13:12     61s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:13:12     61s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 03:13:12     61s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3457.3M, EPOCH TIME: 1742973192.089863
[03/26 03:13:12     61s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3457.3M, EPOCH TIME: 1742973192.089902
[03/26 03:13:12     61s] Starting Early Global Route wiring: mem = 3457.3M
[03/26 03:13:12     61s] (I)      Running track assignment and export wires
[03/26 03:13:12     61s] (I)      Delete wires for 56 nets 
[03/26 03:13:12     61s] (I)      ============= Track Assignment ============
[03/26 03:13:12     61s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.35 MB )
[03/26 03:13:12     61s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:13:12     61s] (I)      Run Multi-thread track assignment
[03/26 03:13:12     61s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.35 MB )
[03/26 03:13:12     61s] (I)      Started Export ( Curr Mem: 3.35 MB )
[03/26 03:13:12     61s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:13:12     61s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/26 03:13:12     61s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     61s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:13:12     61s] [NR-eGR] -----------------------------------
[03/26 03:13:12     61s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:13:12     61s] [NR-eGR]  Metal2   (2V)           266   177 
[03/26 03:13:12     61s] [NR-eGR]  Metal3   (3H)           292    11 
[03/26 03:13:12     61s] [NR-eGR]  Metal4   (4V)            23     0 
[03/26 03:13:12     61s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:13:12     61s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:13:12     61s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:13:12     61s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:13:12     61s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:13:12     61s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:13:12     61s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:13:12     61s] [NR-eGR] -----------------------------------
[03/26 03:13:12     61s] [NR-eGR]           Total          581   329 
[03/26 03:13:12     61s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     61s] [NR-eGR] Total half perimeter of net bounding box: 539um
[03/26 03:13:12     61s] [NR-eGR] Total length: 581um, number of vias: 329
[03/26 03:13:12     61s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     61s] (I)      == Layer wire length by net rule ==
[03/26 03:13:12     61s] (I)                       Default 
[03/26 03:13:12     61s] (I)      -------------------------
[03/26 03:13:12     61s] (I)       Metal1   (1H)       0um 
[03/26 03:13:12     61s] (I)       Metal2   (2V)     266um 
[03/26 03:13:12     61s] (I)       Metal3   (3H)     292um 
[03/26 03:13:12     61s] (I)       Metal4   (4V)      23um 
[03/26 03:13:12     61s] (I)       Metal5   (5H)       0um 
[03/26 03:13:12     61s] (I)       Metal6   (6V)       0um 
[03/26 03:13:12     61s] (I)       Metal7   (7H)       0um 
[03/26 03:13:12     61s] (I)       Metal8   (8V)       0um 
[03/26 03:13:12     61s] (I)       Metal9   (9H)       0um 
[03/26 03:13:12     61s] (I)       Metal10  (10V)      0um 
[03/26 03:13:12     61s] (I)       Metal11  (11H)      0um 
[03/26 03:13:12     61s] (I)      -------------------------
[03/26 03:13:12     61s] (I)                Total    581um 
[03/26 03:13:12     61s] (I)      == Layer via count by net rule ==
[03/26 03:13:12     61s] (I)                       Default 
[03/26 03:13:12     61s] (I)      -------------------------
[03/26 03:13:12     61s] (I)       Metal1   (1H)       141 
[03/26 03:13:12     61s] (I)       Metal2   (2V)       177 
[03/26 03:13:12     61s] (I)       Metal3   (3H)        11 
[03/26 03:13:12     61s] (I)       Metal4   (4V)         0 
[03/26 03:13:12     61s] (I)       Metal5   (5H)         0 
[03/26 03:13:12     61s] (I)       Metal6   (6V)         0 
[03/26 03:13:12     61s] (I)       Metal7   (7H)         0 
[03/26 03:13:12     61s] (I)       Metal8   (8V)         0 
[03/26 03:13:12     61s] (I)       Metal9   (9H)         0 
[03/26 03:13:12     61s] (I)       Metal10  (10V)        0 
[03/26 03:13:12     61s] (I)       Metal11  (11H)        0 
[03/26 03:13:12     61s] (I)      -------------------------
[03/26 03:13:12     61s] (I)                Total      329 
[03/26 03:13:12     61s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.32 MB )
[03/26 03:13:12     61s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:12     61s] (I)      Global routing data unavailable, rerun eGR
[03/26 03:13:12     61s] (I)      Initializing eGR engine (regular)
[03/26 03:13:12     61s] Set min layer with default ( 2 )
[03/26 03:13:12     61s] Set max layer with default ( 127 )
[03/26 03:13:12     61s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     61s] Min route layer (adjusted) = 2
[03/26 03:13:12     61s] Max route layer (adjusted) = 11
[03/26 03:13:12     61s] (I)      clean place blk overflow:
[03/26 03:13:12     61s] (I)      H : enabled 1.00 0
[03/26 03:13:12     61s] (I)      V : enabled 1.00 0
[03/26 03:13:12     61s] Early Global Route wiring runtime: 0.03 seconds, mem = 3441.8M
[03/26 03:13:12     61s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.025, REAL:0.025, MEM:3441.8M, EPOCH TIME: 1742973192.115369
[03/26 03:13:12     61s] SKP cleared!
[03/26 03:13:12     61s] 
[03/26 03:13:12     61s] *** Finished incrementalPlace (cpu=0:00:00.4, real=0:00:01.0)***
[03/26 03:13:12     61s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3441.8M, EPOCH TIME: 1742973192.125205
[03/26 03:13:12     61s] Deleting eGR PG blockage cache
[03/26 03:13:12     61s] Disable eGR PG blockage caching
[03/26 03:13:12     61s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3441.8M, EPOCH TIME: 1742973192.125269
[03/26 03:13:12     61s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:02.0/0:14:14.0 (0.1), mem = 3441.8M
[03/26 03:13:12     61s] 
[03/26 03:13:12     61s] =============================================================================================
[03/26 03:13:12     61s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    23.13-s082_1
[03/26 03:13:12     61s] =============================================================================================
[03/26 03:13:12     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:12     61s] ---------------------------------------------------------------------------------------------
[03/26 03:13:12     61s] [ RefinePlace            ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:12     61s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:13:12     61s] [ ExtractRC              ]      1   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:13:12     61s] [ FullDelayCalc          ]      1   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.1    1.1
[03/26 03:13:12     61s] [ TimingUpdate           ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:12     61s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:12     61s] [ MISC                   ]          0:00:00.3  (  82.9 % )     0:00:00.3 /  0:00:00.3    0.9
[03/26 03:13:12     61s] ---------------------------------------------------------------------------------------------
[03/26 03:13:12     61s]  IncrReplace #1 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:13:12     61s] ---------------------------------------------------------------------------------------------
[03/26 03:13:12     61s]     Congestion Repair done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/26 03:13:12     61s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/26 03:13:12     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:3441.8M, EPOCH TIME: 1742973192.140223
[03/26 03:13:12     62s] Processing tracks to init pin-track alignment.
[03/26 03:13:12     62s] z: 2, totalTracks: 1
[03/26 03:13:12     62s] z: 4, totalTracks: 1
[03/26 03:13:12     62s] z: 6, totalTracks: 1
[03/26 03:13:12     62s] z: 8, totalTracks: 1
[03/26 03:13:12     62s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:12     62s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3441.8M, EPOCH TIME: 1742973192.141531
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:12     62s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:12     62s] OPERPROF:     Starting CMU at level 3, MEM:3441.8M, EPOCH TIME: 1742973192.152504
[03/26 03:13:12     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3441.8M, EPOCH TIME: 1742973192.152666
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:13:12     62s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3441.8M, EPOCH TIME: 1742973192.152725
[03/26 03:13:12     62s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3441.8M, EPOCH TIME: 1742973192.152739
[03/26 03:13:12     62s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3441.8M, EPOCH TIME: 1742973192.152822
[03/26 03:13:12     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3441.8MB).
[03/26 03:13:12     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:3441.8M, EPOCH TIME: 1742973192.152865
[03/26 03:13:12     62s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/26 03:13:12     62s]   Leaving CCOpt scope - extractRC...
[03/26 03:13:12     62s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/26 03:13:12     62s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:13:12     62s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:13:12     62s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:13:12     62s] PreRoute RC Extraction called for design adder.
[03/26 03:13:12     62s] RC Extraction called in multi-corner(1) mode.
[03/26 03:13:12     62s] RCMode: PreRoute
[03/26 03:13:12     62s]       RC Corner Indexes            0   
[03/26 03:13:12     62s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:13:12     62s] Resistance Scaling Factor    : 1.00000 
[03/26 03:13:12     62s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:13:12     62s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:13:12     62s] Shrink Factor                : 0.90000
[03/26 03:13:12     62s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:13:12     62s] Using capacitance table file ...
[03/26 03:13:12     62s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:12     62s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:13:12     62s] eee: pegSigSF=1.070000
[03/26 03:13:12     62s] Initializing multi-corner capacitance tables ... 
[03/26 03:13:12     62s] Initializing multi-corner resistance tables ...
[03/26 03:13:12     62s] Creating RPSQ from WeeR and WRes ...
[03/26 03:13:12     62s] eee: Grid unit RC data computation started
[03/26 03:13:12     62s] eee: Grid unit RC data computation completed
[03/26 03:13:12     62s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:13:12     62s] eee: l=2 avDens=0.045476 usedTrk=15.552631 availTrk=342.000000 sigTrk=15.552631
[03/26 03:13:12     62s] eee: l=3 avDens=0.047433 usedTrk=17.076023 availTrk=360.000000 sigTrk=17.076023
[03/26 03:13:12     62s] eee: l=4 avDens=0.007772 usedTrk=1.328947 availTrk=171.000000 sigTrk=1.328947
[03/26 03:13:12     62s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:13:12     62s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:13:12     62s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:13:12     62s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:12     62s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:13:12     62s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.020300 aWlH=0.000000 lMod=0 pMax=0.804800 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:13:12     62s] eee: NetCapCache creation started. (Current Mem: 3441.797M) 
[03/26 03:13:12     62s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3441.797M) 
[03/26 03:13:12     62s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:13:12     62s] eee: Metal Layers Info:
[03/26 03:13:12     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:12     62s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:13:12     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:12     62s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:13:12     62s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:13:12     62s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:13:12     62s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:13:12     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:12     62s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:13:12     62s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:13:12     62s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3441.797M)
[03/26 03:13:12     62s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/26 03:13:12     62s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:13:12     62s] End AAE Lib Interpolated Model. (MEM=2829.164062 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:12     62s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Clock DAG hash after clustering cong repair call: 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]   CTS services accumulated run-time stats after clustering cong repair call:
[03/26 03:13:12     62s]     delay calculator: calls=12471, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]     legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:12     62s]     steiner router: calls=12468, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]   Clock DAG stats after clustering cong repair call:
[03/26 03:13:12     62s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]     sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]     misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]     sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]   Clock DAG net violations after clustering cong repair call: none
[03/26 03:13:12     62s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/26 03:13:12     62s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]   Primary reporting skew groups after clustering cong repair call:
[03/26 03:13:12     62s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]         min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]         max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]   Skew group summary after clustering cong repair call:
[03/26 03:13:12     62s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/26 03:13:12     62s]   Stage::Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/26 03:13:12     62s]   Stage::DRV Fixing...
[03/26 03:13:12     62s]   Fixing clock tree slew time and max cap violations...
[03/26 03:13:12     62s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[03/26 03:13:12     62s]       delay calculator: calls=12471, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:12     62s]       steiner router: calls=12468, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:13:12     62s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[03/26 03:13:12     62s]       delay calculator: calls=12471, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:12     62s]       steiner router: calls=12468, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/26 03:13:12     62s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:13:12     62s]       delay calculator: calls=12471, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:12     62s]       steiner router: calls=12468, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:13:12     62s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:13:12     62s]       delay calculator: calls=12471, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:12     62s]       steiner router: calls=12468, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Stage::Insertion Delay Reduction...
[03/26 03:13:12     62s]   Removing unnecessary root buffering...
[03/26 03:13:12     62s]     Clock DAG hash before 'Removing unnecessary root buffering': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[03/26 03:13:12     62s]       delay calculator: calls=12471, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:12     62s]       steiner router: calls=12468, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG hash after 'Removing unnecessary root buffering': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[03/26 03:13:12     62s]       delay calculator: calls=12471, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:12     62s]       steiner router: calls=12468, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Removing unnecessary root buffering':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Removing unconstrained drivers...
[03/26 03:13:12     62s]     Clock DAG hash before 'Removing unconstrained drivers': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[03/26 03:13:12     62s]       delay calculator: calls=12471, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:12     62s]       steiner router: calls=12468, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG hash after 'Removing unconstrained drivers': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[03/26 03:13:12     62s]       delay calculator: calls=12471, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:12     62s]       steiner router: calls=12468, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Removing unconstrained drivers':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Reducing insertion delay 1...
[03/26 03:13:12     62s]     Clock DAG hash before 'Reducing insertion delay 1': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[03/26 03:13:12     62s]       delay calculator: calls=12471, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=8, total_wall_time=0.001s, mean_wall_time=0.133ms
[03/26 03:13:12     62s]       steiner router: calls=12468, total_wall_time=0.047s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG hash after 'Reducing insertion delay 1': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Reducing insertion delay 1':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Removing longest path buffering...
[03/26 03:13:12     62s]     Clock DAG hash before 'Removing longest path buffering': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG hash after 'Removing longest path buffering': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Removing longest path buffering':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Removing longest path buffering':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Reducing delay of long paths...
[03/26 03:13:12     62s]     Clock DAG hash before 'Reducing delay of long paths': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG hash after 'Reducing delay of long paths': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Reducing delay of long paths':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Reducing delay of long paths': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Reducing delay of long paths':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Reducing delay of long paths':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/26 03:13:12     62s]   
[03/26 03:13:12     62s]   
[03/26 03:13:12     62s]   CCOpt::Phase::Implementation...
[03/26 03:13:12     62s]   Stage::Reducing Power...
[03/26 03:13:12     62s]   Improving clock tree routing...
[03/26 03:13:12     62s]     Clock DAG hash before 'Improving clock tree routing': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Iteration 1...
[03/26 03:13:12     62s]     Iteration 1 done.
[03/26 03:13:12     62s]     Clock DAG hash after 'Improving clock tree routing': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Improving clock tree routing':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Improving clock tree routing':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Reducing clock tree power 1...
[03/26 03:13:12     62s]     Clock DAG hash before 'Reducing clock tree power 1': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Resizing gates: 
[03/26 03:13:12     62s]     Legalizer releasing space for clock trees
[03/26 03:13:12     62s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/26 03:13:12     62s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     100% 
[03/26 03:13:12     62s]     Clock DAG hash after 'Reducing clock tree power 1': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Reducing clock tree power 1':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Reducing clock tree power 2...
[03/26 03:13:12     62s]     Clock DAG hash before 'Reducing clock tree power 2': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Path optimization required 0 stage delay updates 
[03/26 03:13:12     62s]     Clock DAG hash after 'Reducing clock tree power 2': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Reducing clock tree power 2':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Stage::Balancing...
[03/26 03:13:12     62s]   Improving subtree skew...
[03/26 03:13:12     62s]     Clock DAG hash before 'Improving subtree skew': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG hash after 'Improving subtree skew': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Improving subtree skew':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Improving subtree skew': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Improving subtree skew':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Improving subtree skew':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Offloading subtrees by buffering...
[03/26 03:13:12     62s]     Clock DAG hash before 'Offloading subtrees by buffering': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG hash after 'Offloading subtrees by buffering': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Offloading subtrees by buffering':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Offloading subtrees by buffering': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Offloading subtrees by buffering':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   AdjustingMinPinPIDs for balancing...
[03/26 03:13:12     62s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[03/26 03:13:12     62s]       delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Approximately balancing fragments step...
[03/26 03:13:12     62s]       Clock DAG hash before 'Approximately balancing fragments step': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[03/26 03:13:12     62s]         delay calculator: calls=12488, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]         steiner router: calls=12485, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]       Resolve constraints - Approximately balancing fragments...
[03/26 03:13:12     62s]       Resolving skew group constraints...
[03/26 03:13:12     62s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[03/26 03:13:12     62s]       Resolving skew group constraints done.
[03/26 03:13:12     62s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[03/26 03:13:12     62s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/26 03:13:12     62s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Approximately balancing fragments...
[03/26 03:13:12     62s]         Moving gates to improve sub-tree skew...
[03/26 03:13:12     62s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[03/26 03:13:12     62s]             delay calculator: calls=12496, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]             legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]             steiner router: calls=12493, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]           Tried: 2 Succeeded: 0
[03/26 03:13:12     62s]           Topology Tried: 0 Succeeded: 0
[03/26 03:13:12     62s]           0 Succeeded with SS ratio
[03/26 03:13:12     62s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/26 03:13:12     62s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/26 03:13:12     62s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[03/26 03:13:12     62s]             delay calculator: calls=12496, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]             legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]             steiner router: calls=12493, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/26 03:13:12     62s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/26 03:13:12     62s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/26 03:13:12     62s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         Approximately balancing fragments bottom up...
[03/26 03:13:12     62s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[03/26 03:13:12     62s]             delay calculator: calls=12496, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]             legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]             steiner router: calls=12493, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[03/26 03:13:12     62s]             delay calculator: calls=12496, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]             legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]             steiner router: calls=12493, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/26 03:13:12     62s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]           Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/26 03:13:12     62s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/26 03:13:12     62s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         Virtual Delay Histogram:
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         ---------------
[03/26 03:13:12     62s]         Histogram
[03/26 03:13:12     62s]         ---------------
[03/26 03:13:12     62s]         {26 <= 0.000ns}
[03/26 03:13:12     62s]         ---------------
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         Virtual delay statistics:
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         ------------------------------------------------------
[03/26 03:13:12     62s]         Mean     Min      Max      Std. Dev    Count     Total
[03/26 03:13:12     62s]         ------------------------------------------------------
[03/26 03:13:12     62s]         0.000    0.000    0.000     0.000      26.000    0.000
[03/26 03:13:12     62s]         ------------------------------------------------------
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         Biggest Virtual delays:
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         ---------------------------------------
[03/26 03:13:12     62s]         Virtual    Clock Tree    Pin    Pre-CTS
[03/26 03:13:12     62s]         Delay                           net
[03/26 03:13:12     62s]         ---------------------------------------
[03/26 03:13:12     62s]           (empty table)
[03/26 03:13:12     62s]         ---------------------------------------
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         Approximately balancing fragments, wire and cell delays...
[03/26 03:13:12     62s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[03/26 03:13:12     62s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/26 03:13:12     62s]             delay calculator: calls=12497, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]             legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]             steiner router: calls=12494, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/26 03:13:12     62s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/26 03:13:12     62s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/26 03:13:12     62s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/26 03:13:12     62s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Approximately balancing fragments done.
[03/26 03:13:12     62s]       Clock DAG hash after 'Approximately balancing fragments step': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[03/26 03:13:12     62s]         delay calculator: calls=12497, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]         steiner router: calls=12494, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]       Clock DAG stats after 'Approximately balancing fragments step':
[03/26 03:13:12     62s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]       Clock DAG net violations after 'Approximately balancing fragments step': none
[03/26 03:13:12     62s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/26 03:13:12     62s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]     Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Clock DAG hash after Approximately balancing fragments: 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[03/26 03:13:12     62s]       delay calculator: calls=12497, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12494, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after Approximately balancing fragments:
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after Approximately balancing fragments: none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after Approximately balancing fragments:
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after Approximately balancing fragments:
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]     Improving fragments clock skew...
[03/26 03:13:12     62s]       Clock DAG hash before 'Improving fragments clock skew': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[03/26 03:13:12     62s]         delay calculator: calls=12497, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]         steiner router: calls=12494, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]       Clock DAG hash after 'Improving fragments clock skew': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[03/26 03:13:12     62s]         delay calculator: calls=12497, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]         steiner router: calls=12494, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]       Clock DAG stats after 'Improving fragments clock skew':
[03/26 03:13:12     62s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]       Clock DAG net violations after 'Improving fragments clock skew': none
[03/26 03:13:12     62s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/26 03:13:12     62s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]       Primary reporting skew groups after 'Improving fragments clock skew':
[03/26 03:13:12     62s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]             min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]             max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]       Skew group summary after 'Improving fragments clock skew':
[03/26 03:13:12     62s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Approximately balancing step...
[03/26 03:13:12     62s]     Clock DAG hash before 'Approximately balancing step': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[03/26 03:13:12     62s]       delay calculator: calls=12497, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12494, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Resolve constraints - Approximately balancing...
[03/26 03:13:12     62s]     Resolving skew group constraints...
[03/26 03:13:12     62s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[03/26 03:13:12     62s]     Resolving skew group constraints done.
[03/26 03:13:12     62s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Approximately balancing...
[03/26 03:13:12     62s]       Approximately balancing, wire and cell delays...
[03/26 03:13:12     62s]       Approximately balancing, wire and cell delays, iteration 1...
[03/26 03:13:12     62s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[03/26 03:13:12     62s]           delay calculator: calls=12497, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12494, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/26 03:13:12     62s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]           sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]           misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]           sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/26 03:13:12     62s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/26 03:13:12     62s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/26 03:13:12     62s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Approximately balancing done.
[03/26 03:13:12     62s]     Clock DAG hash after 'Approximately balancing step': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[03/26 03:13:12     62s]       delay calculator: calls=12497, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12494, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Approximately balancing step':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Approximately balancing step': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Approximately balancing step':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Approximately balancing step':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Approximately balancing paths...
[03/26 03:13:12     62s]     Clock DAG hash before 'Approximately balancing paths': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[03/26 03:13:12     62s]       delay calculator: calls=12497, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12494, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Added 0 buffers.
[03/26 03:13:12     62s]     Clock DAG hash after 'Approximately balancing paths': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[03/26 03:13:12     62s]       delay calculator: calls=12497, total_wall_time=0.154s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12494, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Approximately balancing paths':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Approximately balancing paths':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Stage::Polishing...
[03/26 03:13:12     62s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:13:12     62s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Clock DAG hash before polishing: 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]   CTS services accumulated run-time stats before polishing:
[03/26 03:13:12     62s]     delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]     legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]     steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]   Clock DAG stats before polishing:
[03/26 03:13:12     62s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]     sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]     misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]     sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]   Clock DAG net violations before polishing: none
[03/26 03:13:12     62s]   Clock DAG primary half-corner transition distribution before polishing:
[03/26 03:13:12     62s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]   Primary reporting skew groups before polishing:
[03/26 03:13:12     62s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]         min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]         max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]   Skew group summary before polishing:
[03/26 03:13:12     62s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]   
[03/26 03:13:12     62s]   
[03/26 03:13:12     62s]   Merging balancing drivers for power...
[03/26 03:13:12     62s]     Clock DAG hash before 'Merging balancing drivers for power': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[03/26 03:13:12     62s]       delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Tried: 2 Succeeded: 0
[03/26 03:13:12     62s]     Clock DAG hash after 'Merging balancing drivers for power': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[03/26 03:13:12     62s]       delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Merging balancing drivers for power':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Improving clock skew...
[03/26 03:13:12     62s]     Clock DAG hash before 'Improving clock skew': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Improving clock skew':
[03/26 03:13:12     62s]       delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG hash after 'Improving clock skew': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Improving clock skew':
[03/26 03:13:12     62s]       delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Improving clock skew':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Improving clock skew': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Improving clock skew':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Improving clock skew':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Moving gates to reduce wire capacitance...
[03/26 03:13:12     62s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[03/26 03:13:12     62s]       delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[03/26 03:13:12     62s]     Iteration 1...
[03/26 03:13:12     62s]       Artificially removing short and long paths...
[03/26 03:13:12     62s]         Clock DAG hash before 'Artificially removing short and long paths': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/26 03:13:12     62s]           delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         For skew_group clk/sdc target band (0.001, 0.001)
[03/26 03:13:12     62s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[03/26 03:13:12     62s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[03/26 03:13:12     62s]           delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         Legalizer releasing space for clock trees
[03/26 03:13:12     62s]         Legalizing clock trees...
[03/26 03:13:12     62s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[03/26 03:13:12     62s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[03/26 03:13:12     62s]           delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         Moving gates: 
[03/26 03:13:12     62s]         Legalizer releasing space for clock trees
[03/26 03:13:12     62s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/26 03:13:12     62s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         100% 
[03/26 03:13:12     62s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Iteration 1 done.
[03/26 03:13:12     62s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[03/26 03:13:12     62s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[03/26 03:13:12     62s]       delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Reducing clock tree power 3...
[03/26 03:13:12     62s]     Clock DAG hash before 'Reducing clock tree power 3': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[03/26 03:13:12     62s]       delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Artificially removing short and long paths...
[03/26 03:13:12     62s]       Clock DAG hash before 'Artificially removing short and long paths': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/26 03:13:12     62s]         delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]         steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]       For skew_group clk/sdc target band (0.001, 0.001)
[03/26 03:13:12     62s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Initial gate capacitance is (rise=0.005pF fall=0.005pF).
[03/26 03:13:12     62s]     Resizing gates: 
[03/26 03:13:12     62s]     Legalizer releasing space for clock trees
[03/26 03:13:12     62s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/26 03:13:12     62s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     100% 
[03/26 03:13:12     62s]     Clock DAG hash after 'Reducing clock tree power 3': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[03/26 03:13:12     62s]       delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Reducing clock tree power 3':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Improving insertion delay...
[03/26 03:13:12     62s]     Clock DAG hash before 'Improving insertion delay': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[03/26 03:13:12     62s]       delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG hash after 'Improving insertion delay': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[03/26 03:13:12     62s]       delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Improving insertion delay':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Improving insertion delay': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Improving insertion delay':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]           min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Improving insertion delay':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Wire Opt OverFix...
[03/26 03:13:12     62s]     Clock DAG hash before 'Wire Opt OverFix': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[03/26 03:13:12     62s]       delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Wire Reduction extra effort...
[03/26 03:13:12     62s]       Clock DAG hash before 'Wire Reduction extra effort': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[03/26 03:13:12     62s]         delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]         steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[03/26 03:13:12     62s]       Artificially removing short and long paths...
[03/26 03:13:12     62s]         Clock DAG hash before 'Artificially removing short and long paths': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/26 03:13:12     62s]           delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         For skew_group clk/sdc target band (0.001, 0.001)
[03/26 03:13:12     62s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Global shorten wires A0...
[03/26 03:13:12     62s]         Clock DAG hash before 'Global shorten wires A0': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[03/26 03:13:12     62s]           delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Move For Wirelength - core...
[03/26 03:13:12     62s]         Clock DAG hash before 'Move For Wirelength - core': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/26 03:13:12     62s]           delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[03/26 03:13:12     62s]         Max accepted move=0.000um, total accepted move=0.000um
[03/26 03:13:12     62s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Global shorten wires A1...
[03/26 03:13:12     62s]         Clock DAG hash before 'Global shorten wires A1': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[03/26 03:13:12     62s]           delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Move For Wirelength - core...
[03/26 03:13:12     62s]         Clock DAG hash before 'Move For Wirelength - core': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/26 03:13:12     62s]           delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[03/26 03:13:12     62s]         Max accepted move=0.000um, total accepted move=0.000um
[03/26 03:13:12     62s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Global shorten wires B...
[03/26 03:13:12     62s]         Clock DAG hash before 'Global shorten wires B': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[03/26 03:13:12     62s]           delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Move For Wirelength - branch...
[03/26 03:13:12     62s]         Clock DAG hash before 'Move For Wirelength - branch': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[03/26 03:13:12     62s]           delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[03/26 03:13:12     62s]         Max accepted move=0.000um, total accepted move=0.000um
[03/26 03:13:12     62s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[03/26 03:13:12     62s]       Clock DAG hash after 'Wire Reduction extra effort': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[03/26 03:13:12     62s]         delay calculator: calls=12498, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]         steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/26 03:13:12     62s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
[03/26 03:13:12     62s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
[03/26 03:13:12     62s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[03/26 03:13:12     62s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/26 03:13:12     62s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/26 03:13:12     62s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]             min path sink: t2_reg[0]/CK
[03/26 03:13:12     62s]             max path sink: sum_reg[3]/CK
[03/26 03:13:12     62s]       Skew group summary after 'Wire Reduction extra effort':
[03/26 03:13:12     62s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Optimizing orientation...
[03/26 03:13:12     62s]     FlipOpt...
[03/26 03:13:12     62s]     Disconnecting clock tree from netlist...
[03/26 03:13:12     62s]     Disconnecting clock tree from netlist done.
[03/26 03:13:12     62s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[03/26 03:13:12     62s]     Resynthesising clock tree into netlist...
[03/26 03:13:12     62s]       Reset timing graph...
[03/26 03:13:12     62s] Ignoring AAE DB Resetting ...
[03/26 03:13:12     62s]       Reset timing graph done.
[03/26 03:13:12     62s]     Resynthesising clock tree into netlist done.
[03/26 03:13:12     62s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s] End AAE Lib Interpolated Model. (MEM=2834.253906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:12     62s]     Clock DAG hash after 'Wire Opt OverFix': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[03/26 03:13:12     62s]       delay calculator: calls=12499, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]       steiner router: calls=12495, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]     Clock DAG stats after 'Wire Opt OverFix':
[03/26 03:13:12     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
[03/26 03:13:12     62s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
[03/26 03:13:12     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]     Clock DAG net violations after 'Wire Opt OverFix': none
[03/26 03:13:12     62s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/26 03:13:12     62s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.531, kur=0.033], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]           min path sink: t1_reg[7]/CK
[03/26 03:13:12     62s]           max path sink: sum_reg[5]/CK
[03/26 03:13:12     62s]     Skew group summary after 'Wire Opt OverFix':
[03/26 03:13:12     62s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.531, kur=0.033], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Total capacitance is (rise=0.016pF fall=0.015pF), of which (rise=0.011pF fall=0.011pF) is wire, and (rise=0.005pF fall=0.005pF) is gate.
[03/26 03:13:12     62s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Stage::Updating netlist...
[03/26 03:13:12     62s]   Reset timing graph...
[03/26 03:13:12     62s] Ignoring AAE DB Resetting ...
[03/26 03:13:12     62s]   Reset timing graph done.
[03/26 03:13:12     62s]   Setting non-default rules before calling refine place.
[03/26 03:13:12     62s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/26 03:13:12     62s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3493.0M, EPOCH TIME: 1742973192.245127
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3493.0M, EPOCH TIME: 1742973192.245854
[03/26 03:13:12     62s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Leaving CCOpt scope - ClockRefiner...
[03/26 03:13:12     62s]   Assigned high priority to 0 instances.
[03/26 03:13:12     62s]   Soft fixed 0 clock instances.
[03/26 03:13:12     62s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[03/26 03:13:12     62s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[03/26 03:13:12     62s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3493.0M, EPOCH TIME: 1742973192.251260
[03/26 03:13:12     62s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3493.0M, EPOCH TIME: 1742973192.251294
[03/26 03:13:12     62s] Processing tracks to init pin-track alignment.
[03/26 03:13:12     62s] z: 2, totalTracks: 1
[03/26 03:13:12     62s] z: 4, totalTracks: 1
[03/26 03:13:12     62s] z: 6, totalTracks: 1
[03/26 03:13:12     62s] z: 8, totalTracks: 1
[03/26 03:13:12     62s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:12     62s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3493.0M, EPOCH TIME: 1742973192.252465
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:12     62s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:12     62s] OPERPROF:       Starting CMU at level 4, MEM:3493.0M, EPOCH TIME: 1742973192.262630
[03/26 03:13:12     62s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3493.0M, EPOCH TIME: 1742973192.262754
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:13:12     62s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.010, REAL:0.010, MEM:3493.0M, EPOCH TIME: 1742973192.262802
[03/26 03:13:12     62s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3493.0M, EPOCH TIME: 1742973192.262816
[03/26 03:13:12     62s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3493.0M, EPOCH TIME: 1742973192.262850
[03/26 03:13:12     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3493.0MB).
[03/26 03:13:12     62s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3493.0M, EPOCH TIME: 1742973192.262891
[03/26 03:13:12     62s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3493.0M, EPOCH TIME: 1742973192.262900
[03/26 03:13:12     62s] TDRefine: refinePlace mode is spiral
[03/26 03:13:12     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.11
[03/26 03:13:12     62s] OPERPROF: Starting Refine-Place at level 1, MEM:3493.0M, EPOCH TIME: 1742973192.262932
[03/26 03:13:12     62s] *** Starting refinePlace (0:01:02 mem=3493.0M) ***
[03/26 03:13:12     62s] Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:12     62s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:12     62s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:12     62s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3493.0M, EPOCH TIME: 1742973192.263096
[03/26 03:13:12     62s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3493.0M, EPOCH TIME: 1742973192.263117
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3493.0M, EPOCH TIME: 1742973192.265218
[03/26 03:13:12     62s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3493.0M, EPOCH TIME: 1742973192.265248
[03/26 03:13:12     62s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3493.0M, EPOCH TIME: 1742973192.265261
[03/26 03:13:12     62s] Starting refinePlace ...
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] One DDP V2 for no tweak run.
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] DDP initSite1 nrRow 9 nrJob 9
[03/26 03:13:12     62s] DDP markSite nrRow 9 nrJob 9
[03/26 03:13:12     62s] ** Cut row section cpu time 0:00:00.0.
[03/26 03:13:12     62s]  ** Cut row section real time 0:00:00.0.
[03/26 03:13:12     62s]    Spread Effort: high, standalone mode, useDDP on.
[03/26 03:13:12     62s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3493.0MB) @(0:01:02 - 0:01:02).
[03/26 03:13:12     62s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:12     62s] wireLenOptFixPriorityInst 25 inst fixed
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s]  Info: 0 filler has been deleted!
[03/26 03:13:12     62s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:13:12     62s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:12     62s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:12     62s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3477.0MB) @(0:01:02 - 0:01:02).
[03/26 03:13:12     62s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:12     62s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:12     62s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3477.0MB
[03/26 03:13:12     62s] Statistics of distance of Instance movement in refine placement:
[03/26 03:13:12     62s]   maximum (X+Y) =         0.00 um
[03/26 03:13:12     62s]   mean    (X+Y) =         0.00 um
[03/26 03:13:12     62s] Summary Report:
[03/26 03:13:12     62s] Instances move: 0 (out of 34 movable)
[03/26 03:13:12     62s] Instances flipped: 0
[03/26 03:13:12     62s] Mean displacement: 0.00 um
[03/26 03:13:12     62s] Max displacement: 0.00 um 
[03/26 03:13:12     62s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:13:12     62s] Total instances moved : 0
[03/26 03:13:12     62s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.007, REAL:0.006, MEM:3477.0M, EPOCH TIME: 1742973192.271646
[03/26 03:13:12     62s] Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
[03/26 03:13:12     62s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3477.0MB
[03/26 03:13:12     62s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3477.0MB) @(0:01:02 - 0:01:02).
[03/26 03:13:12     62s] *** Finished refinePlace (0:01:02 mem=3477.0M) ***
[03/26 03:13:12     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.11
[03/26 03:13:12     62s] OPERPROF: Finished Refine-Place at level 1, CPU:0.010, REAL:0.009, MEM:3477.0M, EPOCH TIME: 1742973192.271778
[03/26 03:13:12     62s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3477.0M, EPOCH TIME: 1742973192.271804
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3477.0M, EPOCH TIME: 1742973192.272545
[03/26 03:13:12     62s]   ClockRefiner summary
[03/26 03:13:12     62s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:13:12     62s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[03/26 03:13:12     62s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:13:12     62s]   Restoring pStatusCts on 0 clock instances.
[03/26 03:13:12     62s]   Revert refine place priority changes on 0 instances.
[03/26 03:13:12     62s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:13:12     62s]   CCOpt::Phase::eGRPC...
[03/26 03:13:12     62s]   eGR Post Conditioning...
[03/26 03:13:12     62s]     Clock implementation routing...
[03/26 03:13:12     62s]       Leaving CCOpt scope - Routing Tools...
[03/26 03:13:12     62s] Net route status summary:
[03/26 03:13:12     62s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:12     62s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:12     62s]       Routing using eGR only...
[03/26 03:13:12     62s]         Early Global Route - eGR only step...
[03/26 03:13:12     62s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[03/26 03:13:12     62s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[03/26 03:13:12     62s] (ccopt eGR): Start to route 1 all nets
[03/26 03:13:12     62s] (I)      Running eGR regular flow
[03/26 03:13:12     62s] Running assign ptn pin
[03/26 03:13:12     62s] Running config msv constraints
[03/26 03:13:12     62s] Running pre-eGR process
[03/26 03:13:12     62s] [PSP]    Started Early Global Route ( Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      Initializing eGR engine (clean)
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] (I)      clean place blk overflow:
[03/26 03:13:12     62s] (I)      H : enabled 1.00 0
[03/26 03:13:12     62s] (I)      V : enabled 1.00 0
[03/26 03:13:12     62s] (I)      Initializing eGR engine (clean)
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] (I)      clean place blk overflow:
[03/26 03:13:12     62s] (I)      H : enabled 1.00 0
[03/26 03:13:12     62s] (I)      V : enabled 1.00 0
[03/26 03:13:12     62s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      Running eGR Cong Clean flow
[03/26 03:13:12     62s] (I)      # wire layers (front) : 12
[03/26 03:13:12     62s] (I)      # wire layers (back)  : 0
[03/26 03:13:12     62s] (I)      min wire layer : 1
[03/26 03:13:12     62s] (I)      max wire layer : 11
[03/26 03:13:12     62s] (I)      # cut layers (front) : 11
[03/26 03:13:12     62s] (I)      # cut layers (back)  : 0
[03/26 03:13:12     62s] (I)      min cut layer : 1
[03/26 03:13:12     62s] (I)      max cut layer : 10
[03/26 03:13:12     62s] (I)      ================================ Layers ================================
[03/26 03:13:12     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     62s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:13:12     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     62s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:13:12     62s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     62s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     62s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     62s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     62s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     62s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     62s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     62s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     62s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:13:12     62s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:13:12     62s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     62s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:13:12     62s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:13:12     62s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:13:12     62s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     62s] (I)      Started Import and model ( Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      == Non-default Options ==
[03/26 03:13:12     62s] (I)      Clean congestion better                            : true
[03/26 03:13:12     62s] (I)      Estimate vias on DPT layer                         : true
[03/26 03:13:12     62s] (I)      Rerouting rounds                                   : 10
[03/26 03:13:12     62s] (I)      Clean congestion layer assignment rounds           : 3
[03/26 03:13:12     62s] (I)      Layer constraints as soft constraints              : true
[03/26 03:13:12     62s] (I)      Soft top layer                                     : true
[03/26 03:13:12     62s] (I)      Skip prospective layer relax nets                  : true
[03/26 03:13:12     62s] (I)      Better NDR handling                                : true
[03/26 03:13:12     62s] (I)      Improved NDR modeling in LA                        : true
[03/26 03:13:12     62s] (I)      Routing cost fix for NDR handling                  : true
[03/26 03:13:12     62s] (I)      Block tracks for preroutes                         : true
[03/26 03:13:12     62s] (I)      Assign IRoute by net group key                     : true
[03/26 03:13:12     62s] (I)      Block unroutable channels                          : true
[03/26 03:13:12     62s] (I)      Block unroutable channels 3D                       : true
[03/26 03:13:12     62s] (I)      Bound layer relaxed segment wl                     : true
[03/26 03:13:12     62s] (I)      Blocked pin reach length threshold                 : 2
[03/26 03:13:12     62s] (I)      Check blockage within NDR space in TA              : true
[03/26 03:13:12     62s] (I)      Skip must join for term with via pillar            : true
[03/26 03:13:12     62s] (I)      Model find APA for IO pin                          : true
[03/26 03:13:12     62s] (I)      On pin location for off pin term                   : true
[03/26 03:13:12     62s] (I)      Handle EOL spacing                                 : true
[03/26 03:13:12     62s] (I)      Merge PG vias by gap                               : true
[03/26 03:13:12     62s] (I)      Maximum routing layer                              : 11
[03/26 03:13:12     62s] (I)      Top routing layer                                  : 11
[03/26 03:13:12     62s] (I)      Ignore routing layer                               : true
[03/26 03:13:12     62s] (I)      Route selected nets only                           : true
[03/26 03:13:12     62s] (I)      Refine MST                                         : true
[03/26 03:13:12     62s] (I)      Honor PRL                                          : true
[03/26 03:13:12     62s] (I)      Strong congestion aware                            : true
[03/26 03:13:12     62s] (I)      Improved initial location for IRoutes              : true
[03/26 03:13:12     62s] (I)      Multi panel TA                                     : true
[03/26 03:13:12     62s] (I)      Penalize wire overlap                              : true
[03/26 03:13:12     62s] (I)      Expand small instance blockage                     : true
[03/26 03:13:12     62s] (I)      Reduce via in TA                                   : true
[03/26 03:13:12     62s] (I)      SS-aware routing                                   : true
[03/26 03:13:12     62s] (I)      Improve tree edge sharing                          : true
[03/26 03:13:12     62s] (I)      Improve 2D via estimation                          : true
[03/26 03:13:12     62s] (I)      Refine Steiner tree                                : true
[03/26 03:13:12     62s] (I)      Build spine tree                                   : true
[03/26 03:13:12     62s] (I)      Model pass through capacity                        : true
[03/26 03:13:12     62s] (I)      Extend blockages by a half GCell                   : true
[03/26 03:13:12     62s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[03/26 03:13:12     62s] (I)      Consider pin shapes                                : true
[03/26 03:13:12     62s] (I)      Consider pin shapes for all nodes                  : true
[03/26 03:13:12     62s] (I)      Consider NR APA                                    : true
[03/26 03:13:12     62s] (I)      Consider IO pin shape                              : true
[03/26 03:13:12     62s] (I)      Fix pin connection bug                             : true
[03/26 03:13:12     62s] (I)      Consider layer RC for local wires                  : true
[03/26 03:13:12     62s] (I)      Honor layer constraint                             : true
[03/26 03:13:12     62s] (I)      Route to clock mesh pin                            : true
[03/26 03:13:12     62s] (I)      LA-aware pin escape length                         : 2
[03/26 03:13:12     62s] (I)      Connect multiple ports                             : true
[03/26 03:13:12     62s] (I)      Split for must join                                : true
[03/26 03:13:12     62s] (I)      Number of threads                                  : 1
[03/26 03:13:12     62s] (I)      Routing effort level                               : 10000
[03/26 03:13:12     62s] (I)      Prefer layer length threshold                      : 8
[03/26 03:13:12     62s] (I)      Overflow penalty cost                              : 10
[03/26 03:13:12     62s] (I)      A-star cost                                        : 0.300000
[03/26 03:13:12     62s] (I)      Misalignment cost                                  : 10.000000
[03/26 03:13:12     62s] (I)      Threshold for short IRoute                         : 6
[03/26 03:13:12     62s] (I)      Via cost during post routing                       : 1.000000
[03/26 03:13:12     62s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/26 03:13:12     62s] (I)      Source-to-sink ratio                               : 0.300000
[03/26 03:13:12     62s] (I)      Scenic ratio bound                                 : 3.000000
[03/26 03:13:12     62s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/26 03:13:12     62s] (I)      Net layer relax scenic ratio                       : 1.250000
[03/26 03:13:12     62s] (I)      Layer demotion scenic scale                        : 1.000000
[03/26 03:13:12     62s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/26 03:13:12     62s] (I)      PG-aware similar topology routing                  : true
[03/26 03:13:12     62s] (I)      Maze routing via cost fix                          : true
[03/26 03:13:12     62s] (I)      Apply PRL on PG terms                              : true
[03/26 03:13:12     62s] (I)      Apply PRL on obs objects                           : true
[03/26 03:13:12     62s] (I)      Handle range-type spacing rules                    : true
[03/26 03:13:12     62s] (I)      PG gap threshold multiplier                        : 10.000000
[03/26 03:13:12     62s] (I)      Parallel spacing query fix                         : true
[03/26 03:13:12     62s] (I)      Force source to root IR                            : true
[03/26 03:13:12     62s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/26 03:13:12     62s] (I)      Multi-pass Schedule                                : {{} {} {}}
[03/26 03:13:12     62s] (I)      Route tie net to shape                             : auto
[03/26 03:13:12     62s] (I)      Do not relax to DPT layer                          : true
[03/26 03:13:12     62s] (I)      No DPT in post routing                             : true
[03/26 03:13:12     62s] (I)      Modeling PG via merging fix                        : true
[03/26 03:13:12     62s] (I)      Shield aware TA                                    : true
[03/26 03:13:12     62s] (I)      Strong shield aware TA                             : true
[03/26 03:13:12     62s] (I)      Overflow calculation fix in LA                     : true
[03/26 03:13:12     62s] (I)      Post routing fix                                   : true
[03/26 03:13:12     62s] (I)      Strong post routing                                : true
[03/26 03:13:12     62s] (I)      Violation on path threshold                        : 1
[03/26 03:13:12     62s] (I)      Pass through capacity modeling                     : true
[03/26 03:13:12     62s] (I)      Read layer and via RC                              : true
[03/26 03:13:12     62s] (I)      Select the non-relaxed segments in post routing stage : true
[03/26 03:13:12     62s] (I)      Select term pin box for io pin                     : true
[03/26 03:13:12     62s] (I)      Penalize NDR sharing                               : true
[03/26 03:13:12     62s] (I)      Enable special modeling                            : false
[03/26 03:13:12     62s] (I)      Keep fixed segments                                : true
[03/26 03:13:12     62s] (I)      Reorder net groups by key                          : true
[03/26 03:13:12     62s] (I)      Increase net scenic ratio                          : true
[03/26 03:13:12     62s] (I)      Method to set GCell size                           : row
[03/26 03:13:12     62s] (I)      Connect multiple ports and must join fix           : true
[03/26 03:13:12     62s] (I)      Avoid high resistance layers                       : true
[03/26 03:13:12     62s] (I)      Segment length threshold                           : 1
[03/26 03:13:12     62s] (I)      Model find APA for IO pin fix                      : true
[03/26 03:13:12     62s] (I)      Avoid connecting non-metal layers                  : true
[03/26 03:13:12     62s] (I)      Use track pitch for NDR                            : true
[03/26 03:13:12     62s] (I)      Decide max and min layer to relax with layer difference : true
[03/26 03:13:12     62s] (I)      Handle non-default track width                     : false
[03/26 03:13:12     62s] (I)      Block unroutable channels fix                      : true
[03/26 03:13:12     62s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:13:12     62s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:13:12     62s] (I)      ============== Pin Summary ==============
[03/26 03:13:12     62s] (I)      +-------+--------+---------+------------+
[03/26 03:13:12     62s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:13:12     62s] (I)      +-------+--------+---------+------------+
[03/26 03:13:12     62s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:13:12     62s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:13:12     62s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:13:12     62s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      +-------+--------+---------+------------+
[03/26 03:13:12     62s] (I)      Custom ignore net properties:
[03/26 03:13:12     62s] (I)      1 : NotLegal
[03/26 03:13:12     62s] (I)      2 : NotSelected
[03/26 03:13:12     62s] (I)      Default ignore net properties:
[03/26 03:13:12     62s] (I)      1 : Special
[03/26 03:13:12     62s] (I)      2 : Analog
[03/26 03:13:12     62s] (I)      3 : Fixed
[03/26 03:13:12     62s] (I)      4 : Skipped
[03/26 03:13:12     62s] (I)      5 : MixedSignal
[03/26 03:13:12     62s] (I)      Prerouted net properties:
[03/26 03:13:12     62s] (I)      1 : NotLegal
[03/26 03:13:12     62s] (I)      2 : Special
[03/26 03:13:12     62s] (I)      3 : Analog
[03/26 03:13:12     62s] (I)      4 : Fixed
[03/26 03:13:12     62s] (I)      5 : Skipped
[03/26 03:13:12     62s] (I)      6 : MixedSignal
[03/26 03:13:12     62s] [NR-eGR] Early global route reroute 1 out of 57 routable nets
[03/26 03:13:12     62s] (I)      Use row-based GCell size
[03/26 03:13:12     62s] (I)      Use row-based GCell align
[03/26 03:13:12     62s] (I)      layer 0 area = 80000
[03/26 03:13:12     62s] (I)      layer 1 area = 80000
[03/26 03:13:12     62s] (I)      layer 2 area = 80000
[03/26 03:13:12     62s] (I)      layer 3 area = 80000
[03/26 03:13:12     62s] (I)      layer 4 area = 80000
[03/26 03:13:12     62s] (I)      layer 5 area = 80000
[03/26 03:13:12     62s] (I)      layer 6 area = 80000
[03/26 03:13:12     62s] (I)      layer 7 area = 80000
[03/26 03:13:12     62s] (I)      layer 8 area = 80000
[03/26 03:13:12     62s] (I)      layer 9 area = 400000
[03/26 03:13:12     62s] (I)      layer 10 area = 400000
[03/26 03:13:12     62s] (I)      GCell unit size   : 3420
[03/26 03:13:12     62s] (I)      GCell multiplier  : 1
[03/26 03:13:12     62s] (I)      GCell row height  : 3420
[03/26 03:13:12     62s] (I)      Actual row height : 3420
[03/26 03:13:12     62s] (I)      GCell align ref   : 10000 10260
[03/26 03:13:12     62s] [NR-eGR] Track table information for default rule: 
[03/26 03:13:12     62s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:13:12     62s] (I)      ================== Default via ===================
[03/26 03:13:12     62s] (I)      +----+------------------+------------------------+
[03/26 03:13:12     62s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 03:13:12     62s] (I)      +----+------------------+------------------------+
[03/26 03:13:12     62s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[03/26 03:13:12     62s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 03:13:12     62s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 03:13:12     62s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 03:13:12     62s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[03/26 03:13:12     62s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 03:13:12     62s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[03/26 03:13:12     62s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 03:13:12     62s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 03:13:12     62s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 03:13:12     62s] (I)      +----+------------------+------------------------+
[03/26 03:13:12     62s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:13:12     62s] [NR-eGR] Read 738 PG shapes
[03/26 03:13:12     62s] [NR-eGR] Read 0 clock shapes
[03/26 03:13:12     62s] [NR-eGR] Read 0 other shapes
[03/26 03:13:12     62s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:13:12     62s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:13:12     62s] [NR-eGR] #Instance Blockages : 0
[03/26 03:13:12     62s] [NR-eGR] #PG Blockages       : 738
[03/26 03:13:12     62s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:13:12     62s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:13:12     62s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:13:12     62s] [NR-eGR] #Other Blockages    : 0
[03/26 03:13:12     62s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:13:12     62s] [NR-eGR] #prerouted nets         : 0
[03/26 03:13:12     62s] [NR-eGR] #prerouted special nets : 0
[03/26 03:13:12     62s] [NR-eGR] #prerouted wires        : 0
[03/26 03:13:12     62s] [NR-eGR] Read 57 nets ( ignored 56 )
[03/26 03:13:12     62s] (I)        Front-side 57 ( ignored 56 )
[03/26 03:13:12     62s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:13:12     62s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:13:12     62s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[03/26 03:13:12     62s] [NR-eGR] #via pillars        : 0
[03/26 03:13:12     62s] [NR-eGR] #must join all port : 0
[03/26 03:13:12     62s] [NR-eGR] #multiple ports     : 0
[03/26 03:13:12     62s] [NR-eGR] #has must join      : 0
[03/26 03:13:12     62s] (I)      dcls route internal nets
[03/26 03:13:12     62s] (I)      dcls route interface nets
[03/26 03:13:12     62s] (I)      dcls route common nets
[03/26 03:13:12     62s] (I)      Reading macro buffers
[03/26 03:13:12     62s] (I)      Number of macro buffers: 0
[03/26 03:13:12     62s] (I)      =========== RC Report:  ============
[03/26 03:13:12     62s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:13:12     62s] (I)      ------------------------------------
[03/26 03:13:12     62s] (I)        Metal2         3.302        0.157 
[03/26 03:13:12     62s] (I)        Metal3         3.274        0.157 
[03/26 03:13:12     62s] (I)        Metal4         3.302        0.156 
[03/26 03:13:12     62s] (I)        Metal5         3.274        0.157 
[03/26 03:13:12     62s] (I)        Metal6         3.302        0.144 
[03/26 03:13:12     62s] (I)        Metal7         0.695        0.238 
[03/26 03:13:12     62s] (I)        Metal8         0.695        0.223 
[03/26 03:13:12     62s] (I)        Metal9         0.291        0.410 
[03/26 03:13:12     62s] (I)       Metal10         0.153        0.226 
[03/26 03:13:12     62s] (I)       Metal11         0.095        0.658 
[03/26 03:13:12     62s] (I)      =========== RC Report:  ============
[03/26 03:13:12     62s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:13:12     62s] (I)      ------------------------------------
[03/26 03:13:12     62s] (I)        Metal2         3.808        0.173 
[03/26 03:13:12     62s] (I)        Metal3         3.965        0.175 
[03/26 03:13:12     62s] (I)        Metal4         3.808        0.173 
[03/26 03:13:12     62s] (I)        Metal5         3.965        0.175 
[03/26 03:13:12     62s] (I)        Metal6         3.808        0.165 
[03/26 03:13:12     62s] (I)        Metal7         1.187        0.394 
[03/26 03:13:12     62s] (I)        Metal8         1.080        0.371 
[03/26 03:13:12     62s] (I)        Metal9         0.444        0.833 
[03/26 03:13:12     62s] (I)       Metal10         0.159        0.343 
[03/26 03:13:12     62s] (I)       Metal11         0.095        1.114 
[03/26 03:13:12     62s] (I)      early_global_route_priority property id does not exist.
[03/26 03:13:12     62s] (I)      Read Num Blocks=1092  Num Prerouted Wires=0  Num CS=0
[03/26 03:13:12     62s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 2 (H) : #blockages 195 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 4 (H) : #blockages 195 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 6 (H) : #blockages 195 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 8 (H) : #blockages 225 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 9 (V) : #blockages 68 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 10 (H) : #blockages 54 : #preroutes 0
[03/26 03:13:12     62s] (I)      Moved 1 terms for better access 
[03/26 03:13:12     62s] (I)      Number of ignored nets                =     56
[03/26 03:13:12     62s] (I)      Number of connected nets              =      0
[03/26 03:13:12     62s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 03:13:12     62s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:13:12     62s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:13:12     62s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:13:12     62s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:13:12     62s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:13:12     62s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:13:12     62s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[03/26 03:13:12     62s] (I)      Ndr track 0 does not exist
[03/26 03:13:12     62s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:13:12     62s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:13:12     62s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:13:12     62s] (I)      Site width          :   400  (dbu)
[03/26 03:13:12     62s] (I)      Row height          :  3420  (dbu)
[03/26 03:13:12     62s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:13:12     62s] (I)      GCell width         :  3420  (dbu)
[03/26 03:13:12     62s] (I)      GCell height        :  3420  (dbu)
[03/26 03:13:12     62s] (I)      Grid                :    15    15    11
[03/26 03:13:12     62s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:13:12     62s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:13:12     62s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:13:12     62s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:13:12     62s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:13:12     62s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:13:12     62s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:13:12     62s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:13:12     62s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:13:12     62s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:13:12     62s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:13:12     62s] (I)      --------------------------------------------------------
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] [NR-eGR] ============ Routing rule table ============
[03/26 03:13:12     62s] [NR-eGR] Rule id: 0  Rule name:   Nets: 1
[03/26 03:13:12     62s] [NR-eGR] ========================================
[03/26 03:13:12     62s] [NR-eGR] 
[03/26 03:13:12     62s] (I)      ======== NDR :  =========
[03/26 03:13:12     62s] (I)      +--------------+--------+
[03/26 03:13:12     62s] (I)      |           ID |      0 |
[03/26 03:13:12     62s] (I)      |      Default |     no |
[03/26 03:13:12     62s] (I)      |  Clk Special |     no |
[03/26 03:13:12     62s] (I)      | Hard spacing |     no |
[03/26 03:13:12     62s] (I)      |    NDR track | (none) |
[03/26 03:13:12     62s] (I)      |      NDR via | (none) |
[03/26 03:13:12     62s] (I)      |  Extra space |      1 |
[03/26 03:13:12     62s] (I)      |      Shields |      0 |
[03/26 03:13:12     62s] (I)      |   Demand (H) |      2 |
[03/26 03:13:12     62s] (I)      |   Demand (V) |      2 |
[03/26 03:13:12     62s] (I)      |        #Nets |      1 |
[03/26 03:13:12     62s] (I)      +--------------+--------+
[03/26 03:13:12     62s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:12     62s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:13:12     62s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:12     62s] (I)      |  Metal2    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal3    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal4    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal5    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal6    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal7    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal8    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal9    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      | Metal10    440      400   2000     1000      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      | Metal11    440      400   1900      950      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:12     62s] (I)      =============== Blocked Tracks ===============
[03/26 03:13:12     62s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:12     62s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:13:12     62s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:12     62s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:13:12     62s] (I)      |     2 |    1980 |      820 |        41.41% |
[03/26 03:13:12     62s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:13:12     62s] (I)      |     4 |    1980 |      820 |        41.41% |
[03/26 03:13:12     62s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:13:12     62s] (I)      |     6 |    1980 |      820 |        41.41% |
[03/26 03:13:12     62s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:13:12     62s] (I)      |     8 |    1980 |      820 |        41.41% |
[03/26 03:13:12     62s] (I)      |     9 |    2025 |      508 |        25.09% |
[03/26 03:13:12     62s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:13:12     62s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:13:12     62s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:12     62s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      Reset routing kernel
[03/26 03:13:12     62s] (I)      Started Global Routing ( Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      totalPins=26  totalGlobalPin=26 (100.00%)
[03/26 03:13:12     62s] (I)      ================= Net Group Info =================
[03/26 03:13:12     62s] (I)      +----+----------------+--------------+-----------+
[03/26 03:13:12     62s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[03/26 03:13:12     62s] (I)      +----+----------------+--------------+-----------+
[03/26 03:13:12     62s] (I)      |  1 |              1 |    Metal3(3) | Metal4(4) |
[03/26 03:13:12     62s] (I)      +----+----------------+--------------+-----------+
[03/26 03:13:12     62s] (I)      total 2D Cap : 3481 = (1874 H, 1607 V)
[03/26 03:13:12     62s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[03/26 03:13:12     62s] (I)      init route region map
[03/26 03:13:12     62s] (I)      #blocked GCells = 0
[03/26 03:13:12     62s] (I)      #regions = 1
[03/26 03:13:12     62s] (I)      init safety region map
[03/26 03:13:12     62s] (I)      #blocked GCells = 0
[03/26 03:13:12     62s] (I)      #regions = 1
[03/26 03:13:12     62s] (I)      Adjusted 0 GCells for pin access
[03/26 03:13:12     62s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1a Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1b Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1c Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1d Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1e Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1f Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1g Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      #Nets         : 1
[03/26 03:13:12     62s] (I)      #Relaxed nets : 0
[03/26 03:13:12     62s] (I)      Wire length   : 37
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1h Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1l Route ============
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:13:12     62s] [NR-eGR]                        OverCon            
[03/26 03:13:12     62s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:13:12     62s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:13:12     62s] [NR-eGR] ----------------------------------------------
[03/26 03:13:12     62s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR] ----------------------------------------------
[03/26 03:13:12     62s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR] 
[03/26 03:13:12     62s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      Updating congestion map
[03/26 03:13:12     62s] (I)      total 2D Cap : 15156 = (7822 H, 7334 V)
[03/26 03:13:12     62s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:13:12     62s] (I)      Running track assignment and export wires
[03/26 03:13:12     62s] (I)      Delete wires for 1 nets 
[03/26 03:13:12     62s] (I)      ============= Track Assignment ============
[03/26 03:13:12     62s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:13:12     62s] (I)      Run Multi-thread track assignment
[03/26 03:13:12     62s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.31 MB )
[03/26 03:13:12     62s] (I)      Started Export ( Curr Mem: 3.31 MB )
[03/26 03:13:12     62s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:13:12     62s] [NR-eGR] Total eGR-routed clock nets wire length: 72um, number of vias: 61
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] [NR-eGR] Report for selected net(s) only.
[03/26 03:13:12     62s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:13:12     62s] [NR-eGR] -----------------------------------
[03/26 03:13:12     62s] [NR-eGR]  Metal1   (1H)             0    26 
[03/26 03:13:12     62s] [NR-eGR]  Metal2   (2V)            22    28 
[03/26 03:13:12     62s] [NR-eGR]  Metal3   (3H)            38     7 
[03/26 03:13:12     62s] [NR-eGR]  Metal4   (4V)            13     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:13:12     62s] [NR-eGR] -----------------------------------
[03/26 03:13:12     62s] [NR-eGR]           Total           72    61 
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] [NR-eGR] Total half perimeter of net bounding box: 32um
[03/26 03:13:12     62s] [NR-eGR] Total length: 72um, number of vias: 61
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] [NR-eGR] Total routed clock nets wire length: 72um, number of vias: 61
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:13:12     62s] [NR-eGR] -----------------------------------
[03/26 03:13:12     62s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:13:12     62s] [NR-eGR]  Metal2   (2V)           265   170 
[03/26 03:13:12     62s] [NR-eGR]  Metal3   (3H)           290    11 
[03/26 03:13:12     62s] [NR-eGR]  Metal4   (4V)            23     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:13:12     62s] [NR-eGR] -----------------------------------
[03/26 03:13:12     62s] [NR-eGR]           Total          577   322 
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] [NR-eGR] Total half perimeter of net bounding box: 539um
[03/26 03:13:12     62s] [NR-eGR] Total length: 577um, number of vias: 322
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] (I)      == Layer wire length by net rule ==
[03/26 03:13:12     62s] (I)                       Default 
[03/26 03:13:12     62s] (I)      -------------------------
[03/26 03:13:12     62s] (I)       Metal1   (1H)       0um 
[03/26 03:13:12     62s] (I)       Metal2   (2V)     265um 
[03/26 03:13:12     62s] (I)       Metal3   (3H)     290um 
[03/26 03:13:12     62s] (I)       Metal4   (4V)      23um 
[03/26 03:13:12     62s] (I)       Metal5   (5H)       0um 
[03/26 03:13:12     62s] (I)       Metal6   (6V)       0um 
[03/26 03:13:12     62s] (I)       Metal7   (7H)       0um 
[03/26 03:13:12     62s] (I)       Metal8   (8V)       0um 
[03/26 03:13:12     62s] (I)       Metal9   (9H)       0um 
[03/26 03:13:12     62s] (I)       Metal10  (10V)      0um 
[03/26 03:13:12     62s] (I)       Metal11  (11H)      0um 
[03/26 03:13:12     62s] (I)      -------------------------
[03/26 03:13:12     62s] (I)                Total    577um 
[03/26 03:13:12     62s] (I)      == Layer via count by net rule ==
[03/26 03:13:12     62s] (I)                       Default 
[03/26 03:13:12     62s] (I)      -------------------------
[03/26 03:13:12     62s] (I)       Metal1   (1H)       141 
[03/26 03:13:12     62s] (I)       Metal2   (2V)       170 
[03/26 03:13:12     62s] (I)       Metal3   (3H)        11 
[03/26 03:13:12     62s] (I)       Metal4   (4V)         0 
[03/26 03:13:12     62s] (I)       Metal5   (5H)         0 
[03/26 03:13:12     62s] (I)       Metal6   (6V)         0 
[03/26 03:13:12     62s] (I)       Metal7   (7H)         0 
[03/26 03:13:12     62s] (I)       Metal8   (8V)         0 
[03/26 03:13:12     62s] (I)       Metal9   (9H)         0 
[03/26 03:13:12     62s] (I)       Metal10  (10V)        0 
[03/26 03:13:12     62s] (I)       Metal11  (11H)        0 
[03/26 03:13:12     62s] (I)      -------------------------
[03/26 03:13:12     62s] (I)                Total      322 
[03/26 03:13:12     62s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.31 MB )
[03/26 03:13:12     62s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:12     62s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.31 MB )
[03/26 03:13:12     62s] [NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.31 MB )
[03/26 03:13:12     62s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:13:12     62s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:13:12     62s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:13:12     62s] (I)       Early Global Route                             100.00%  679.90 sec  679.91 sec  0.02 sec  0.02 sec 
[03/26 03:13:12     62s] (I)       +-Early Global Route kernel                     86.51%  679.90 sec  679.91 sec  0.01 sec  0.01 sec 
[03/26 03:13:12     62s] (I)       | +-Import and model                            33.91%  679.90 sec  679.91 sec  0.01 sec  0.01 sec 
[03/26 03:13:12     62s] (I)       | | +-Create place DB                            1.09%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Import place data                        0.87%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read instances and placement           0.21%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read nets                              0.22%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Create route DB                           20.24%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Import route data (1T)                  17.57%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read blockages ( Layer 2-11 )          2.95%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read routing blockages               0.01%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read bump blockages                  0.01%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read instance blockages              0.06%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read PG blockages                    0.85%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read clock blockages                 0.05%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read other blockages                 0.04%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read halo blockages                  0.01%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read boundary cut boxes              0.01%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read blackboxes                        0.03%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read prerouted                         0.11%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read nets                              0.15%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Set up via pillars                     0.02%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Set up RC info                         2.78%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Initialize 3D grid graph               0.10%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Model blockage capacity                1.45%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Initialize 3D capacity               1.12%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Move terms for access (1T)             0.15%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Read aux data                              0.01%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Others data preparation                    0.08%  679.90 sec  679.90 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Create route kernel                       11.34%  679.90 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Global Routing                              10.82%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Initialization                             0.09%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Net group 1                                7.66%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Generate topology                        0.43%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1a                                 2.21%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Pattern routing (1T)                   1.87%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1b                                 0.10%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1c                                 0.03%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1d                                 0.04%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1e                                 0.54%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Route legalization                     0.23%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1f                                 0.03%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1g                                 0.45%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Post Routing                           0.21%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1h                                 0.35%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Post Routing                           0.12%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1l                                 0.53%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Layer assignment (1T)                  0.28%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Export cong map                              0.77%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Export 2D cong map                         0.21%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Extract Global 3D Wires                      0.02%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Track Assignment (1T)                        3.65%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Initialization                             0.07%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Track Assignment Kernel                    2.74%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Free Memory                                0.01%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Export                                      16.62%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Export DB wires                            0.68%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Export all nets                          0.13%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Set wire vias                            0.04%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Report wirelength                         13.52%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Update net boxes                           1.07%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Update timing                              0.01%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Postprocess design                           2.13%  679.91 sec  679.91 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)      ====================== Summary by functions ======================
[03/26 03:13:12     62s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:13:12     62s] (I)      ------------------------------------------------------------------
[03/26 03:13:12     62s] (I)        0  Early Global Route               100.00%  0.02 sec  0.02 sec 
[03/26 03:13:12     62s] (I)        1  Early Global Route kernel         86.51%  0.01 sec  0.01 sec 
[03/26 03:13:12     62s] (I)        2  Import and model                  33.91%  0.01 sec  0.01 sec 
[03/26 03:13:12     62s] (I)        2  Export                            16.62%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        2  Global Routing                    10.82%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        2  Track Assignment (1T)              3.65%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        2  Postprocess design                 2.13%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        2  Export cong map                    0.77%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        2  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Create route DB                   20.24%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Report wirelength                 13.52%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Create route kernel               11.34%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Net group 1                        7.66%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Track Assignment Kernel            2.74%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Create place DB                    1.09%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Update net boxes                   1.07%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Export DB wires                    0.68%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Export 2D cong map                 0.21%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Initialization                     0.15%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Others data preparation            0.08%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Import route data (1T)            17.57%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1a                           2.21%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Import place data                  0.87%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1e                           0.54%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1l                           0.53%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1g                           0.45%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Generate topology                  0.43%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1h                           0.35%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Export all nets                    0.13%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1b                           0.10%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Set wire vias                      0.04%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1d                           0.04%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1f                           0.03%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Read blockages ( Layer 2-11 )      2.95%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Set up RC info                     2.78%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Pattern routing (1T)               1.87%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Model blockage capacity            1.45%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Read nets                          0.37%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Post Routing                       0.33%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Layer assignment (1T)              0.28%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Route legalization                 0.23%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Read instances and placement       0.21%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Move terms for access (1T)         0.15%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Read prerouted                     0.11%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Initialize 3D grid graph           0.10%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Initialize 3D capacity             1.12%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read PG blockages                  0.85%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read instance blockages            0.06%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read clock blockages               0.05%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read other blockages               0.04%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Legalize Blockage Violations       0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read bump blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        7  Allocate memory for PG via list    0.10%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] Running post-eGR process
[03/26 03:13:12     62s]         Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]       Routing using eGR only done.
[03/26 03:13:12     62s] Net route status summary:
[03/26 03:13:12     62s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:12     62s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] CCOPT: Done with clock implementation routing.
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Clock implementation routing done.
[03/26 03:13:12     62s]     Leaving CCOpt scope - extractRC...
[03/26 03:13:12     62s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/26 03:13:12     62s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:13:12     62s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:13:12     62s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:13:12     62s] PreRoute RC Extraction called for design adder.
[03/26 03:13:12     62s] RC Extraction called in multi-corner(1) mode.
[03/26 03:13:12     62s] RCMode: PreRoute
[03/26 03:13:12     62s]       RC Corner Indexes            0   
[03/26 03:13:12     62s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:13:12     62s] Resistance Scaling Factor    : 1.00000 
[03/26 03:13:12     62s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:13:12     62s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:13:12     62s] Shrink Factor                : 0.90000
[03/26 03:13:12     62s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:13:12     62s] Using capacitance table file ...
[03/26 03:13:12     62s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:12     62s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:13:12     62s] eee: pegSigSF=1.070000
[03/26 03:13:12     62s] Initializing multi-corner capacitance tables ... 
[03/26 03:13:12     62s] Initializing multi-corner resistance tables ...
[03/26 03:13:12     62s] Creating RPSQ from WeeR and WRes ...
[03/26 03:13:12     62s] eee: Grid unit RC data computation started
[03/26 03:13:12     62s] eee: Grid unit RC data computation completed
[03/26 03:13:12     62s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:13:12     62s] eee: l=2 avDens=0.045243 usedTrk=15.473099 availTrk=342.000000 sigTrk=15.473099
[03/26 03:13:12     62s] eee: l=3 avDens=0.047076 usedTrk=16.947369 availTrk=360.000000 sigTrk=16.947369
[03/26 03:13:12     62s] eee: l=4 avDens=0.007789 usedTrk=1.331871 availTrk=171.000000 sigTrk=1.331871
[03/26 03:13:12     62s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:13:12     62s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:13:12     62s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:13:12     62s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:12     62s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:13:12     62s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.020300 aWlH=0.000000 lMod=0 pMax=0.804800 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:13:12     62s] eee: NetCapCache creation started. (Current Mem: 3434.008M) 
[03/26 03:13:12     62s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3434.008M) 
[03/26 03:13:12     62s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:13:12     62s] eee: Metal Layers Info:
[03/26 03:13:12     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:12     62s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:13:12     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:12     62s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:13:12     62s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:13:12     62s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:13:12     62s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:13:12     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:12     62s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:13:12     62s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:13:12     62s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3434.008M)
[03/26 03:13:12     62s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/26 03:13:12     62s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Leaving CCOpt scope - Initializing placement interface...
[03/26 03:13:12     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:3434.0M, EPOCH TIME: 1742973192.350400
[03/26 03:13:12     62s] Processing tracks to init pin-track alignment.
[03/26 03:13:12     62s] z: 2, totalTracks: 1
[03/26 03:13:12     62s] z: 4, totalTracks: 1
[03/26 03:13:12     62s] z: 6, totalTracks: 1
[03/26 03:13:12     62s] z: 8, totalTracks: 1
[03/26 03:13:12     62s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:12     62s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3434.0M, EPOCH TIME: 1742973192.351818
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:12     62s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:12     62s] OPERPROF:     Starting CMU at level 3, MEM:3434.0M, EPOCH TIME: 1742973192.362228
[03/26 03:13:12     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3434.0M, EPOCH TIME: 1742973192.362374
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:13:12     62s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3434.0M, EPOCH TIME: 1742973192.362418
[03/26 03:13:12     62s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3434.0M, EPOCH TIME: 1742973192.362431
[03/26 03:13:12     62s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3434.0M, EPOCH TIME: 1742973192.362505
[03/26 03:13:12     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3434.0MB).
[03/26 03:13:12     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3434.0M, EPOCH TIME: 1742973192.362542
[03/26 03:13:12     62s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Legalizer reserving space for clock trees
[03/26 03:13:12     62s]     Calling post conditioning for eGRPC...
[03/26 03:13:12     62s]       eGRPC...
[03/26 03:13:12     62s]         eGRPC active optimizations:
[03/26 03:13:12     62s]          - Move Down
[03/26 03:13:12     62s]          - Downsizing before DRV sizing
[03/26 03:13:12     62s]          - DRV fixing with sizing
[03/26 03:13:12     62s]          - Move to fanout
[03/26 03:13:12     62s]          - Cloning
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         Currently running CTS, using active skew data
[03/26 03:13:12     62s]         Loading clock net RC data...
[03/26 03:13:12     62s]         Preprocessing clock nets...
[03/26 03:13:12     62s]         Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
[03/26 03:13:12     62s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         ProEngine running disconnected to DB
[03/26 03:13:12     62s]         Disconnecting...
[03/26 03:13:12     62s]         Disconnecting Clock Trees
[03/26 03:13:12     62s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         Reset bufferability constraints...
[03/26 03:13:12     62s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/26 03:13:12     62s]         Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:13:12     62s] End AAE Lib Interpolated Model. (MEM=2826.972656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:12     62s]         Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         Clock DAG hash eGRPC initial state: 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats eGRPC initial state:
[03/26 03:13:12     62s]           delay calculator: calls=12500, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12496, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         Clock DAG stats eGRPC initial state:
[03/26 03:13:12     62s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]           sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]           misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]           sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:12     62s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=72.265um, total=72.265um
[03/26 03:13:12     62s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]         Clock DAG net violations eGRPC initial state: none
[03/26 03:13:12     62s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/26 03:13:12     62s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]         Primary reporting skew groups eGRPC initial state:
[03/26 03:13:12     62s]           skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.412, kur=-0.024], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]               min path sink: t1_reg[7]/CK
[03/26 03:13:12     62s]               max path sink: sum_reg[6]/CK
[03/26 03:13:12     62s]         Skew group summary eGRPC initial state:
[03/26 03:13:12     62s]           skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.412, kur=-0.024], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]         eGRPC Moving buffers...
[03/26 03:13:12     62s]           Clock DAG hash before 'eGRPC Moving buffers': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[03/26 03:13:12     62s]             delay calculator: calls=12500, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]             legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]             steiner router: calls=12496, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]           Violation analysis...
[03/26 03:13:12     62s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]           Clock DAG hash after 'eGRPC Moving buffers': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[03/26 03:13:12     62s]             delay calculator: calls=12500, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]             legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]             steiner router: calls=12496, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]           Clock DAG stats after 'eGRPC Moving buffers':
[03/26 03:13:12     62s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:12     62s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=72.265um, total=72.265um
[03/26 03:13:12     62s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[03/26 03:13:12     62s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[03/26 03:13:12     62s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[03/26 03:13:12     62s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]                 min path sink: t1_reg[7]/CK
[03/26 03:13:12     62s]                 max path sink: sum_reg[6]/CK
[03/26 03:13:12     62s]           Skew group summary after 'eGRPC Moving buffers':
[03/26 03:13:12     62s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[03/26 03:13:12     62s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:13:12     62s]             delay calculator: calls=12500, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]             legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]             steiner router: calls=12496, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]           Modifying slew-target multiplier from 1 to 0.9
[03/26 03:13:12     62s]           Artificially removing short and long paths...
[03/26 03:13:12     62s]             Clock DAG hash before 'Artificially removing short and long paths': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/26 03:13:12     62s]               delay calculator: calls=12500, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]               legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]               steiner router: calls=12496, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]             For skew_group clk/sdc target band (0.001, 0.001)
[03/26 03:13:12     62s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]           Downsizing prefiltering...
[03/26 03:13:12     62s]           Downsizing prefiltering done.
[03/26 03:13:12     62s]           Prefiltering Summary : numPassedPreFiltering = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[03/26 03:13:12     62s]           DoDownSizing Summary : numSized = 0
[03/26 03:13:12     62s]           Reverting slew-target multiplier from 0.9 to 1
[03/26 03:13:12     62s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:13:12     62s]             delay calculator: calls=12500, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]             legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]             steiner router: calls=12496, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:13:12     62s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:12     62s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=72.265um, total=72.265um
[03/26 03:13:12     62s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[03/26 03:13:12     62s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:13:12     62s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:13:12     62s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]                 min path sink: t1_reg[7]/CK
[03/26 03:13:12     62s]                 max path sink: sum_reg[6]/CK
[03/26 03:13:12     62s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/26 03:13:12     62s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         eGRPC Fixing DRVs...
[03/26 03:13:12     62s]           Clock DAG hash before 'eGRPC Fixing DRVs': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[03/26 03:13:12     62s]             delay calculator: calls=12500, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]             legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]             steiner router: calls=12496, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:13:12     62s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/26 03:13:12     62s]           
[03/26 03:13:12     62s]           Statistics: Fix DRVs (cell sizing):
[03/26 03:13:12     62s]           ===================================
[03/26 03:13:12     62s]           
[03/26 03:13:12     62s]           Cell changes by Net Type:
[03/26 03:13:12     62s]           
[03/26 03:13:12     62s]           -------------------------------------------------------------------------------------------------
[03/26 03:13:12     62s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/26 03:13:12     62s]           -------------------------------------------------------------------------------------------------
[03/26 03:13:12     62s]           top                0            0           0            0                    0                0
[03/26 03:13:12     62s]           trunk              0            0           0            0                    0                0
[03/26 03:13:12     62s]           leaf               0            0           0            0                    0                0
[03/26 03:13:12     62s]           -------------------------------------------------------------------------------------------------
[03/26 03:13:12     62s]           Total              0            0           0            0                    0                0
[03/26 03:13:12     62s]           -------------------------------------------------------------------------------------------------
[03/26 03:13:12     62s]           
[03/26 03:13:12     62s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[03/26 03:13:12     62s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/26 03:13:12     62s]           
[03/26 03:13:12     62s]           Clock DAG hash after 'eGRPC Fixing DRVs': 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[03/26 03:13:12     62s]             delay calculator: calls=12500, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]             legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]             steiner router: calls=12496, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[03/26 03:13:12     62s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]             sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]             misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]             sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:12     62s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=72.265um, total=72.265um
[03/26 03:13:12     62s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[03/26 03:13:12     62s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[03/26 03:13:12     62s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[03/26 03:13:12     62s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]                 min path sink: t1_reg[7]/CK
[03/26 03:13:12     62s]                 max path sink: sum_reg[6]/CK
[03/26 03:13:12     62s]           Skew group summary after 'eGRPC Fixing DRVs':
[03/26 03:13:12     62s]             skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:12     62s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         Slew Diagnostics: After DRV fixing
[03/26 03:13:12     62s]         ==================================
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         Global Causes:
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         -------------------------------------
[03/26 03:13:12     62s]         Cause
[03/26 03:13:12     62s]         -------------------------------------
[03/26 03:13:12     62s]         DRV fixing with buffering is disabled
[03/26 03:13:12     62s]         -------------------------------------
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         Top 5 overslews:
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         ---------------------------------
[03/26 03:13:12     62s]         Overslew    Causes    Driving Pin
[03/26 03:13:12     62s]         ---------------------------------
[03/26 03:13:12     62s]           (empty table)
[03/26 03:13:12     62s]         ---------------------------------
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         -------------------
[03/26 03:13:12     62s]         Cause    Occurences
[03/26 03:13:12     62s]         -------------------
[03/26 03:13:12     62s]           (empty table)
[03/26 03:13:12     62s]         -------------------
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         Violation diagnostics counts from the 0 nodes that have violations:
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         -------------------
[03/26 03:13:12     62s]         Cause    Occurences
[03/26 03:13:12     62s]         -------------------
[03/26 03:13:12     62s]           (empty table)
[03/26 03:13:12     62s]         -------------------
[03/26 03:13:12     62s]         
[03/26 03:13:12     62s]         Reconnecting optimized routes...
[03/26 03:13:12     62s]         Reset timing graph...
[03/26 03:13:12     62s] Ignoring AAE DB Resetting ...
[03/26 03:13:12     62s]         Reset timing graph done.
[03/26 03:13:12     62s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         Violation analysis...
[03/26 03:13:12     62s] End AAE Lib Interpolated Model. (MEM=2827.308594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:12     62s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]         Clock instances to consider for cloning: 0
[03/26 03:13:12     62s]         Reset timing graph...
[03/26 03:13:12     62s] Ignoring AAE DB Resetting ...
[03/26 03:13:12     62s]         Reset timing graph done.
[03/26 03:13:12     62s]         Set dirty flag on 0 instances, 0 nets
[03/26 03:13:12     62s]         Clock DAG hash before routing clock trees: 17390681057982094229 11532420897559114591
[03/26 03:13:12     62s]         CTS services accumulated run-time stats before routing clock trees:
[03/26 03:13:12     62s]           delay calculator: calls=12501, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:12     62s]           legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:12     62s]           steiner router: calls=12496, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:12     62s]         Clock DAG stats before routing clock trees:
[03/26 03:13:12     62s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:12     62s]           sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:12     62s]           misc counts      : r=1, pp=0, mci=0
[03/26 03:13:12     62s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:12     62s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:12     62s]           sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:12     62s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:12     62s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=72.265um, total=72.265um
[03/26 03:13:12     62s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:12     62s]         Clock DAG net violations before routing clock trees: none
[03/26 03:13:12     62s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/26 03:13:12     62s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:12     62s]         Primary reporting skew groups before routing clock trees:
[03/26 03:13:12     62s]           skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.412, kur=-0.024], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]               min path sink: t1_reg[7]/CK
[03/26 03:13:12     62s]               max path sink: sum_reg[6]/CK
[03/26 03:13:12     62s]         Skew group summary before routing clock trees:
[03/26 03:13:12     62s]           skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.412, kur=-0.024], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:12     62s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:12     62s]       eGRPC done.
[03/26 03:13:12     62s]     Calling post conditioning for eGRPC done.
[03/26 03:13:12     62s]   eGR Post Conditioning done.
[03/26 03:13:12     62s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/26 03:13:12     62s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/26 03:13:12     62s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3482.2M, EPOCH TIME: 1742973192.370814
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3482.2M, EPOCH TIME: 1742973192.371477
[03/26 03:13:12     62s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   Leaving CCOpt scope - ClockRefiner...
[03/26 03:13:12     62s]   Assigned high priority to 0 instances.
[03/26 03:13:12     62s]   Soft fixed 0 clock instances.
[03/26 03:13:12     62s]   Performing Single Pass Refine Place.
[03/26 03:13:12     62s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[03/26 03:13:12     62s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3482.2M, EPOCH TIME: 1742973192.376558
[03/26 03:13:12     62s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3482.2M, EPOCH TIME: 1742973192.376590
[03/26 03:13:12     62s] Processing tracks to init pin-track alignment.
[03/26 03:13:12     62s] z: 2, totalTracks: 1
[03/26 03:13:12     62s] z: 4, totalTracks: 1
[03/26 03:13:12     62s] z: 6, totalTracks: 1
[03/26 03:13:12     62s] z: 8, totalTracks: 1
[03/26 03:13:12     62s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:12     62s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3482.2M, EPOCH TIME: 1742973192.377752
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:12     62s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:12     62s] OPERPROF:       Starting CMU at level 4, MEM:3482.2M, EPOCH TIME: 1742973192.387982
[03/26 03:13:12     62s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3482.2M, EPOCH TIME: 1742973192.388129
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:13:12     62s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.010, REAL:0.010, MEM:3482.2M, EPOCH TIME: 1742973192.388171
[03/26 03:13:12     62s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3482.2M, EPOCH TIME: 1742973192.388182
[03/26 03:13:12     62s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3482.2M, EPOCH TIME: 1742973192.388256
[03/26 03:13:12     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3482.2MB).
[03/26 03:13:12     62s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3482.2M, EPOCH TIME: 1742973192.388289
[03/26 03:13:12     62s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3482.2M, EPOCH TIME: 1742973192.388300
[03/26 03:13:12     62s] TDRefine: refinePlace mode is spiral
[03/26 03:13:12     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.12
[03/26 03:13:12     62s] OPERPROF: Starting Refine-Place at level 1, MEM:3482.2M, EPOCH TIME: 1742973192.388332
[03/26 03:13:12     62s] *** Starting refinePlace (0:01:02 mem=3482.2M) ***
[03/26 03:13:12     62s] Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:12     62s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:12     62s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:12     62s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3482.2M, EPOCH TIME: 1742973192.388502
[03/26 03:13:12     62s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3482.2M, EPOCH TIME: 1742973192.388522
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3482.2M, EPOCH TIME: 1742973192.390524
[03/26 03:13:12     62s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3482.2M, EPOCH TIME: 1742973192.390552
[03/26 03:13:12     62s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3482.2M, EPOCH TIME: 1742973192.390565
[03/26 03:13:12     62s] Starting refinePlace ...
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] One DDP V2 for no tweak run.
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] DDP initSite1 nrRow 9 nrJob 9
[03/26 03:13:12     62s] DDP markSite nrRow 9 nrJob 9
[03/26 03:13:12     62s] ** Cut row section cpu time 0:00:00.0.
[03/26 03:13:12     62s]  ** Cut row section real time 0:00:00.0.
[03/26 03:13:12     62s]    Spread Effort: high, standalone mode, useDDP on.
[03/26 03:13:12     62s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3498.2MB) @(0:01:02 - 0:01:02).
[03/26 03:13:12     62s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:12     62s] wireLenOptFixPriorityInst 25 inst fixed
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s]  Info: 0 filler has been deleted!
[03/26 03:13:12     62s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:13:12     62s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:12     62s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:12     62s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3474.2MB) @(0:01:02 - 0:01:02).
[03/26 03:13:12     62s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:12     62s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:12     62s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3474.2MB
[03/26 03:13:12     62s] Statistics of distance of Instance movement in refine placement:
[03/26 03:13:12     62s]   maximum (X+Y) =         0.00 um
[03/26 03:13:12     62s]   mean    (X+Y) =         0.00 um
[03/26 03:13:12     62s] Summary Report:
[03/26 03:13:12     62s] Instances move: 0 (out of 34 movable)
[03/26 03:13:12     62s] Instances flipped: 0
[03/26 03:13:12     62s] Mean displacement: 0.00 um
[03/26 03:13:12     62s] Max displacement: 0.00 um 
[03/26 03:13:12     62s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:13:12     62s] Total instances moved : 0
[03/26 03:13:12     62s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.009, REAL:0.007, MEM:3474.2M, EPOCH TIME: 1742973192.397744
[03/26 03:13:12     62s] Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
[03/26 03:13:12     62s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3474.2MB
[03/26 03:13:12     62s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3474.2MB) @(0:01:02 - 0:01:02).
[03/26 03:13:12     62s] *** Finished refinePlace (0:01:02 mem=3474.2M) ***
[03/26 03:13:12     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.12
[03/26 03:13:12     62s] OPERPROF: Finished Refine-Place at level 1, CPU:0.011, REAL:0.010, MEM:3474.2M, EPOCH TIME: 1742973192.397861
[03/26 03:13:12     62s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3474.2M, EPOCH TIME: 1742973192.397884
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:12     62s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3474.2M, EPOCH TIME: 1742973192.398563
[03/26 03:13:12     62s]   ClockRefiner summary
[03/26 03:13:12     62s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:13:12     62s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[03/26 03:13:12     62s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
[03/26 03:13:12     62s]   Restoring pStatusCts on 0 clock instances.
[03/26 03:13:12     62s]   Revert refine place priority changes on 0 instances.
[03/26 03:13:12     62s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/26 03:13:12     62s]   CCOpt::Phase::Routing...
[03/26 03:13:12     62s]   Clock implementation routing...
[03/26 03:13:12     62s]     Leaving CCOpt scope - Routing Tools...
[03/26 03:13:12     62s] Net route status summary:
[03/26 03:13:12     62s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:12     62s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:12     62s]     Routing using eGR in eGR->NR Step...
[03/26 03:13:12     62s]       Early Global Route - eGR->Nr High Frequency step...
[03/26 03:13:12     62s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[03/26 03:13:12     62s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[03/26 03:13:12     62s] (ccopt eGR): Start to route 1 all nets
[03/26 03:13:12     62s] (I)      Running eGR regular flow
[03/26 03:13:12     62s] Running assign ptn pin
[03/26 03:13:12     62s] Running config msv constraints
[03/26 03:13:12     62s] Running pre-eGR process
[03/26 03:13:12     62s] [PSP]    Started Early Global Route ( Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      Initializing eGR engine (clean)
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] (I)      clean place blk overflow:
[03/26 03:13:12     62s] (I)      H : enabled 1.00 0
[03/26 03:13:12     62s] (I)      V : enabled 1.00 0
[03/26 03:13:12     62s] (I)      Initializing eGR engine (clean)
[03/26 03:13:12     62s] Set min layer with default ( 2 )
[03/26 03:13:12     62s] Set max layer with default ( 127 )
[03/26 03:13:12     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:12     62s] Min route layer (adjusted) = 2
[03/26 03:13:12     62s] Max route layer (adjusted) = 11
[03/26 03:13:12     62s] (I)      clean place blk overflow:
[03/26 03:13:12     62s] (I)      H : enabled 1.00 0
[03/26 03:13:12     62s] (I)      V : enabled 1.00 0
[03/26 03:13:12     62s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      Running eGR Cong Clean flow
[03/26 03:13:12     62s] (I)      # wire layers (front) : 12
[03/26 03:13:12     62s] (I)      # wire layers (back)  : 0
[03/26 03:13:12     62s] (I)      min wire layer : 1
[03/26 03:13:12     62s] (I)      max wire layer : 11
[03/26 03:13:12     62s] (I)      # cut layers (front) : 11
[03/26 03:13:12     62s] (I)      # cut layers (back)  : 0
[03/26 03:13:12     62s] (I)      min cut layer : 1
[03/26 03:13:12     62s] (I)      max cut layer : 10
[03/26 03:13:12     62s] (I)      ================================ Layers ================================
[03/26 03:13:12     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     62s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:13:12     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     62s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:13:12     62s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     62s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     62s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     62s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     62s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     62s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     62s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:12     62s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:12     62s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:13:12     62s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:13:12     62s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:13:12     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     62s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:13:12     62s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:13:12     62s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:13:12     62s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:13:12     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:12     62s] (I)      Started Import and model ( Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      == Non-default Options ==
[03/26 03:13:12     62s] (I)      Clean congestion better                            : true
[03/26 03:13:12     62s] (I)      Estimate vias on DPT layer                         : true
[03/26 03:13:12     62s] (I)      Rerouting rounds                                   : 10
[03/26 03:13:12     62s] (I)      Clean congestion layer assignment rounds           : 3
[03/26 03:13:12     62s] (I)      Layer constraints as soft constraints              : true
[03/26 03:13:12     62s] (I)      Soft top layer                                     : true
[03/26 03:13:12     62s] (I)      Skip prospective layer relax nets                  : true
[03/26 03:13:12     62s] (I)      Better NDR handling                                : true
[03/26 03:13:12     62s] (I)      Improved NDR modeling in LA                        : true
[03/26 03:13:12     62s] (I)      Routing cost fix for NDR handling                  : true
[03/26 03:13:12     62s] (I)      Block tracks for preroutes                         : true
[03/26 03:13:12     62s] (I)      Assign IRoute by net group key                     : true
[03/26 03:13:12     62s] (I)      Block unroutable channels                          : true
[03/26 03:13:12     62s] (I)      Block unroutable channels 3D                       : true
[03/26 03:13:12     62s] (I)      Bound layer relaxed segment wl                     : true
[03/26 03:13:12     62s] (I)      Blocked pin reach length threshold                 : 2
[03/26 03:13:12     62s] (I)      Check blockage within NDR space in TA              : true
[03/26 03:13:12     62s] (I)      Skip must join for term with via pillar            : true
[03/26 03:13:12     62s] (I)      Model find APA for IO pin                          : true
[03/26 03:13:12     62s] (I)      On pin location for off pin term                   : true
[03/26 03:13:12     62s] (I)      Handle EOL spacing                                 : true
[03/26 03:13:12     62s] (I)      Merge PG vias by gap                               : true
[03/26 03:13:12     62s] (I)      Maximum routing layer                              : 11
[03/26 03:13:12     62s] (I)      Top routing layer                                  : 11
[03/26 03:13:12     62s] (I)      Ignore routing layer                               : true
[03/26 03:13:12     62s] (I)      Route selected nets only                           : true
[03/26 03:13:12     62s] (I)      Refine MST                                         : true
[03/26 03:13:12     62s] (I)      Honor PRL                                          : true
[03/26 03:13:12     62s] (I)      Strong congestion aware                            : true
[03/26 03:13:12     62s] (I)      Improved initial location for IRoutes              : true
[03/26 03:13:12     62s] (I)      Multi panel TA                                     : true
[03/26 03:13:12     62s] (I)      Penalize wire overlap                              : true
[03/26 03:13:12     62s] (I)      Expand small instance blockage                     : true
[03/26 03:13:12     62s] (I)      Reduce via in TA                                   : true
[03/26 03:13:12     62s] (I)      SS-aware routing                                   : true
[03/26 03:13:12     62s] (I)      Improve tree edge sharing                          : true
[03/26 03:13:12     62s] (I)      Improve 2D via estimation                          : true
[03/26 03:13:12     62s] (I)      Refine Steiner tree                                : true
[03/26 03:13:12     62s] (I)      Build spine tree                                   : true
[03/26 03:13:12     62s] (I)      Model pass through capacity                        : true
[03/26 03:13:12     62s] (I)      Extend blockages by a half GCell                   : true
[03/26 03:13:12     62s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[03/26 03:13:12     62s] (I)      Consider pin shapes                                : true
[03/26 03:13:12     62s] (I)      Consider pin shapes for all nodes                  : true
[03/26 03:13:12     62s] (I)      Consider NR APA                                    : true
[03/26 03:13:12     62s] (I)      Consider IO pin shape                              : true
[03/26 03:13:12     62s] (I)      Fix pin connection bug                             : true
[03/26 03:13:12     62s] (I)      Consider layer RC for local wires                  : true
[03/26 03:13:12     62s] (I)      Honor layer constraint                             : true
[03/26 03:13:12     62s] (I)      Route to clock mesh pin                            : true
[03/26 03:13:12     62s] (I)      LA-aware pin escape length                         : 2
[03/26 03:13:12     62s] (I)      Connect multiple ports                             : true
[03/26 03:13:12     62s] (I)      Split for must join                                : true
[03/26 03:13:12     62s] (I)      Number of threads                                  : 1
[03/26 03:13:12     62s] (I)      Routing effort level                               : 10000
[03/26 03:13:12     62s] (I)      Prefer layer length threshold                      : 8
[03/26 03:13:12     62s] (I)      Overflow penalty cost                              : 10
[03/26 03:13:12     62s] (I)      A-star cost                                        : 0.300000
[03/26 03:13:12     62s] (I)      Misalignment cost                                  : 10.000000
[03/26 03:13:12     62s] (I)      Threshold for short IRoute                         : 6
[03/26 03:13:12     62s] (I)      Via cost during post routing                       : 1.000000
[03/26 03:13:12     62s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/26 03:13:12     62s] (I)      Source-to-sink ratio                               : 0.300000
[03/26 03:13:12     62s] (I)      Scenic ratio bound                                 : 3.000000
[03/26 03:13:12     62s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/26 03:13:12     62s] (I)      Net layer relax scenic ratio                       : 1.250000
[03/26 03:13:12     62s] (I)      Layer demotion scenic scale                        : 1.000000
[03/26 03:13:12     62s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/26 03:13:12     62s] (I)      PG-aware similar topology routing                  : true
[03/26 03:13:12     62s] (I)      Maze routing via cost fix                          : true
[03/26 03:13:12     62s] (I)      Apply PRL on PG terms                              : true
[03/26 03:13:12     62s] (I)      Apply PRL on obs objects                           : true
[03/26 03:13:12     62s] (I)      Handle range-type spacing rules                    : true
[03/26 03:13:12     62s] (I)      PG gap threshold multiplier                        : 10.000000
[03/26 03:13:12     62s] (I)      Parallel spacing query fix                         : true
[03/26 03:13:12     62s] (I)      Force source to root IR                            : true
[03/26 03:13:12     62s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/26 03:13:12     62s] (I)      Multi-pass Schedule                                : {{} {} {}}
[03/26 03:13:12     62s] (I)      Route tie net to shape                             : auto
[03/26 03:13:12     62s] (I)      Do not relax to DPT layer                          : true
[03/26 03:13:12     62s] (I)      No DPT in post routing                             : true
[03/26 03:13:12     62s] (I)      Modeling PG via merging fix                        : true
[03/26 03:13:12     62s] (I)      Shield aware TA                                    : true
[03/26 03:13:12     62s] (I)      Strong shield aware TA                             : true
[03/26 03:13:12     62s] (I)      Overflow calculation fix in LA                     : true
[03/26 03:13:12     62s] (I)      Post routing fix                                   : true
[03/26 03:13:12     62s] (I)      Strong post routing                                : true
[03/26 03:13:12     62s] (I)      Violation on path threshold                        : 1
[03/26 03:13:12     62s] (I)      Pass through capacity modeling                     : true
[03/26 03:13:12     62s] (I)      Read layer and via RC                              : true
[03/26 03:13:12     62s] (I)      Select the non-relaxed segments in post routing stage : true
[03/26 03:13:12     62s] (I)      Select term pin box for io pin                     : true
[03/26 03:13:12     62s] (I)      Penalize NDR sharing                               : true
[03/26 03:13:12     62s] (I)      Enable special modeling                            : false
[03/26 03:13:12     62s] (I)      Keep fixed segments                                : true
[03/26 03:13:12     62s] (I)      Reorder net groups by key                          : true
[03/26 03:13:12     62s] (I)      Increase net scenic ratio                          : true
[03/26 03:13:12     62s] (I)      Method to set GCell size                           : row
[03/26 03:13:12     62s] (I)      Connect multiple ports and must join fix           : true
[03/26 03:13:12     62s] (I)      Avoid high resistance layers                       : true
[03/26 03:13:12     62s] (I)      Segment length threshold                           : 1
[03/26 03:13:12     62s] (I)      Model find APA for IO pin fix                      : true
[03/26 03:13:12     62s] (I)      Avoid connecting non-metal layers                  : true
[03/26 03:13:12     62s] (I)      Use track pitch for NDR                            : true
[03/26 03:13:12     62s] (I)      Decide max and min layer to relax with layer difference : true
[03/26 03:13:12     62s] (I)      Handle non-default track width                     : false
[03/26 03:13:12     62s] (I)      Block unroutable channels fix                      : true
[03/26 03:13:12     62s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:13:12     62s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:13:12     62s] (I)      ============== Pin Summary ==============
[03/26 03:13:12     62s] (I)      +-------+--------+---------+------------+
[03/26 03:13:12     62s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:13:12     62s] (I)      +-------+--------+---------+------------+
[03/26 03:13:12     62s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:13:12     62s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:13:12     62s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:13:12     62s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:13:12     62s] (I)      +-------+--------+---------+------------+
[03/26 03:13:12     62s] (I)      Custom ignore net properties:
[03/26 03:13:12     62s] (I)      1 : NotLegal
[03/26 03:13:12     62s] (I)      2 : NotSelected
[03/26 03:13:12     62s] (I)      Default ignore net properties:
[03/26 03:13:12     62s] (I)      1 : Special
[03/26 03:13:12     62s] (I)      2 : Analog
[03/26 03:13:12     62s] (I)      3 : Fixed
[03/26 03:13:12     62s] (I)      4 : Skipped
[03/26 03:13:12     62s] (I)      5 : MixedSignal
[03/26 03:13:12     62s] (I)      Prerouted net properties:
[03/26 03:13:12     62s] (I)      1 : NotLegal
[03/26 03:13:12     62s] (I)      2 : Special
[03/26 03:13:12     62s] (I)      3 : Analog
[03/26 03:13:12     62s] (I)      4 : Fixed
[03/26 03:13:12     62s] (I)      5 : Skipped
[03/26 03:13:12     62s] (I)      6 : MixedSignal
[03/26 03:13:12     62s] [NR-eGR] Early global route reroute 1 out of 57 routable nets
[03/26 03:13:12     62s] (I)      Use row-based GCell size
[03/26 03:13:12     62s] (I)      Use row-based GCell align
[03/26 03:13:12     62s] (I)      layer 0 area = 80000
[03/26 03:13:12     62s] (I)      layer 1 area = 80000
[03/26 03:13:12     62s] (I)      layer 2 area = 80000
[03/26 03:13:12     62s] (I)      layer 3 area = 80000
[03/26 03:13:12     62s] (I)      layer 4 area = 80000
[03/26 03:13:12     62s] (I)      layer 5 area = 80000
[03/26 03:13:12     62s] (I)      layer 6 area = 80000
[03/26 03:13:12     62s] (I)      layer 7 area = 80000
[03/26 03:13:12     62s] (I)      layer 8 area = 80000
[03/26 03:13:12     62s] (I)      layer 9 area = 400000
[03/26 03:13:12     62s] (I)      layer 10 area = 400000
[03/26 03:13:12     62s] (I)      GCell unit size   : 3420
[03/26 03:13:12     62s] (I)      GCell multiplier  : 1
[03/26 03:13:12     62s] (I)      GCell row height  : 3420
[03/26 03:13:12     62s] (I)      Actual row height : 3420
[03/26 03:13:12     62s] (I)      GCell align ref   : 10000 10260
[03/26 03:13:12     62s] [NR-eGR] Track table information for default rule: 
[03/26 03:13:12     62s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:13:12     62s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:13:12     62s] (I)      ================== Default via ===================
[03/26 03:13:12     62s] (I)      +----+------------------+------------------------+
[03/26 03:13:12     62s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 03:13:12     62s] (I)      +----+------------------+------------------------+
[03/26 03:13:12     62s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[03/26 03:13:12     62s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 03:13:12     62s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 03:13:12     62s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 03:13:12     62s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[03/26 03:13:12     62s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 03:13:12     62s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[03/26 03:13:12     62s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 03:13:12     62s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 03:13:12     62s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 03:13:12     62s] (I)      +----+------------------+------------------------+
[03/26 03:13:12     62s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:13:12     62s] [NR-eGR] Read 738 PG shapes
[03/26 03:13:12     62s] [NR-eGR] Read 0 clock shapes
[03/26 03:13:12     62s] [NR-eGR] Read 0 other shapes
[03/26 03:13:12     62s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:13:12     62s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:13:12     62s] [NR-eGR] #Instance Blockages : 0
[03/26 03:13:12     62s] [NR-eGR] #PG Blockages       : 738
[03/26 03:13:12     62s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:13:12     62s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:13:12     62s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:13:12     62s] [NR-eGR] #Other Blockages    : 0
[03/26 03:13:12     62s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:13:12     62s] [NR-eGR] #prerouted nets         : 0
[03/26 03:13:12     62s] [NR-eGR] #prerouted special nets : 0
[03/26 03:13:12     62s] [NR-eGR] #prerouted wires        : 0
[03/26 03:13:12     62s] [NR-eGR] Read 57 nets ( ignored 56 )
[03/26 03:13:12     62s] (I)        Front-side 57 ( ignored 56 )
[03/26 03:13:12     62s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:13:12     62s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:13:12     62s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[03/26 03:13:12     62s] [NR-eGR] #via pillars        : 0
[03/26 03:13:12     62s] [NR-eGR] #must join all port : 0
[03/26 03:13:12     62s] [NR-eGR] #multiple ports     : 0
[03/26 03:13:12     62s] [NR-eGR] #has must join      : 0
[03/26 03:13:12     62s] (I)      dcls route internal nets
[03/26 03:13:12     62s] (I)      dcls route interface nets
[03/26 03:13:12     62s] (I)      dcls route common nets
[03/26 03:13:12     62s] (I)      Reading macro buffers
[03/26 03:13:12     62s] (I)      Number of macro buffers: 0
[03/26 03:13:12     62s] (I)      =========== RC Report:  ============
[03/26 03:13:12     62s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:13:12     62s] (I)      ------------------------------------
[03/26 03:13:12     62s] (I)        Metal2         3.302        0.157 
[03/26 03:13:12     62s] (I)        Metal3         3.274        0.157 
[03/26 03:13:12     62s] (I)        Metal4         3.302        0.156 
[03/26 03:13:12     62s] (I)        Metal5         3.274        0.157 
[03/26 03:13:12     62s] (I)        Metal6         3.302        0.144 
[03/26 03:13:12     62s] (I)        Metal7         0.695        0.238 
[03/26 03:13:12     62s] (I)        Metal8         0.695        0.223 
[03/26 03:13:12     62s] (I)        Metal9         0.291        0.410 
[03/26 03:13:12     62s] (I)       Metal10         0.153        0.226 
[03/26 03:13:12     62s] (I)       Metal11         0.095        0.658 
[03/26 03:13:12     62s] (I)      =========== RC Report:  ============
[03/26 03:13:12     62s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[03/26 03:13:12     62s] (I)      ------------------------------------
[03/26 03:13:12     62s] (I)        Metal2         3.808        0.173 
[03/26 03:13:12     62s] (I)        Metal3         3.965        0.175 
[03/26 03:13:12     62s] (I)        Metal4         3.808        0.173 
[03/26 03:13:12     62s] (I)        Metal5         3.965        0.175 
[03/26 03:13:12     62s] (I)        Metal6         3.808        0.165 
[03/26 03:13:12     62s] (I)        Metal7         1.187        0.394 
[03/26 03:13:12     62s] (I)        Metal8         1.080        0.371 
[03/26 03:13:12     62s] (I)        Metal9         0.444        0.833 
[03/26 03:13:12     62s] (I)       Metal10         0.159        0.343 
[03/26 03:13:12     62s] (I)       Metal11         0.095        1.114 
[03/26 03:13:12     62s] (I)      early_global_route_priority property id does not exist.
[03/26 03:13:12     62s] (I)      Read Num Blocks=1092  Num Prerouted Wires=0  Num CS=0
[03/26 03:13:12     62s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 2 (H) : #blockages 195 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 4 (H) : #blockages 195 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 6 (H) : #blockages 195 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 8 (H) : #blockages 225 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 9 (V) : #blockages 68 : #preroutes 0
[03/26 03:13:12     62s] (I)      Layer 10 (H) : #blockages 54 : #preroutes 0
[03/26 03:13:12     62s] (I)      Moved 1 terms for better access 
[03/26 03:13:12     62s] (I)      Number of ignored nets                =     56
[03/26 03:13:12     62s] (I)      Number of connected nets              =      0
[03/26 03:13:12     62s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 03:13:12     62s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:13:12     62s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:13:12     62s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:13:12     62s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:13:12     62s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:13:12     62s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:13:12     62s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[03/26 03:13:12     62s] (I)      Ndr track 0 does not exist
[03/26 03:13:12     62s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:13:12     62s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:13:12     62s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:13:12     62s] (I)      Site width          :   400  (dbu)
[03/26 03:13:12     62s] (I)      Row height          :  3420  (dbu)
[03/26 03:13:12     62s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:13:12     62s] (I)      GCell width         :  3420  (dbu)
[03/26 03:13:12     62s] (I)      GCell height        :  3420  (dbu)
[03/26 03:13:12     62s] (I)      Grid                :    15    15    11
[03/26 03:13:12     62s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:13:12     62s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:13:12     62s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:13:12     62s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:13:12     62s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:13:12     62s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:13:12     62s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:13:12     62s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:13:12     62s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:13:12     62s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:13:12     62s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:13:12     62s] (I)      --------------------------------------------------------
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] [NR-eGR] ============ Routing rule table ============
[03/26 03:13:12     62s] [NR-eGR] Rule id: 0  Rule name:   Nets: 1
[03/26 03:13:12     62s] [NR-eGR] ========================================
[03/26 03:13:12     62s] [NR-eGR] 
[03/26 03:13:12     62s] (I)      ======== NDR :  =========
[03/26 03:13:12     62s] (I)      +--------------+--------+
[03/26 03:13:12     62s] (I)      |           ID |      0 |
[03/26 03:13:12     62s] (I)      |      Default |     no |
[03/26 03:13:12     62s] (I)      |  Clk Special |     no |
[03/26 03:13:12     62s] (I)      | Hard spacing |     no |
[03/26 03:13:12     62s] (I)      |    NDR track | (none) |
[03/26 03:13:12     62s] (I)      |      NDR via | (none) |
[03/26 03:13:12     62s] (I)      |  Extra space |      1 |
[03/26 03:13:12     62s] (I)      |      Shields |      0 |
[03/26 03:13:12     62s] (I)      |   Demand (H) |      2 |
[03/26 03:13:12     62s] (I)      |   Demand (V) |      2 |
[03/26 03:13:12     62s] (I)      |        #Nets |      1 |
[03/26 03:13:12     62s] (I)      +--------------+--------+
[03/26 03:13:12     62s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:12     62s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:13:12     62s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:12     62s] (I)      |  Metal2    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal3    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal4    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal5    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal6    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal7    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal8    160      140    800      400      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      |  Metal9    160      140    760      380      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      | Metal10    440      400   2000     1000      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      | Metal11    440      400   1900      950      2      1      1    200    100        yes |
[03/26 03:13:12     62s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:12     62s] (I)      =============== Blocked Tracks ===============
[03/26 03:13:12     62s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:12     62s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:13:12     62s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:12     62s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:13:12     62s] (I)      |     2 |    1980 |      820 |        41.41% |
[03/26 03:13:12     62s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:13:12     62s] (I)      |     4 |    1980 |      820 |        41.41% |
[03/26 03:13:12     62s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:13:12     62s] (I)      |     6 |    1980 |      820 |        41.41% |
[03/26 03:13:12     62s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:13:12     62s] (I)      |     8 |    1980 |      820 |        41.41% |
[03/26 03:13:12     62s] (I)      |     9 |    2025 |      508 |        25.09% |
[03/26 03:13:12     62s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:13:12     62s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:13:12     62s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:12     62s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      Reset routing kernel
[03/26 03:13:12     62s] (I)      Started Global Routing ( Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      totalPins=26  totalGlobalPin=26 (100.00%)
[03/26 03:13:12     62s] (I)      ================= Net Group Info =================
[03/26 03:13:12     62s] (I)      +----+----------------+--------------+-----------+
[03/26 03:13:12     62s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[03/26 03:13:12     62s] (I)      +----+----------------+--------------+-----------+
[03/26 03:13:12     62s] (I)      |  1 |              1 |    Metal3(3) | Metal4(4) |
[03/26 03:13:12     62s] (I)      +----+----------------+--------------+-----------+
[03/26 03:13:12     62s] (I)      total 2D Cap : 3481 = (1874 H, 1607 V)
[03/26 03:13:12     62s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[03/26 03:13:12     62s] (I)      init route region map
[03/26 03:13:12     62s] (I)      #blocked GCells = 0
[03/26 03:13:12     62s] (I)      #regions = 1
[03/26 03:13:12     62s] (I)      init safety region map
[03/26 03:13:12     62s] (I)      #blocked GCells = 0
[03/26 03:13:12     62s] (I)      #regions = 1
[03/26 03:13:12     62s] (I)      Adjusted 0 GCells for pin access
[03/26 03:13:12     62s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1a Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1b Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1c Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1d Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1e Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1f Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1g Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      #Nets         : 1
[03/26 03:13:12     62s] (I)      #Relaxed nets : 0
[03/26 03:13:12     62s] (I)      Wire length   : 37
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1h Route ============
[03/26 03:13:12     62s] (I)      Usage: 37 = (19 H, 18 V) = (1.01% H, 1.12% V) = (3.249e+01um H, 3.078e+01um V)
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] (I)      ============  Phase 1l Route ============
[03/26 03:13:12     62s] (I)      
[03/26 03:13:12     62s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:13:12     62s] [NR-eGR]                        OverCon            
[03/26 03:13:12     62s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:13:12     62s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:13:12     62s] [NR-eGR] ----------------------------------------------
[03/26 03:13:12     62s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR] ----------------------------------------------
[03/26 03:13:12     62s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:13:12     62s] [NR-eGR] 
[03/26 03:13:12     62s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      Updating congestion map
[03/26 03:13:12     62s] (I)      total 2D Cap : 15156 = (7822 H, 7334 V)
[03/26 03:13:12     62s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:13:12     62s] (I)      Running track assignment and export wires
[03/26 03:13:12     62s] (I)      Delete wires for 1 nets 
[03/26 03:13:12     62s] (I)      ============= Track Assignment ============
[03/26 03:13:12     62s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.30 MB )
[03/26 03:13:12     62s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:13:12     62s] (I)      Run Multi-thread track assignment
[03/26 03:13:12     62s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.31 MB )
[03/26 03:13:12     62s] (I)      Started Export ( Curr Mem: 3.31 MB )
[03/26 03:13:12     62s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:13:12     62s] [NR-eGR] Total eGR-routed clock nets wire length: 72um, number of vias: 61
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] [NR-eGR] Report for selected net(s) only.
[03/26 03:13:12     62s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:13:12     62s] [NR-eGR] -----------------------------------
[03/26 03:13:12     62s] [NR-eGR]  Metal1   (1H)             0    26 
[03/26 03:13:12     62s] [NR-eGR]  Metal2   (2V)            22    28 
[03/26 03:13:12     62s] [NR-eGR]  Metal3   (3H)            38     7 
[03/26 03:13:12     62s] [NR-eGR]  Metal4   (4V)            13     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:13:12     62s] [NR-eGR] -----------------------------------
[03/26 03:13:12     62s] [NR-eGR]           Total           72    61 
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] [NR-eGR] Total half perimeter of net bounding box: 32um
[03/26 03:13:12     62s] [NR-eGR] Total length: 72um, number of vias: 61
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] [NR-eGR] Total routed clock nets wire length: 72um, number of vias: 61
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:13:12     62s] [NR-eGR] -----------------------------------
[03/26 03:13:12     62s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:13:12     62s] [NR-eGR]  Metal2   (2V)           265   170 
[03/26 03:13:12     62s] [NR-eGR]  Metal3   (3H)           290    11 
[03/26 03:13:12     62s] [NR-eGR]  Metal4   (4V)            23     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:13:12     62s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:13:12     62s] [NR-eGR] -----------------------------------
[03/26 03:13:12     62s] [NR-eGR]           Total          577   322 
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] [NR-eGR] Total half perimeter of net bounding box: 539um
[03/26 03:13:12     62s] [NR-eGR] Total length: 577um, number of vias: 322
[03/26 03:13:12     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:12     62s] (I)      == Layer wire length by net rule ==
[03/26 03:13:12     62s] (I)                       Default 
[03/26 03:13:12     62s] (I)      -------------------------
[03/26 03:13:12     62s] (I)       Metal1   (1H)       0um 
[03/26 03:13:12     62s] (I)       Metal2   (2V)     265um 
[03/26 03:13:12     62s] (I)       Metal3   (3H)     290um 
[03/26 03:13:12     62s] (I)       Metal4   (4V)      23um 
[03/26 03:13:12     62s] (I)       Metal5   (5H)       0um 
[03/26 03:13:12     62s] (I)       Metal6   (6V)       0um 
[03/26 03:13:12     62s] (I)       Metal7   (7H)       0um 
[03/26 03:13:12     62s] (I)       Metal8   (8V)       0um 
[03/26 03:13:12     62s] (I)       Metal9   (9H)       0um 
[03/26 03:13:12     62s] (I)       Metal10  (10V)      0um 
[03/26 03:13:12     62s] (I)       Metal11  (11H)      0um 
[03/26 03:13:12     62s] (I)      -------------------------
[03/26 03:13:12     62s] (I)                Total    577um 
[03/26 03:13:12     62s] (I)      == Layer via count by net rule ==
[03/26 03:13:12     62s] (I)                       Default 
[03/26 03:13:12     62s] (I)      -------------------------
[03/26 03:13:12     62s] (I)       Metal1   (1H)       141 
[03/26 03:13:12     62s] (I)       Metal2   (2V)       170 
[03/26 03:13:12     62s] (I)       Metal3   (3H)        11 
[03/26 03:13:12     62s] (I)       Metal4   (4V)         0 
[03/26 03:13:12     62s] (I)       Metal5   (5H)         0 
[03/26 03:13:12     62s] (I)       Metal6   (6V)         0 
[03/26 03:13:12     62s] (I)       Metal7   (7H)         0 
[03/26 03:13:12     62s] (I)       Metal8   (8V)         0 
[03/26 03:13:12     62s] (I)       Metal9   (9H)         0 
[03/26 03:13:12     62s] (I)       Metal10  (10V)        0 
[03/26 03:13:12     62s] (I)       Metal11  (11H)        0 
[03/26 03:13:12     62s] (I)      -------------------------
[03/26 03:13:12     62s] (I)                Total      322 
[03/26 03:13:12     62s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.31 MB )
[03/26 03:13:12     62s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:12     62s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.31 MB )
[03/26 03:13:12     62s] [NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.31 MB )
[03/26 03:13:12     62s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:13:12     62s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:13:12     62s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:13:12     62s] (I)       Early Global Route                             100.00%  680.02 sec  680.04 sec  0.02 sec  0.02 sec 
[03/26 03:13:12     62s] (I)       +-Early Global Route kernel                     86.06%  680.02 sec  680.04 sec  0.01 sec  0.01 sec 
[03/26 03:13:12     62s] (I)       | +-Import and model                            33.68%  680.03 sec  680.03 sec  0.01 sec  0.01 sec 
[03/26 03:13:12     62s] (I)       | | +-Create place DB                            1.09%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Import place data                        0.86%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read instances and placement           0.19%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read nets                              0.21%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Create route DB                           20.22%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Import route data (1T)                  17.54%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read blockages ( Layer 2-11 )          2.97%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read routing blockages               0.01%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read bump blockages                  0.01%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read instance blockages              0.06%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read PG blockages                    0.83%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read clock blockages                 0.05%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read other blockages                 0.04%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read halo blockages                  0.01%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Read boundary cut boxes              0.01%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read blackboxes                        0.03%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read prerouted                         0.10%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Read nets                              0.15%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Set up via pillars                     0.02%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Set up RC info                         2.75%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Initialize 3D grid graph               0.09%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Model blockage capacity                1.52%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Initialize 3D capacity               1.17%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Move terms for access (1T)             0.15%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Read aux data                              0.01%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Others data preparation                    0.08%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Create route kernel                       11.11%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Global Routing                              10.92%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Initialization                             0.10%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Net group 1                                7.74%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Generate topology                        0.46%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1a                                 2.21%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Pattern routing (1T)                   1.87%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1b                                 0.10%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1c                                 0.03%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1d                                 0.03%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1e                                 0.55%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Route legalization                     0.23%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1f                                 0.03%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1g                                 0.45%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Post Routing                           0.21%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1h                                 0.38%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Post Routing                           0.12%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Phase 1l                                 0.54%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | | +-Layer assignment (1T)                  0.28%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Export cong map                              0.76%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Export 2D cong map                         0.20%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Extract Global 3D Wires                      0.01%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Track Assignment (1T)                        3.87%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Initialization                             0.06%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Track Assignment Kernel                    2.90%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Free Memory                                0.01%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Export                                      17.01%  680.03 sec  680.04 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Export DB wires                            0.68%  680.03 sec  680.04 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Export all nets                          0.16%  680.03 sec  680.03 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | | +-Set wire vias                            0.04%  680.04 sec  680.04 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Report wirelength                         14.00%  680.04 sec  680.04 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Update net boxes                           1.02%  680.04 sec  680.04 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | | +-Update timing                              0.01%  680.04 sec  680.04 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)       | +-Postprocess design                           1.30%  680.04 sec  680.04 sec  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)      ====================== Summary by functions ======================
[03/26 03:13:12     62s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:13:12     62s] (I)      ------------------------------------------------------------------
[03/26 03:13:12     62s] (I)        0  Early Global Route               100.00%  0.02 sec  0.02 sec 
[03/26 03:13:12     62s] (I)        1  Early Global Route kernel         86.06%  0.01 sec  0.01 sec 
[03/26 03:13:12     62s] (I)        2  Import and model                  33.68%  0.01 sec  0.01 sec 
[03/26 03:13:12     62s] (I)        2  Export                            17.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        2  Global Routing                    10.92%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        2  Track Assignment (1T)              3.87%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        2  Postprocess design                 1.30%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        2  Export cong map                    0.76%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        2  Extract Global 3D Wires            0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Create route DB                   20.22%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Report wirelength                 14.00%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Create route kernel               11.11%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Net group 1                        7.74%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Track Assignment Kernel            2.90%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Create place DB                    1.09%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Update net boxes                   1.02%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Export DB wires                    0.68%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Export 2D cong map                 0.20%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Initialization                     0.16%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Others data preparation            0.08%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Import route data (1T)            17.54%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1a                           2.21%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Import place data                  0.86%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1e                           0.55%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1l                           0.54%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Generate topology                  0.46%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1g                           0.45%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1h                           0.38%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Export all nets                    0.16%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1b                           0.10%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Set wire vias                      0.04%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1f                           0.03%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Read blockages ( Layer 2-11 )      2.97%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Set up RC info                     2.75%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Pattern routing (1T)               1.87%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Model blockage capacity            1.52%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Read nets                          0.36%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Post Routing                       0.33%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Layer assignment (1T)              0.28%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Route legalization                 0.23%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Read instances and placement       0.19%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Move terms for access (1T)         0.15%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Initialize 3D grid graph           0.09%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Initialize 3D capacity             1.17%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read PG blockages                  0.83%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read instance blockages            0.06%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read clock blockages               0.05%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read other blockages               0.04%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Legalize Blockage Violations       0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read bump blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        6  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] (I)        7  Allocate memory for PG via list    0.10%  0.00 sec  0.00 sec 
[03/26 03:13:12     62s] Running post-eGR process
[03/26 03:13:12     62s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:12     62s]     Routing using eGR in eGR->NR Step done.
[03/26 03:13:12     62s]     Routing using NR in eGR->NR Step...
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[03/26 03:13:12     62s]   All net are default rule.
[03/26 03:13:12     62s]   Preferred NanoRoute mode settings: Current
[03/26 03:13:12     62s]       Clock detailed routing...
[03/26 03:13:12     62s]         NanoRoute...
[03/26 03:13:12     62s] % Begin globalDetailRoute (date=03/26 03:13:12, mem=2826.3M)
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] globalDetailRoute
[03/26 03:13:12     62s] 
[03/26 03:13:12     62s] #Start globalDetailRoute on Wed Mar 26 03:13:12 2025
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] ### Time Record (globalDetailRoute) is installed.
[03/26 03:13:12     62s] ### Time Record (Pre Callback) is installed.
[03/26 03:13:12     62s] ### Time Record (Pre Callback) is uninstalled.
[03/26 03:13:12     62s] ### Time Record (DB Import) is installed.
[03/26 03:13:12     62s] ### Time Record (Timing Data Generation) is installed.
[03/26 03:13:12     62s] ### Time Record (Timing Data Generation) is uninstalled.
[03/26 03:13:12     62s] ### Net info: total nets: 60
[03/26 03:13:12     62s] ### Net info: dirty nets: 0
[03/26 03:13:12     62s] ### Net info: marked as disconnected nets: 0
[03/26 03:13:12     62s] ### Net info: fully routed nets: 1
[03/26 03:13:12     62s] ### Net info: trivial (< 2 pins) nets: 3
[03/26 03:13:12     62s] ### Net info: unrouted nets: 56
[03/26 03:13:12     62s] ### Net info: re-extraction nets: 0
[03/26 03:13:12     62s] ### Net info: selected nets: 1
[03/26 03:13:12     62s] ### Net info: ignored nets: 0
[03/26 03:13:12     62s] ### Net info: skip routing nets: 0
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] ### import design signature (10): route=2101713684 fixed_route=1851275635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1486249848 dirty_area=0 del_dirty_area=0 cell=351388332 placement=1802077142 pin_access=2132754758 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1851275635 sns=1851275635 ppa_info=130060903
[03/26 03:13:12     62s] ### Time Record (DB Import) is uninstalled.
[03/26 03:13:12     62s] #NanoRoute Version 23.13-s082_1 NR241029-2256/23_13-UB
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] ### Before assign design signature (11): route=2101713684 fixed_route=1851275635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1486249848 dirty_area=0 del_dirty_area=0 cell=351388332 placement=1802077142 pin_access=2132754758 inst_pattern=1 inst_orient=1 halo=0 via=610195162 routing_via=1945981972 timing=1851275635 sns=1851275635 ppa_info=130060903
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #Wire/Via statistics before line assignment ...
[03/26 03:13:12     62s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #  Routing Statistics
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #----------------+-----------+-----+
[03/26 03:13:12     62s] #  Layer         | Length(um)| Vias|
[03/26 03:13:12     62s] #----------------+-----------+-----+
[03/26 03:13:12     62s] #  Poly ( 0H)    |          0|    0|
[03/26 03:13:12     62s] #  Metal1 ( 1H)  |          0|   26|
[03/26 03:13:12     62s] #  Metal2 ( 2V)  |         22|   28|
[03/26 03:13:12     62s] #  Metal3 ( 3H)  |         38|    7|
[03/26 03:13:12     62s] #  Metal4 ( 4V)  |         13|    0|
[03/26 03:13:12     62s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:13:12     62s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:13:12     62s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:13:12     62s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:13:12     62s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:13:12     62s] #  Metal10 (10V) |          0|    0|
[03/26 03:13:12     62s] #  Metal11 (11H) |          0|    0|
[03/26 03:13:12     62s] #----------------+-----------+-----+
[03/26 03:13:12     62s] #  Total         |         72|   61|
[03/26 03:13:12     62s] #----------------+-----------+-----+
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] # Total half perimeter of net bounding box: 33 um.
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] ### Time Record (Data Preparation) is installed.
[03/26 03:13:12     62s] #Start routing data preparation on Wed Mar 26 03:13:12 2025
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] ### Time Record (Cell Pin Access) is installed.
[03/26 03:13:12     62s] #Initial pin access analysis.
[03/26 03:13:12     62s] #Detail pin access analysis.
[03/26 03:13:12     62s] ### Time Record (Cell Pin Access) is uninstalled.
[03/26 03:13:12     62s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[03/26 03:13:12     62s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:13:12     62s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:13:12     62s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:13:12     62s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:13:12     62s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:13:12     62s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:13:12     62s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:13:12     62s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:13:12     62s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[03/26 03:13:12     62s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[03/26 03:13:12     62s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[03/26 03:13:12     62s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[03/26 03:13:12     62s] #pin_access_rlayer=2(Metal2)
[03/26 03:13:12     62s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[03/26 03:13:12     62s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[03/26 03:13:12     62s] #enable_dpt_layer_shield=F
[03/26 03:13:12     62s] #has_line_end_grid=F
[03/26 03:13:12     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2831.85 (MB), peak = 2974.02 (MB)
[03/26 03:13:12     62s] #Regenerating Ggrids automatically.
[03/26 03:13:12     62s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[03/26 03:13:12     62s] #Using automatically generated G-grids.
[03/26 03:13:12     62s] #Done routing data preparation.
[03/26 03:13:12     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2843.95 (MB), peak = 2974.02 (MB)
[03/26 03:13:12     62s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:13:12     62s] ### Time Record (Data Preparation) is installed.
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:13:12     62s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:12     62s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:13:12     62s] eee: pegSigSF=1.070000
[03/26 03:13:12     62s] Initializing multi-corner capacitance tables ... 
[03/26 03:13:12     62s] Initializing multi-corner resistance tables ...
[03/26 03:13:12     62s] Creating RPSQ from WeeR and WRes ...
[03/26 03:13:12     62s] eee: Grid unit RC data computation started
[03/26 03:13:12     62s] eee: Grid unit RC data computation completed
[03/26 03:13:12     62s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 03:13:12     62s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:12     62s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:13:12     62s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:13:12     62s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:13:12     62s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:12     62s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:13:12     62s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.020300 aWlH=0.000000 lMod=0 pMax=0.804800 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:13:12     62s] eee: NetCapCache creation started. (Current Mem: 3466.023M) 
[03/26 03:13:12     62s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3466.023M) 
[03/26 03:13:12     62s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:13:12     62s] eee: Metal Layers Info:
[03/26 03:13:12     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:12     62s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:13:12     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:12     62s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:13:12     62s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:13:12     62s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:13:12     62s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:13:12     62s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:13:12     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:12     62s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:13:12     62s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:13:12     62s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:13:12     62s] eee: +----------------------------------------------------+
[03/26 03:13:12     62s] ### Successfully loaded pre-route RC model
[03/26 03:13:12     62s] ### Time Record (Line Assignment) is installed.
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #Distribution of nets:
[03/26 03:13:12     62s] #  
[03/26 03:13:12     62s] # #pin range           #net       % 
[03/26 03:13:12     62s] #------------------------------------
[03/26 03:13:12     62s] #          2              53 ( 88.3%)
[03/26 03:13:12     62s] #          3               3 (  5.0%)
[03/26 03:13:12     62s] #  20  -  29               1 (  1.7%)
[03/26 03:13:12     62s] #     >=2000               0 (  0.0%)
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #Total: 60 nets, 57 non-trivial nets
[03/26 03:13:12     62s] #                                    #net       % 
[03/26 03:13:12     62s] #-------------------------------------------------
[03/26 03:13:12     62s] #  Fully global routed                  1 ( 1.8%)
[03/26 03:13:12     62s] #  Clock                                1
[03/26 03:13:12     62s] #  Extra space                          1
[03/26 03:13:12     62s] #  Prefer layer range                   1
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #Nets in 1 layer range:
[03/26 03:13:12     62s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[03/26 03:13:12     62s] #---------------------------------------------------------
[03/26 03:13:12     62s] #             Metal3           Metal4           1 (  1.8%)
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #1 net selected.
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] ### 
[03/26 03:13:12     62s] ### Net length summary before Line Assignment:
[03/26 03:13:12     62s] ### Layer     H-Len   V-Len         Total       #Up-Via
[03/26 03:13:12     62s] ### ---------------------------------------------------
[03/26 03:13:12     62s] ### Metal1        0       0       0(  0%)      26( 23%)
[03/26 03:13:12     62s] ### Metal2        0      20      20( 29%)      80( 71%)
[03/26 03:13:12     62s] ### Metal3       38       0      38( 54%)       7(  6%)
[03/26 03:13:12     62s] ### Metal4        0      12      12( 17%)       0(  0%)
[03/26 03:13:12     62s] ### Metal5        0       0       0(  0%)       0(  0%)
[03/26 03:13:12     62s] ### Metal6        0       0       0(  0%)       0(  0%)
[03/26 03:13:12     62s] ### Metal7        0       0       0(  0%)       0(  0%)
[03/26 03:13:12     62s] ### Metal8        0       0       0(  0%)       0(  0%)
[03/26 03:13:12     62s] ### Metal9        0       0       0(  0%)       0(  0%)
[03/26 03:13:12     62s] ### Metal10       0       0       0(  0%)       0(  0%)
[03/26 03:13:12     62s] ### Metal11       0       0       0(  0%)       0(  0%)
[03/26 03:13:12     62s] ### ---------------------------------------------------
[03/26 03:13:12     62s] ###              38      33      72           113      
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #..
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:13:12     62s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:13:12     62s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:13:12     62s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:13:12     62s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:13:12     62s] ### 
[03/26 03:13:12     62s] ### Net length and overlap summary after Line Assignment:
[03/26 03:13:12     62s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[03/26 03:13:12     62s] ### ----------------------------------------------------------------------------
[03/26 03:13:12     62s] ### Metal1        0       0       0(  0%)      26( 50%)    0(  0%)     0(  0.0%)
[03/26 03:13:12     62s] ### Metal2        0      23      23( 34%)      22( 42%)    0(  0%)     0(  0.0%)
[03/26 03:13:12     62s] ### Metal3       35       0      35( 51%)       4(  8%)    0(  0%)     0(  0.0%)
[03/26 03:13:12     62s] ### Metal4        0      10      10( 15%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:13:12     62s] ### Metal5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:13:12     62s] ### Metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:13:12     62s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:13:12     62s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:13:12     62s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:13:12     62s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:13:12     62s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/26 03:13:12     62s] ### ----------------------------------------------------------------------------
[03/26 03:13:12     62s] ###              35      33      69            52          0           0        
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #Line Assignment statistics:
[03/26 03:13:12     62s] #Cpu time = 00:00:00
[03/26 03:13:12     62s] #Elapsed time = 00:00:00
[03/26 03:13:12     62s] #Increased memory = 0.80 (MB)
[03/26 03:13:12     62s] #Total memory = 2846.28 (MB)
[03/26 03:13:12     62s] #Peak memory = 2974.02 (MB)
[03/26 03:13:12     62s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:13:12     62s] ### Time Record (Line Assignment) is uninstalled.
[03/26 03:13:12     62s] ### After assign design signature (12): route=1872937084 fixed_route=1851275635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1139117979 dirty_area=0 del_dirty_area=0 cell=351388332 placement=1802085846 pin_access=1600490793 inst_pattern=1 inst_orient=1 halo=342334297 via=610195162 routing_via=1945981972 timing=1851275635 sns=1851275635 ppa_info=130060903
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #Wire/Via statistics after line assignment ...
[03/26 03:13:12     62s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #  Routing Statistics
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #----------------+-----------+-----+
[03/26 03:13:12     62s] #  Layer         | Length(um)| Vias|
[03/26 03:13:12     62s] #----------------+-----------+-----+
[03/26 03:13:12     62s] #  Poly ( 0H)    |          0|    0|
[03/26 03:13:12     62s] #  Metal1 ( 1H)  |          0|   26|
[03/26 03:13:12     62s] #  Metal2 ( 2V)  |         23|   22|
[03/26 03:13:12     62s] #  Metal3 ( 3H)  |         36|    4|
[03/26 03:13:12     62s] #  Metal4 ( 4V)  |         10|    0|
[03/26 03:13:12     62s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:13:12     62s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:13:12     62s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:13:12     62s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:13:12     62s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:13:12     62s] #  Metal10 (10V) |          0|    0|
[03/26 03:13:12     62s] #  Metal11 (11H) |          0|    0|
[03/26 03:13:12     62s] #----------------+-----------+-----+
[03/26 03:13:12     62s] #  Total         |         70|   52|
[03/26 03:13:12     62s] #----------------+-----------+-----+
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] # Total half perimeter of net bounding box: 33 um.
[03/26 03:13:12     62s] #Routing data preparation, pin analysis, line assignment statistics:
[03/26 03:13:12     62s] #Cpu time = 00:00:00
[03/26 03:13:12     62s] #Elapsed time = 00:00:00
[03/26 03:13:12     62s] #Increased memory = 16.60 (MB)
[03/26 03:13:12     62s] #Total memory = 2844.44 (MB)
[03/26 03:13:12     62s] #Peak memory = 2974.02 (MB)
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] #Skip comparing routing design signature in db-snapshot flow
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] ### Time Record (Detail Routing) is installed.
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] ### Time Record (Data Preparation) is installed.
[03/26 03:13:12     62s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:13:12     62s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:13:12     62s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/26 03:13:12     62s] #
[03/26 03:13:12     62s] #Start Detail Routing..
[03/26 03:13:12     62s] #start initial detail routing ...
[03/26 03:13:12     62s] ### Design has 1 dirty net
[03/26 03:13:13     62s] ### Gcell dirty-map stats: routing = 100.00%
[03/26 03:13:13     62s] ### Gcell ext dirty-map stats: fill = 26[32.10%] (Metal1 = 19[23.46%], Metal2 = 22[27.16%], Metal3 = 21[25.93%], Metal4 = 12[14.81%]), total gcell = 81
[03/26 03:13:13     62s] #   number of violations = 0
[03/26 03:13:13     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2845.54 (MB), peak = 2974.02 (MB)
[03/26 03:13:13     62s] #Complete Detail Routing.
[03/26 03:13:13     62s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:13:13     62s] #
[03/26 03:13:13     62s] #  Routing Statistics
[03/26 03:13:13     62s] #
[03/26 03:13:13     62s] #----------------+-----------+-----+
[03/26 03:13:13     62s] #  Layer         | Length(um)| Vias|
[03/26 03:13:13     62s] #----------------+-----------+-----+
[03/26 03:13:13     62s] #  Poly ( 0H)    |          0|    0|
[03/26 03:13:13     62s] #  Metal1 ( 1H)  |          0|   26|
[03/26 03:13:13     62s] #  Metal2 ( 2V)  |         13|   21|
[03/26 03:13:13     62s] #  Metal3 ( 3H)  |         44|    9|
[03/26 03:13:13     62s] #  Metal4 ( 4V)  |         15|    0|
[03/26 03:13:13     62s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:13:13     62s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:13:13     62s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:13:13     62s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:13:13     62s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:13:13     62s] #  Metal10 (10V) |          0|    0|
[03/26 03:13:13     62s] #  Metal11 (11H) |          0|    0|
[03/26 03:13:13     62s] #----------------+-----------+-----+
[03/26 03:13:13     62s] #  Total         |         73|   56|
[03/26 03:13:13     62s] #----------------+-----------+-----+
[03/26 03:13:13     62s] #
[03/26 03:13:13     62s] # Total half perimeter of net bounding box: 33 um.
[03/26 03:13:13     62s] #Total number of DRC violations = 0
[03/26 03:13:13     62s] ### Time Record (Detail Routing) is uninstalled.
[03/26 03:13:13     62s] #Cpu time = 00:00:00
[03/26 03:13:13     62s] #Elapsed time = 00:00:00
[03/26 03:13:13     62s] #Increased memory = 1.00 (MB)
[03/26 03:13:13     62s] #Total memory = 2845.43 (MB)
[03/26 03:13:13     62s] #Peak memory = 2974.02 (MB)
[03/26 03:13:13     62s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:13     62s] #detailRoute Statistics:
[03/26 03:13:13     62s] #Cpu time = 00:00:00
[03/26 03:13:13     62s] #Elapsed time = 00:00:00
[03/26 03:13:13     62s] #Increased memory = 1.00 (MB)
[03/26 03:13:13     62s] #Total memory = 2845.43 (MB)
[03/26 03:13:13     62s] #Peak memory = 2974.02 (MB)
[03/26 03:13:13     62s] ### Time Record (DB Export) is installed.
[03/26 03:13:13     62s] ### export design design signature (17): route=1133023478 fixed_route=1851275635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1739882654 dirty_area=0 del_dirty_area=0 cell=351388332 placement=1802085846 pin_access=1600490793 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1851275635 sns=1851275635 ppa_info=130060903
[03/26 03:13:13     62s] ### Time Record (DB Export) is uninstalled.
[03/26 03:13:13     62s] ### Time Record (Post Callback) is installed.
[03/26 03:13:13     62s] ### Time Record (Post Callback) is uninstalled.
[03/26 03:13:13     62s] #
[03/26 03:13:13     62s] #globalDetailRoute statistics:
[03/26 03:13:13     62s] #Cpu time = 00:00:01
[03/26 03:13:13     62s] #Elapsed time = 00:00:01
[03/26 03:13:13     62s] #Increased memory = 5.08 (MB)
[03/26 03:13:13     62s] #Total memory = 2831.35 (MB)
[03/26 03:13:13     62s] #Peak memory = 2974.02 (MB)
[03/26 03:13:13     62s] #Number of warnings = 14
[03/26 03:13:13     62s] #Total number of warnings = 28
[03/26 03:13:13     62s] #Number of fails = 0
[03/26 03:13:13     62s] #Total number of fails = 0
[03/26 03:13:13     62s] #Complete globalDetailRoute on Wed Mar 26 03:13:13 2025
[03/26 03:13:13     62s] #
[03/26 03:13:13     62s] ### Time Record (globalDetailRoute) is uninstalled.
[03/26 03:13:13     62s] #
[03/26 03:13:13     62s] #  Scalability Statistics
[03/26 03:13:13     62s] #
[03/26 03:13:13     62s] #-------------------------+---------+-------------+------------+
[03/26 03:13:13     62s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[03/26 03:13:13     62s] #-------------------------+---------+-------------+------------+
[03/26 03:13:13     62s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[03/26 03:13:13     62s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[03/26 03:13:13     62s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[03/26 03:13:13     62s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[03/26 03:13:13     62s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[03/26 03:13:13     62s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[03/26 03:13:13     62s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[03/26 03:13:13     62s] #  Line Assignment        | 00:00:00|     00:00:00|         1.0|
[03/26 03:13:13     62s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[03/26 03:13:13     62s] #  Entire Command         | 00:00:01|     00:00:01|         1.0|
[03/26 03:13:13     62s] #-------------------------+---------+-------------+------------+
[03/26 03:13:13     62s] #
[03/26 03:13:13     62s] % End globalDetailRoute (date=03/26 03:13:13, total cpu=0:00:00.6, real=0:00:01.0, peak res=2830.7M, current mem=2830.7M)
[03/26 03:13:13     62s]         NanoRoute done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/26 03:13:13     62s]       Clock detailed routing done.
[03/26 03:13:13     62s] Skipping check of guided vs. routed net lengths.
[03/26 03:13:13     62s] Set FIXED routing status on 1 net(s)
[03/26 03:13:13     62s]       Route Remaining Unrouted Nets...
[03/26 03:13:13     62s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/26 03:13:13     62s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3440.3M, EPOCH TIME: 1742973193.071269
[03/26 03:13:13     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     62s] Cell adder LLGs are deleted
[03/26 03:13:13     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     62s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3440.3M, EPOCH TIME: 1742973193.071338
[03/26 03:13:13     62s] [oiLAM] Zs 11, 12
[03/26 03:13:13     62s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=3440.3M
[03/26 03:13:13     62s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:13     62s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:13:13     62s] eee: pegSigSF=1.070000
[03/26 03:13:13     62s] Initializing multi-corner capacitance tables ... 
[03/26 03:13:13     62s] Initializing multi-corner resistance tables ...
[03/26 03:13:13     62s] Creating RPSQ from WeeR and WRes ...
[03/26 03:13:13     62s] eee: Grid unit RC data computation started
[03/26 03:13:13     62s] eee: Grid unit RC data computation completed
[03/26 03:13:13     62s] eee: l=1 avDens=0.041943 usedTrk=15.099415 availTrk=360.000000 sigTrk=15.099415
[03/26 03:13:13     62s] eee: l=2 avDens=0.002209 usedTrk=0.755556 availTrk=342.000000 sigTrk=0.755556
[03/26 03:13:13     62s] eee: l=3 avDens=0.007212 usedTrk=2.596491 availTrk=360.000000 sigTrk=2.596491
[03/26 03:13:13     62s] eee: l=4 avDens=0.003465 usedTrk=0.888889 availTrk=256.500000 sigTrk=0.888889
[03/26 03:13:13     62s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:13     62s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:13     62s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:13     62s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:13     62s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:13:13     62s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:13:13     62s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:13:13     62s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:13     62s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:13:13     62s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.020300 aWlH=0.000000 lMod=0 pMax=0.804800 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:13:13     62s] eee: NetCapCache creation started. (Current Mem: 3440.258M) 
[03/26 03:13:13     62s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3440.258M) 
[03/26 03:13:13     62s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:13:13     62s] eee: Metal Layers Info:
[03/26 03:13:13     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:13     62s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:13:13     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:13     62s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:13:13     62s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:13:13     62s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:13     62s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:13:13     62s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:13     62s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:13:13     62s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:13:13     62s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:13:13     62s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:13:13     62s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:13:13     62s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:13:13     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:13     62s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:13:13     62s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:13:13     62s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:13:13     62s] eee: +----------------------------------------------------+
[03/26 03:13:13     62s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:13:13     62s] eee: +----------------------------------------------------+
[03/26 03:13:13     62s] eee: +----------------------------------------------------+
[03/26 03:13:13     62s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:13:13     62s] eee: +----------------------------------------------------+
[03/26 03:13:13     62s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:13     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=3440.3M
[03/26 03:13:13     62s] Running pre-eGR process
[03/26 03:13:13     62s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] (I)      Initializing eGR engine (regular)
[03/26 03:13:13     62s] Set min layer with default ( 2 )
[03/26 03:13:13     62s] Set max layer with default ( 127 )
[03/26 03:13:13     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:13     62s] Min route layer (adjusted) = 2
[03/26 03:13:13     62s] Max route layer (adjusted) = 11
[03/26 03:13:13     62s] (I)      clean place blk overflow:
[03/26 03:13:13     62s] (I)      H : enabled 1.00 0
[03/26 03:13:13     62s] (I)      V : enabled 1.00 0
[03/26 03:13:13     62s] (I)      Initializing eGR engine (regular)
[03/26 03:13:13     62s] Set min layer with default ( 2 )
[03/26 03:13:13     62s] Set max layer with default ( 127 )
[03/26 03:13:13     62s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:13     62s] Min route layer (adjusted) = 2
[03/26 03:13:13     62s] Max route layer (adjusted) = 11
[03/26 03:13:13     62s] (I)      clean place blk overflow:
[03/26 03:13:13     62s] (I)      H : enabled 1.00 0
[03/26 03:13:13     62s] (I)      V : enabled 1.00 0
[03/26 03:13:13     62s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] (I)      Running eGR Regular flow
[03/26 03:13:13     62s] (I)      # wire layers (front) : 12
[03/26 03:13:13     62s] (I)      # wire layers (back)  : 0
[03/26 03:13:13     62s] (I)      min wire layer : 1
[03/26 03:13:13     62s] (I)      max wire layer : 11
[03/26 03:13:13     62s] (I)      # cut layers (front) : 11
[03/26 03:13:13     62s] (I)      # cut layers (back)  : 0
[03/26 03:13:13     62s] (I)      min cut layer : 1
[03/26 03:13:13     62s] (I)      max cut layer : 10
[03/26 03:13:13     62s] (I)      ================================ Layers ================================
[03/26 03:13:13     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:13     62s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:13:13     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:13     62s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:13:13     62s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:13     62s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:13     62s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:13     62s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:13     62s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:13     62s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:13     62s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:13     62s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:13     62s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:13:13     62s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:13:13     62s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:13:13     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:13     62s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:13:13     62s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:13:13     62s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:13:13     62s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:13:13     62s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:13:13     62s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:13:13     62s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:13:13     62s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:13:13     62s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:13:13     62s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:13:13     62s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:13:13     62s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:13:13     62s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:13     62s] (I)      Started Import and model ( Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] (I)      == Non-default Options ==
[03/26 03:13:13     62s] (I)      Maximum routing layer                              : 11
[03/26 03:13:13     62s] (I)      Top routing layer                                  : 11
[03/26 03:13:13     62s] (I)      Number of threads                                  : 1
[03/26 03:13:13     62s] (I)      Route tie net to shape                             : auto
[03/26 03:13:13     62s] (I)      Method to set GCell size                           : row
[03/26 03:13:13     62s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:13:13     62s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:13:13     62s] (I)      ============== Pin Summary ==============
[03/26 03:13:13     62s] (I)      +-------+--------+---------+------------+
[03/26 03:13:13     62s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:13:13     62s] (I)      +-------+--------+---------+------------+
[03/26 03:13:13     62s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:13:13     62s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:13:13     62s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:13:13     62s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:13:13     62s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:13:13     62s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:13:13     62s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:13:13     62s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:13:13     62s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:13:13     62s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:13:13     62s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:13:13     62s] (I)      +-------+--------+---------+------------+
[03/26 03:13:13     62s] (I)      Custom ignore net properties:
[03/26 03:13:13     62s] (I)      1 : NotLegal
[03/26 03:13:13     62s] (I)      Default ignore net properties:
[03/26 03:13:13     62s] (I)      1 : Special
[03/26 03:13:13     62s] (I)      2 : Analog
[03/26 03:13:13     62s] (I)      3 : Fixed
[03/26 03:13:13     62s] (I)      4 : Skipped
[03/26 03:13:13     62s] (I)      5 : MixedSignal
[03/26 03:13:13     62s] (I)      Prerouted net properties:
[03/26 03:13:13     62s] (I)      1 : NotLegal
[03/26 03:13:13     62s] (I)      2 : Special
[03/26 03:13:13     62s] (I)      3 : Analog
[03/26 03:13:13     62s] (I)      4 : Fixed
[03/26 03:13:13     62s] (I)      5 : Skipped
[03/26 03:13:13     62s] (I)      6 : MixedSignal
[03/26 03:13:13     62s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:13:13     62s] (I)      Use row-based GCell size
[03/26 03:13:13     62s] (I)      Use row-based GCell align
[03/26 03:13:13     62s] (I)      layer 0 area = 80000
[03/26 03:13:13     62s] (I)      layer 1 area = 80000
[03/26 03:13:13     62s] (I)      layer 2 area = 80000
[03/26 03:13:13     62s] (I)      layer 3 area = 80000
[03/26 03:13:13     62s] (I)      layer 4 area = 80000
[03/26 03:13:13     62s] (I)      layer 5 area = 80000
[03/26 03:13:13     62s] (I)      layer 6 area = 80000
[03/26 03:13:13     62s] (I)      layer 7 area = 80000
[03/26 03:13:13     62s] (I)      layer 8 area = 80000
[03/26 03:13:13     62s] (I)      layer 9 area = 400000
[03/26 03:13:13     62s] (I)      layer 10 area = 400000
[03/26 03:13:13     62s] (I)      GCell unit size   : 3420
[03/26 03:13:13     62s] (I)      GCell multiplier  : 1
[03/26 03:13:13     62s] (I)      GCell row height  : 3420
[03/26 03:13:13     62s] (I)      Actual row height : 3420
[03/26 03:13:13     62s] (I)      GCell align ref   : 10000 10260
[03/26 03:13:13     62s] [NR-eGR] Track table information for default rule: 
[03/26 03:13:13     62s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:13:13     62s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:13:13     62s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:13:13     62s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:13:13     62s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:13:13     62s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:13:13     62s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:13:13     62s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:13:13     62s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:13:13     62s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:13:13     62s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:13:13     62s] (I)      ================== Default via ===================
[03/26 03:13:13     62s] (I)      +----+------------------+------------------------+
[03/26 03:13:13     62s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 03:13:13     62s] (I)      +----+------------------+------------------------+
[03/26 03:13:13     62s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[03/26 03:13:13     62s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 03:13:13     62s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 03:13:13     62s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 03:13:13     62s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[03/26 03:13:13     62s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 03:13:13     62s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[03/26 03:13:13     62s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 03:13:13     62s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 03:13:13     62s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 03:13:13     62s] (I)      +----+------------------+------------------------+
[03/26 03:13:13     62s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:13:13     62s] [NR-eGR] Read 712 PG shapes
[03/26 03:13:13     62s] [NR-eGR] Read 0 clock shapes
[03/26 03:13:13     62s] [NR-eGR] Read 0 other shapes
[03/26 03:13:13     62s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:13:13     62s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:13:13     62s] [NR-eGR] #Instance Blockages : 0
[03/26 03:13:13     62s] [NR-eGR] #PG Blockages       : 712
[03/26 03:13:13     62s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:13:13     62s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:13:13     62s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:13:13     62s] [NR-eGR] #Other Blockages    : 0
[03/26 03:13:13     62s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:13:13     62s] [NR-eGR] #prerouted nets         : 1
[03/26 03:13:13     62s] [NR-eGR] #prerouted special nets : 0
[03/26 03:13:13     62s] [NR-eGR] #prerouted wires        : 58
[03/26 03:13:13     62s] [NR-eGR] Read 57 nets ( ignored 1 )
[03/26 03:13:13     62s] (I)        Front-side 57 ( ignored 1 )
[03/26 03:13:13     62s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:13:13     62s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:13:13     62s] (I)      dcls route internal nets
[03/26 03:13:13     62s] (I)      dcls route interface nets
[03/26 03:13:13     62s] (I)      dcls route common nets
[03/26 03:13:13     62s] (I)      Reading macro buffers
[03/26 03:13:13     62s] (I)      Number of macro buffers: 0
[03/26 03:13:13     62s] (I)      early_global_route_priority property id does not exist.
[03/26 03:13:13     62s] (I)      Read Num Blocks=712  Num Prerouted Wires=58  Num CS=0
[03/26 03:13:13     62s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 39
[03/26 03:13:13     62s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 17
[03/26 03:13:13     62s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 2
[03/26 03:13:13     62s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:13:13     62s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:13:13     62s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:13:13     62s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:13:13     62s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:13:13     62s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:13:13     62s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:13:13     62s] (I)      Number of ignored nets                =      1
[03/26 03:13:13     62s] (I)      Number of connected nets              =      0
[03/26 03:13:13     62s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[03/26 03:13:13     62s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:13:13     62s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:13:13     62s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:13:13     62s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:13:13     62s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:13:13     62s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:13:13     62s] (I)      Ndr track 0 does not exist
[03/26 03:13:13     62s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:13:13     62s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:13:13     62s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:13:13     62s] (I)      Site width          :   400  (dbu)
[03/26 03:13:13     62s] (I)      Row height          :  3420  (dbu)
[03/26 03:13:13     62s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:13:13     62s] (I)      GCell width         :  3420  (dbu)
[03/26 03:13:13     62s] (I)      GCell height        :  3420  (dbu)
[03/26 03:13:13     62s] (I)      Grid                :    15    15    11
[03/26 03:13:13     62s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:13:13     62s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:13:13     62s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:13:13     62s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:13:13     62s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:13:13     62s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:13:13     62s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:13:13     62s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:13:13     62s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:13:13     62s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:13:13     62s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:13:13     62s] (I)      --------------------------------------------------------
[03/26 03:13:13     62s] 
[03/26 03:13:13     62s] [NR-eGR] ============ Routing rule table ============
[03/26 03:13:13     62s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[03/26 03:13:13     62s] [NR-eGR] ========================================
[03/26 03:13:13     62s] [NR-eGR] 
[03/26 03:13:13     62s] (I)      ==== NDR : (Default) ====
[03/26 03:13:13     62s] (I)      +--------------+--------+
[03/26 03:13:13     62s] (I)      |           ID |      1 |
[03/26 03:13:13     62s] (I)      |      Default |    yes |
[03/26 03:13:13     62s] (I)      |  Clk Special |     no |
[03/26 03:13:13     62s] (I)      | Hard spacing |     no |
[03/26 03:13:13     62s] (I)      |    NDR track | (none) |
[03/26 03:13:13     62s] (I)      |      NDR via | (none) |
[03/26 03:13:13     62s] (I)      |  Extra space |      0 |
[03/26 03:13:13     62s] (I)      |      Shields |      0 |
[03/26 03:13:13     62s] (I)      |   Demand (H) |      1 |
[03/26 03:13:13     62s] (I)      |   Demand (V) |      1 |
[03/26 03:13:13     62s] (I)      |        #Nets |     56 |
[03/26 03:13:13     62s] (I)      +--------------+--------+
[03/26 03:13:13     62s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:13     62s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:13:13     62s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:13     62s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:13     62s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:13     62s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:13     62s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:13     62s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:13     62s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:13     62s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:13     62s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:13     62s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:13:13     62s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:13:13     62s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:13     62s] (I)      =============== Blocked Tracks ===============
[03/26 03:13:13     62s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:13     62s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:13:13     62s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:13     62s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:13:13     62s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:13:13     62s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:13:13     62s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:13:13     62s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:13:13     62s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:13:13     62s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:13:13     62s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:13:13     62s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:13:13     62s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:13:13     62s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:13:13     62s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:13     62s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] (I)      Reset routing kernel
[03/26 03:13:13     62s] (I)      Started Global Routing ( Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] (I)      totalPins=115  totalGlobalPin=115 (100.00%)
[03/26 03:13:13     62s] (I)      ================== Net Group Info ==================
[03/26 03:13:13     62s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:13     62s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:13:13     62s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:13     62s] (I)      |  1 |             56 |    Metal2(2) | Metal11(11) |
[03/26 03:13:13     62s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:13     62s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:13:13     62s] (I)      total 2D Demand : 161 = (83 H, 78 V)
[03/26 03:13:13     62s] (I)      init route region map
[03/26 03:13:13     62s] (I)      #blocked GCells = 0
[03/26 03:13:13     62s] (I)      #regions = 1
[03/26 03:13:13     62s] (I)      init safety region map
[03/26 03:13:13     62s] (I)      #blocked GCells = 0
[03/26 03:13:13     62s] (I)      #regions = 1
[03/26 03:13:13     62s] [NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[03/26 03:13:13     62s] (I)      
[03/26 03:13:13     62s] (I)      ============  Phase 1a Route ============
[03/26 03:13:13     62s] (I)      Usage: 277 = (144 H, 133 V) = (1.85% H, 1.84% V) = (2.462e+02um H, 2.274e+02um V)
[03/26 03:13:13     62s] (I)      
[03/26 03:13:13     62s] (I)      ============  Phase 1b Route ============
[03/26 03:13:13     62s] (I)      Usage: 277 = (144 H, 133 V) = (1.85% H, 1.84% V) = (2.462e+02um H, 2.274e+02um V)
[03/26 03:13:13     62s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.736700e+02um
[03/26 03:13:13     62s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:13:13     62s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:13:13     62s] (I)      
[03/26 03:13:13     62s] (I)      ============  Phase 1c Route ============
[03/26 03:13:13     62s] (I)      Usage: 277 = (144 H, 133 V) = (1.85% H, 1.84% V) = (2.462e+02um H, 2.274e+02um V)
[03/26 03:13:13     62s] (I)      
[03/26 03:13:13     62s] (I)      ============  Phase 1d Route ============
[03/26 03:13:13     62s] (I)      Usage: 277 = (144 H, 133 V) = (1.85% H, 1.84% V) = (2.462e+02um H, 2.274e+02um V)
[03/26 03:13:13     62s] (I)      
[03/26 03:13:13     62s] (I)      ============  Phase 1e Route ============
[03/26 03:13:13     62s] (I)      Usage: 277 = (144 H, 133 V) = (1.85% H, 1.84% V) = (2.462e+02um H, 2.274e+02um V)
[03/26 03:13:13     62s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.736700e+02um
[03/26 03:13:13     62s] (I)      
[03/26 03:13:13     62s] (I)      ============  Phase 1l Route ============
[03/26 03:13:13     62s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:13:13     62s] (I)      Layer  2:       1616       197         0           0        1796    ( 0.00%) 
[03/26 03:13:13     62s] (I)      Layer  3:       1774       221         0           0        1890    ( 0.00%) 
[03/26 03:13:13     62s] (I)      Layer  4:       1616        31         0           0        1796    ( 0.00%) 
[03/26 03:13:13     62s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:13:13     62s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:13:13     62s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:13:13     62s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:13:13     62s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:13:13     62s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:13:13     62s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:13:13     62s] (I)      Total:         14031       449         0         737       15475    ( 4.55%) 
[03/26 03:13:13     62s] (I)      
[03/26 03:13:13     62s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:13:13     62s] [NR-eGR]                        OverCon            
[03/26 03:13:13     62s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:13:13     62s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:13:13     62s] [NR-eGR] ----------------------------------------------
[03/26 03:13:13     62s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR] ----------------------------------------------
[03/26 03:13:13     62s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:13:13     62s] [NR-eGR] 
[03/26 03:13:13     62s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] (I)      Updating congestion map
[03/26 03:13:13     62s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:13:13     62s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:13:13     62s] (I)      Running track assignment and export wires
[03/26 03:13:13     62s] (I)      Delete wires for 56 nets 
[03/26 03:13:13     62s] (I)      ============= Track Assignment ============
[03/26 03:13:13     62s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:13:13     62s] (I)      Run Multi-thread track assignment
[03/26 03:13:13     62s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] (I)      Started Export ( Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:13:13     62s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/26 03:13:13     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:13     62s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:13:13     62s] [NR-eGR] -----------------------------------
[03/26 03:13:13     62s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:13:13     62s] [NR-eGR]  Metal2   (2V)           256   165 
[03/26 03:13:13     62s] [NR-eGR]  Metal3   (3H)           296    13 
[03/26 03:13:13     62s] [NR-eGR]  Metal4   (4V)            25     0 
[03/26 03:13:13     62s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:13:13     62s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:13:13     62s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:13:13     62s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:13:13     62s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:13:13     62s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:13:13     62s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:13:13     62s] [NR-eGR] -----------------------------------
[03/26 03:13:13     62s] [NR-eGR]           Total          578   319 
[03/26 03:13:13     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:13     62s] [NR-eGR] Total half perimeter of net bounding box: 539um
[03/26 03:13:13     62s] [NR-eGR] Total length: 578um, number of vias: 319
[03/26 03:13:13     62s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:13     62s] (I)      == Layer wire length by net rule ==
[03/26 03:13:13     62s] (I)                       Default 
[03/26 03:13:13     62s] (I)      -------------------------
[03/26 03:13:13     62s] (I)       Metal1   (1H)       0um 
[03/26 03:13:13     62s] (I)       Metal2   (2V)     256um 
[03/26 03:13:13     62s] (I)       Metal3   (3H)     296um 
[03/26 03:13:13     62s] (I)       Metal4   (4V)      25um 
[03/26 03:13:13     62s] (I)       Metal5   (5H)       0um 
[03/26 03:13:13     62s] (I)       Metal6   (6V)       0um 
[03/26 03:13:13     62s] (I)       Metal7   (7H)       0um 
[03/26 03:13:13     62s] (I)       Metal8   (8V)       0um 
[03/26 03:13:13     62s] (I)       Metal9   (9H)       0um 
[03/26 03:13:13     62s] (I)       Metal10  (10V)      0um 
[03/26 03:13:13     62s] (I)       Metal11  (11H)      0um 
[03/26 03:13:13     62s] (I)      -------------------------
[03/26 03:13:13     62s] (I)                Total    578um 
[03/26 03:13:13     62s] (I)      == Layer via count by net rule ==
[03/26 03:13:13     62s] (I)                       Default 
[03/26 03:13:13     62s] (I)      -------------------------
[03/26 03:13:13     62s] (I)       Metal1   (1H)       141 
[03/26 03:13:13     62s] (I)       Metal2   (2V)       165 
[03/26 03:13:13     62s] (I)       Metal3   (3H)        13 
[03/26 03:13:13     62s] (I)       Metal4   (4V)         0 
[03/26 03:13:13     62s] (I)       Metal5   (5H)         0 
[03/26 03:13:13     62s] (I)       Metal6   (6V)         0 
[03/26 03:13:13     62s] (I)       Metal7   (7H)         0 
[03/26 03:13:13     62s] (I)       Metal8   (8V)         0 
[03/26 03:13:13     62s] (I)       Metal9   (9H)         0 
[03/26 03:13:13     62s] (I)       Metal10  (10V)        0 
[03/26 03:13:13     62s] (I)       Metal11  (11H)        0 
[03/26 03:13:13     62s] (I)      -------------------------
[03/26 03:13:13     62s] (I)                Total      319 
[03/26 03:13:13     62s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] [NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.31 MB )
[03/26 03:13:13     62s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:13:13     62s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:13:13     62s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:13:13     62s] (I)       Early Global Route                             100.00%  680.71 sec  680.72 sec  0.02 sec  0.02 sec 
[03/26 03:13:13     62s] (I)       +-Early Global Route kernel                     87.85%  680.71 sec  680.72 sec  0.02 sec  0.02 sec 
[03/26 03:13:13     62s] (I)       | +-Import and model                            22.19%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Create place DB                            0.85%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | +-Import place data                        0.67%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Read instances and placement           0.15%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Read nets                              0.18%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Create route DB                           11.64%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | +-Import route data (1T)                  10.91%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Read blockages ( Layer 2-11 )          2.31%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | | +-Read routing blockages               0.01%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | | +-Read bump blockages                  0.01%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | | +-Read instance blockages              0.06%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | | +-Read PG blockages                    0.39%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | | +-Read clock blockages                 0.04%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | | +-Read other blockages                 0.03%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | | +-Read halo blockages                  0.01%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | | +-Read boundary cut boxes              0.00%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Read blackboxes                        0.02%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Read prerouted                         0.14%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Read nets                              0.15%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Set up via pillars                     0.03%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Initialize 3D grid graph               0.04%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Model blockage capacity                0.93%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | | +-Initialize 3D capacity               0.69%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Read aux data                              0.01%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Others data preparation                    0.01%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Create route kernel                        8.77%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | +-Global Routing                              33.20%  680.71 sec  680.72 sec  0.01 sec  0.01 sec 
[03/26 03:13:13     62s] (I)       | | +-Initialization                             0.11%  680.71 sec  680.71 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Net group 1                               30.01%  680.72 sec  680.72 sec  0.01 sec  0.01 sec 
[03/26 03:13:13     62s] (I)       | | | +-Generate topology                        0.08%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | +-Phase 1a                                 2.02%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Pattern routing (1T)                   1.58%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Add via demand to 2D                   0.05%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | +-Phase 1b                                 0.11%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | +-Phase 1c                                 0.03%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | +-Phase 1d                                 0.03%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | +-Phase 1e                                 0.24%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Route legalization                     0.01%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | +-Phase 1l                                25.75%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | | +-Layer assignment (1T)                 25.32%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | +-Export cong map                              0.68%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Export 2D cong map                         0.18%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | +-Extract Global 3D Wires                      0.08%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | +-Track Assignment (1T)                        6.77%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Initialization                             0.16%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Track Assignment Kernel                    4.96%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Free Memory                                0.01%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | +-Export                                       9.08%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Export DB wires                            0.91%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | +-Export all nets                          0.37%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | | +-Set wire vias                            0.11%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Report wirelength                          7.17%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Update net boxes                           0.23%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | | +-Update timing                              0.01%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)       | +-Postprocess design                           0.25%  680.72 sec  680.72 sec  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)      ====================== Summary by functions ======================
[03/26 03:13:13     62s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:13:13     62s] (I)      ------------------------------------------------------------------
[03/26 03:13:13     62s] (I)        0  Early Global Route               100.00%  0.02 sec  0.02 sec 
[03/26 03:13:13     62s] (I)        1  Early Global Route kernel         87.85%  0.02 sec  0.02 sec 
[03/26 03:13:13     62s] (I)        2  Global Routing                    33.20%  0.01 sec  0.01 sec 
[03/26 03:13:13     62s] (I)        2  Import and model                  22.19%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        2  Export                             9.08%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        2  Track Assignment (1T)              6.77%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        2  Export cong map                    0.68%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        2  Postprocess design                 0.25%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        2  Extract Global 3D Wires            0.08%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Net group 1                       30.01%  0.01 sec  0.01 sec 
[03/26 03:13:13     62s] (I)        3  Create route DB                   11.64%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Create route kernel                8.77%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Report wirelength                  7.17%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Track Assignment Kernel            4.96%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Export DB wires                    0.91%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Create place DB                    0.85%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Initialization                     0.27%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Update net boxes                   0.23%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Export 2D cong map                 0.18%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        4  Phase 1l                          25.75%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        4  Import route data (1T)            10.91%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        4  Phase 1a                           2.02%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        4  Import place data                  0.67%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        4  Export all nets                    0.37%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        4  Phase 1e                           0.24%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        4  Phase 1b                           0.11%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        4  Set wire vias                      0.11%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        4  Generate topology                  0.08%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        4  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Layer assignment (1T)             25.32%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Read blockages ( Layer 2-11 )      2.31%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Pattern routing (1T)               1.58%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Model blockage capacity            0.93%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Read nets                          0.32%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Read instances and placement       0.15%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Read prerouted                     0.14%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Add via demand to 2D               0.05%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        6  Initialize 3D capacity             0.69%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        6  Read PG blockages                  0.39%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        6  Read instance blockages            0.06%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        6  Read clock blockages               0.04%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        6  Read other blockages               0.03%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        6  Read bump blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] (I)        7  Allocate memory for PG via list    0.10%  0.00 sec  0.00 sec 
[03/26 03:13:13     62s] Running post-eGR process
[03/26 03:13:13     62s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     62s]     Routing using NR in eGR->NR Step done.
[03/26 03:13:13     62s] Net route status summary:
[03/26 03:13:13     62s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:13     62s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:13     62s] 
[03/26 03:13:13     62s] CCOPT: Done with clock implementation routing.
[03/26 03:13:13     62s] 
[03/26 03:13:13     62s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/26 03:13:13     62s]   Clock implementation routing done.
[03/26 03:13:13     62s]   Leaving CCOpt scope - extractRC...
[03/26 03:13:13     62s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/26 03:13:13     62s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:13:13     62s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:13:13     62s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:13:13     62s] PreRoute RC Extraction called for design adder.
[03/26 03:13:13     62s] RC Extraction called in multi-corner(1) mode.
[03/26 03:13:13     62s] RCMode: PreRoute
[03/26 03:13:13     62s]       RC Corner Indexes            0   
[03/26 03:13:13     62s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:13:13     62s] Resistance Scaling Factor    : 1.00000 
[03/26 03:13:13     62s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:13:13     62s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:13:13     62s] Shrink Factor                : 0.90000
[03/26 03:13:13     62s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:13:13     62s] Using capacitance table file ...
[03/26 03:13:13     62s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:13     62s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:13:13     62s] eee: pegSigSF=1.070000
[03/26 03:13:13     62s] Initializing multi-corner capacitance tables ... 
[03/26 03:13:13     62s] Initializing multi-corner resistance tables ...
[03/26 03:13:13     62s] Creating RPSQ from WeeR and WRes ...
[03/26 03:13:13     63s] eee: Grid unit RC data computation started
[03/26 03:13:13     63s] eee: Grid unit RC data computation completed
[03/26 03:13:13     63s] eee: l=1 avDens=0.041943 usedTrk=15.099415 availTrk=360.000000 sigTrk=15.099415
[03/26 03:13:13     63s] eee: l=2 avDens=0.043857 usedTrk=14.999123 availTrk=342.000000 sigTrk=14.999123
[03/26 03:13:13     63s] eee: l=3 avDens=0.048083 usedTrk=17.309942 availTrk=360.000000 sigTrk=17.309942
[03/26 03:13:13     63s] eee: l=4 avDens=0.005799 usedTrk=1.487427 availTrk=256.500000 sigTrk=1.487427
[03/26 03:13:13     63s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:13     63s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:13     63s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:13     63s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:13     63s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:13:13     63s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:13:13     63s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:13:13     63s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:13     63s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:13:13     63s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.020300 aWlH=0.000000 lMod=0 pMax=0.804800 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:13:13     63s] eee: NetCapCache creation started. (Current Mem: 3440.258M) 
[03/26 03:13:13     63s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3440.258M) 
[03/26 03:13:13     63s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:13:13     63s] eee: Metal Layers Info:
[03/26 03:13:13     63s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:13     63s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:13:13     63s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:13     63s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:13:13     63s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:13:13     63s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:13     63s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:13:13     63s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:13     63s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:13:13     63s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:13:13     63s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:13:13     63s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:13:13     63s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:13:13     63s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:13:13     63s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:13     63s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:13:13     63s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:13:13     63s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:13:13     63s] eee: +----------------------------------------------------+
[03/26 03:13:13     63s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:13:13     63s] eee: +----------------------------------------------------+
[03/26 03:13:13     63s] eee: +----------------------------------------------------+
[03/26 03:13:13     63s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:13:13     63s] eee: +----------------------------------------------------+
[03/26 03:13:13     63s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3440.258M)
[03/26 03:13:13     63s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/26 03:13:13     63s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:13:13     63s] End AAE Lib Interpolated Model. (MEM=2830.679688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:13     63s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]   Clock DAG hash after routing clock trees: 17390681057982094229 11532420897559114591
[03/26 03:13:13     63s]   CTS services accumulated run-time stats after routing clock trees:
[03/26 03:13:13     63s]     delay calculator: calls=12502, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:13     63s]     legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:13     63s]     steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:13     63s]   Clock DAG stats after routing clock trees:
[03/26 03:13:13     63s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:13     63s]     sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:13     63s]     misc counts      : r=1, pp=0, mci=0
[03/26 03:13:13     63s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:13     63s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:13     63s]     sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:13     63s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:13     63s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
[03/26 03:13:13     63s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:13     63s]   Clock DAG net violations after routing clock trees: none
[03/26 03:13:13     63s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/26 03:13:13     63s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:13     63s]   Primary reporting skew groups after routing clock trees:
[03/26 03:13:13     63s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:13     63s]         min path sink: t1_reg[7]/CK
[03/26 03:13:13     63s]         max path sink: sum_reg[7]/CK
[03/26 03:13:13     63s]   Skew group summary after routing clock trees:
[03/26 03:13:13     63s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:13     63s]   CCOpt::Phase::Routing done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/26 03:13:13     63s]   CCOpt::Phase::PostConditioning...
[03/26 03:13:13     63s]   Leaving CCOpt scope - Initializing placement interface...
[03/26 03:13:13     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:3488.4M, EPOCH TIME: 1742973193.152725
[03/26 03:13:13     63s] Processing tracks to init pin-track alignment.
[03/26 03:13:13     63s] z: 2, totalTracks: 1
[03/26 03:13:13     63s] z: 4, totalTracks: 1
[03/26 03:13:13     63s] z: 6, totalTracks: 1
[03/26 03:13:13     63s] z: 8, totalTracks: 1
[03/26 03:13:13     63s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:13     63s] Cell adder LLGs are deleted
[03/26 03:13:13     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] # Building adder llgBox search-tree.
[03/26 03:13:13     63s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3488.4M, EPOCH TIME: 1742973193.154115
[03/26 03:13:13     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3488.4M, EPOCH TIME: 1742973193.154759
[03/26 03:13:13     63s] Max number of tech site patterns supported in site array is 256.
[03/26 03:13:13     63s] Core basic site is CoreSite
[03/26 03:13:13     63s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:13:13     63s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:13:13     63s] Fast DP-INIT is on for default
[03/26 03:13:13     63s] Keep-away cache is enable on metals: 1-11
[03/26 03:13:13     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 03:13:13     63s] Atter site array init, number of instance map data is 0.
[03/26 03:13:13     63s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.010, MEM:3488.4M, EPOCH TIME: 1742973193.164676
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:13     63s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:13     63s] OPERPROF:     Starting CMU at level 3, MEM:3488.4M, EPOCH TIME: 1742973193.164915
[03/26 03:13:13     63s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3488.4M, EPOCH TIME: 1742973193.165011
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:13:13     63s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3488.4M, EPOCH TIME: 1742973193.165050
[03/26 03:13:13     63s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3488.4M, EPOCH TIME: 1742973193.165061
[03/26 03:13:13     63s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3488.4M, EPOCH TIME: 1742973193.165135
[03/26 03:13:13     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3488.4MB).
[03/26 03:13:13     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3488.4M, EPOCH TIME: 1742973193.165167
[03/26 03:13:13     63s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]   Removing CTS place status from clock tree and sinks.
[03/26 03:13:13     63s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[03/26 03:13:13     63s]   Legalizer reserving space for clock trees
[03/26 03:13:13     63s]   PostConditioning...
[03/26 03:13:13     63s]     PostConditioning active optimizations:
[03/26 03:13:13     63s]      - DRV fixing with initial upsizing, sizing and buffering
[03/26 03:13:13     63s]      - Skew fixing with sizing
[03/26 03:13:13     63s]     
[03/26 03:13:13     63s]     Currently running CTS, using active skew data
[03/26 03:13:13     63s]     ProEngine running partially connected to DB
[03/26 03:13:13     63s]     Reset bufferability constraints...
[03/26 03:13:13     63s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/26 03:13:13     63s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]     PostConditioning Upsizing To Fix DRVs...
[03/26 03:13:13     63s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 17390681057982094229 11532420897559114591
[03/26 03:13:13     63s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:13:13     63s]         delay calculator: calls=12502, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:13     63s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:13     63s]         steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:13     63s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:13:13     63s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Statistics: Fix DRVs (initial upsizing):
[03/26 03:13:13     63s]       ========================================
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Cell changes by Net Type:
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       top                0            0           0            0                    0                0
[03/26 03:13:13     63s]       trunk              0            0           0            0                    0                0
[03/26 03:13:13     63s]       leaf               0            0           0            0                    0                0
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       Total              0            0           0            0                    0                0
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[03/26 03:13:13     63s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 17390681057982094229 11532420897559114591
[03/26 03:13:13     63s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:13:13     63s]         delay calculator: calls=12502, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:13     63s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:13     63s]         steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:13     63s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:13:13     63s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:13     63s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:13     63s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:13:13     63s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:13     63s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:13     63s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:13     63s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:13     63s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
[03/26 03:13:13     63s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:13     63s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[03/26 03:13:13     63s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:13:13     63s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:13     63s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:13:13     63s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:13     63s]             min path sink: t1_reg[7]/CK
[03/26 03:13:13     63s]             max path sink: sum_reg[7]/CK
[03/26 03:13:13     63s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[03/26 03:13:13     63s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:13     63s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:13     63s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]     Recomputing CTS skew targets...
[03/26 03:13:13     63s]     Resolving skew group constraints...
[03/26 03:13:13     63s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[03/26 03:13:13     63s]     Resolving skew group constraints done.
[03/26 03:13:13     63s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]     PostConditioning Fixing DRVs...
[03/26 03:13:13     63s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 17390681057982094229 11532420897559114591
[03/26 03:13:13     63s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[03/26 03:13:13     63s]         delay calculator: calls=12502, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:13     63s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:13     63s]         steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:13     63s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:13:13     63s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Statistics: Fix DRVs (cell sizing):
[03/26 03:13:13     63s]       ===================================
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Cell changes by Net Type:
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       top                0            0           0            0                    0                0
[03/26 03:13:13     63s]       trunk              0            0           0            0                    0                0
[03/26 03:13:13     63s]       leaf               0            0           0            0                    0                0
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       Total              0            0           0            0                    0                0
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[03/26 03:13:13     63s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 17390681057982094229 11532420897559114591
[03/26 03:13:13     63s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[03/26 03:13:13     63s]         delay calculator: calls=12502, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:13     63s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:13     63s]         steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:13     63s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[03/26 03:13:13     63s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:13     63s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:13     63s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:13:13     63s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:13     63s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:13     63s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:13     63s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:13     63s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
[03/26 03:13:13     63s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:13     63s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[03/26 03:13:13     63s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[03/26 03:13:13     63s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:13     63s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[03/26 03:13:13     63s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:13     63s]             min path sink: t1_reg[7]/CK
[03/26 03:13:13     63s]             max path sink: sum_reg[7]/CK
[03/26 03:13:13     63s]       Skew group summary after 'PostConditioning Fixing DRVs':
[03/26 03:13:13     63s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
[03/26 03:13:13     63s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:13     63s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]     Buffering to fix DRVs...
[03/26 03:13:13     63s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/26 03:13:13     63s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/26 03:13:13     63s]     Inserted 0 buffers and inverters.
[03/26 03:13:13     63s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/26 03:13:13     63s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[03/26 03:13:13     63s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 17390681057982094229 11532420897559114591
[03/26 03:13:13     63s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[03/26 03:13:13     63s]       delay calculator: calls=12502, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:13     63s]       legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:13     63s]       steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:13     63s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/26 03:13:13     63s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:13     63s]       sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:13     63s]       misc counts      : r=1, pp=0, mci=0
[03/26 03:13:13     63s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:13     63s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:13     63s]       sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:13     63s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:13     63s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
[03/26 03:13:13     63s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:13     63s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[03/26 03:13:13     63s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/26 03:13:13     63s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:13     63s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/26 03:13:13     63s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:13     63s]           min path sink: t1_reg[7]/CK
[03/26 03:13:13     63s]           max path sink: sum_reg[7]/CK
[03/26 03:13:13     63s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/26 03:13:13     63s]       skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:13     63s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]     
[03/26 03:13:13     63s]     Slew Diagnostics: After DRV fixing
[03/26 03:13:13     63s]     ==================================
[03/26 03:13:13     63s]     
[03/26 03:13:13     63s]     Global Causes:
[03/26 03:13:13     63s]     
[03/26 03:13:13     63s]     -----
[03/26 03:13:13     63s]     Cause
[03/26 03:13:13     63s]     -----
[03/26 03:13:13     63s]       (empty table)
[03/26 03:13:13     63s]     -----
[03/26 03:13:13     63s]     
[03/26 03:13:13     63s]     Top 5 overslews:
[03/26 03:13:13     63s]     
[03/26 03:13:13     63s]     ---------------------------------
[03/26 03:13:13     63s]     Overslew    Causes    Driving Pin
[03/26 03:13:13     63s]     ---------------------------------
[03/26 03:13:13     63s]       (empty table)
[03/26 03:13:13     63s]     ---------------------------------
[03/26 03:13:13     63s]     
[03/26 03:13:13     63s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/26 03:13:13     63s]     
[03/26 03:13:13     63s]     -------------------
[03/26 03:13:13     63s]     Cause    Occurences
[03/26 03:13:13     63s]     -------------------
[03/26 03:13:13     63s]       (empty table)
[03/26 03:13:13     63s]     -------------------
[03/26 03:13:13     63s]     
[03/26 03:13:13     63s]     Violation diagnostics counts from the 0 nodes that have violations:
[03/26 03:13:13     63s]     
[03/26 03:13:13     63s]     -------------------
[03/26 03:13:13     63s]     Cause    Occurences
[03/26 03:13:13     63s]     -------------------
[03/26 03:13:13     63s]       (empty table)
[03/26 03:13:13     63s]     -------------------
[03/26 03:13:13     63s]     
[03/26 03:13:13     63s]     PostConditioning Fixing Skew by cell sizing...
[03/26 03:13:13     63s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 17390681057982094229 11532420897559114591
[03/26 03:13:13     63s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:13:13     63s]         delay calculator: calls=12502, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:13     63s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:13     63s]         steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:13     63s]       Path optimization required 0 stage delay updates 
[03/26 03:13:13     63s]       Resized 0 clock insts to decrease delay.
[03/26 03:13:13     63s]       Fixing short paths with downsize only
[03/26 03:13:13     63s]       Path optimization required 0 stage delay updates 
[03/26 03:13:13     63s]       Resized 0 clock insts to increase delay.
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Statistics: Fix Skew (cell sizing):
[03/26 03:13:13     63s]       ===================================
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Cell changes by Net Type:
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       top                0            0           0            0                    0                0
[03/26 03:13:13     63s]       trunk              0            0           0            0                    0                0
[03/26 03:13:13     63s]       leaf               0            0           0            0                    0                0
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       Total              0            0           0            0                    0                0
[03/26 03:13:13     63s]       -------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[03/26 03:13:13     63s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/26 03:13:13     63s]       
[03/26 03:13:13     63s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 17390681057982094229 11532420897559114591
[03/26 03:13:13     63s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:13:13     63s]         delay calculator: calls=12502, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:13     63s]         legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:13     63s]         steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:13     63s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:13:13     63s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:13     63s]         sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:13     63s]         misc counts      : r=1, pp=0, mci=0
[03/26 03:13:13     63s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:13     63s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:13     63s]         sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:13     63s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:13     63s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
[03/26 03:13:13     63s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:13     63s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[03/26 03:13:13     63s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:13:13     63s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:13     63s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:13:13     63s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:13     63s]             min path sink: t1_reg[7]/CK
[03/26 03:13:13     63s]             max path sink: sum_reg[7]/CK
[03/26 03:13:13     63s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[03/26 03:13:13     63s]         skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:13     63s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:13     63s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]     Reconnecting optimized routes...
[03/26 03:13:13     63s]     Reset timing graph...
[03/26 03:13:13     63s] Ignoring AAE DB Resetting ...
[03/26 03:13:13     63s]     Reset timing graph done.
[03/26 03:13:13     63s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[03/26 03:13:13     63s]     Set dirty flag on 0 instances, 0 nets
[03/26 03:13:13     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/26 03:13:13     63s]   PostConditioning done.
[03/26 03:13:13     63s] Net route status summary:
[03/26 03:13:13     63s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:13     63s]   Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/26 03:13:13     63s]   Update timing and DAG stats after post-conditioning...
[03/26 03:13:13     63s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:13:13     63s] End AAE Lib Interpolated Model. (MEM=2831.410156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:13     63s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]   Clock DAG hash after post-conditioning: 17390681057982094229 11532420897559114591
[03/26 03:13:13     63s]   CTS services accumulated run-time stats after post-conditioning:
[03/26 03:13:13     63s]     delay calculator: calls=12503, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:13     63s]     legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:13     63s]     steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:13     63s]   Clock DAG stats after post-conditioning:
[03/26 03:13:13     63s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:13     63s]     sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:13     63s]     misc counts      : r=1, pp=0, mci=0
[03/26 03:13:13     63s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:13     63s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:13     63s]     sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:13     63s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:13     63s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
[03/26 03:13:13     63s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:13     63s]   Clock DAG net violations after post-conditioning: none
[03/26 03:13:13     63s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/26 03:13:13     63s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:13     63s]   Primary reporting skew groups after post-conditioning:
[03/26 03:13:13     63s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:13     63s]         min path sink: t1_reg[7]/CK
[03/26 03:13:13     63s]         max path sink: sum_reg[7]/CK
[03/26 03:13:13     63s]   Skew group summary after post-conditioning:
[03/26 03:13:13     63s]     skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:13     63s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s]   Setting CTS place status to fixed for clock tree and sinks.
[03/26 03:13:13     63s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/26 03:13:13     63s]   Post-balance tidy up or trial balance steps...
[03/26 03:13:13     63s]   Clock DAG hash at end of CTS: 17390681057982094229 11532420897559114591
[03/26 03:13:13     63s]   CTS services accumulated run-time stats at end of CTS:
[03/26 03:13:13     63s]     delay calculator: calls=12503, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:13     63s]     legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:13     63s]     steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Clock DAG stats at end of CTS:
[03/26 03:13:13     63s]   ==============================
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   -------------------------------------------------------
[03/26 03:13:13     63s]   Cell type                 Count    Area     Capacitance
[03/26 03:13:13     63s]   -------------------------------------------------------
[03/26 03:13:13     63s]   Buffers                     0      0.000       0.000
[03/26 03:13:13     63s]   Inverters                   0      0.000       0.000
[03/26 03:13:13     63s]   Integrated Clock Gates      0      0.000       0.000
[03/26 03:13:13     63s]   Discrete Clock Gates        0      0.000       0.000
[03/26 03:13:13     63s]   Clock Logic                 0      0.000       0.000
[03/26 03:13:13     63s]   All                         0      0.000       0.000
[03/26 03:13:13     63s]   -------------------------------------------------------
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Clock DAG miscellaneous counts at end of CTS:
[03/26 03:13:13     63s]   =============================================
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   ------------------------------
[03/26 03:13:13     63s]   Type                     Count
[03/26 03:13:13     63s]   ------------------------------
[03/26 03:13:13     63s]   Roots                      1
[03/26 03:13:13     63s]   Preserved Ports            0
[03/26 03:13:13     63s]   Multiple Clock Inputs      0
[03/26 03:13:13     63s]   ------------------------------
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Clock DAG sink counts at end of CTS:
[03/26 03:13:13     63s]   ====================================
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   -------------------------
[03/26 03:13:13     63s]   Sink type           Count
[03/26 03:13:13     63s]   -------------------------
[03/26 03:13:13     63s]   Regular              25
[03/26 03:13:13     63s]   Enable Latch          0
[03/26 03:13:13     63s]   Load Capacitance      0
[03/26 03:13:13     63s]   Antenna Diode         0
[03/26 03:13:13     63s]   Node Sink             0
[03/26 03:13:13     63s]   Total                25
[03/26 03:13:13     63s]   -------------------------
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Clock DAG wire lengths at end of CTS:
[03/26 03:13:13     63s]   =====================================
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   --------------------
[03/26 03:13:13     63s]   Type     Wire Length
[03/26 03:13:13     63s]   --------------------
[03/26 03:13:13     63s]   Top         0.000
[03/26 03:13:13     63s]   Trunk       0.000
[03/26 03:13:13     63s]   Leaf       72.720
[03/26 03:13:13     63s]   Total      72.720
[03/26 03:13:13     63s]   --------------------
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Clock DAG hp wire lengths at end of CTS:
[03/26 03:13:13     63s]   ========================================
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   -----------------------
[03/26 03:13:13     63s]   Type     hp Wire Length
[03/26 03:13:13     63s]   -----------------------
[03/26 03:13:13     63s]   Top          0.000
[03/26 03:13:13     63s]   Trunk        0.000
[03/26 03:13:13     63s]   Leaf         0.000
[03/26 03:13:13     63s]   Total        0.000
[03/26 03:13:13     63s]   -----------------------
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Clock DAG capacitances at end of CTS:
[03/26 03:13:13     63s]   =====================================
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   --------------------------------
[03/26 03:13:13     63s]   Type     Gate     Wire     Total
[03/26 03:13:13     63s]   --------------------------------
[03/26 03:13:13     63s]   Top      0.000    0.000    0.000
[03/26 03:13:13     63s]   Trunk    0.000    0.000    0.000
[03/26 03:13:13     63s]   Leaf     0.005    0.010    0.015
[03/26 03:13:13     63s]   Total    0.005    0.010    0.015
[03/26 03:13:13     63s]   --------------------------------
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Clock DAG sink capacitances at end of CTS:
[03/26 03:13:13     63s]   ==========================================
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   -----------------------------------------------
[03/26 03:13:13     63s]   Total    Average    Std. Dev.    Min      Max
[03/26 03:13:13     63s]   -----------------------------------------------
[03/26 03:13:13     63s]   0.005     0.000       0.000      0.000    0.000
[03/26 03:13:13     63s]   -----------------------------------------------
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Clock DAG net violations at end of CTS:
[03/26 03:13:13     63s]   =======================================
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   None
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/26 03:13:13     63s]   ====================================================================
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[03/26 03:13:13     63s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]   Leaf        0.100       1       0.004       0.000      0.004    0.004    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[03/26 03:13:13     63s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Primary reporting skew groups summary at end of CTS:
[03/26 03:13:13     63s]   ====================================================
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]   Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[03/26 03:13:13     63s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]   slow_delay:setup.late    clk/sdc       0.001     0.001     0.001       0.105         0.001           0.001           0.001        0.000      -0.185      -0.837     100% {0.001, 0.001}
[03/26 03:13:13     63s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Skew group summary at end of CTS:
[03/26 03:13:13     63s]   =================================
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]   Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[03/26 03:13:13     63s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]   slow_delay:setup.late    clk/sdc       0.001     0.001     0.001       0.105         0.001           0.001           0.001        0.000      -0.185      -0.837     100% {0.001, 0.001}
[03/26 03:13:13     63s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Found a total of 0 clock tree pins with a slew violation.
[03/26 03:13:13     63s]   
[03/26 03:13:13     63s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s] Synthesizing clock trees done.
[03/26 03:13:13     63s] Tidy Up And Update Timing...
[03/26 03:13:13     63s] External - Set all clocks to propagated mode...
[03/26 03:13:13     63s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/26 03:13:13     63s]  * The following are in propagated mode:
[03/26 03:13:13     63s]    - Root pin clk of SDC clock clk in view setup
[03/26 03:13:13     63s]    - Root pin clk of SDC clock clk in view hold
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] Setting all clocks to propagated mode.
[03/26 03:13:13     63s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s] Clock DAG hash after update timingGraph: 17390681057982094229 11532420897559114591
[03/26 03:13:13     63s] CTS services accumulated run-time stats after update timingGraph:
[03/26 03:13:13     63s]   delay calculator: calls=12503, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:13     63s]   legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:13     63s]   steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:13     63s] Clock DAG stats after update timingGraph:
[03/26 03:13:13     63s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/26 03:13:13     63s]   sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
[03/26 03:13:13     63s]   misc counts      : r=1, pp=0, mci=0
[03/26 03:13:13     63s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/26 03:13:13     63s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[03/26 03:13:13     63s]   sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[03/26 03:13:13     63s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[03/26 03:13:13     63s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
[03/26 03:13:13     63s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/26 03:13:13     63s] Clock DAG net violations after update timingGraph: none
[03/26 03:13:13     63s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/26 03:13:13     63s]   Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/26 03:13:13     63s] Primary reporting skew groups after update timingGraph:
[03/26 03:13:13     63s]   skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:13     63s]       min path sink: t1_reg[7]/CK
[03/26 03:13:13     63s]       max path sink: sum_reg[7]/CK
[03/26 03:13:13     63s] Skew group summary after update timingGraph:
[03/26 03:13:13     63s]   skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
[03/26 03:13:13     63s] Logging CTS constraint violations...
[03/26 03:13:13     63s]   No violations found.
[03/26 03:13:13     63s] Logging CTS constraint violations done.
[03/26 03:13:13     63s] Tidy Up And Update Timing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s] Runtime done. (took cpu=0:00:02.6 real=0:00:02.6)
[03/26 03:13:13     63s] Runtime Report Coverage % = 99.3
[03/26 03:13:13     63s] Runtime Summary
[03/26 03:13:13     63s] ===============
[03/26 03:13:13     63s] Clock Runtime:  (43%) Core CTS           1.11 (Init 0.80, Construction 0.11, Implementation 0.05, eGRPC 0.03, PostConditioning 0.03, Other 0.09)
[03/26 03:13:13     63s] Clock Runtime:  (34%) CTS services       0.89 (RefinePlace 0.11, EarlyGlobalClock 0.12, NanoRoute 0.59, ExtractRC 0.08, TimingAnalysis 0.00)
[03/26 03:13:13     63s] Clock Runtime:  (21%) Other CTS          0.56 (Init 0.09, CongRepair/EGR-DP 0.46, TimingUpdate 0.01, Other 0.00)
[03/26 03:13:13     63s] Clock Runtime: (100%) Total              2.56
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] Runtime Summary:
[03/26 03:13:13     63s] ================
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] --------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s] wall  % time  children  called  name
[03/26 03:13:13     63s] --------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s] 2.58  100.00    2.58      0       
[03/26 03:13:13     63s] 2.58  100.00    2.56      1     Runtime
[03/26 03:13:13     63s] 0.00    0.01    0.00      1     Updating ideal nets and annotations
[03/26 03:13:13     63s] 0.01    0.23    0.01      1     CCOpt::Phase::Initialization
[03/26 03:13:13     63s] 0.01    0.23    0.01      1       Check Prerequisites
[03/26 03:13:13     63s] 0.01    0.22    0.00      1         Leaving CCOpt scope - CheckPlace
[03/26 03:13:13     63s] 0.83   32.15    0.83      1     CCOpt::Phase::PreparingToBalance
[03/26 03:13:13     63s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[03/26 03:13:13     63s] 0.09    3.30    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/26 03:13:13     63s] 0.03    1.19    0.02      1       Legalization setup
[03/26 03:13:13     63s] 0.02    0.70    0.00      1         Leaving CCOpt scope - Initializing placement interface
[03/26 03:13:13     63s] 0.71   27.58    0.00      1       Validating CTS configuration
[03/26 03:13:13     63s] 0.00    0.00    0.00      1         Checking module port directions
[03/26 03:13:13     63s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[03/26 03:13:13     63s] 0.05    1.98    0.02      1     Preparing To Balance
[03/26 03:13:13     63s] 0.00    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/26 03:13:13     63s] 0.02    0.65    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/26 03:13:13     63s] 0.69   26.71    0.69      1     CCOpt::Phase::Construction
[03/26 03:13:13     63s] 0.68   26.16    0.67      1       Stage::Clustering
[03/26 03:13:13     63s] 0.16    6.21    0.16      1         Clustering
[03/26 03:13:13     63s] 0.03    1.31    0.00      1           Initialize for clustering
[03/26 03:13:13     63s] 0.00    0.00    0.00      1             Preplacing multi-input logics
[03/26 03:13:13     63s] 0.00    0.03    0.00      1             Computing optimal clock node locations
[03/26 03:13:13     63s] 0.04    1.37    0.00      1           Bottom-up phase
[03/26 03:13:13     63s] 0.09    3.46    0.09      1           Legalizing clock trees
[03/26 03:13:13     63s] 0.07    2.67    0.00      1             Leaving CCOpt scope - ClockRefiner
[03/26 03:13:13     63s] 0.00    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[03/26 03:13:13     63s] 0.02    0.68    0.00      1             Leaving CCOpt scope - Initializing placement interface
[03/26 03:13:13     63s] 0.00    0.04    0.00      1             Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:13:13     63s] 0.00    0.01    0.00      1           Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:13:13     63s] 0.51   19.94    0.51      1         CongRepair After Initial Clustering
[03/26 03:13:13     63s] 0.48   18.73    0.46      1           Leaving CCOpt scope - Early Global Route
[03/26 03:13:13     63s] 0.05    1.76    0.00      1             Early Global Route - eGR only step
[03/26 03:13:13     63s] 0.41   15.99    0.00      1             Congestion Repair
[03/26 03:13:13     63s] 0.03    0.97    0.00      1           Leaving CCOpt scope - extractRC
[03/26 03:13:13     63s] 0.00    0.17    0.00      1           Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:13:13     63s] 0.00    0.08    0.00      1       Stage::DRV Fixing
[03/26 03:13:13     63s] 0.00    0.04    0.00      1         Fixing clock tree slew time and max cap violations
[03/26 03:13:13     63s] 0.00    0.04    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[03/26 03:13:13     63s] 0.01    0.47    0.01      1       Stage::Insertion Delay Reduction
[03/26 03:13:13     63s] 0.00    0.03    0.00      1         Removing unnecessary root buffering
[03/26 03:13:13     63s] 0.00    0.03    0.00      1         Removing unconstrained drivers
[03/26 03:13:13     63s] 0.01    0.34    0.00      1         Reducing insertion delay 1
[03/26 03:13:13     63s] 0.00    0.03    0.00      1         Removing longest path buffering
[03/26 03:13:13     63s] 0.00    0.03    0.00      1         Reducing delay of long paths
[03/26 03:13:13     63s] 0.07    2.88    0.07      1     CCOpt::Phase::Implementation
[03/26 03:13:13     63s] 0.00    0.11    0.00      1       Stage::Reducing Power
[03/26 03:13:13     63s] 0.00    0.04    0.00      1         Improving clock tree routing
[03/26 03:13:13     63s] 0.00    0.04    0.00      1         Reducing clock tree power 1
[03/26 03:13:13     63s] 0.00    0.00    0.00      1           Legalizing clock trees
[03/26 03:13:13     63s] 0.00    0.03    0.00      1         Reducing clock tree power 2
[03/26 03:13:13     63s] 0.01    0.50    0.01      1       Stage::Balancing
[03/26 03:13:13     63s] 0.00    0.03    0.00      1         Improving subtree skew
[03/26 03:13:13     63s] 0.00    0.03    0.00      1         Offloading subtrees by buffering
[03/26 03:13:13     63s] 0.01    0.29    0.01      1         AdjustingMinPinPIDs for balancing
[03/26 03:13:13     63s] 0.01    0.22    0.00      1           Approximately balancing fragments step
[03/26 03:13:13     63s] 0.00    0.05    0.00      1             Resolve constraints - Approximately balancing fragments
[03/26 03:13:13     63s] 0.00    0.05    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[03/26 03:13:13     63s] 0.00    0.03    0.00      1             Moving gates to improve sub-tree skew
[03/26 03:13:13     63s] 0.00    0.02    0.00      1             Approximately balancing fragments bottom up
[03/26 03:13:13     63s] 0.00    0.03    0.00      1             Approximately balancing fragments, wire and cell delays
[03/26 03:13:13     63s] 0.00    0.03    0.00      1           Improving fragments clock skew
[03/26 03:13:13     63s] 0.00    0.11    0.00      1         Approximately balancing step
[03/26 03:13:13     63s] 0.00    0.05    0.00      1           Resolve constraints - Approximately balancing
[03/26 03:13:13     63s] 0.00    0.03    0.00      1           Approximately balancing, wire and cell delays
[03/26 03:13:13     63s] 0.00    0.03    0.00      1         Approximately balancing paths
[03/26 03:13:13     63s] 0.03    1.19    0.03      1       Stage::Polishing
[03/26 03:13:13     63s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:13:13     63s] 0.00    0.03    0.00      1         Merging balancing drivers for power
[03/26 03:13:13     63s] 0.00    0.03    0.00      1         Improving clock skew
[03/26 03:13:13     63s] 0.00    0.07    0.00      1         Moving gates to reduce wire capacitance
[03/26 03:13:13     63s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[03/26 03:13:13     63s] 0.00    0.01    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[03/26 03:13:13     63s] 0.00    0.00    0.00      1             Legalizing clock trees
[03/26 03:13:13     63s] 0.00    0.01    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[03/26 03:13:13     63s] 0.00    0.00    0.00      1             Legalizing clock trees
[03/26 03:13:13     63s] 0.00    0.05    0.00      1         Reducing clock tree power 3
[03/26 03:13:13     63s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[03/26 03:13:13     63s] 0.00    0.00    0.00      1           Legalizing clock trees
[03/26 03:13:13     63s] 0.00    0.04    0.00      1         Improving insertion delay
[03/26 03:13:13     63s] 0.02    0.89    0.02      1         Wire Opt OverFix
[03/26 03:13:13     63s] 0.00    0.06    0.00      1           Wire Reduction extra effort
[03/26 03:13:13     63s] 0.00    0.00    0.00      1             Artificially removing short and long paths
[03/26 03:13:13     63s] 0.00    0.00    0.00      1             Global shorten wires A0
[03/26 03:13:13     63s] 0.00    0.01    0.00      2             Move For Wirelength - core
[03/26 03:13:13     63s] 0.00    0.00    0.00      1             Global shorten wires A1
[03/26 03:13:13     63s] 0.00    0.00    0.00      1             Global shorten wires B
[03/26 03:13:13     63s] 0.00    0.00    0.00      1             Move For Wirelength - branch
[03/26 03:13:13     63s] 0.02    0.74    0.02      1           Optimizing orientation
[03/26 03:13:13     63s] 0.02    0.73    0.00      1             FlipOpt
[03/26 03:13:13     63s] 0.03    1.08    0.02      1       Stage::Updating netlist
[03/26 03:13:13     63s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/26 03:13:13     63s] 0.02    0.83    0.00      1         Leaving CCOpt scope - ClockRefiner
[03/26 03:13:13     63s] 0.13    4.88    0.11      1     CCOpt::Phase::eGRPC
[03/26 03:13:13     63s] 0.05    1.80    0.05      1       Leaving CCOpt scope - Routing Tools
[03/26 03:13:13     63s] 0.05    1.77    0.00      1         Early Global Route - eGR only step
[03/26 03:13:13     63s] 0.03    0.99    0.00      1       Leaving CCOpt scope - extractRC
[03/26 03:13:13     63s] 0.01    0.47    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/26 03:13:13     63s] 0.00    0.01    0.00      1       Loading clock net RC data
[03/26 03:13:13     63s] 0.00    0.01    0.00      1         Preprocessing clock nets
[03/26 03:13:13     63s] 0.00    0.00    0.00      1       Disconnecting
[03/26 03:13:13     63s] 0.00    0.04    0.00      1       Reset bufferability constraints
[03/26 03:13:13     63s] 0.00    0.04    0.00      1         Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:13:13     63s] 0.00    0.03    0.00      1       eGRPC Moving buffers
[03/26 03:13:13     63s] 0.00    0.00    0.00      1         Violation analysis
[03/26 03:13:13     63s] 0.00    0.04    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[03/26 03:13:13     63s] 0.00    0.00    0.00      1         Artificially removing short and long paths
[03/26 03:13:13     63s] 0.00    0.04    0.00      1       eGRPC Fixing DRVs
[03/26 03:13:13     63s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[03/26 03:13:13     63s] 0.00    0.04    0.00      1       Violation analysis
[03/26 03:13:13     63s] 0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/26 03:13:13     63s] 0.02    0.86    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/26 03:13:13     63s] 0.75   29.00    0.75      1     CCOpt::Phase::Routing
[03/26 03:13:13     63s] 0.72   27.92    0.68      1       Leaving CCOpt scope - Routing Tools
[03/26 03:13:13     63s] 0.05    1.76    0.00      1         Early Global Route - eGR->Nr High Frequency step
[03/26 03:13:13     63s] 0.59   22.84    0.00      1         NanoRoute
[03/26 03:13:13     63s] 0.05    1.88    0.00      1         Route Remaining Unrouted Nets
[03/26 03:13:13     63s] 0.03    0.98    0.00      1       Leaving CCOpt scope - extractRC
[03/26 03:13:13     63s] 0.00    0.03    0.00      1       Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:13:13     63s] 0.03    0.99    0.02      1     CCOpt::Phase::PostConditioning
[03/26 03:13:13     63s] 0.01    0.48    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/26 03:13:13     63s] 0.00    0.00    0.00      1       Reset bufferability constraints
[03/26 03:13:13     63s] 0.00    0.05    0.00      1       PostConditioning Upsizing To Fix DRVs
[03/26 03:13:13     63s] 0.00    0.04    0.00      1       Recomputing CTS skew targets
[03/26 03:13:13     63s] 0.00    0.04    0.00      1       PostConditioning Fixing DRVs
[03/26 03:13:13     63s] 0.00    0.04    0.00      1       Buffering to fix DRVs
[03/26 03:13:13     63s] 0.00    0.04    0.00      1       PostConditioning Fixing Skew by cell sizing
[03/26 03:13:13     63s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[03/26 03:13:13     63s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[03/26 03:13:13     63s] 0.00    0.02    0.00      1       Clock tree timing engine global stage delay update for slow_delay:setup.late
[03/26 03:13:13     63s] 0.00    0.03    0.00      1     Post-balance tidy up or trial balance steps
[03/26 03:13:13     63s] 0.01    0.47    0.01      1     Tidy Up And Update Timing
[03/26 03:13:13     63s] 0.01    0.43    0.00      1       External - Set all clocks to propagated mode
[03/26 03:13:13     63s] --------------------------------------------------------------------------------------------------------------------
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 03:13:13     63s] (I)      Release Steiner core (key=)
[03/26 03:13:13     63s] Leaving CCOpt scope - Cleaning up placement interface...
[03/26 03:13:13     63s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3494.4M, EPOCH TIME: 1742973193.190298
[03/26 03:13:13     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25).
[03/26 03:13:13     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3494.4M, EPOCH TIME: 1742973193.191001
[03/26 03:13:13     63s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:13     63s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:01:03.0/0:14:15.1 (0.1), mem = 3494.4M
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] =============================================================================================
[03/26 03:13:13     63s]  Step TAT Report : CTS #1 / ccopt_design #1                                     23.13-s082_1
[03/26 03:13:13     63s] =============================================================================================
[03/26 03:13:13     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:13     63s] ---------------------------------------------------------------------------------------------
[03/26 03:13:13     63s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:13     63s] [ IncrReplace            ]      1   0:00:00.3  (  13.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:13:13     63s] [ RefinePlace            ]      4   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.3
[03/26 03:13:13     63s] [ DetailPlaceInit        ]     10   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:13:13     63s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 03:13:13     63s] [ DetailRoute            ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/26 03:13:13     63s] [ ExtractRC              ]      4   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    0.8
[03/26 03:13:13     63s] [ FullDelayCalc          ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.1
[03/26 03:13:13     63s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:13     63s] [ MISC                   ]          0:00:01.7  (  66.0 % )     0:00:01.7 /  0:00:01.7    1.0
[03/26 03:13:13     63s] ---------------------------------------------------------------------------------------------
[03/26 03:13:13     63s]  CTS #1 TOTAL                       0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[03/26 03:13:13     63s] ---------------------------------------------------------------------------------------------
[03/26 03:13:13     63s] Synthesizing clock trees with CCOpt done.
[03/26 03:13:13     63s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:13:13     63s] UM:*                                                                   cts
[03/26 03:13:13     63s] Begin: Reorder Scan Chains
[03/26 03:13:13     63s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/26 03:13:13     63s] Type 'man IMPSP-9025' for more detail.
[03/26 03:13:13     63s] End: Reorder Scan Chains
[03/26 03:13:13     63s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2848.5M, totSessionCpu=0:01:03 **
[03/26 03:13:13     63s] **WARN: (IMPOPT-576):	1 nets have unplaced terms. 
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] Active Setup views: setup 
[03/26 03:13:13     63s] GigaOpt running with 1 threads.
[03/26 03:13:13     63s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:03.1/0:14:15.1 (0.1), mem = 3446.4M
[03/26 03:13:13     63s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/26 03:13:13     63s] Need call spDPlaceInit before registerPrioInstLoc.
[03/26 03:13:13     63s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 03:13:13     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:3446.4M, EPOCH TIME: 1742973193.230972
[03/26 03:13:13     63s] Processing tracks to init pin-track alignment.
[03/26 03:13:13     63s] z: 2, totalTracks: 1
[03/26 03:13:13     63s] z: 4, totalTracks: 1
[03/26 03:13:13     63s] z: 6, totalTracks: 1
[03/26 03:13:13     63s] z: 8, totalTracks: 1
[03/26 03:13:13     63s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:13     63s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3446.4M, EPOCH TIME: 1742973193.232252
[03/26 03:13:13     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:13     63s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:13     63s] OPERPROF:     Starting CMU at level 3, MEM:3446.4M, EPOCH TIME: 1742973193.243629
[03/26 03:13:13     63s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3446.4M, EPOCH TIME: 1742973193.243805
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 03:13:13     63s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3446.4M, EPOCH TIME: 1742973193.243861
[03/26 03:13:13     63s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3446.4M, EPOCH TIME: 1742973193.243872
[03/26 03:13:13     63s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3446.4M, EPOCH TIME: 1742973193.243905
[03/26 03:13:13     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3446.4MB).
[03/26 03:13:13     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:3446.4M, EPOCH TIME: 1742973193.243942
[03/26 03:13:13     63s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[03/26 03:13:13     63s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3446.4M, EPOCH TIME: 1742973193.243995
[03/26 03:13:13     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:13     63s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3446.4M, EPOCH TIME: 1742973193.244623
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] Creating Lib Analyzer ...
[03/26 03:13:13     63s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/26 03:13:13     63s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/26 03:13:13     63s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:13:13     63s] 
[03/26 03:13:13     63s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:13     63s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:03 mem=3468.5M
[03/26 03:13:13     63s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:03 mem=3468.5M
[03/26 03:13:13     63s] Creating Lib Analyzer, finished. 
[03/26 03:13:13     63s] **WARN: (IMPOPT-665):	cout : Net has unplaced terms or is connected to uplaced instances in design. 
[03/26 03:13:13     63s] Type 'man IMPOPT-665' for more detail.
[03/26 03:13:13     63s] Effort level <high> specified for reg2reg path_group
[03/26 03:13:13     63s] Info: IPO magic value 0x803FBEEF.
[03/26 03:13:13     63s] Info: Using SynthesisEngine executable '/mnt/cadence_tools/DDI23.1/INNOVUS231/bin/innovus_'.
[03/26 03:13:13     63s]       SynthesisEngine workers will not check out additional licenses.
[03/26 03:13:21     63s] **INFO: Using Advanced Metric Collection system.
[03/26 03:13:21     63s] **optDesign ... cpu = 0:00:00, real = 0:00:08, mem = 2854.1M, totSessionCpu=0:01:03 **
[03/26 03:13:21     63s] #optDebug: { P: 90 W: 3195 FE: standard PE: none LDR: 1}
[03/26 03:13:21     63s] *** optDesign -postCTS ***
[03/26 03:13:21     63s] DRC Margin: user margin 0.0; extra margin 0.2
[03/26 03:13:21     63s] Hold Target Slack: user slack 0
[03/26 03:13:21     63s] Setup Target Slack: user slack 0; extra slack 0.0
[03/26 03:13:21     63s] setUsefulSkewMode -opt_skew_eco_route false
[03/26 03:13:21     63s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3470.5M, EPOCH TIME: 1742973201.652514
[03/26 03:13:21     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:21     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:21     63s] 
[03/26 03:13:21     63s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:21     63s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:21     63s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3470.5M, EPOCH TIME: 1742973201.663921
[03/26 03:13:21     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:21     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:21     63s] Multi-VT timing optimization disabled based on library information.
[03/26 03:13:21     63s] 
[03/26 03:13:21     63s] TimeStamp Deleting Cell Server Begin ...
[03/26 03:13:21     63s] Deleting Lib Analyzer.
[03/26 03:13:21     63s] 
[03/26 03:13:21     63s] TimeStamp Deleting Cell Server End ...
[03/26 03:13:21     63s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 03:13:21     63s] 
[03/26 03:13:21     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 03:13:21     63s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 03:13:21     63s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 03:13:21     63s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 03:13:21     63s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 03:13:21     63s] Summary for sequential cells identification: 
[03/26 03:13:21     63s]   Identified SBFF number: 104
[03/26 03:13:21     63s]   Identified MBFF number: 0
[03/26 03:13:21     63s]   Identified SB Latch number: 8
[03/26 03:13:21     63s]   Identified MB Latch number: 0
[03/26 03:13:21     63s]   Not identified SBFF number: 16
[03/26 03:13:21     63s]   Not identified MBFF number: 0
[03/26 03:13:21     63s]   Not identified SB Latch number: 8
[03/26 03:13:21     63s]   Not identified MB Latch number: 0
[03/26 03:13:21     63s]   Number of sequential cells which are not FFs: 16
[03/26 03:13:21     63s]  Visiting view : setup
[03/26 03:13:21     63s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[03/26 03:13:21     63s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 03:13:21     63s]  Visiting view : hold
[03/26 03:13:21     63s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[03/26 03:13:21     63s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 03:13:21     63s] TLC MultiMap info (StdDelay):
[03/26 03:13:21     63s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 03:13:21     63s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[03/26 03:13:21     63s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 03:13:21     63s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[03/26 03:13:21     63s]  Setting StdDelay to: 36.8ps
[03/26 03:13:21     63s] 
[03/26 03:13:21     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 03:13:21     63s] 
[03/26 03:13:21     63s] TimeStamp Deleting Cell Server Begin ...
[03/26 03:13:21     63s] 
[03/26 03:13:21     63s] TimeStamp Deleting Cell Server End ...
[03/26 03:13:21     63s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3470.5M, EPOCH TIME: 1742973201.722934
[03/26 03:13:21     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:21     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:21     63s] Cell adder LLGs are deleted
[03/26 03:13:21     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:21     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:21     63s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3470.5M, EPOCH TIME: 1742973201.723036
[03/26 03:13:21     63s] Start to check current routing status for nets...
[03/26 03:13:21     63s] All nets are already routed correctly.
[03/26 03:13:21     63s] End to check current routing status for nets (mem=3470.5M)
[03/26 03:13:21     63s] 
[03/26 03:13:21     63s] Creating Lib Analyzer ...
[03/26 03:13:21     63s] 
[03/26 03:13:21     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 03:13:21     63s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 03:13:21     63s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 03:13:21     63s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 03:13:21     63s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 03:13:21     63s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 03:13:21     63s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 03:13:21     63s] Summary for sequential cells identification: 
[03/26 03:13:21     63s]   Identified SBFF number: 104
[03/26 03:13:21     63s]   Identified MBFF number: 0
[03/26 03:13:21     63s]   Identified SB Latch number: 8
[03/26 03:13:21     63s]   Identified MB Latch number: 0
[03/26 03:13:21     63s]   Not identified SBFF number: 16
[03/26 03:13:21     63s]   Not identified MBFF number: 0
[03/26 03:13:21     63s]   Not identified SB Latch number: 8
[03/26 03:13:21     63s]   Not identified MB Latch number: 0
[03/26 03:13:21     63s]   Number of sequential cells which are not FFs: 16
[03/26 03:13:21     63s]  Visiting view : setup
[03/26 03:13:21     63s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[03/26 03:13:21     63s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 03:13:21     63s]  Visiting view : hold
[03/26 03:13:21     63s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[03/26 03:13:21     63s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 03:13:21     63s] TLC MultiMap info (StdDelay):
[03/26 03:13:21     63s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 03:13:21     63s]   : fast_delay + fast + 1 + rc_corner := 13ps
[03/26 03:13:21     63s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 03:13:21     63s]   : slow_delay + slow + 1 + rc_corner := 38.8ps
[03/26 03:13:21     63s]  Setting StdDelay to: 38.8ps
[03/26 03:13:21     63s] 
[03/26 03:13:21     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 03:13:21     63s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:13:21     63s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:13:21     63s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:13:21     63s] 
[03/26 03:13:21     63s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:21     63s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:04 mem=3470.5M
[03/26 03:13:21     63s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:04 mem=3470.5M
[03/26 03:13:21     63s] Creating Lib Analyzer, finished. 
[03/26 03:13:21     63s] #optDebug: Start CG creation (mem=3499.5M)
[03/26 03:13:21     63s]  ...initializing CG 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:22     63s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:22     63s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:22     63s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:22     63s] ToF 411.5895um
[03/26 03:13:22     63s] (cpu=0:00:00.1, mem=3688.6M)
[03/26 03:13:22     63s]  ...processing cgPrt (cpu=0:00:00.1, mem=3688.6M)
[03/26 03:13:22     63s]  ...processing cgEgp (cpu=0:00:00.1, mem=3688.6M)
[03/26 03:13:22     63s]  ...processing cgPbk (cpu=0:00:00.1, mem=3688.6M)
[03/26 03:13:22     63s]  ...processing cgNrb(cpu=0:00:00.1, mem=3688.6M)
[03/26 03:13:22     63s]  ...processing cgObs (cpu=0:00:00.1, mem=3688.6M)
[03/26 03:13:22     63s]  ...processing cgCon (cpu=0:00:00.1, mem=3688.6M)
[03/26 03:13:22     63s]  ...processing cgPdm (cpu=0:00:00.1, mem=3688.6M)
[03/26 03:13:22     63s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3688.6M)
[03/26 03:13:22     63s] Compute RC Scale Done ...
[03/26 03:13:22     63s] Cell adder LLGs are deleted
[03/26 03:13:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     63s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3688.6M, EPOCH TIME: 1742973202.136626
[03/26 03:13:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     63s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3688.6M, EPOCH TIME: 1742973202.137266
[03/26 03:13:22     63s] Max number of tech site patterns supported in site array is 256.
[03/26 03:13:22     63s] Core basic site is CoreSite
[03/26 03:13:22     63s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:13:22     63s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:13:22     63s] Fast DP-INIT is on for default
[03/26 03:13:22     63s] Atter site array init, number of instance map data is 0.
[03/26 03:13:22     63s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.010, MEM:3688.6M, EPOCH TIME: 1742973202.147089
[03/26 03:13:22     63s] 
[03/26 03:13:22     63s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:22     63s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:22     63s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3688.6M, EPOCH TIME: 1742973202.147192
[03/26 03:13:22     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     63s] Starting delay calculation for Setup views
[03/26 03:13:22     64s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:13:22     64s] #################################################################################
[03/26 03:13:22     64s] # Design Stage: PreRoute
[03/26 03:13:22     64s] # Design Name: adder
[03/26 03:13:22     64s] # Design Mode: 90nm
[03/26 03:13:22     64s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:13:22     64s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:13:22     64s] # Signoff Settings: SI Off 
[03/26 03:13:22     64s] #################################################################################
[03/26 03:13:22     64s] Calculate delays in BcWc mode...
[03/26 03:13:22     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 3686.6M, InitMEM = 3686.6M)
[03/26 03:13:22     64s] Start delay calculation (fullDC) (1 T). (MEM=2971.95)
[03/26 03:13:22     64s] End AAE Lib Interpolated Model. (MEM=2981.414062 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:22     64s] Total number of fetched objects 58
[03/26 03:13:22     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:22     64s] End delay calculation. (MEM=2984.5 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:13:22     64s] End delay calculation (fullDC). (MEM=2984.5 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:13:22     64s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3674.1M) ***
[03/26 03:13:22     64s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:04 mem=3674.1M)
[03/26 03:13:22     64s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.069  |  8.069  |  9.882  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
------------------------------------------------------------------

[03/26 03:13:22     64s] **optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 2972.4M, totSessionCpu=0:01:04 **
[03/26 03:13:22     64s] Begin: Collecting metrics
[03/26 03:13:22     64s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     8.069 | 8.069 |   0 |       69.78 | 0:00:00  |        3566 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[03/26 03:13:22     64s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2986.1M, current mem=2972.4M)

[03/26 03:13:22     64s] End: Collecting metrics
[03/26 03:13:22     64s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.0/0:00:09.1 (0.1), totSession cpu/real = 0:01:04.1/0:14:24.2 (0.1), mem = 3566.1M
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] =============================================================================================
[03/26 03:13:22     64s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 23.13-s082_1
[03/26 03:13:22     64s] =============================================================================================
[03/26 03:13:22     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:13:22     64s] [ MetricReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:13:22     64s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ LibAnalyzerInit        ]      2   0:00:00.6  (   6.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/26 03:13:22     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:13:22     64s] [ ChannelGraphInit       ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:13:22     64s] [ MetricInit             ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[03/26 03:13:22     64s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:13:22     64s] [ FullDelayCalc          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[03/26 03:13:22     64s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ MISC                   ]          0:00:08.1  (  89.2 % )     0:00:08.1 /  0:00:00.1    0.0
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s]  InitOpt #1 TOTAL                   0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:01.0    0.1
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s] ** INFO : this run is activating low effort ccoptDesign flow
[03/26 03:13:22     64s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:13:22     64s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:04 mem=3566.1M
[03/26 03:13:22     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:3566.1M, EPOCH TIME: 1742973202.323856
[03/26 03:13:22     64s] Processing tracks to init pin-track alignment.
[03/26 03:13:22     64s] z: 2, totalTracks: 1
[03/26 03:13:22     64s] z: 4, totalTracks: 1
[03/26 03:13:22     64s] z: 6, totalTracks: 1
[03/26 03:13:22     64s] z: 8, totalTracks: 1
[03/26 03:13:22     64s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:22     64s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3566.1M, EPOCH TIME: 1742973202.325142
[03/26 03:13:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:22     64s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:13:22     64s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3566.1M, EPOCH TIME: 1742973202.335520
[03/26 03:13:22     64s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3566.1M, EPOCH TIME: 1742973202.335549
[03/26 03:13:22     64s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3566.1M, EPOCH TIME: 1742973202.335638
[03/26 03:13:22     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3566.1MB).
[03/26 03:13:22     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3566.1M, EPOCH TIME: 1742973202.335684
[03/26 03:13:22     64s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=3566.1M
[03/26 03:13:22     64s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3566.1M, EPOCH TIME: 1742973202.335865
[03/26 03:13:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3566.1M, EPOCH TIME: 1742973202.336464
[03/26 03:13:22     64s] OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
[03/26 03:13:22     64s] OPTC: view 50.0:500.0 [ 0.0500 ]
[03/26 03:13:22     64s] #optDebug: fT-E <X 2 0 0 1>
[03/26 03:13:22     64s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[03/26 03:13:22     64s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -194.0 -useBottleneckAnalyzer -drvRatio 0.4
[03/26 03:13:22     64s] Begin: GigaOpt Route Type Constraints Refinement
[03/26 03:13:22     64s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.2/0:14:24.2 (0.1), mem = 3566.1M
[03/26 03:13:22     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.15
[03/26 03:13:22     64s] ### Creating RouteCongInterface, started
[03/26 03:13:22     64s] {MMLU 0 1 58}
[03/26 03:13:22     64s] [oiLAM] Zs 11, 12
[03/26 03:13:22     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=3566.1M
[03/26 03:13:22     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=3566.1M
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] #optDebug: {0, 1.000}
[03/26 03:13:22     64s] ### Creating RouteCongInterface, finished
[03/26 03:13:22     64s] Updated routing constraints on 0 nets.
[03/26 03:13:22     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.15
[03/26 03:13:22     64s] Bottom Preferred Layer:
[03/26 03:13:22     64s] +---------------+------------+----------+
[03/26 03:13:22     64s] |     Layer     |    CLK     |   Rule   |
[03/26 03:13:22     64s] +---------------+------------+----------+
[03/26 03:13:22     64s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:13:22     64s] +---------------+------------+----------+
[03/26 03:13:22     64s] Via Pillar Rule:
[03/26 03:13:22     64s]     None
[03/26 03:13:22     64s] Finished writing unified metrics of routing constraints.
[03/26 03:13:22     64s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.2/0:14:24.2 (0.1), mem = 3566.1M
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] =============================================================================================
[03/26 03:13:22     64s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     23.13-s082_1
[03/26 03:13:22     64s] =============================================================================================
[03/26 03:13:22     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  73.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ MISC                   ]          0:00:00.0  (  26.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s] End: GigaOpt Route Type Constraints Refinement
[03/26 03:13:22     64s] Begin: Collecting metrics
[03/26 03:13:22     64s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     8.069 | 8.069 |   0 |       69.78 | 0:00:00  |        3566 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:00  |        3566 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[03/26 03:13:22     64s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2972.7M, current mem=2972.7M)

[03/26 03:13:22     64s] End: Collecting metrics
[03/26 03:13:22     64s] Deleting Lib Analyzer.
[03/26 03:13:22     64s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.2/0:14:24.3 (0.1), mem = 3566.1M
[03/26 03:13:22     64s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:13:22     64s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:13:22     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=3566.1M
[03/26 03:13:22     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=3566.1M
[03/26 03:13:22     64s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/26 03:13:22     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.16
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] Creating Lib Analyzer ...
[03/26 03:13:22     64s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:13:22     64s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:13:22     64s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:22     64s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:04 mem=3566.1M
[03/26 03:13:22     64s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:04 mem=3566.1M
[03/26 03:13:22     64s] Creating Lib Analyzer, finished. 
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] Active Setup views: setup 
[03/26 03:13:22     64s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3566.1M, EPOCH TIME: 1742973202.743393
[03/26 03:13:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:22     64s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:22     64s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3566.1M, EPOCH TIME: 1742973202.753427
[03/26 03:13:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:13:22     64s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:13:22     64s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:13:22     64s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:05 mem=3566.1M
[03/26 03:13:22     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:3566.1M, EPOCH TIME: 1742973202.754061
[03/26 03:13:22     64s] Processing tracks to init pin-track alignment.
[03/26 03:13:22     64s] z: 2, totalTracks: 1
[03/26 03:13:22     64s] z: 4, totalTracks: 1
[03/26 03:13:22     64s] z: 6, totalTracks: 1
[03/26 03:13:22     64s] z: 8, totalTracks: 1
[03/26 03:13:22     64s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:22     64s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3566.1M, EPOCH TIME: 1742973202.755021
[03/26 03:13:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:22     64s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:13:22     64s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3566.1M, EPOCH TIME: 1742973202.764932
[03/26 03:13:22     64s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3566.1M, EPOCH TIME: 1742973202.764956
[03/26 03:13:22     64s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3566.1M, EPOCH TIME: 1742973202.765100
[03/26 03:13:22     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3566.1MB).
[03/26 03:13:22     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3566.1M, EPOCH TIME: 1742973202.765161
[03/26 03:13:22     64s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:13:22     64s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:13:22     64s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=3566.1M
[03/26 03:13:22     64s] ### Creating RouteCongInterface, started
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] #optDebug: {0, 1.000}
[03/26 03:13:22     64s] ### Creating RouteCongInterface, finished
[03/26 03:13:22     64s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:22     64s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:22     64s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3624.3M, EPOCH TIME: 1742973202.769366
[03/26 03:13:22     64s] Found 0 hard placement blockage before merging.
[03/26 03:13:22     64s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3624.3M, EPOCH TIME: 1742973202.769410
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] Netlist preparation processing... 
[03/26 03:13:22     64s] Removed 0 instance
[03/26 03:13:22     64s] *info: Marking 0 isolation instances dont touch
[03/26 03:13:22     64s] *info: Marking 0 level shifter instances dont touch
[03/26 03:13:22     64s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:13:22     64s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:13:22     64s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3669.3M, EPOCH TIME: 1742973202.770681
[03/26 03:13:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:3669.3M, EPOCH TIME: 1742973202.771150
[03/26 03:13:22     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.16
[03/26 03:13:22     64s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:04.6/0:14:24.6 (0.1), mem = 3669.3M
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] =============================================================================================
[03/26 03:13:22     64s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         23.13-s082_1
[03/26 03:13:22     64s] =============================================================================================
[03/26 03:13:22     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  75.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:13:22     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:13:22     64s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:13:22     64s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] [ MISC                   ]          0:00:00.1  (  20.9 % )     0:00:00.1 /  0:00:00.1    1.1
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s]  SimplifyNetlist #1 TOTAL           0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s] Begin: Collecting metrics
[03/26 03:13:22     64s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     8.069 | 8.069 |   0 |       69.78 | 0:00:00  |        3566 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:00  |        3566 |      |     |
| simplify_netlist      |           |       |     |             | 0:00:00  |        3582 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[03/26 03:13:22     64s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2974.5M, current mem=2974.5M)

[03/26 03:13:22     64s] End: Collecting metrics
[03/26 03:13:22     64s] *** ExcludedClockNetOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.6/0:14:24.7 (0.1), mem = 3582.3M
[03/26 03:13:22     64s] *** Starting optimizing excluded clock nets MEM= 3582.3M) ***
[03/26 03:13:22     64s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3582.3M) ***
[03/26 03:13:22     64s] *** ExcludedClockNetOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.6/0:14:24.7 (0.1), mem = 3582.3M
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] =============================================================================================
[03/26 03:13:22     64s]  Step TAT Report : ExcludedClockNetOpt #1 / ccopt_design #1                     23.13-s082_1
[03/26 03:13:22     64s] =============================================================================================
[03/26 03:13:22     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s] *** ExcludedClockNetOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.6/0:14:24.7 (0.1), mem = 3582.3M
[03/26 03:13:22     64s] *** Starting optimizing excluded clock nets MEM= 3582.3M) ***
[03/26 03:13:22     64s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3582.3M) ***
[03/26 03:13:22     64s] *** ExcludedClockNetOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.6/0:14:24.7 (0.1), mem = 3582.3M
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] =============================================================================================
[03/26 03:13:22     64s]  Step TAT Report : ExcludedClockNetOpt #2 / ccopt_design #1                     23.13-s082_1
[03/26 03:13:22     64s] =============================================================================================
[03/26 03:13:22     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:22     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:22     64s] Begin: Collecting metrics
[03/26 03:13:22     64s] 
 ------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |     8.069 | 8.069 |   0 |       69.78 | 0:00:00  |        3566 |    0 |   0 |
| route_type_refinement   |           |       |     |             | 0:00:00  |        3566 |      |     |
| simplify_netlist        |           |       |     |             | 0:00:00  |        3582 |      |     |
| excluded_clk_net_fixing |           |       |     |             | 0:00:00  |        3582 |      |     |
 ------------------------------------------------------------------------------------------------------- 
[03/26 03:13:22     64s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2974.5M, current mem=2974.5M)

[03/26 03:13:22     64s] End: Collecting metrics
[03/26 03:13:22     64s] Info: Done creating the CCOpt slew target map.
[03/26 03:13:22     64s] Begin: GigaOpt high fanout net optimization
[03/26 03:13:22     64s] GigaOpt HFN: use maxLocalDensity 1.2
[03/26 03:13:22     64s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/26 03:13:22     64s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.7/0:14:24.7 (0.1), mem = 3582.3M
[03/26 03:13:22     64s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:13:22     64s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:13:22     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.17
[03/26 03:13:22     64s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] Active Setup views: setup 
[03/26 03:13:22     64s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3582.3M, EPOCH TIME: 1742973202.910908
[03/26 03:13:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:22     64s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:22     64s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3582.3M, EPOCH TIME: 1742973202.921303
[03/26 03:13:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:13:22     64s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:13:22     64s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[03/26 03:13:22     64s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:05 mem=3582.3M
[03/26 03:13:22     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:3582.3M, EPOCH TIME: 1742973202.921981
[03/26 03:13:22     64s] Processing tracks to init pin-track alignment.
[03/26 03:13:22     64s] z: 2, totalTracks: 1
[03/26 03:13:22     64s] z: 4, totalTracks: 1
[03/26 03:13:22     64s] z: 6, totalTracks: 1
[03/26 03:13:22     64s] z: 8, totalTracks: 1
[03/26 03:13:22     64s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:22     64s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3582.3M, EPOCH TIME: 1742973202.923090
[03/26 03:13:22     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:22     64s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:13:22     64s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3582.3M, EPOCH TIME: 1742973202.933433
[03/26 03:13:22     64s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3582.3M, EPOCH TIME: 1742973202.933486
[03/26 03:13:22     64s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3582.3M, EPOCH TIME: 1742973202.933596
[03/26 03:13:22     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3582.3MB).
[03/26 03:13:22     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3582.3M, EPOCH TIME: 1742973202.933671
[03/26 03:13:22     64s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:13:22     64s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:13:22     64s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=3582.3M
[03/26 03:13:22     64s] ### Creating RouteCongInterface, started
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/26 03:13:22     64s] 
[03/26 03:13:22     64s] #optDebug: {0, 1.000}
[03/26 03:13:22     64s] ### Creating RouteCongInterface, finished
[03/26 03:13:22     64s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:22     64s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:22     64s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:22     64s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:22     64s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:22     64s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:23     64s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:23     64s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:23     64s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:23     64s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:23     64s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:23     64s] AoF 633.6545um
[03/26 03:13:23     64s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 03:13:23     64s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 578.12, Stn-len 0
[03/26 03:13:23     64s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:13:23     64s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3640.5M, EPOCH TIME: 1742973203.004352
[03/26 03:13:23     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     64s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3640.5M, EPOCH TIME: 1742973203.005092
[03/26 03:13:23     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.17
[03/26 03:13:23     64s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:01:04.8/0:14:24.9 (0.1), mem = 3640.5M
[03/26 03:13:23     64s] 
[03/26 03:13:23     64s] =============================================================================================
[03/26 03:13:23     64s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  23.13-s082_1
[03/26 03:13:23     64s] =============================================================================================
[03/26 03:13:23     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:23     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:23     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     64s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:13:23     64s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     64s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     64s] [ DetailPlaceInit        ]      1   0:00:00.0  (   8.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:13:23     64s] [ MISC                   ]          0:00:00.1  (  90.4 % )     0:00:00.1 /  0:00:00.1    1.1
[03/26 03:13:23     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:23     64s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/26 03:13:23     64s] ---------------------------------------------------------------------------------------------
[03/26 03:13:23     64s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/26 03:13:23     64s] End: GigaOpt high fanout net optimization
[03/26 03:13:23     64s] Number of setup views: 1
[03/26 03:13:23     64s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 03:13:23     64s] Deleting Lib Analyzer.
[03/26 03:13:23     64s] Begin: GigaOpt Global Optimization
[03/26 03:13:23     64s] *info: use new DP (enabled)
[03/26 03:13:23     64s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/26 03:13:23     64s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:13:23     64s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:13:23     64s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.8/0:14:24.9 (0.1), mem = 3640.5M
[03/26 03:13:23     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.18
[03/26 03:13:23     64s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 03:13:23     64s] 
[03/26 03:13:23     64s] Creating Lib Analyzer ...
[03/26 03:13:23     64s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:13:23     64s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:13:23     64s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:13:23     64s] 
[03/26 03:13:23     64s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:23     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:05 mem=3640.5M
[03/26 03:13:23     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:05 mem=3640.5M
[03/26 03:13:23     65s] Creating Lib Analyzer, finished. 
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Active Setup views: setup 
[03/26 03:13:23     65s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3640.5M, EPOCH TIME: 1742973203.335376
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:23     65s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:23     65s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3640.5M, EPOCH TIME: 1742973203.345568
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:13:23     65s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:13:23     65s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[03/26 03:13:23     65s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:05 mem=3640.5M
[03/26 03:13:23     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:3640.5M, EPOCH TIME: 1742973203.346211
[03/26 03:13:23     65s] Processing tracks to init pin-track alignment.
[03/26 03:13:23     65s] z: 2, totalTracks: 1
[03/26 03:13:23     65s] z: 4, totalTracks: 1
[03/26 03:13:23     65s] z: 6, totalTracks: 1
[03/26 03:13:23     65s] z: 8, totalTracks: 1
[03/26 03:13:23     65s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:23     65s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3640.5M, EPOCH TIME: 1742973203.347202
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:23     65s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:13:23     65s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3640.5M, EPOCH TIME: 1742973203.357151
[03/26 03:13:23     65s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3640.5M, EPOCH TIME: 1742973203.357176
[03/26 03:13:23     65s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3640.5M, EPOCH TIME: 1742973203.357239
[03/26 03:13:23     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3640.5MB).
[03/26 03:13:23     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3640.5M, EPOCH TIME: 1742973203.357273
[03/26 03:13:23     65s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:13:23     65s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:13:23     65s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=3640.5M
[03/26 03:13:23     65s] ### Creating RouteCongInterface, started
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] #optDebug: {0, 1.000}
[03/26 03:13:23     65s] ### Creating RouteCongInterface, finished
[03/26 03:13:23     65s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:23     65s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:23     65s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] *info: 1 clock net excluded
[03/26 03:13:23     65s] *info: 1 net with fixed/cover wires excluded.
[03/26 03:13:23     65s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3669.6M, EPOCH TIME: 1742973203.398715
[03/26 03:13:23     65s] Found 0 hard placement blockage before merging.
[03/26 03:13:23     65s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3669.6M, EPOCH TIME: 1742973203.398764
[03/26 03:13:23     65s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[03/26 03:13:23     65s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 03:13:23     65s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
[03/26 03:13:23     65s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 03:13:23     65s] |   0.000|   0.000|   69.78%|   0:00:00.0| 3669.6M|     setup|       NA| NA           |
[03/26 03:13:23     65s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3669.6M) ***
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3669.6M) ***
[03/26 03:13:23     65s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:13:23     65s] Bottom Preferred Layer:
[03/26 03:13:23     65s] +---------------+------------+----------+
[03/26 03:13:23     65s] |     Layer     |    CLK     |   Rule   |
[03/26 03:13:23     65s] +---------------+------------+----------+
[03/26 03:13:23     65s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:13:23     65s] +---------------+------------+----------+
[03/26 03:13:23     65s] Via Pillar Rule:
[03/26 03:13:23     65s]     None
[03/26 03:13:23     65s] Finished writing unified metrics of routing constraints.
[03/26 03:13:23     65s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/26 03:13:23     65s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 578.12, Stn-len 0
[03/26 03:13:23     65s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:13:23     65s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3669.6M, EPOCH TIME: 1742973203.444345
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3669.6M, EPOCH TIME: 1742973203.445844
[03/26 03:13:23     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.18
[03/26 03:13:23     65s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:05.2/0:14:25.3 (0.1), mem = 3669.6M
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] =============================================================================================
[03/26 03:13:23     65s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               23.13-s082_1
[03/26 03:13:23     65s] =============================================================================================
[03/26 03:13:23     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:23     65s] ---------------------------------------------------------------------------------------------
[03/26 03:13:23     65s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  63.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:13:23     65s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[03/26 03:13:23     65s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ TransformInit          ]      1   0:00:00.0  (   9.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:13:23     65s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.8
[03/26 03:13:23     65s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ MISC                   ]          0:00:00.1  (  24.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:13:23     65s] ---------------------------------------------------------------------------------------------
[03/26 03:13:23     65s]  GlobalOpt #1 TOTAL                 0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:13:23     65s] ---------------------------------------------------------------------------------------------
[03/26 03:13:23     65s] End: GigaOpt Global Optimization
[03/26 03:13:23     65s] Begin: Collecting metrics
[03/26 03:13:23     65s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     8.069 |    8.069 |           |        0 |       69.78 | 0:00:00  |        3566 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3566 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        3582 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3582 |      |     |
| global_opt              |           |    8.069 |           |        0 |       69.78 | 0:00:00  |        3593 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:13:23     65s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2991.7M, current mem=2987.2M)

[03/26 03:13:23     65s] End: Collecting metrics
[03/26 03:13:23     65s] *** Timing Is met
[03/26 03:13:23     65s] *** Check timing (0:00:00.0)
[03/26 03:13:23     65s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 03:13:23     65s] Deleting Lib Analyzer.
[03/26 03:13:23     65s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[03/26 03:13:23     65s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:13:23     65s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:13:23     65s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=3592.6M
[03/26 03:13:23     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=3592.6M
[03/26 03:13:23     65s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/26 03:13:23     65s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3592.6M, EPOCH TIME: 1742973203.501339
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:23     65s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:23     65s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3592.6M, EPOCH TIME: 1742973203.512395
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3650.7M, EPOCH TIME: 1742973203.514600
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:23     65s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:23     65s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3650.7M, EPOCH TIME: 1742973203.524903
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:13:23     65s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:13:23     65s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:13:23     65s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:05 mem=3650.7M
[03/26 03:13:23     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:3650.7M, EPOCH TIME: 1742973203.525394
[03/26 03:13:23     65s] Processing tracks to init pin-track alignment.
[03/26 03:13:23     65s] z: 2, totalTracks: 1
[03/26 03:13:23     65s] z: 4, totalTracks: 1
[03/26 03:13:23     65s] z: 6, totalTracks: 1
[03/26 03:13:23     65s] z: 8, totalTracks: 1
[03/26 03:13:23     65s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:23     65s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3650.7M, EPOCH TIME: 1742973203.526298
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:23     65s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:13:23     65s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3650.7M, EPOCH TIME: 1742973203.536535
[03/26 03:13:23     65s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3650.7M, EPOCH TIME: 1742973203.536559
[03/26 03:13:23     65s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3650.7M, EPOCH TIME: 1742973203.536580
[03/26 03:13:23     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3650.7MB).
[03/26 03:13:23     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3650.7M, EPOCH TIME: 1742973203.536614
[03/26 03:13:23     65s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:13:23     65s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:13:23     65s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=3650.7M
[03/26 03:13:23     65s] Begin: Area Reclaim Optimization
[03/26 03:13:23     65s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:05.3/0:14:25.4 (0.1), mem = 3650.7M
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Creating Lib Analyzer ...
[03/26 03:13:23     65s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:13:23     65s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:13:23     65s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:23     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=3652.7M
[03/26 03:13:23     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=3652.7M
[03/26 03:13:23     65s] Creating Lib Analyzer, finished. 
[03/26 03:13:23     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.19
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Active Setup views: setup 
[03/26 03:13:23     65s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34
[03/26 03:13:23     65s] ### Creating RouteCongInterface, started
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] #optDebug: {0, 1.000}
[03/26 03:13:23     65s] ### Creating RouteCongInterface, finished
[03/26 03:13:23     65s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:23     65s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:23     65s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:23     65s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3652.7M, EPOCH TIME: 1742973203.843026
[03/26 03:13:23     65s] Found 0 hard placement blockage before merging.
[03/26 03:13:23     65s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3652.7M, EPOCH TIME: 1742973203.843068
[03/26 03:13:23     65s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 69.78
[03/26 03:13:23     65s] +---------+---------+--------+--------+------------+--------+
[03/26 03:13:23     65s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/26 03:13:23     65s] +---------+---------+--------+--------+------------+--------+
[03/26 03:13:23     65s] |   69.78%|        -|   0.100|   0.000|   0:00:00.0| 3652.7M|
[03/26 03:13:23     65s] |   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3653.7M|
[03/26 03:13:23     65s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:13:23     65s] |   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3653.7M|
[03/26 03:13:23     65s] |   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3653.7M|
[03/26 03:13:23     65s] |   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3653.7M|
[03/26 03:13:23     65s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:13:23     65s] |   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3653.7M|
[03/26 03:13:23     65s] +---------+---------+--------+--------+------------+--------+
[03/26 03:13:23     65s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 69.78
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/26 03:13:23     65s] --------------------------------------------------------------
[03/26 03:13:23     65s] |                                   | Total     | Sequential |
[03/26 03:13:23     65s] --------------------------------------------------------------
[03/26 03:13:23     65s] | Num insts resized                 |       0  |       0    |
[03/26 03:13:23     65s] | Num insts undone                  |       0  |       0    |
[03/26 03:13:23     65s] | Num insts Downsized               |       0  |       0    |
[03/26 03:13:23     65s] | Num insts Samesized               |       0  |       0    |
[03/26 03:13:23     65s] | Num insts Upsized                 |       0  |       0    |
[03/26 03:13:23     65s] | Num multiple commits+uncommits    |       0  |       -    |
[03/26 03:13:23     65s] --------------------------------------------------------------
[03/26 03:13:23     65s] Bottom Preferred Layer:
[03/26 03:13:23     65s] +---------------+------------+----------+
[03/26 03:13:23     65s] |     Layer     |    CLK     |   Rule   |
[03/26 03:13:23     65s] +---------------+------------+----------+
[03/26 03:13:23     65s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:13:23     65s] +---------------+------------+----------+
[03/26 03:13:23     65s] Via Pillar Rule:
[03/26 03:13:23     65s]     None
[03/26 03:13:23     65s] Finished writing unified metrics of routing constraints.
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/26 03:13:23     65s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[03/26 03:13:23     65s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:13:23     65s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34
[03/26 03:13:23     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.19
[03/26 03:13:23     65s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:05.6/0:14:25.7 (0.1), mem = 3653.7M
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] =============================================================================================
[03/26 03:13:23     65s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 23.13-s082_1
[03/26 03:13:23     65s] =============================================================================================
[03/26 03:13:23     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:23     65s] ---------------------------------------------------------------------------------------------
[03/26 03:13:23     65s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  84.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:13:23     65s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ OptGetWeight           ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ OptEval                ]     27   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ OptCommit              ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:23     65s] [ MISC                   ]          0:00:00.0  (  13.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:13:23     65s] ---------------------------------------------------------------------------------------------
[03/26 03:13:23     65s]  AreaOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:13:23     65s] ---------------------------------------------------------------------------------------------
[03/26 03:13:23     65s] Executing incremental physical updates
[03/26 03:13:23     65s] Executing incremental physical updates
[03/26 03:13:23     65s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:13:23     65s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3653.7M, EPOCH TIME: 1742973203.849879
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3653.7M, EPOCH TIME: 1742973203.850474
[03/26 03:13:23     65s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3595.74M, totSessionCpu=0:01:06).
[03/26 03:13:23     65s] Begin: Collecting metrics
[03/26 03:13:23     65s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     8.069 |    8.069 |           |        0 |       69.78 | 0:00:00  |        3566 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3566 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        3582 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3582 |      |     |
| global_opt              |           |    8.069 |           |        0 |       69.78 | 0:00:00  |        3593 |      |     |
| area_reclaiming         |     8.069 |    8.069 |         0 |        0 |       69.78 | 0:00:00  |        3596 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:13:23     65s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2989.6M, current mem=2989.6M)

[03/26 03:13:23     65s] End: Collecting metrics
[03/26 03:13:23     65s] Deleting Lib Analyzer.
[03/26 03:13:23     65s] **INFO: Flow update: Design timing is met.
[03/26 03:13:23     65s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 03:13:23     65s] **INFO: Flow update: Design timing is met.
[03/26 03:13:23     65s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[03/26 03:13:23     65s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:13:23     65s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:13:23     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=3591.7M
[03/26 03:13:23     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=3591.7M
[03/26 03:13:23     65s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3649.9M, EPOCH TIME: 1742973203.932837
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:23     65s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:23     65s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3649.9M, EPOCH TIME: 1742973203.943071
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:13:23     65s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:13:23     65s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:13:23     65s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:06 mem=3649.9M
[03/26 03:13:23     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:3649.9M, EPOCH TIME: 1742973203.943673
[03/26 03:13:23     65s] Processing tracks to init pin-track alignment.
[03/26 03:13:23     65s] z: 2, totalTracks: 1
[03/26 03:13:23     65s] z: 4, totalTracks: 1
[03/26 03:13:23     65s] z: 6, totalTracks: 1
[03/26 03:13:23     65s] z: 8, totalTracks: 1
[03/26 03:13:23     65s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:23     65s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3649.9M, EPOCH TIME: 1742973203.944770
[03/26 03:13:23     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:23     65s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:13:23     65s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3649.9M, EPOCH TIME: 1742973203.954797
[03/26 03:13:23     65s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3649.9M, EPOCH TIME: 1742973203.954819
[03/26 03:13:23     65s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3649.9M, EPOCH TIME: 1742973203.954886
[03/26 03:13:23     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3649.9MB).
[03/26 03:13:23     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3649.9M, EPOCH TIME: 1742973203.954923
[03/26 03:13:23     65s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:13:23     65s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:13:23     65s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=3649.9M
[03/26 03:13:23     65s] Begin: Area Reclaim Optimization
[03/26 03:13:23     65s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:05.7/0:14:25.8 (0.1), mem = 3649.9M
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] Creating Lib Analyzer ...
[03/26 03:13:23     65s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 03:13:23     65s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 03:13:23     65s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 03:13:23     65s] 
[03/26 03:13:23     65s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:24     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=3653.9M
[03/26 03:13:24     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=3653.9M
[03/26 03:13:24     66s] Creating Lib Analyzer, finished. 
[03/26 03:13:24     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.20
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Active Setup views: setup 
[03/26 03:13:24     66s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34
[03/26 03:13:24     66s] ### Creating RouteCongInterface, started
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] #optDebug: {0, 1.000}
[03/26 03:13:24     66s] ### Creating RouteCongInterface, finished
[03/26 03:13:24     66s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:24     66s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:24     66s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3653.9M, EPOCH TIME: 1742973204.275921
[03/26 03:13:24     66s] Found 0 hard placement blockage before merging.
[03/26 03:13:24     66s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3653.9M, EPOCH TIME: 1742973204.275962
[03/26 03:13:24     66s] Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 69.78
[03/26 03:13:24     66s] +---------+---------+--------+--------+------------+--------+
[03/26 03:13:24     66s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/26 03:13:24     66s] +---------+---------+--------+--------+------------+--------+
[03/26 03:13:24     66s] |   69.78%|        -|   0.078|   0.000|   0:00:00.0| 3653.9M|
[03/26 03:13:24     66s] |   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3653.9M|
[03/26 03:13:24     66s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:13:24     66s] |   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3653.9M|
[03/26 03:13:24     66s] |   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3653.9M|
[03/26 03:13:24     66s] |   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3653.9M|
[03/26 03:13:24     66s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[03/26 03:13:24     66s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[03/26 03:13:24     66s] |   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3653.9M|
[03/26 03:13:24     66s] +---------+---------+--------+--------+------------+--------+
[03/26 03:13:24     66s] Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 69.78
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/26 03:13:24     66s] --------------------------------------------------------------
[03/26 03:13:24     66s] |                                   | Total     | Sequential |
[03/26 03:13:24     66s] --------------------------------------------------------------
[03/26 03:13:24     66s] | Num insts resized                 |       0  |       0    |
[03/26 03:13:24     66s] | Num insts undone                  |       0  |       0    |
[03/26 03:13:24     66s] | Num insts Downsized               |       0  |       0    |
[03/26 03:13:24     66s] | Num insts Samesized               |       0  |       0    |
[03/26 03:13:24     66s] | Num insts Upsized                 |       0  |       0    |
[03/26 03:13:24     66s] | Num multiple commits+uncommits    |       0  |       -    |
[03/26 03:13:24     66s] --------------------------------------------------------------
[03/26 03:13:24     66s] Bottom Preferred Layer:
[03/26 03:13:24     66s] +---------------+------------+----------+
[03/26 03:13:24     66s] |     Layer     |    CLK     |   Rule   |
[03/26 03:13:24     66s] +---------------+------------+----------+
[03/26 03:13:24     66s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:13:24     66s] +---------------+------------+----------+
[03/26 03:13:24     66s] Via Pillar Rule:
[03/26 03:13:24     66s]     None
[03/26 03:13:24     66s] Finished writing unified metrics of routing constraints.
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/26 03:13:24     66s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
[03/26 03:13:24     66s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3653.9M, EPOCH TIME: 1742973204.282204
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3653.9M, EPOCH TIME: 1742973204.282833
[03/26 03:13:24     66s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3653.9M, EPOCH TIME: 1742973204.283310
[03/26 03:13:24     66s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3653.9M, EPOCH TIME: 1742973204.283338
[03/26 03:13:24     66s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3653.9M, EPOCH TIME: 1742973204.284419
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:24     66s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:24     66s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.011, REAL:0.011, MEM:3653.9M, EPOCH TIME: 1742973204.294983
[03/26 03:13:24     66s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3653.9M, EPOCH TIME: 1742973204.295018
[03/26 03:13:24     66s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3653.9M, EPOCH TIME: 1742973204.295055
[03/26 03:13:24     66s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3653.9M, EPOCH TIME: 1742973204.295075
[03/26 03:13:24     66s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:3653.9M, EPOCH TIME: 1742973204.295108
[03/26 03:13:24     66s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3653.9M, EPOCH TIME: 1742973204.295140
[03/26 03:13:24     66s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3653.9M, EPOCH TIME: 1742973204.295152
[03/26 03:13:24     66s] TDRefine: refinePlace mode is spiral
[03/26 03:13:24     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.13
[03/26 03:13:24     66s] OPERPROF: Starting Refine-Place at level 1, MEM:3653.9M, EPOCH TIME: 1742973204.295186
[03/26 03:13:24     66s] *** Starting refinePlace (0:01:06 mem=3653.9M) ***
[03/26 03:13:24     66s] Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:24     66s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:24     66s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:24     66s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3653.9M, EPOCH TIME: 1742973204.295372
[03/26 03:13:24     66s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3653.9M, EPOCH TIME: 1742973204.295394
[03/26 03:13:24     66s] Set min layer with default ( 2 )
[03/26 03:13:24     66s] Set max layer with default ( 127 )
[03/26 03:13:24     66s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:24     66s] Min route layer (adjusted) = 2
[03/26 03:13:24     66s] Max route layer (adjusted) = 11
[03/26 03:13:24     66s] Set min layer with default ( 2 )
[03/26 03:13:24     66s] Set max layer with default ( 127 )
[03/26 03:13:24     66s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:24     66s] Min route layer (adjusted) = 2
[03/26 03:13:24     66s] Max route layer (adjusted) = 11
[03/26 03:13:24     66s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3653.9M, EPOCH TIME: 1742973204.297386
[03/26 03:13:24     66s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3653.9M, EPOCH TIME: 1742973204.297418
[03/26 03:13:24     66s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3653.9M, EPOCH TIME: 1742973204.297431
[03/26 03:13:24     66s] Starting refinePlace ...
[03/26 03:13:24     66s] Set min layer with default ( 2 )
[03/26 03:13:24     66s] Set max layer with default ( 127 )
[03/26 03:13:24     66s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:24     66s] Min route layer (adjusted) = 2
[03/26 03:13:24     66s] Max route layer (adjusted) = 11
[03/26 03:13:24     66s] One DDP V2 for no tweak run.
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s]  Info: 0 filler has been deleted!
[03/26 03:13:24     66s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:13:24     66s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:24     66s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:24     66s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3637.9MB) @(0:01:06 - 0:01:06).
[03/26 03:13:24     66s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:24     66s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:24     66s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3637.9MB
[03/26 03:13:24     66s] Statistics of distance of Instance movement in refine placement:
[03/26 03:13:24     66s]   maximum (X+Y) =         0.00 um
[03/26 03:13:24     66s]   mean    (X+Y) =         0.00 um
[03/26 03:13:24     66s] Summary Report:
[03/26 03:13:24     66s] Instances move: 0 (out of 34 movable)
[03/26 03:13:24     66s] Instances flipped: 0
[03/26 03:13:24     66s] Mean displacement: 0.00 um
[03/26 03:13:24     66s] Max displacement: 0.00 um 
[03/26 03:13:24     66s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:13:24     66s] Total instances moved : 0
[03/26 03:13:24     66s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.006, REAL:0.005, MEM:3637.9M, EPOCH TIME: 1742973204.302655
[03/26 03:13:24     66s] Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
[03/26 03:13:24     66s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3637.9MB
[03/26 03:13:24     66s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3637.9MB) @(0:01:06 - 0:01:06).
[03/26 03:13:24     66s] *** Finished refinePlace (0:01:06 mem=3637.9M) ***
[03/26 03:13:24     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.13
[03/26 03:13:24     66s] OPERPROF: Finished Refine-Place at level 1, CPU:0.009, REAL:0.008, MEM:3637.9M, EPOCH TIME: 1742973204.302761
[03/26 03:13:24     66s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3637.9M, EPOCH TIME: 1742973204.302872
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3637.9M, EPOCH TIME: 1742973204.303515
[03/26 03:13:24     66s] *** maximum move = 0.00 um ***
[03/26 03:13:24     66s] *** Finished re-routing un-routed nets (3637.9M) ***
[03/26 03:13:24     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:3657.0M, EPOCH TIME: 1742973204.306694
[03/26 03:13:24     66s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3657.0M, EPOCH TIME: 1742973204.308209
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:24     66s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:24     66s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3657.0M, EPOCH TIME: 1742973204.318658
[03/26 03:13:24     66s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3657.0M, EPOCH TIME: 1742973204.318684
[03/26 03:13:24     66s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3657.0M, EPOCH TIME: 1742973204.318715
[03/26 03:13:24     66s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3657.0M, EPOCH TIME: 1742973204.318731
[03/26 03:13:24     66s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3657.0M, EPOCH TIME: 1742973204.318760
[03/26 03:13:24     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3657.0M, EPOCH TIME: 1742973204.318788
[03/26 03:13:24     66s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3657.0M) ***
[03/26 03:13:24     66s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:13:24     66s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34
[03/26 03:13:24     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.20
[03/26 03:13:24     66s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:06.1/0:14:26.2 (0.1), mem = 3657.0M
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] =============================================================================================
[03/26 03:13:24     66s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 23.13-s082_1
[03/26 03:13:24     66s] =============================================================================================
[03/26 03:13:24     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  74.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 03:13:24     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ OptGetWeight           ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ OptEval                ]     27   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ OptCommit              ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ RefinePlace            ]      1   0:00:00.0  (  10.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:13:24     66s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ MISC                   ]          0:00:00.0  (  13.5 % )     0:00:00.0 /  0:00:00.1    1.2
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s]  AreaOpt #2 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:13:24     66s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3657.0M, EPOCH TIME: 1742973204.320173
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3657.0M, EPOCH TIME: 1742973204.320741
[03/26 03:13:24     66s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3579.99M, totSessionCpu=0:01:06).
[03/26 03:13:24     66s] Begin: Collecting metrics
[03/26 03:13:24     66s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     8.069 |    8.069 |           |        0 |       69.78 | 0:00:00  |        3566 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3566 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        3582 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3582 |      |     |
| global_opt              |           |    8.069 |           |        0 |       69.78 | 0:00:00  |        3593 |      |     |
| area_reclaiming         |     8.069 |    8.069 |         0 |        0 |       69.78 | 0:00:00  |        3596 |      |     |
| area_reclaiming_2       |     8.069 |    8.069 |         0 |        0 |       69.78 | 0:00:01  |        3580 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:13:24     66s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2989.6M, current mem=2989.5M)

[03/26 03:13:24     66s] End: Collecting metrics
[03/26 03:13:24     66s] *** LocalWireReclaim #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:06.2/0:14:26.3 (0.1), mem = 3580.0M
[03/26 03:13:24     66s] Starting local wire reclaim
[03/26 03:13:24     66s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3580.0M, EPOCH TIME: 1742973204.390697
[03/26 03:13:24     66s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3580.0M, EPOCH TIME: 1742973204.390735
[03/26 03:13:24     66s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3580.0M, EPOCH TIME: 1742973204.390754
[03/26 03:13:24     66s] Processing tracks to init pin-track alignment.
[03/26 03:13:24     66s] z: 2, totalTracks: 1
[03/26 03:13:24     66s] z: 4, totalTracks: 1
[03/26 03:13:24     66s] z: 6, totalTracks: 1
[03/26 03:13:24     66s] z: 8, totalTracks: 1
[03/26 03:13:24     66s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:24     66s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3580.0M, EPOCH TIME: 1742973204.391979
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:24     66s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:13:24     66s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.010, REAL:0.010, MEM:3580.0M, EPOCH TIME: 1742973204.402316
[03/26 03:13:24     66s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3580.0M, EPOCH TIME: 1742973204.402347
[03/26 03:13:24     66s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3580.0M, EPOCH TIME: 1742973204.402381
[03/26 03:13:24     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3580.0MB).
[03/26 03:13:24     66s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:3580.0M, EPOCH TIME: 1742973204.402417
[03/26 03:13:24     66s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.012, MEM:3580.0M, EPOCH TIME: 1742973204.402427
[03/26 03:13:24     66s] TDRefine: refinePlace mode is spiral
[03/26 03:13:24     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.52050.14
[03/26 03:13:24     66s] OPERPROF:   Starting Refine-Place at level 2, MEM:3580.0M, EPOCH TIME: 1742973204.402467
[03/26 03:13:24     66s] *** Starting refinePlace (0:01:06 mem=3580.0M) ***
[03/26 03:13:24     66s] Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:24     66s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:24     66s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3580.0M, EPOCH TIME: 1742973204.402631
[03/26 03:13:24     66s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3580.0M, EPOCH TIME: 1742973204.402655
[03/26 03:13:24     66s] Set min layer with default ( 2 )
[03/26 03:13:24     66s] Set max layer with default ( 127 )
[03/26 03:13:24     66s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:24     66s] Min route layer (adjusted) = 2
[03/26 03:13:24     66s] Max route layer (adjusted) = 11
[03/26 03:13:24     66s] Set min layer with default ( 2 )
[03/26 03:13:24     66s] Set max layer with default ( 127 )
[03/26 03:13:24     66s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:24     66s] Min route layer (adjusted) = 2
[03/26 03:13:24     66s] Max route layer (adjusted) = 11
[03/26 03:13:24     66s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3580.0M, EPOCH TIME: 1742973204.404700
[03/26 03:13:24     66s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3580.0M, EPOCH TIME: 1742973204.404732
[03/26 03:13:24     66s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3580.0M, EPOCH TIME: 1742973204.404745
[03/26 03:13:24     66s] Starting refinePlace ...
[03/26 03:13:24     66s] Set min layer with default ( 2 )
[03/26 03:13:24     66s] Set max layer with default ( 127 )
[03/26 03:13:24     66s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:24     66s] Min route layer (adjusted) = 2
[03/26 03:13:24     66s] Max route layer (adjusted) = 11
[03/26 03:13:24     66s] One DDP V2 for no tweak run.
[03/26 03:13:24     66s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3580.0M, EPOCH TIME: 1742973204.405506
[03/26 03:13:24     66s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:3580.0M, EPOCH TIME: 1742973204.405678
[03/26 03:13:24     66s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:3580.0M, EPOCH TIME: 1742973204.405696
[03/26 03:13:24     66s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:3580.0M, EPOCH TIME: 1742973204.405705
[03/26 03:13:24     66s] MP Top (34): mp=1.050. U=0.698.
[03/26 03:13:24     66s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.000, REAL:0.000, MEM:3580.0M, EPOCH TIME: 1742973204.405742
[03/26 03:13:24     66s] [Pin padding] pin density ratio 0.45
[03/26 03:13:24     66s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:3580.0M, EPOCH TIME: 1742973204.405758
[03/26 03:13:24     66s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:3580.0M, EPOCH TIME: 1742973204.405768
[03/26 03:13:24     66s] OPERPROF:             Starting InitSKP at level 7, MEM:3580.0M, EPOCH TIME: 1742973204.405855
[03/26 03:13:24     66s] no activity file in design. spp won't run.
[03/26 03:13:24     66s] no activity file in design. spp won't run.
[03/26 03:13:24     66s] **WARN: [IO pin not placed] cout
[03/26 03:13:24     66s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 1 / 26 = 3.85%
[03/26 03:13:24     66s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[03/26 03:13:24     66s] OPERPROF:             Finished InitSKP at level 7, CPU:0.002, REAL:0.002, MEM:3596.0M, EPOCH TIME: 1742973204.407770
[03/26 03:13:24     66s] Timing cost in AAE based: 2.0797348223495646
[03/26 03:13:24     66s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.002, REAL:0.002, MEM:3596.0M, EPOCH TIME: 1742973204.407940
[03/26 03:13:24     66s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.002, REAL:0.002, MEM:3596.0M, EPOCH TIME: 1742973204.407955
[03/26 03:13:24     66s] SKP cleared!
[03/26 03:13:24     66s] AAE Timing clean up.
[03/26 03:13:24     66s] Tweakage: fix icg 1, fix clk 0.
[03/26 03:13:24     66s] Tweakage: density cost 1, scale 0.4.
[03/26 03:13:24     66s] Tweakage: activity cost 0, scale 1.0.
[03/26 03:13:24     66s] Tweakage: timing cost on, scale 1.0.
[03/26 03:13:24     66s] Tweakage: congestion cost on, scale 1.0.
[03/26 03:13:24     66s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3596.0M, EPOCH TIME: 1742973204.407996
[03/26 03:13:24     66s] Cut to 0 partitions.
[03/26 03:13:24     66s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:3596.0M, EPOCH TIME: 1742973204.408404
[03/26 03:13:24     66s] Tweakage swap 0 pairs.
[03/26 03:13:24     66s] Tweakage swap 0 pairs.
[03/26 03:13:24     66s] Tweakage swap 0 pairs.
[03/26 03:13:24     66s] Tweakage swap 1 pairs.
[03/26 03:13:24     66s] Tweakage swap 0 pairs.
[03/26 03:13:24     66s] Tweakage swap 0 pairs.
[03/26 03:13:24     66s] Tweakage swap 0 pairs.
[03/26 03:13:24     66s] Tweakage swap 0 pairs.
[03/26 03:13:24     66s] Tweakage swap 0 pairs.
[03/26 03:13:24     66s] Tweakage swap 0 pairs.
[03/26 03:13:24     66s] Tweakage swap 0 pairs.
[03/26 03:13:24     66s] Tweakage swap 0 pairs.
[03/26 03:13:24     66s] Cleanup congestion map
[03/26 03:13:24     66s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[03/26 03:13:24     66s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[03/26 03:13:24     66s] High layer ICDP is OFF.
[03/26 03:13:24     66s] icdpInitRowCol for adder: nrRow 2 -> 2, nrCol 2 -> 2
[03/26 03:13:24     66s] Starting Early Global Route supply map. mem = 3596.0M
[03/26 03:13:24     66s] (I)      Initializing eGR engine (regular)
[03/26 03:13:24     66s] Set min layer with default ( 2 )
[03/26 03:13:24     66s] Set max layer with default ( 127 )
[03/26 03:13:24     66s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:24     66s] Min route layer (adjusted) = 2
[03/26 03:13:24     66s] Max route layer (adjusted) = 11
[03/26 03:13:24     66s] (I)      clean place blk overflow:
[03/26 03:13:24     66s] (I)      H : enabled 1.00 0
[03/26 03:13:24     66s] (I)      V : enabled 1.00 0
[03/26 03:13:24     66s] (I)      Initializing eGR engine (regular)
[03/26 03:13:24     66s] Set min layer with default ( 2 )
[03/26 03:13:24     66s] Set max layer with default ( 127 )
[03/26 03:13:24     66s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:24     66s] Min route layer (adjusted) = 2
[03/26 03:13:24     66s] Max route layer (adjusted) = 11
[03/26 03:13:24     66s] (I)      clean place blk overflow:
[03/26 03:13:24     66s] (I)      H : enabled 1.00 0
[03/26 03:13:24     66s] (I)      V : enabled 1.00 0
[03/26 03:13:24     66s] (I)      Started Early Global Route kernel ( Curr Mem: 3.49 MB )
[03/26 03:13:24     66s] (I)      Running eGR Regular flow
[03/26 03:13:24     66s] (I)      # wire layers (front) : 12
[03/26 03:13:24     66s] (I)      # wire layers (back)  : 0
[03/26 03:13:24     66s] (I)      min wire layer : 1
[03/26 03:13:24     66s] (I)      max wire layer : 11
[03/26 03:13:24     66s] (I)      # cut layers (front) : 11
[03/26 03:13:24     66s] (I)      # cut layers (back)  : 0
[03/26 03:13:24     66s] (I)      min cut layer : 1
[03/26 03:13:24     66s] (I)      max cut layer : 10
[03/26 03:13:24     66s] (I)      ================================ Layers ================================
[03/26 03:13:24     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:24     66s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 03:13:24     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:24     66s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 03:13:24     66s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:24     66s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:24     66s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:24     66s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:24     66s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:24     66s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:24     66s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 03:13:24     66s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 03:13:24     66s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 03:13:24     66s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 03:13:24     66s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 03:13:24     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:24     66s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 03:13:24     66s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 03:13:24     66s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 03:13:24     66s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 03:13:24     66s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 03:13:24     66s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 03:13:24     66s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 03:13:24     66s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 03:13:24     66s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 03:13:24     66s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 03:13:24     66s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 03:13:24     66s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 03:13:24     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 03:13:24     66s] Finished Early Global Route supply map. mem = 3596.0M
[03/26 03:13:24     66s] icdp deduct supply (H , V) = 20 , 20
[03/26 03:13:24     66s] icdp demand smooth ratio : 0.712503
[03/26 03:13:24     66s] Cleanup congestion map
[03/26 03:13:24     66s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[03/26 03:13:24     66s] Cleanup congestion map
[03/26 03:13:24     66s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[03/26 03:13:24     66s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[03/26 03:13:24     66s] High layer ICDP is OFF.
[03/26 03:13:24     66s] icdpInitRowCol for adder: nrRow 2 -> 2, nrCol 2 -> 2
[03/26 03:13:24     66s] icdp deduct supply (H , V) = 20 , 20
[03/26 03:13:24     66s] icdp demand smooth ratio : 0.712503
[03/26 03:13:24     66s] Cleanup congestion map
[03/26 03:13:24     66s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[03/26 03:13:24     66s] Cleanup congestion map
[03/26 03:13:24     66s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[03/26 03:13:24     66s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[03/26 03:13:24     66s] High layer ICDP is OFF.
[03/26 03:13:24     66s] icdpInitRowCol for adder: nrRow 2 -> 2, nrCol 2 -> 2
[03/26 03:13:24     66s] icdp deduct supply (H , V) = 20 , 20
[03/26 03:13:24     66s] icdp demand smooth ratio : 0.712503
[03/26 03:13:24     66s] Cleanup congestion map
[03/26 03:13:24     66s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[03/26 03:13:24     66s] Cleanup congestion map
[03/26 03:13:24     66s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[03/26 03:13:24     66s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[03/26 03:13:24     66s] High layer ICDP is OFF.
[03/26 03:13:24     66s] icdpInitRowCol for adder: nrRow 2 -> 2, nrCol 2 -> 2
[03/26 03:13:24     66s] icdp deduct supply (H , V) = 20 , 20
[03/26 03:13:24     66s] icdp demand smooth ratio : 0.712503
[03/26 03:13:24     66s] Cleanup congestion map
[03/26 03:13:24     66s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[03/26 03:13:24     66s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:0.008, REAL:0.008, MEM:3596.0M, EPOCH TIME: 1742973204.416815
[03/26 03:13:24     66s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.009, REAL:0.009, MEM:3596.0M, EPOCH TIME: 1742973204.416839
[03/26 03:13:24     66s] Cleanup congestion map
[03/26 03:13:24     66s] Call icdpEval cleanup ...
[03/26 03:13:24     66s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.011, REAL:0.011, MEM:3596.0M, EPOCH TIME: 1742973204.416884
[03/26 03:13:24     66s] Move report: Congestion aware Tweak moves 8 insts, mean move: 2.18 um, max move: 3.71 um 
[03/26 03:13:24     66s] 	Max move on inst (g747__8428): (14.40, 13.68) --> (12.40, 15.39)
[03/26 03:13:24     66s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3596.0mb) @(0:01:06 - 0:01:06).
[03/26 03:13:24     66s] Cleanup congestion map
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s]  === Spiral for Logical I: (movable: 34) ===
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s]  Info: 0 filler has been deleted!
[03/26 03:13:24     66s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 03:13:24     66s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:24     66s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 03:13:24     66s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3564.0MB) @(0:01:06 - 0:01:06).
[03/26 03:13:24     66s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 03:13:24     66s] Move report: Detail placement moves 8 insts, mean move: 2.18 um, max move: 3.71 um 
[03/26 03:13:24     66s] 	Max move on inst (g747__8428): (14.40, 13.68) --> (12.40, 15.39)
[03/26 03:13:24     66s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3564.0MB
[03/26 03:13:24     66s] Statistics of distance of Instance movement in refine placement:
[03/26 03:13:24     66s]   maximum (X+Y) =         3.71 um
[03/26 03:13:24     66s]   inst (g747__8428) with max move: (14.4, 13.68) -> (12.4, 15.39)
[03/26 03:13:24     66s]   mean    (X+Y) =         2.18 um
[03/26 03:13:24     66s] Summary Report:
[03/26 03:13:24     66s] Instances move: 8 (out of 34 movable)
[03/26 03:13:24     66s] Instances flipped: 0
[03/26 03:13:24     66s] Mean displacement: 2.18 um
[03/26 03:13:24     66s] Max displacement: 3.71 um (Instance: g747__8428) (14.4, 13.68) -> (12.4, 15.39)
[03/26 03:13:24     66s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
[03/26 03:13:24     66s] 	Violation at original loc: Overlapping with other instance
[03/26 03:13:24     66s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 03:13:24     66s] Total instances moved : 8
[03/26 03:13:24     66s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.018, REAL:0.017, MEM:3564.0M, EPOCH TIME: 1742973204.421563
[03/26 03:13:24     66s] Total net bbox length = 5.262e+02 (2.604e+02 2.659e+02) (ext = 2.972e+02)
[03/26 03:13:24     66s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3564.0MB
[03/26 03:13:24     66s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3564.0MB) @(0:01:06 - 0:01:06).
[03/26 03:13:24     66s] *** Finished refinePlace (0:01:06 mem=3564.0M) ***
[03/26 03:13:24     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.52050.14
[03/26 03:13:24     66s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.020, REAL:0.019, MEM:3564.0M, EPOCH TIME: 1742973204.421669
[03/26 03:13:24     66s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3564.0M, EPOCH TIME: 1742973204.421691
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3564.0M, EPOCH TIME: 1742973204.422344
[03/26 03:13:24     66s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.033, REAL:0.032, MEM:3564.0M, EPOCH TIME: 1742973204.422371
[03/26 03:13:24     66s] *** LocalWireReclaim #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:01:06.2/0:14:26.3 (0.1), mem = 3564.0M
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] =============================================================================================
[03/26 03:13:24     66s]  Step TAT Report : LocalWireReclaim #1 / ccopt_design #1                        23.13-s082_1
[03/26 03:13:24     66s] =============================================================================================
[03/26 03:13:24     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s] [ RefinePlace            ]      1   0:00:00.0  (  52.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:13:24     66s] [ DetailPlaceInit        ]      1   0:00:00.0  (  32.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:13:24     66s] [ TimingUpdate           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ MISC                   ]          0:00:00.0  (  14.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s]  LocalWireReclaim #1 TOTAL          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s] Begin: Collecting metrics
[03/26 03:13:24     66s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     8.069 |    8.069 |           |        0 |       69.78 | 0:00:00  |        3566 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3566 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        3582 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3582 |      |     |
| global_opt              |           |    8.069 |           |        0 |       69.78 | 0:00:00  |        3593 |      |     |
| area_reclaiming         |     8.069 |    8.069 |         0 |        0 |       69.78 | 0:00:00  |        3596 |      |     |
| area_reclaiming_2       |     8.069 |    8.069 |         0 |        0 |       69.78 | 0:00:01  |        3580 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:00  |        3564 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:13:24     66s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2989.5M, current mem=2989.3M)

[03/26 03:13:24     66s] End: Collecting metrics
[03/26 03:13:24     66s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:13:24     66s] #################################################################################
[03/26 03:13:24     66s] # Design Stage: PreRoute
[03/26 03:13:24     66s] # Design Name: adder
[03/26 03:13:24     66s] # Design Mode: 90nm
[03/26 03:13:24     66s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:13:24     66s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:13:24     66s] # Signoff Settings: SI Off 
[03/26 03:13:24     66s] #################################################################################
[03/26 03:13:24     66s] Calculate delays in BcWc mode...
[03/26 03:13:24     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 3557.5M, InitMEM = 3557.5M)
[03/26 03:13:24     66s] Start delay calculation (fullDC) (1 T). (MEM=2985.88)
[03/26 03:13:24     66s] End AAE Lib Interpolated Model. (MEM=2995.214844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:24     66s] Total number of fetched objects 58
[03/26 03:13:24     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:24     66s] End delay calculation. (MEM=2996.62 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:13:24     66s] End delay calculation (fullDC). (MEM=2996.62 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:13:24     66s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3626.7M) ***
[03/26 03:13:24     66s] eGR doReRoute: optGuide
[03/26 03:13:24     66s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3642.7M, EPOCH TIME: 1742973204.580213
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] Cell adder LLGs are deleted
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3642.7M, EPOCH TIME: 1742973204.580274
[03/26 03:13:24     66s] {MMLU 0 1 58}
[03/26 03:13:24     66s] [oiLAM] Zs 11, 12
[03/26 03:13:24     66s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=3642.7M
[03/26 03:13:24     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=3642.7M
[03/26 03:13:24     66s] Running pre-eGR process
[03/26 03:13:24     66s] Set min layer with default ( 2 )
[03/26 03:13:24     66s] Set max layer with default ( 127 )
[03/26 03:13:24     66s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:24     66s] Min route layer (adjusted) = 2
[03/26 03:13:24     66s] Max route layer (adjusted) = 11
[03/26 03:13:24     66s] Set min layer with default ( 2 )
[03/26 03:13:24     66s] Set max layer with default ( 127 )
[03/26 03:13:24     66s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 03:13:24     66s] Min route layer (adjusted) = 2
[03/26 03:13:24     66s] Max route layer (adjusted) = 11
[03/26 03:13:24     66s] (I)      Started Import and model ( Curr Mem: 3.48 MB )
[03/26 03:13:24     66s] (I)      == Non-default Options ==
[03/26 03:13:24     66s] (I)      Maximum routing layer                              : 11
[03/26 03:13:24     66s] (I)      Top routing layer                                  : 11
[03/26 03:13:24     66s] (I)      Number of threads                                  : 1
[03/26 03:13:24     66s] (I)      Route tie net to shape                             : auto
[03/26 03:13:24     66s] (I)      Method to set GCell size                           : row
[03/26 03:13:24     66s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 03:13:24     66s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 03:13:24     66s] (I)      ============== Pin Summary ==============
[03/26 03:13:24     66s] (I)      +-------+--------+---------+------------+
[03/26 03:13:24     66s] (I)      | Layer | # pins | % total |      Group |
[03/26 03:13:24     66s] (I)      +-------+--------+---------+------------+
[03/26 03:13:24     66s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 03:13:24     66s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 03:13:24     66s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 03:13:24     66s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 03:13:24     66s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 03:13:24     66s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 03:13:24     66s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 03:13:24     66s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 03:13:24     66s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 03:13:24     66s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 03:13:24     66s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 03:13:24     66s] (I)      +-------+--------+---------+------------+
[03/26 03:13:24     66s] (I)      Custom ignore net properties:
[03/26 03:13:24     66s] (I)      1 : NotLegal
[03/26 03:13:24     66s] (I)      Default ignore net properties:
[03/26 03:13:24     66s] (I)      1 : Special
[03/26 03:13:24     66s] (I)      2 : Analog
[03/26 03:13:24     66s] (I)      3 : Fixed
[03/26 03:13:24     66s] (I)      4 : Skipped
[03/26 03:13:24     66s] (I)      5 : MixedSignal
[03/26 03:13:24     66s] (I)      Prerouted net properties:
[03/26 03:13:24     66s] (I)      1 : NotLegal
[03/26 03:13:24     66s] (I)      2 : Special
[03/26 03:13:24     66s] (I)      3 : Analog
[03/26 03:13:24     66s] (I)      4 : Fixed
[03/26 03:13:24     66s] (I)      5 : Skipped
[03/26 03:13:24     66s] (I)      6 : MixedSignal
[03/26 03:13:24     66s] [NR-eGR] Early global route reroute all routable nets
[03/26 03:13:24     66s] (I)      Use row-based GCell size
[03/26 03:13:24     66s] (I)      Use row-based GCell align
[03/26 03:13:24     66s] (I)      layer 0 area = 80000
[03/26 03:13:24     66s] (I)      layer 1 area = 80000
[03/26 03:13:24     66s] (I)      layer 2 area = 80000
[03/26 03:13:24     66s] (I)      layer 3 area = 80000
[03/26 03:13:24     66s] (I)      layer 4 area = 80000
[03/26 03:13:24     66s] (I)      layer 5 area = 80000
[03/26 03:13:24     66s] (I)      layer 6 area = 80000
[03/26 03:13:24     66s] (I)      layer 7 area = 80000
[03/26 03:13:24     66s] (I)      layer 8 area = 80000
[03/26 03:13:24     66s] (I)      layer 9 area = 400000
[03/26 03:13:24     66s] (I)      layer 10 area = 400000
[03/26 03:13:24     66s] (I)      GCell unit size   : 3420
[03/26 03:13:24     66s] (I)      GCell multiplier  : 1
[03/26 03:13:24     66s] (I)      GCell row height  : 3420
[03/26 03:13:24     66s] (I)      Actual row height : 3420
[03/26 03:13:24     66s] (I)      GCell align ref   : 10000 10260
[03/26 03:13:24     66s] [NR-eGR] Track table information for default rule: 
[03/26 03:13:24     66s] [NR-eGR] Metal1 has single uniform track structure
[03/26 03:13:24     66s] [NR-eGR] Metal2 has single uniform track structure
[03/26 03:13:24     66s] [NR-eGR] Metal3 has single uniform track structure
[03/26 03:13:24     66s] [NR-eGR] Metal4 has single uniform track structure
[03/26 03:13:24     66s] [NR-eGR] Metal5 has single uniform track structure
[03/26 03:13:24     66s] [NR-eGR] Metal6 has single uniform track structure
[03/26 03:13:24     66s] [NR-eGR] Metal7 has single uniform track structure
[03/26 03:13:24     66s] [NR-eGR] Metal8 has single uniform track structure
[03/26 03:13:24     66s] [NR-eGR] Metal9 has single uniform track structure
[03/26 03:13:24     66s] [NR-eGR] Metal10 has single uniform track structure
[03/26 03:13:24     66s] [NR-eGR] Metal11 has single uniform track structure
[03/26 03:13:24     66s] (I)      ================== Default via ===================
[03/26 03:13:24     66s] (I)      +----+------------------+------------------------+
[03/26 03:13:24     66s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 03:13:24     66s] (I)      +----+------------------+------------------------+
[03/26 03:13:24     66s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[03/26 03:13:24     66s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 03:13:24     66s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 03:13:24     66s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 03:13:24     66s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[03/26 03:13:24     66s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 03:13:24     66s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[03/26 03:13:24     66s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 03:13:24     66s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 03:13:24     66s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 03:13:24     66s] (I)      +----+------------------+------------------------+
[03/26 03:13:24     66s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 03:13:24     66s] [NR-eGR] Read 712 PG shapes
[03/26 03:13:24     66s] [NR-eGR] Read 0 clock shapes
[03/26 03:13:24     66s] [NR-eGR] Read 0 other shapes
[03/26 03:13:24     66s] [NR-eGR] #Routing Blockages  : 0
[03/26 03:13:24     66s] [NR-eGR] #Bump Blockages     : 0
[03/26 03:13:24     66s] [NR-eGR] #Instance Blockages : 0
[03/26 03:13:24     66s] [NR-eGR] #PG Blockages       : 712
[03/26 03:13:24     66s] [NR-eGR] #Halo Blockages     : 0
[03/26 03:13:24     66s] [NR-eGR] #Boundary Blockages : 0
[03/26 03:13:24     66s] [NR-eGR] #Clock Blockages    : 0
[03/26 03:13:24     66s] [NR-eGR] #Other Blockages    : 0
[03/26 03:13:24     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 03:13:24     66s] [NR-eGR] #prerouted nets         : 1
[03/26 03:13:24     66s] [NR-eGR] #prerouted special nets : 0
[03/26 03:13:24     66s] [NR-eGR] #prerouted wires        : 58
[03/26 03:13:24     66s] [NR-eGR] Read 57 nets ( ignored 1 )
[03/26 03:13:24     66s] (I)        Front-side 57 ( ignored 1 )
[03/26 03:13:24     66s] (I)        Back-side  0 ( ignored 0 )
[03/26 03:13:24     66s] (I)        Both-side  0 ( ignored 0 )
[03/26 03:13:24     66s] (I)      dcls route internal nets
[03/26 03:13:24     66s] (I)      dcls route interface nets
[03/26 03:13:24     66s] (I)      dcls route common nets
[03/26 03:13:24     66s] (I)      Reading macro buffers
[03/26 03:13:24     66s] (I)      Number of macro buffers: 0
[03/26 03:13:24     66s] (I)      early_global_route_priority property id does not exist.
[03/26 03:13:24     66s] (I)      Read Num Blocks=712  Num Prerouted Wires=58  Num CS=0
[03/26 03:13:24     66s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 39
[03/26 03:13:24     66s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 17
[03/26 03:13:24     66s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 2
[03/26 03:13:24     66s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 03:13:24     66s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 03:13:24     66s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 03:13:24     66s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 03:13:24     66s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 03:13:24     66s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 03:13:24     66s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 03:13:24     66s] (I)      Number of ignored nets                =      1
[03/26 03:13:24     66s] (I)      Number of connected nets              =      0
[03/26 03:13:24     66s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[03/26 03:13:24     66s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 03:13:24     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 03:13:24     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 03:13:24     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 03:13:24     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 03:13:24     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 03:13:24     66s] (I)      Ndr track 0 does not exist
[03/26 03:13:24     66s] (I)      ---------------------Grid Graph Info--------------------
[03/26 03:13:24     66s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 03:13:24     66s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 03:13:24     66s] (I)      Site width          :   400  (dbu)
[03/26 03:13:24     66s] (I)      Row height          :  3420  (dbu)
[03/26 03:13:24     66s] (I)      GCell row height    :  3420  (dbu)
[03/26 03:13:24     66s] (I)      GCell width         :  3420  (dbu)
[03/26 03:13:24     66s] (I)      GCell height        :  3420  (dbu)
[03/26 03:13:24     66s] (I)      Grid                :    15    15    11
[03/26 03:13:24     66s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 03:13:24     66s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 03:13:24     66s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 03:13:24     66s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 03:13:24     66s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 03:13:24     66s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 03:13:24     66s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 03:13:24     66s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 03:13:24     66s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 03:13:24     66s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 03:13:24     66s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 03:13:24     66s] (I)      --------------------------------------------------------
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] [NR-eGR] ============ Routing rule table ============
[03/26 03:13:24     66s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[03/26 03:13:24     66s] [NR-eGR] ========================================
[03/26 03:13:24     66s] [NR-eGR] 
[03/26 03:13:24     66s] (I)      ==== NDR : (Default) ====
[03/26 03:13:24     66s] (I)      +--------------+--------+
[03/26 03:13:24     66s] (I)      |           ID |      1 |
[03/26 03:13:24     66s] (I)      |      Default |    yes |
[03/26 03:13:24     66s] (I)      |  Clk Special |     no |
[03/26 03:13:24     66s] (I)      | Hard spacing |     no |
[03/26 03:13:24     66s] (I)      |    NDR track | (none) |
[03/26 03:13:24     66s] (I)      |      NDR via | (none) |
[03/26 03:13:24     66s] (I)      |  Extra space |      0 |
[03/26 03:13:24     66s] (I)      |      Shields |      0 |
[03/26 03:13:24     66s] (I)      |   Demand (H) |      1 |
[03/26 03:13:24     66s] (I)      |   Demand (V) |      1 |
[03/26 03:13:24     66s] (I)      |        #Nets |     56 |
[03/26 03:13:24     66s] (I)      +--------------+--------+
[03/26 03:13:24     66s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:24     66s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 03:13:24     66s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:24     66s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:24     66s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:24     66s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:24     66s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:24     66s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:24     66s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:24     66s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 03:13:24     66s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 03:13:24     66s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 03:13:24     66s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 03:13:24     66s] (I)      +---------------------------------------------------------------------------------------+
[03/26 03:13:24     66s] (I)      =============== Blocked Tracks ===============
[03/26 03:13:24     66s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:24     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 03:13:24     66s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:24     66s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 03:13:24     66s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 03:13:24     66s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 03:13:24     66s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 03:13:24     66s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 03:13:24     66s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 03:13:24     66s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 03:13:24     66s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 03:13:24     66s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 03:13:24     66s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 03:13:24     66s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 03:13:24     66s] (I)      +-------+---------+----------+---------------+
[03/26 03:13:24     66s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.48 MB )
[03/26 03:13:24     66s] (I)      Reset routing kernel
[03/26 03:13:24     66s] (I)      Started Global Routing ( Curr Mem: 3.48 MB )
[03/26 03:13:24     66s] (I)      totalPins=115  totalGlobalPin=115 (100.00%)
[03/26 03:13:24     66s] (I)      ================== Net Group Info ==================
[03/26 03:13:24     66s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:24     66s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 03:13:24     66s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:24     66s] (I)      |  1 |             56 |    Metal2(2) | Metal11(11) |
[03/26 03:13:24     66s] (I)      +----+----------------+--------------+-------------+
[03/26 03:13:24     66s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 03:13:24     66s] (I)      total 2D Demand : 161 = (83 H, 78 V)
[03/26 03:13:24     66s] (I)      init route region map
[03/26 03:13:24     66s] (I)      #blocked GCells = 0
[03/26 03:13:24     66s] (I)      #regions = 1
[03/26 03:13:24     66s] (I)      init safety region map
[03/26 03:13:24     66s] (I)      #blocked GCells = 0
[03/26 03:13:24     66s] (I)      #regions = 1
[03/26 03:13:24     66s] [NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[03/26 03:13:24     66s] (I)      
[03/26 03:13:24     66s] (I)      ============  Phase 1a Route ============
[03/26 03:13:24     66s] (I)      Usage: 269 = (137 H, 132 V) = (1.76% H, 1.83% V) = (2.343e+02um H, 2.257e+02um V)
[03/26 03:13:24     66s] (I)      
[03/26 03:13:24     66s] (I)      ============  Phase 1b Route ============
[03/26 03:13:24     66s] (I)      Usage: 269 = (137 H, 132 V) = (1.76% H, 1.83% V) = (2.343e+02um H, 2.257e+02um V)
[03/26 03:13:24     66s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.599900e+02um
[03/26 03:13:24     66s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 03:13:24     66s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 03:13:24     66s] (I)      
[03/26 03:13:24     66s] (I)      ============  Phase 1c Route ============
[03/26 03:13:24     66s] (I)      Usage: 269 = (137 H, 132 V) = (1.76% H, 1.83% V) = (2.343e+02um H, 2.257e+02um V)
[03/26 03:13:24     66s] (I)      
[03/26 03:13:24     66s] (I)      ============  Phase 1d Route ============
[03/26 03:13:24     66s] (I)      Usage: 269 = (137 H, 132 V) = (1.76% H, 1.83% V) = (2.343e+02um H, 2.257e+02um V)
[03/26 03:13:24     66s] (I)      
[03/26 03:13:24     66s] (I)      ============  Phase 1e Route ============
[03/26 03:13:24     66s] (I)      Usage: 269 = (137 H, 132 V) = (1.76% H, 1.83% V) = (2.343e+02um H, 2.257e+02um V)
[03/26 03:13:24     66s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.599900e+02um
[03/26 03:13:24     66s] (I)      
[03/26 03:13:24     66s] (I)      ============  Phase 1l Route ============
[03/26 03:13:24     66s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 03:13:24     66s] (I)      Layer  2:       1616       193         0           0        1796    ( 0.00%) 
[03/26 03:13:24     66s] (I)      Layer  3:       1774       214         0           0        1890    ( 0.00%) 
[03/26 03:13:24     66s] (I)      Layer  4:       1616        32         0           0        1796    ( 0.00%) 
[03/26 03:13:24     66s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:13:24     66s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:13:24     66s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 03:13:24     66s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 03:13:24     66s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 03:13:24     66s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 03:13:24     66s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 03:13:24     66s] (I)      Total:         14031       439         0         737       15475    ( 4.55%) 
[03/26 03:13:24     66s] (I)      
[03/26 03:13:24     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 03:13:24     66s] [NR-eGR]                        OverCon            
[03/26 03:13:24     66s] [NR-eGR]                         #Gcell     %Gcell
[03/26 03:13:24     66s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 03:13:24     66s] [NR-eGR] ----------------------------------------------
[03/26 03:13:24     66s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR] ----------------------------------------------
[03/26 03:13:24     66s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 03:13:24     66s] [NR-eGR] 
[03/26 03:13:24     66s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.48 MB )
[03/26 03:13:24     66s] (I)      Updating congestion map
[03/26 03:13:24     66s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 03:13:24     66s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 03:13:24     66s] (I)      Running track assignment and export wires
[03/26 03:13:24     66s] (I)      Delete wires for 56 nets 
[03/26 03:13:24     66s] (I)      ============= Track Assignment ============
[03/26 03:13:24     66s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.48 MB )
[03/26 03:13:24     66s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 03:13:24     66s] (I)      Run Multi-thread track assignment
[03/26 03:13:24     66s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.48 MB )
[03/26 03:13:24     66s] (I)      Started Export ( Curr Mem: 3.48 MB )
[03/26 03:13:24     66s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 03:13:24     66s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/26 03:13:24     66s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:24     66s] [NR-eGR]                  Length (um)  Vias 
[03/26 03:13:24     66s] [NR-eGR] -----------------------------------
[03/26 03:13:24     66s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 03:13:24     66s] [NR-eGR]  Metal2   (2V)           250   165 
[03/26 03:13:24     66s] [NR-eGR]  Metal3   (3H)           287    13 
[03/26 03:13:24     66s] [NR-eGR]  Metal4   (4V)            28     0 
[03/26 03:13:24     66s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 03:13:24     66s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 03:13:24     66s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 03:13:24     66s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 03:13:24     66s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 03:13:24     66s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 03:13:24     66s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 03:13:24     66s] [NR-eGR] -----------------------------------
[03/26 03:13:24     66s] [NR-eGR]           Total          564   319 
[03/26 03:13:24     66s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:24     66s] [NR-eGR] Total half perimeter of net bounding box: 526um
[03/26 03:13:24     66s] [NR-eGR] Total length: 564um, number of vias: 319
[03/26 03:13:24     66s] [NR-eGR] --------------------------------------------------------------------------
[03/26 03:13:24     66s] (I)      == Layer wire length by net rule ==
[03/26 03:13:24     66s] (I)                       Default 
[03/26 03:13:24     66s] (I)      -------------------------
[03/26 03:13:24     66s] (I)       Metal1   (1H)       0um 
[03/26 03:13:24     66s] (I)       Metal2   (2V)     250um 
[03/26 03:13:24     66s] (I)       Metal3   (3H)     287um 
[03/26 03:13:24     66s] (I)       Metal4   (4V)      28um 
[03/26 03:13:24     66s] (I)       Metal5   (5H)       0um 
[03/26 03:13:24     66s] (I)       Metal6   (6V)       0um 
[03/26 03:13:24     66s] (I)       Metal7   (7H)       0um 
[03/26 03:13:24     66s] (I)       Metal8   (8V)       0um 
[03/26 03:13:24     66s] (I)       Metal9   (9H)       0um 
[03/26 03:13:24     66s] (I)       Metal10  (10V)      0um 
[03/26 03:13:24     66s] (I)       Metal11  (11H)      0um 
[03/26 03:13:24     66s] (I)      -------------------------
[03/26 03:13:24     66s] (I)                Total    564um 
[03/26 03:13:24     66s] (I)      == Layer via count by net rule ==
[03/26 03:13:24     66s] (I)                       Default 
[03/26 03:13:24     66s] (I)      -------------------------
[03/26 03:13:24     66s] (I)       Metal1   (1H)       141 
[03/26 03:13:24     66s] (I)       Metal2   (2V)       165 
[03/26 03:13:24     66s] (I)       Metal3   (3H)        13 
[03/26 03:13:24     66s] (I)       Metal4   (4V)         0 
[03/26 03:13:24     66s] (I)       Metal5   (5H)         0 
[03/26 03:13:24     66s] (I)       Metal6   (6V)         0 
[03/26 03:13:24     66s] (I)       Metal7   (7H)         0 
[03/26 03:13:24     66s] (I)       Metal8   (8V)         0 
[03/26 03:13:24     66s] (I)       Metal9   (9H)         0 
[03/26 03:13:24     66s] (I)       Metal10  (10V)        0 
[03/26 03:13:24     66s] (I)       Metal11  (11H)        0 
[03/26 03:13:24     66s] (I)      -------------------------
[03/26 03:13:24     66s] (I)                Total      319 
[03/26 03:13:24     66s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.45 MB )
[03/26 03:13:24     66s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:24     66s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.45 MB )
[03/26 03:13:24     66s] [NR-eGR] Finished Early Global Route ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.45 MB )
[03/26 03:13:24     66s] (I)      ========================================= Runtime Summary ==========================================
[03/26 03:13:24     66s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 03:13:24     66s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 03:13:24     66s] (I)       Early Global Route                             100.00%  692.19 sec  692.23 sec  0.04 sec  0.04 sec 
[03/26 03:13:24     66s] (I)       +-Early Global Route kernel                     94.55%  692.19 sec  692.23 sec  0.04 sec  0.04 sec 
[03/26 03:13:24     66s] (I)       | +-Import and model                            10.68%  692.19 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Create place DB                            0.43%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | +-Import place data                        0.35%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Read instances and placement           0.10%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Read nets                              0.09%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Create route DB                            5.49%  692.19 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | +-Import route data (1T)                   5.11%  692.19 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Read blockages ( Layer 2-11 )          0.98%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | | +-Read routing blockages               0.00%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | | +-Read bump blockages                  0.00%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | | +-Read instance blockages              0.03%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | | +-Read PG blockages                    0.20%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | | | +-Allocate memory for PG via list    0.05%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | | +-Read clock blockages                 0.02%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | | +-Read other blockages                 0.02%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | | +-Read halo blockages                  0.00%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | | +-Read boundary cut boxes              0.00%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Read blackboxes                        0.01%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Read prerouted                         0.08%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Read nets                              0.08%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Set up via pillars                     0.02%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Initialize 3D grid graph               0.02%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Model blockage capacity                0.44%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | | +-Initialize 3D capacity               0.34%  692.19 sec  692.19 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Read aux data                              0.00%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Others data preparation                    0.00%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Create route kernel                        4.31%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | +-Global Routing                              16.78%  692.20 sec  692.20 sec  0.01 sec  0.01 sec 
[03/26 03:13:24     66s] (I)       | | +-Initialization                             0.05%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Net group 1                               15.25%  692.20 sec  692.20 sec  0.01 sec  0.01 sec 
[03/26 03:13:24     66s] (I)       | | | +-Generate topology                        0.04%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | +-Phase 1a                                 0.99%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Pattern routing (1T)                   0.79%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Add via demand to 2D                   0.03%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | +-Phase 1b                                 0.06%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | +-Phase 1c                                 0.01%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | +-Phase 1d                                 0.01%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | +-Phase 1e                                 0.12%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Route legalization                     0.00%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | +-Phase 1l                                13.18%  692.20 sec  692.20 sec  0.01 sec  0.01 sec 
[03/26 03:13:24     66s] (I)       | | | | +-Layer assignment (1T)                 12.93%  692.20 sec  692.20 sec  0.01 sec  0.01 sec 
[03/26 03:13:24     66s] (I)       | +-Export cong map                              0.30%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Export 2D cong map                         0.08%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | +-Extract Global 3D Wires                      0.03%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | +-Track Assignment (1T)                        1.27%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Initialization                             0.03%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Track Assignment Kernel                    0.92%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Free Memory                                0.00%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | +-Export                                      63.13%  692.20 sec  692.23 sec  0.02 sec  0.02 sec 
[03/26 03:13:24     66s] (I)       | | +-Export DB wires                            0.41%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | +-Export all nets                          0.17%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | | +-Set wire vias                            0.05%  692.20 sec  692.20 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Report wirelength                          3.32%  692.20 sec  692.21 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Update net boxes                           0.11%  692.21 sec  692.21 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)       | | +-Update timing                             57.50%  692.21 sec  692.23 sec  0.02 sec  0.02 sec 
[03/26 03:13:24     66s] (I)       | +-Postprocess design                           1.20%  692.23 sec  692.23 sec  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)      ====================== Summary by functions ======================
[03/26 03:13:24     66s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 03:13:24     66s] (I)      ------------------------------------------------------------------
[03/26 03:13:24     66s] (I)        0  Early Global Route               100.00%  0.04 sec  0.04 sec 
[03/26 03:13:24     66s] (I)        1  Early Global Route kernel         94.55%  0.04 sec  0.04 sec 
[03/26 03:13:24     66s] (I)        2  Export                            63.13%  0.02 sec  0.02 sec 
[03/26 03:13:24     66s] (I)        2  Global Routing                    16.78%  0.01 sec  0.01 sec 
[03/26 03:13:24     66s] (I)        2  Import and model                  10.68%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        2  Track Assignment (1T)              1.27%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        2  Postprocess design                 1.20%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        2  Export cong map                    0.30%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        2  Extract Global 3D Wires            0.03%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Update timing                     57.50%  0.02 sec  0.02 sec 
[03/26 03:13:24     66s] (I)        3  Net group 1                       15.25%  0.01 sec  0.01 sec 
[03/26 03:13:24     66s] (I)        3  Create route DB                    5.49%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Create route kernel                4.31%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Report wirelength                  3.32%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Track Assignment Kernel            0.92%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Create place DB                    0.43%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Export DB wires                    0.41%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Update net boxes                   0.11%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Initialization                     0.08%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Export 2D cong map                 0.08%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        4  Phase 1l                          13.18%  0.01 sec  0.01 sec 
[03/26 03:13:24     66s] (I)        4  Import route data (1T)             5.11%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        4  Phase 1a                           0.99%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        4  Import place data                  0.35%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        4  Export all nets                    0.17%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        4  Phase 1e                           0.12%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        4  Phase 1b                           0.06%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        4  Set wire vias                      0.05%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        4  Generate topology                  0.04%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        5  Layer assignment (1T)             12.93%  0.01 sec  0.01 sec 
[03/26 03:13:24     66s] (I)        5  Read blockages ( Layer 2-11 )      0.98%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        5  Pattern routing (1T)               0.79%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        5  Model blockage capacity            0.44%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        5  Read nets                          0.16%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        5  Read instances and placement       0.10%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        5  Read prerouted                     0.08%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        5  Add via demand to 2D               0.03%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        5  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        6  Initialize 3D capacity             0.34%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        6  Read PG blockages                  0.20%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        6  Read instance blockages            0.03%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        6  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] (I)        7  Allocate memory for PG via list    0.05%  0.00 sec  0.00 sec 
[03/26 03:13:24     66s] Running post-eGR process
[03/26 03:13:24     66s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:13:24     66s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:13:24     66s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:13:24     66s] PreRoute RC Extraction called for design adder.
[03/26 03:13:24     66s] RC Extraction called in multi-corner(1) mode.
[03/26 03:13:24     66s] RCMode: PreRoute
[03/26 03:13:24     66s]       RC Corner Indexes            0   
[03/26 03:13:24     66s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:13:24     66s] Resistance Scaling Factor    : 1.00000 
[03/26 03:13:24     66s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:13:24     66s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:13:24     66s] Shrink Factor                : 0.90000
[03/26 03:13:24     66s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:13:24     66s] Using capacitance table file ...
[03/26 03:13:24     66s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:24     66s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:13:24     66s] eee: pegSigSF=1.070000
[03/26 03:13:24     66s] Initializing multi-corner capacitance tables ... 
[03/26 03:13:24     66s] Initializing multi-corner resistance tables ...
[03/26 03:13:24     66s] Creating RPSQ from WeeR and WRes ...
[03/26 03:13:24     66s] eee: Grid unit RC data computation started
[03/26 03:13:24     66s] eee: Grid unit RC data computation completed
[03/26 03:13:24     66s] eee: l=1 avDens=0.041943 usedTrk=15.099415 availTrk=360.000000 sigTrk=15.099415
[03/26 03:13:24     66s] eee: l=2 avDens=0.042754 usedTrk=14.621929 availTrk=342.000000 sigTrk=14.621929
[03/26 03:13:24     66s] eee: l=3 avDens=0.046556 usedTrk=16.760234 availTrk=360.000000 sigTrk=16.760234
[03/26 03:13:24     66s] eee: l=4 avDens=0.006289 usedTrk=1.613158 availTrk=256.500000 sigTrk=1.613158
[03/26 03:13:24     66s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:24     66s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:24     66s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:24     66s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:24     66s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:13:24     66s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:13:24     66s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:13:24     66s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:24     66s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:13:24     66s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.025200 aWlH=0.000000 lMod=0 pMax=0.805000 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:13:24     66s] eee: NetCapCache creation started. (Current Mem: 3566.195M) 
[03/26 03:13:24     66s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3566.195M) 
[03/26 03:13:24     66s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:13:24     66s] eee: Metal Layers Info:
[03/26 03:13:24     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:24     66s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:13:24     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:24     66s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:13:24     66s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:13:24     66s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:24     66s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:13:24     66s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:24     66s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:13:24     66s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:13:24     66s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:13:24     66s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:13:24     66s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:13:24     66s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:13:24     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:24     66s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:13:24     66s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:13:24     66s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:13:24     66s] eee: +----------------------------------------------------+
[03/26 03:13:24     66s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:13:24     66s] eee: +----------------------------------------------------+
[03/26 03:13:24     66s] eee: +----------------------------------------------------+
[03/26 03:13:24     66s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:13:24     66s] eee: +----------------------------------------------------+
[03/26 03:13:24     66s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3566.195M)
[03/26 03:13:24     66s] Compute RC Scale Done ...
[03/26 03:13:24     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:3595.3M, EPOCH TIME: 1742973204.650258
[03/26 03:13:24     66s] [hotspot] +------------+---------------+---------------+
[03/26 03:13:24     66s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 03:13:24     66s] [hotspot] +------------+---------------+---------------+
[03/26 03:13:24     66s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 03:13:24     66s] [hotspot] +------------+---------------+---------------+
[03/26 03:13:24     66s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:13:24     66s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 03:13:24     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3595.3M, EPOCH TIME: 1742973204.650461
[03/26 03:13:24     66s] Begin: Collecting metrics
[03/26 03:13:24     66s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     8.069 |    8.069 |           |        0 |       69.78 |            |              | 0:00:00  |        3566 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3566 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3582 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3582 |      |     |
| global_opt              |           |    8.069 |           |        0 |       69.78 |            |              | 0:00:00  |        3593 |      |     |
| area_reclaiming         |     8.069 |    8.069 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3596 |      |     |
| area_reclaiming_2       |     8.069 |    8.069 |         0 |        0 |       69.78 |            |              | 0:00:01  |        3580 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:00  |        3564 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3565 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:13:24     66s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2998.6M, current mem=2959.9M)

[03/26 03:13:24     66s] End: Collecting metrics
[03/26 03:13:24     66s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[03/26 03:13:24     66s] Begin: GigaOpt Route Type Constraints Refinement
[03/26 03:13:24     66s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:06.5/0:14:26.6 (0.1), mem = 3565.3M
[03/26 03:13:24     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.21
[03/26 03:13:24     66s] ### Creating RouteCongInterface, started
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] #optDebug: {0, 1.000}
[03/26 03:13:24     66s] ### Creating RouteCongInterface, finished
[03/26 03:13:24     66s] Updated routing constraints on 0 nets.
[03/26 03:13:24     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.21
[03/26 03:13:24     66s] Bottom Preferred Layer:
[03/26 03:13:24     66s] +---------------+------------+----------+
[03/26 03:13:24     66s] |     Layer     |    CLK     |   Rule   |
[03/26 03:13:24     66s] +---------------+------------+----------+
[03/26 03:13:24     66s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:13:24     66s] +---------------+------------+----------+
[03/26 03:13:24     66s] Via Pillar Rule:
[03/26 03:13:24     66s]     None
[03/26 03:13:24     66s] Finished writing unified metrics of routing constraints.
[03/26 03:13:24     66s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (7.8), totSession cpu/real = 0:01:06.5/0:14:26.6 (0.1), mem = 3565.3M
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] =============================================================================================
[03/26 03:13:24     66s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     23.13-s082_1
[03/26 03:13:24     66s] =============================================================================================
[03/26 03:13:24     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ MISC                   ]          0:00:00.0  (  23.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s] End: GigaOpt Route Type Constraints Refinement
[03/26 03:13:24     66s] Begin: Collecting metrics
[03/26 03:13:24     66s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     8.069 |    8.069 |           |        0 |       69.78 |            |              | 0:00:00  |        3566 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3566 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3582 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3582 |      |     |
| global_opt              |           |    8.069 |           |        0 |       69.78 |            |              | 0:00:00  |        3593 |      |     |
| area_reclaiming         |     8.069 |    8.069 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3596 |      |     |
| area_reclaiming_2       |     8.069 |    8.069 |         0 |        0 |       69.78 |            |              | 0:00:01  |        3580 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:00  |        3564 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3565 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3565 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:13:24     66s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2959.9M, current mem=2959.9M)

[03/26 03:13:24     66s] End: Collecting metrics
[03/26 03:13:24     66s] skip EGR on cluster skew clock nets.
[03/26 03:13:24     66s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[03/26 03:13:24     66s]                                            # bool, default=false, private
[03/26 03:13:24     66s] Starting delay calculation for Setup views
[03/26 03:13:24     66s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:13:24     66s] #################################################################################
[03/26 03:13:24     66s] # Design Stage: PreRoute
[03/26 03:13:24     66s] # Design Name: adder
[03/26 03:13:24     66s] # Design Mode: 90nm
[03/26 03:13:24     66s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:13:24     66s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:13:24     66s] # Signoff Settings: SI Off 
[03/26 03:13:24     66s] #################################################################################
[03/26 03:13:24     66s] Calculate delays in BcWc mode...
[03/26 03:13:24     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 3573.1M, InitMEM = 3573.1M)
[03/26 03:13:24     66s] Start delay calculation (fullDC) (1 T). (MEM=2985.39)
[03/26 03:13:24     66s] End AAE Lib Interpolated Model. (MEM=2994.726562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:24     66s] Total number of fetched objects 58
[03/26 03:13:24     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:24     66s] End delay calculation. (MEM=2997.9 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:13:24     66s] End delay calculation (fullDC). (MEM=2997.9 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:13:24     66s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3626.3M) ***
[03/26 03:13:24     66s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:07 mem=3626.3M)
[03/26 03:13:24     66s] Begin: GigaOpt postEco DRV Optimization
[03/26 03:13:24     66s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[03/26 03:13:24     66s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:06.6/0:14:26.7 (0.1), mem = 3626.3M
[03/26 03:13:24     66s] Info: 1 net with fixed/cover wires excluded.
[03/26 03:13:24     66s] Info: 1 clock net  excluded from IPO operation.
[03/26 03:13:24     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.52050.22
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Active Setup views: setup 
[03/26 03:13:24     66s] Cell adder LLGs are deleted
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3626.3M, EPOCH TIME: 1742973204.873759
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3626.3M, EPOCH TIME: 1742973204.874427
[03/26 03:13:24     66s] Max number of tech site patterns supported in site array is 256.
[03/26 03:13:24     66s] Core basic site is CoreSite
[03/26 03:13:24     66s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:13:24     66s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:13:24     66s] Fast DP-INIT is on for default
[03/26 03:13:24     66s] Atter site array init, number of instance map data is 0.
[03/26 03:13:24     66s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.010, MEM:3626.3M, EPOCH TIME: 1742973204.884288
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:24     66s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:24     66s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3626.3M, EPOCH TIME: 1742973204.884384
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 03:13:24     66s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 03:13:24     66s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 03:13:24     66s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:07 mem=3626.3M
[03/26 03:13:24     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:3626.3M, EPOCH TIME: 1742973204.884971
[03/26 03:13:24     66s] Processing tracks to init pin-track alignment.
[03/26 03:13:24     66s] z: 2, totalTracks: 1
[03/26 03:13:24     66s] z: 4, totalTracks: 1
[03/26 03:13:24     66s] z: 6, totalTracks: 1
[03/26 03:13:24     66s] z: 8, totalTracks: 1
[03/26 03:13:24     66s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:13:24     66s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3626.3M, EPOCH TIME: 1742973204.885939
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:24     66s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s]  Skipping Bad Lib Cell Checking (CMU) !
[03/26 03:13:24     66s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3626.3M, EPOCH TIME: 1742973204.896005
[03/26 03:13:24     66s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3626.3M, EPOCH TIME: 1742973204.896032
[03/26 03:13:24     66s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3626.3M, EPOCH TIME: 1742973204.896069
[03/26 03:13:24     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3626.3MB).
[03/26 03:13:24     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3626.3M, EPOCH TIME: 1742973204.896110
[03/26 03:13:24     66s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 03:13:24     66s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 03:13:24     66s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:07 mem=3626.3M
[03/26 03:13:24     66s] ### Creating RouteCongInterface, started
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] #optDebug: {0, 1.000}
[03/26 03:13:24     66s] ### Creating RouteCongInterface, finished
[03/26 03:13:24     66s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:24     66s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 03:13:24     66s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 03:13:24     66s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:24     66s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:24     66s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:24     66s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:24     66s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:24     66s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:24     66s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:24     66s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 03:13:24     66s] AoF 633.6545um
[03/26 03:13:24     66s] [GPS-DRV] Optimizer inputs ============================= 
[03/26 03:13:24     66s] [GPS-DRV] drvFixingStage: Small Scale
[03/26 03:13:24     66s] [GPS-DRV] costLowerBound: 0.1
[03/26 03:13:24     66s] [GPS-DRV] setupTNSCost  : 1
[03/26 03:13:24     66s] [GPS-DRV] maxIter       : 3
[03/26 03:13:24     66s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[03/26 03:13:24     66s] [GPS-DRV] Optimizer parameters ============================= 
[03/26 03:13:24     66s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[03/26 03:13:24     66s] [GPS-DRV] maxDensity (design): 0.95
[03/26 03:13:24     66s] [GPS-DRV] maxLocalDensity: 0.98
[03/26 03:13:24     66s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[03/26 03:13:24     66s] [GPS-DRV] Dflt RT Characteristic Length 257.086um AoF 633.654um x 1
[03/26 03:13:24     66s] [GPS-DRV] isCPECostingOn: false
[03/26 03:13:24     66s] [GPS-DRV] All active and enabled setup views
[03/26 03:13:24     66s] [GPS-DRV]     setup
[03/26 03:13:24     66s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/26 03:13:24     66s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/26 03:13:24     66s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/26 03:13:24     66s] [GPS-DRV] inPostEcoStage
[03/26 03:13:24     66s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/26 03:13:24     66s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[03/26 03:13:24     66s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3661.4M, EPOCH TIME: 1742973204.965400
[03/26 03:13:24     66s] Found 0 hard placement blockage before merging.
[03/26 03:13:24     66s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3661.4M, EPOCH TIME: 1742973204.965435
[03/26 03:13:24     66s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[03/26 03:13:24     66s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[03/26 03:13:24     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:13:24     66s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/26 03:13:24     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:13:24     66s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/26 03:13:24     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:13:24     66s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 03:13:24     66s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.08|     0.00|       0|       0|       0| 69.78%|          |         |
[03/26 03:13:24     66s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 03:13:24     66s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.08|     0.00|       0|       0|       0| 69.78%| 0:00:00.0|  3661.4M|
[03/26 03:13:24     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 03:13:24     66s] Bottom Preferred Layer:
[03/26 03:13:24     66s] +---------------+------------+----------+
[03/26 03:13:24     66s] |     Layer     |    CLK     |   Rule   |
[03/26 03:13:24     66s] +---------------+------------+----------+
[03/26 03:13:24     66s] | Metal3 (z=3)  |          1 | default  |
[03/26 03:13:24     66s] +---------------+------------+----------+
[03/26 03:13:24     66s] Via Pillar Rule:
[03/26 03:13:24     66s]     None
[03/26 03:13:24     66s] Finished writing unified metrics of routing constraints.
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3661.4M) ***
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] Deleting 0 temporary hard placement blockage(s).
[03/26 03:13:24     66s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 564.42, Stn-len 0
[03/26 03:13:24     66s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 03:13:24     66s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3661.4M, EPOCH TIME: 1742973204.967063
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:24     66s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3661.4M, EPOCH TIME: 1742973204.967722
[03/26 03:13:24     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.52050.22
[03/26 03:13:24     66s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:06.7/0:14:26.8 (0.1), mem = 3661.4M
[03/26 03:13:24     66s] 
[03/26 03:13:24     66s] =============================================================================================
[03/26 03:13:24     66s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  23.13-s082_1
[03/26 03:13:24     66s] =============================================================================================
[03/26 03:13:24     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[03/26 03:13:24     66s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ DetailPlaceInit        ]      1   0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    1.8
[03/26 03:13:24     66s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:24     66s] [ MISC                   ]          0:00:00.1  (  90.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 03:13:24     66s] ---------------------------------------------------------------------------------------------
[03/26 03:13:24     66s] Begin: Collecting metrics
[03/26 03:13:25     66s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     8.069 |    8.069 |           |        0 |       69.78 |            |              | 0:00:00  |        3566 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3566 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3582 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3582 |      |     |
| global_opt              |           |    8.069 |           |        0 |       69.78 |            |              | 0:00:00  |        3593 |      |     |
| area_reclaiming         |     8.069 |    8.069 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3596 |      |     |
| area_reclaiming_2       |     8.069 |    8.069 |         0 |        0 |       69.78 |            |              | 0:00:01  |        3580 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:00  |        3564 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3565 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3565 |      |     |
| drv_eco_fixing          |     8.085 |    8.085 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3582 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:13:25     66s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:01.0, peak res=2999.9M, current mem=2991.6M)

[03/26 03:13:25     66s] End: Collecting metrics
[03/26 03:13:25     66s] End: GigaOpt postEco DRV Optimization
[03/26 03:13:25     66s] **INFO: Flow update: Design timing is met.
[03/26 03:13:25     66s] **INFO: Skipping refine place as no non-legal commits were detected
[03/26 03:13:25     66s] **INFO: Flow update: Design timing is met.
[03/26 03:13:25     66s] **INFO: Flow update: Design timing is met.
[03/26 03:13:25     66s] **INFO: Flow update: Design timing is met.
[03/26 03:13:25     66s] #optDebug: fT-D <X 1 0 0 0>
[03/26 03:13:25     66s] Register exp ratio and priority group on 0 nets on 58 nets : 
[03/26 03:13:25     66s] 
[03/26 03:13:25     66s] Active setup views:
[03/26 03:13:25     66s]  setup
[03/26 03:13:25     66s]   Dominating endpoints: 0
[03/26 03:13:25     66s]   Dominating TNS: -0.000
[03/26 03:13:25     66s] 
[03/26 03:13:25     66s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:13:25     66s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:13:25     66s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:13:25     66s] PreRoute RC Extraction called for design adder.
[03/26 03:13:25     66s] RC Extraction called in multi-corner(1) mode.
[03/26 03:13:25     66s] RCMode: PreRoute
[03/26 03:13:25     66s]       RC Corner Indexes            0   
[03/26 03:13:25     66s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:13:25     66s] Resistance Scaling Factor    : 1.00000 
[03/26 03:13:25     66s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:13:25     66s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:13:25     66s] Shrink Factor                : 0.90000
[03/26 03:13:25     66s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:13:25     66s] Using capacitance table file ...
[03/26 03:13:25     66s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:25     66s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:13:25     66s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:13:25     66s] eee: pegSigSF=1.070000
[03/26 03:13:25     66s] Initializing multi-corner capacitance tables ... 
[03/26 03:13:25     66s] Initializing multi-corner resistance tables ...
[03/26 03:13:25     66s] Creating RPSQ from WeeR and WRes ...
[03/26 03:13:25     66s] eee: Grid unit RC data computation started
[03/26 03:13:25     66s] eee: Grid unit RC data computation completed
[03/26 03:13:25     66s] eee: l=1 avDens=0.041943 usedTrk=15.099415 availTrk=360.000000 sigTrk=15.099415
[03/26 03:13:25     66s] eee: l=2 avDens=0.042754 usedTrk=14.621929 availTrk=342.000000 sigTrk=14.621929
[03/26 03:13:25     66s] eee: l=3 avDens=0.046556 usedTrk=16.760234 availTrk=360.000000 sigTrk=16.760234
[03/26 03:13:25     66s] eee: l=4 avDens=0.006289 usedTrk=1.613158 availTrk=256.500000 sigTrk=1.613158
[03/26 03:13:25     66s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:25     66s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:25     66s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:25     66s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:13:25     66s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:13:25     66s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:13:25     66s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:13:25     66s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:13:25     66s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:13:25     66s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.025200 aWlH=0.000000 lMod=0 pMax=0.805000 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:13:25     66s] eee: NetCapCache creation started. (Current Mem: 3563.992M) 
[03/26 03:13:25     66s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3563.992M) 
[03/26 03:13:25     66s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:13:25     66s] eee: Metal Layers Info:
[03/26 03:13:25     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:25     66s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:13:25     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:25     66s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:13:25     66s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:13:25     66s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:25     66s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:13:25     66s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:13:25     66s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:13:25     66s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:13:25     66s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:13:25     66s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:13:25     66s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:13:25     66s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:13:25     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:13:25     66s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:13:25     66s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:13:25     66s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:13:25     66s] eee: +----------------------------------------------------+
[03/26 03:13:25     66s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:13:25     66s] eee: +----------------------------------------------------+
[03/26 03:13:25     66s] eee: +----------------------------------------------------+
[03/26 03:13:25     66s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:13:25     66s] eee: +----------------------------------------------------+
[03/26 03:13:25     66s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3563.992M)
[03/26 03:13:25     66s] Starting delay calculation for Setup views
[03/26 03:13:25     66s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 03:13:25     66s] #################################################################################
[03/26 03:13:25     66s] # Design Stage: PreRoute
[03/26 03:13:25     66s] # Design Name: adder
[03/26 03:13:25     66s] # Design Mode: 90nm
[03/26 03:13:25     66s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:13:25     66s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:13:25     66s] # Signoff Settings: SI Off 
[03/26 03:13:25     66s] #################################################################################
[03/26 03:13:25     66s] Calculate delays in BcWc mode...
[03/26 03:13:25     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 3571.8M, InitMEM = 3571.8M)
[03/26 03:13:25     66s] Start delay calculation (fullDC) (1 T). (MEM=2983.78)
[03/26 03:13:25     66s] End AAE Lib Interpolated Model. (MEM=2993.113281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:25     66s] Total number of fetched objects 58
[03/26 03:13:25     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:25     66s] End delay calculation. (MEM=2995.57 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:13:25     66s] End delay calculation (fullDC). (MEM=2995.57 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:13:25     66s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3625.0M) ***
[03/26 03:13:25     66s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:07 mem=3625.0M)
[03/26 03:13:25     66s] OPTC: user 20.0
[03/26 03:13:25     66s] Reported timing to dir ./timingReports
[03/26 03:13:25     66s] **optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 2989.8M, totSessionCpu=0:01:07 **
[03/26 03:13:25     66s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3565.0M, EPOCH TIME: 1742973205.174785
[03/26 03:13:25     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:25     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:25     66s] 
[03/26 03:13:25     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:13:25     66s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:13:25     66s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3565.0M, EPOCH TIME: 1742973205.185415
[03/26 03:13:25     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:25     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:25     66s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.085  |  8.085  |  9.882  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/26 03:13:25     66s] Begin: Collecting metrics
[03/26 03:13:25     67s] **INFO: Starting Blocking QThread with 1 CPU
[03/26 03:13:25     67s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/26 03:13:25      0s] *** QThread MetricCollect [begin] (ccopt_design #1) : mem = 0.2M
[03/26 03:13:25      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2991.6M, current mem=2320.7M)
[03/26 03:13:25      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2332.5M, current mem=2326.8M)
[03/26 03:13:25      0s] *** QThread MetricCollect [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.2M
[03/26 03:13:25      0s] 
[03/26 03:13:25      0s] =============================================================================================
[03/26 03:13:25      0s]  Step TAT Report : QThreadWorker #1 / ccopt_design #1                           23.13-s082_1
[03/26 03:13:25      0s] =============================================================================================
[03/26 03:13:25      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:25      0s] ---------------------------------------------------------------------------------------------
[03/26 03:13:25      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:13:25      0s] ---------------------------------------------------------------------------------------------
[03/26 03:13:25      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:13:25      0s] ---------------------------------------------------------------------------------------------

[03/26 03:13:25     67s]  
_______________________________________________________________________
[03/26 03:13:25     67s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:13:25     67s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[03/26 03:13:25     67s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[03/26 03:13:25     67s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[03/26 03:13:25     67s] | initial_summary         |     8.069 |    8.069 |           |        0 |       69.78 |            |              | 0:00:00  |        3566 |    0 |   0 |
[03/26 03:13:25     67s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3566 |      |     |
[03/26 03:13:25     67s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3582 |      |     |
[03/26 03:13:25     67s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3582 |      |     |
[03/26 03:13:25     67s] | global_opt              |           |    8.069 |           |        0 |       69.78 |            |              | 0:00:00  |        3593 |      |     |
[03/26 03:13:25     67s] | area_reclaiming         |     8.069 |    8.069 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3596 |      |     |
[03/26 03:13:25     67s] | area_reclaiming_2       |     8.069 |    8.069 |         0 |        0 |       69.78 |            |              | 0:00:01  |        3580 |      |     |
[03/26 03:13:25     67s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:00  |        3564 |      |     |
[03/26 03:13:25     67s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3565 |      |     |
[03/26 03:13:25     67s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3565 |      |     |
[03/26 03:13:25     67s] | drv_eco_fixing          |     8.085 |    8.085 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3582 |    0 |   0 |
[03/26 03:13:25     67s] | final_summary           |     8.085 |    8.085 |           |        0 |       69.78 |            |              | 0:00:00  |        3582 |    0 |   0 |
[03/26 03:13:25     67s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 03:13:25     67s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2991.6M, current mem=2991.4M)

[03/26 03:13:25     67s] End: Collecting metrics
[03/26 03:13:25     67s] **optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 2991.4M, totSessionCpu=0:01:07 **
[03/26 03:13:25     67s] 
[03/26 03:13:25     67s] TimeStamp Deleting Cell Server Begin ...
[03/26 03:13:25     67s] Deleting Lib Analyzer.
[03/26 03:13:25     67s] 
[03/26 03:13:25     67s] TimeStamp Deleting Cell Server End ...
[03/26 03:13:25     67s] *** Finished optDesign ***
[03/26 03:13:25     67s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:13:25     67s] UM:*                                                                   final
[03/26 03:13:25     67s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:13:25     67s] UM:*                                                                   opt_design_postcts
[03/26 03:13:28     67s] Info: final physical memory for 2 CRR processes is 831.94MB.
[03/26 03:13:29     67s] Info: Summary of CRR changes:
[03/26 03:13:29     67s]       - Timing transform commits:       0
[03/26 03:13:29     67s] 
[03/26 03:13:29     67s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.4 real=0:00:26.0)
[03/26 03:13:29     67s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[03/26 03:13:29     67s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.7 real=0:00:00.7)
[03/26 03:13:29     67s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[03/26 03:13:29     67s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 03:13:29     67s] Info: Destroy the CCOpt slew target map.
[03/26 03:13:29     67s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 03:13:29     67s] clean pInstBBox. size 0
[03/26 03:13:29     67s] Set place::cacheFPlanSiteMark to 0
[03/26 03:13:29     67s] Cell adder LLGs are deleted
[03/26 03:13:29     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:29     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:29     67s] Info: pop threads available for lower-level modules during optimization.
[03/26 03:13:29     67s] (ccopt_design): dumping clock statistics to metric
[03/26 03:13:29     67s] Updating ideal nets and annotations...
[03/26 03:13:29     67s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[03/26 03:13:29     67s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:29     67s] No differences between SDC and CTS ideal net status found.
[03/26 03:13:29     67s] Clock tree timing engine global stage delay update for slow_delay:setup.early...
[03/26 03:13:29     67s] End AAE Lib Interpolated Model. (MEM=2991.410156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:13:29     67s] Clock tree timing engine global stage delay update for slow_delay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:29     67s] Clock tree timing engine global stage delay update for slow_delay:setup.late...
[03/26 03:13:29     67s] Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:29     67s] Clock tree timing engine global stage delay update for fast_delay:hold.early...
[03/26 03:13:29     67s] Clock tree timing engine global stage delay update for fast_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:29     67s] Clock tree timing engine global stage delay update for fast_delay:hold.late...
[03/26 03:13:29     67s] Clock tree timing engine global stage delay update for fast_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/26 03:13:29     67s] Clock DAG hash : 17390681057982094229 11532420897559114591
[03/26 03:13:29     67s] CTS services accumulated run-time stats :
[03/26 03:13:29     67s]   delay calculator: calls=12507, total_wall_time=0.155s, mean_wall_time=0.012ms
[03/26 03:13:29     67s]   legalizer: calls=16, total_wall_time=0.002s, mean_wall_time=0.135ms
[03/26 03:13:29     67s]   steiner router: calls=12497, total_wall_time=0.049s, mean_wall_time=0.004ms
[03/26 03:13:29     67s] UM: Running design category ...
[03/26 03:13:29     67s] Cell adder LLGs are deleted
[03/26 03:13:29     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:29     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:29     67s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3620.3M, EPOCH TIME: 1742973209.786703
[03/26 03:13:29     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:29     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:29     67s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3620.3M, EPOCH TIME: 1742973209.787434
[03/26 03:13:29     67s] Max number of tech site patterns supported in site array is 256.
[03/26 03:13:29     67s] Core basic site is CoreSite
[03/26 03:13:29     67s] After signature check, allow fast init is false, keep pre-filter is true.
[03/26 03:13:29     67s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/26 03:13:29     67s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 03:13:29     67s] SiteArray: use 12,288 bytes
[03/26 03:13:29     67s] SiteArray: current memory after site array memory allocation 3620.3M
[03/26 03:13:29     67s] SiteArray: FP blocked sites are writable
[03/26 03:13:29     67s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3620.3M, EPOCH TIME: 1742973209.797796
[03/26 03:13:29     67s] Process 374 (called=72 computed=10) wires and vias for routing blockage analysis
[03/26 03:13:29     67s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3620.3M, EPOCH TIME: 1742973209.797885
[03/26 03:13:29     67s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 03:13:29     67s] Atter site array init, number of instance map data is 0.
[03/26 03:13:29     67s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.011, REAL:0.011, MEM:3620.3M, EPOCH TIME: 1742973209.797996
[03/26 03:13:29     67s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3620.3M, EPOCH TIME: 1742973209.798077
[03/26 03:13:29     67s] Cell adder LLGs are deleted
[03/26 03:13:29     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:29     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:29     67s] # Resetting pin-track-align track data.
[03/26 03:13:29     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:29     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:13:29     67s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 03:13:29     67s] UM:           7.51             35          0.000 ns          8.085 ns  ccopt_design
[03/26 03:13:29     67s] 
[03/26 03:13:29     67s] *** Summary of all messages that are not suppressed in this session:
[03/26 03:13:29     67s] Severity  ID               Count  Summary                                  
[03/26 03:13:29     67s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[03/26 03:13:29     67s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/26 03:13:29     67s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[03/26 03:13:29     67s] WARNING   IMPOPT-665           1  %s : Net has unplaced terms or is connec...
[03/26 03:13:29     67s] WARNING   IMPCCOPT-5046        1  Net '%s' in clock tree '%s' has existing...
[03/26 03:13:29     67s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[03/26 03:13:29     67s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/26 03:13:29     67s] *** Message Summary: 13 warning(s), 0 error(s)
[03/26 03:13:29     67s] 
[03/26 03:13:29     67s] *** ccopt_design #1 [finish] () : cpu/real = 0:00:06.8/0:00:19.3 (0.4), totSession cpu/real = 0:01:07.3/0:14:31.8 (0.1), mem = 3620.3M
[03/26 03:13:29     67s] 
[03/26 03:13:29     67s] =============================================================================================
[03/26 03:13:29     67s]  Final TAT Report : ccopt_design #1                                             23.13-s082_1
[03/26 03:13:29     67s] =============================================================================================
[03/26 03:13:29     67s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:13:29     67s] ---------------------------------------------------------------------------------------------
[03/26 03:13:29     67s] [ InitOpt                ]      1   0:00:08.9  (  46.1 % )     0:00:09.1 /  0:00:01.0    0.1
[03/26 03:13:29     67s] [ GlobalOpt              ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:13:29     67s] [ DrvOpt                 ]      2   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.1
[03/26 03:13:29     67s] [ SimplifyNetlist        ]      1   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:13:29     67s] [ AreaOpt                ]      2   0:00:00.6  (   3.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/26 03:13:29     67s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:29     67s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:13:29     67s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.2    0.4
[03/26 03:13:29     67s] [ MetricReport           ]     12   0:00:00.7  (   3.8 % )     0:00:00.7 /  0:00:00.6    0.8
[03/26 03:13:29     67s] [ DrvReport              ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.0    0.0
[03/26 03:13:29     67s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:29     67s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:13:29     67s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:29     67s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:29     67s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:29     67s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:13:29     67s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:29     67s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:29     67s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:29     67s] [ IncrReplace            ]      1   0:00:00.3  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 03:13:29     67s] [ RefinePlace            ]      6   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/26 03:13:29     67s] [ DetailPlaceInit        ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:13:29     67s] [ CTS                    ]      1   0:00:01.9  (   9.8 % )     0:00:02.6 /  0:00:02.6    1.0
[03/26 03:13:29     67s] [ EarlyGlobalRoute       ]      6   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 03:13:29     67s] [ ExtractRC              ]      6   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 03:13:29     67s] [ UpdateTimingGraph      ]      6   0:00:00.2  (   0.9 % )     0:00:00.3 /  0:00:00.2    0.9
[03/26 03:13:29     67s] [ FullDelayCalc          ]      5   0:00:00.1  (   0.7 % )     0:00:00.2 /  0:00:00.1    0.9
[03/26 03:13:29     67s] [ TimingUpdate           ]     29   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[03/26 03:13:29     67s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[03/26 03:13:29     67s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[03/26 03:13:29     67s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:13:29     67s] [ MISC                   ]          0:00:04.6  (  23.9 % )     0:00:04.6 /  0:00:00.6    0.1
[03/26 03:13:29     67s] ---------------------------------------------------------------------------------------------
[03/26 03:13:29     67s]  ccopt_design #1 TOTAL              0:00:19.3  ( 100.0 % )     0:00:19.3 /  0:00:06.8    0.4
[03/26 03:13:29     67s] ---------------------------------------------------------------------------------------------
[03/26 03:13:29     67s] #% End ccopt_design (date=03/26 03:13:29, total cpu=0:00:06.9, real=0:00:19.0, peak res=2999.9M, current mem=2883.4M)
[03/26 03:14:21     69s] <CMD> ctd_win
[03/26 03:17:06     79s] <CMD> timeDesign -postCTS
[03/26 03:17:06     79s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:01:19.2/0:18:08.3 (0.1), mem = 3498.0M
[03/26 03:17:06     79s] Info: 1 threads available for lower-level modules during optimization.
[03/26 03:17:06     79s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3485.0M, EPOCH TIME: 1742973426.407285
[03/26 03:17:06     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:17:06     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:17:06     79s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3485.0M, EPOCH TIME: 1742973426.407323
[03/26 03:17:06     79s] Start to check current routing status for nets...
[03/26 03:17:06     79s] All nets are already routed correctly.
[03/26 03:17:06     79s] End to check current routing status for nets (mem=3485.0M)
[03/26 03:17:06     79s] Effort level <high> specified for reg2reg path_group
[03/26 03:17:06     79s] Cell adder LLGs are deleted
[03/26 03:17:06     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:17:06     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:17:06     79s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3487.0M, EPOCH TIME: 1742973426.447898
[03/26 03:17:06     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:17:06     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:17:06     79s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3487.0M, EPOCH TIME: 1742973426.448619
[03/26 03:17:06     79s] Max number of tech site patterns supported in site array is 256.
[03/26 03:17:06     79s] Core basic site is CoreSite
[03/26 03:17:06     79s] After signature check, allow fast init is false, keep pre-filter is true.
[03/26 03:17:06     79s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/26 03:17:06     79s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 03:17:06     79s] SiteArray: use 12,288 bytes
[03/26 03:17:06     79s] SiteArray: current memory after site array memory allocation 3487.0M
[03/26 03:17:06     79s] SiteArray: FP blocked sites are writable
[03/26 03:17:06     79s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3487.0M, EPOCH TIME: 1742973426.458752
[03/26 03:17:06     79s] Process 374 (called=72 computed=10) wires and vias for routing blockage analysis
[03/26 03:17:06     79s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3487.0M, EPOCH TIME: 1742973426.458839
[03/26 03:17:06     79s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 03:17:06     79s] Atter site array init, number of instance map data is 0.
[03/26 03:17:06     79s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.010, MEM:3487.0M, EPOCH TIME: 1742973426.458962
[03/26 03:17:06     79s] 
[03/26 03:17:06     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:17:06     79s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:17:06     79s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3487.0M, EPOCH TIME: 1742973426.459121
[03/26 03:17:06     79s] Cell adder LLGs are deleted
[03/26 03:17:06     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:17:06     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:17:06     79s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.085  |  8.085  |  9.882  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/26 03:17:06     79s] Reported timing to dir ./timingReports
[03/26 03:17:06     79s] Total CPU time: 0.05 sec
[03/26 03:17:06     79s] Total Real time: 0.0 sec
[03/26 03:17:06     79s] Total Memory Usage: 3485.1875 Mbytes
[03/26 03:17:06     79s] Info: pop threads available for lower-level modules during optimization.
[03/26 03:17:06     79s] *** timeDesign #3 [finish] () : cpu/real = 0:00:00.0/0:00:00.3 (0.2), totSession cpu/real = 0:01:19.2/0:18:08.6 (0.1), mem = 3485.2M
[03/26 03:17:06     79s] 
[03/26 03:17:06     79s] =============================================================================================
[03/26 03:17:06     79s]  Final TAT Report : timeDesign #3                                               23.13-s082_1
[03/26 03:17:06     79s] =============================================================================================
[03/26 03:17:06     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:17:06     79s] ---------------------------------------------------------------------------------------------
[03/26 03:17:06     79s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:17:06     79s] [ OptSummaryReport       ]      1   0:00:00.0  (   5.2 % )     0:00:00.2 /  0:00:00.0    0.2
[03/26 03:17:06     79s] [ DrvReport              ]      1   0:00:00.2  (  72.0 % )     0:00:00.2 /  0:00:00.0    0.0
[03/26 03:17:06     79s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:17:06     79s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:17:06     79s] [ TimingReport           ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:17:06     79s] [ GenerateReports        ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:17:06     79s] [ MISC                   ]          0:00:00.0  (  16.3 % )     0:00:00.0 /  0:00:00.0    0.2
[03/26 03:17:06     79s] ---------------------------------------------------------------------------------------------
[03/26 03:17:06     79s]  timeDesign #3 TOTAL                0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.0    0.2
[03/26 03:17:06     79s] ---------------------------------------------------------------------------------------------
[03/26 03:17:38     80s] <CMD> report_timing
[03/26 03:18:16     81s] <CMD> report_timing > timing_postCTS.txt
[03/26 03:20:02     86s] <CMD> getDesignMode -user -bottomRoutingLayer
[03/26 03:20:02     86s] <CMD> getDesignMode -user -topRoutingLayer
[03/26 03:20:28     87s] <CMD> getDesignMode -user -bottomRoutingLayer
[03/26 03:20:28     87s] <CMD> getDesignMode -user -topRoutingLayer
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[03/26 03:20:40     87s] <CMD> getDesignMode -quiet -topRoutingLayer
[03/26 03:20:40     87s] <CMD> getDesignMode -quiet -bottomRoutingLayer
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[03/26 03:20:40     87s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/26 03:20:40     87s] <CMD> routeDesign -globalDetail
[03/26 03:20:40     87s] ### Time Record (routeDesign) is installed.
[03/26 03:20:40     87s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2887.09 (MB), peak = 2999.91 (MB)
[03/26 03:20:40     87s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/26 03:20:40     87s] #**INFO: setDesignMode -flowEffort standard
[03/26 03:20:40     87s] #**INFO: setDesignMode -powerEffort none
[03/26 03:20:40     87s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/26 03:20:40     87s] **INFO: User settings:
[03/26 03:20:40     87s] setNanoRouteMode -route_detail_auto_stop                     false
[03/26 03:20:40     87s] setNanoRouteMode -route_detail_end_iteration                 1
[03/26 03:20:40     87s] setNanoRouteMode -route_detail_fix_antenna                   true
[03/26 03:20:40     87s] setNanoRouteMode -route_detail_post_route_litho_repair       false
[03/26 03:20:40     87s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage  auto
[03/26 03:20:40     87s] setNanoRouteMode -route_route_side                           front
[03/26 03:20:40     87s] setNanoRouteMode -route_extract_third_party_compatible       false
[03/26 03:20:40     87s] setNanoRouteMode -route_global_exp_timing_driven_std_delay   38.8
[03/26 03:20:40     87s] setNanoRouteMode -route_antenna_diode_insertion              false
[03/26 03:20:40     87s] setNanoRouteMode -route_selected_net_only                    false
[03/26 03:20:40     87s] setNanoRouteMode -route_strict_honor_route_rule              false
[03/26 03:20:40     87s] setNanoRouteMode -route_with_eco                             false
[03/26 03:20:40     87s] setNanoRouteMode -route_with_litho_driven                    false
[03/26 03:20:40     87s] setNanoRouteMode -route_with_si_driven                       true
[03/26 03:20:40     87s] setNanoRouteMode -route_with_timing_driven                   false
[03/26 03:20:40     87s] setExtractRCMode -engine                                     preRoute
[03/26 03:20:40     87s] setDelayCalMode -enable_high_fanout                          true
[03/26 03:20:40     87s] setDelayCalMode -enable_ideal_seq_async_pins                 false
[03/26 03:20:40     87s] setDelayCalMode -eng_enablePrePlacedFlow                     false
[03/26 03:20:40     87s] setDelayCalMode -engine                                      aae
[03/26 03:20:40     87s] setDelayCalMode -ignoreNetLoad                               false
[03/26 03:20:40     87s] setDelayCalMode -socv_accuracy_mode                          low
[03/26 03:20:40     87s] setSIMode -separate_delta_delay_on_data                      true
[03/26 03:20:40     87s] 
[03/26 03:20:40     87s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/26 03:20:40     87s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/26 03:20:40     87s] OPERPROF: Starting checkPlace at level 1, MEM:3485.9M, EPOCH TIME: 1742973640.883396
[03/26 03:20:40     87s] Processing tracks to init pin-track alignment.
[03/26 03:20:40     87s] z: 2, totalTracks: 1
[03/26 03:20:40     87s] z: 4, totalTracks: 1
[03/26 03:20:40     87s] z: 6, totalTracks: 1
[03/26 03:20:40     87s] z: 8, totalTracks: 1
[03/26 03:20:40     87s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 03:20:40     87s] Cell adder LLGs are deleted
[03/26 03:20:40     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:20:40     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:20:40     87s] # Building adder llgBox search-tree.
[03/26 03:20:40     87s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3485.9M, EPOCH TIME: 1742973640.884410
[03/26 03:20:40     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:20:40     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:20:40     87s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3485.9M, EPOCH TIME: 1742973640.885073
[03/26 03:20:40     87s] Max number of tech site patterns supported in site array is 256.
[03/26 03:20:40     87s] Core basic site is CoreSite
[03/26 03:20:40     87s] After signature check, allow fast init is false, keep pre-filter is true.
[03/26 03:20:40     87s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/26 03:20:40     87s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 03:20:40     87s] SiteArray: use 12,288 bytes
[03/26 03:20:40     87s] SiteArray: current memory after site array memory allocation 3485.9M
[03/26 03:20:40     87s] SiteArray: FP blocked sites are writable
[03/26 03:20:40     87s] Keep-away cache is enable on metals: 1-11
[03/26 03:20:40     87s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 03:20:40     87s] Atter site array init, number of instance map data is 0.
[03/26 03:20:40     87s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.000, REAL:0.000, MEM:3485.9M, EPOCH TIME: 1742973640.885420
[03/26 03:20:40     87s] 
[03/26 03:20:40     87s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:20:40     87s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:20:40     87s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.001, REAL:0.001, MEM:3485.9M, EPOCH TIME: 1742973640.885499
[03/26 03:20:40     87s] Begin checking placement ... (start mem=3485.9M, init mem=3485.9M)
[03/26 03:20:40     87s] Begin checking exclusive groups violation ...
[03/26 03:20:40     87s] There are 0 groups to check, max #box is 0, total #box is 0
[03/26 03:20:40     87s] Finished checking exclusive groups violations. Found 0 Vio.
[03/26 03:20:40     87s] 
[03/26 03:20:40     87s] Running CheckPlace using 1 thread in normal mode...
[03/26 03:20:40     87s] 
[03/26 03:20:40     87s] ...checkPlace normal is done!
[03/26 03:20:40     87s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3485.9M, EPOCH TIME: 1742973640.885875
[03/26 03:20:40     87s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3485.9M, EPOCH TIME: 1742973640.885900
[03/26 03:20:40     87s] *info: Placed = 34            
[03/26 03:20:40     87s] *info: Unplaced = 0           
[03/26 03:20:40     87s] Placement Density:69.78%(176/252)
[03/26 03:20:40     87s] Placement Density (including fixed std cells):69.78%(176/252)
[03/26 03:20:40     87s] Cell adder LLGs are deleted
[03/26 03:20:40     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 03:20:40     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:20:40     87s] # Resetting pin-track-align track data.
[03/26 03:20:40     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:20:40     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:20:40     87s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3485.9M)
[03/26 03:20:40     87s] OPERPROF: Finished checkPlace at level 1, CPU:0.003, REAL:0.003, MEM:3485.9M, EPOCH TIME: 1742973640.886538
[03/26 03:20:40     87s] 
[03/26 03:20:40     87s] changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
[03/26 03:20:40     87s] *** Changed status on (1) nets in Clock.
[03/26 03:20:40     87s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3485.9M) ***
[03/26 03:20:40     87s] 
[03/26 03:20:40     87s] globalDetailRoute
[03/26 03:20:40     87s] 
[03/26 03:20:40     87s] #Start globalDetailRoute on Wed Mar 26 03:20:40 2025
[03/26 03:20:40     87s] #
[03/26 03:20:40     87s] ### Time Record (globalDetailRoute) is installed.
[03/26 03:20:40     87s] ### Time Record (Pre Callback) is installed.
[03/26 03:20:40     87s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:20:40     87s] ### Time Record (Pre Callback) is uninstalled.
[03/26 03:20:40     87s] ### Time Record (DB Import) is installed.
[03/26 03:20:40     87s] ### Time Record (Timing Data Generation) is installed.
[03/26 03:20:40     87s] ### Time Record (Timing Data Generation) is uninstalled.
[03/26 03:20:40     87s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[03/26 03:20:40     87s] ### Net info: total nets: 60
[03/26 03:20:40     87s] ### Net info: dirty nets: 0
[03/26 03:20:40     87s] ### Net info: marked as disconnected nets: 0
[03/26 03:20:40     87s] ### Net info: fully routed nets: 1
[03/26 03:20:40     87s] ### Net info: trivial (< 2 pins) nets: 3
[03/26 03:20:40     87s] ### Net info: unrouted nets: 56
[03/26 03:20:40     87s] ### Net info: re-extraction nets: 0
[03/26 03:20:40     87s] ### Net info: ignored nets: 0
[03/26 03:20:40     87s] ### Net info: skip routing nets: 0
[03/26 03:20:40     87s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:40     87s] ### import design signature (18): route=1902395244 fixed_route=1851275635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2057371680 dirty_area=0 del_dirty_area=0 cell=351388332 placement=1135817351 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1851275635 sns=1851275635 ppa_info=130060903
[03/26 03:20:40     87s] ### Time Record (DB Import) is uninstalled.
[03/26 03:20:40     87s] #NanoRoute Version 23.13-s082_1 NR241029-2256/23_13-UB
[03/26 03:20:40     87s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:40     87s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:40     87s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:40     87s] ### Time Record (Data Preparation) is installed.
[03/26 03:20:40     87s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:40     87s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:20:40     87s] ### Time Record (Global Routing) is installed.
[03/26 03:20:40     87s] ### Time Record (Global Routing) is uninstalled.
[03/26 03:20:40     87s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[03/26 03:20:40     87s] #Total number of routable nets = 57.
[03/26 03:20:40     87s] #Total number of nets in the design = 60.
[03/26 03:20:40     87s] #56 routable nets do not have any wires.
[03/26 03:20:40     87s] #1 routable net has routed wires.
[03/26 03:20:40     87s] #56 nets will be global routed.
[03/26 03:20:40     87s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/26 03:20:40     87s] ### Time Record (Data Preparation) is installed.
[03/26 03:20:40     87s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:40     87s] #Start routing data preparation on Wed Mar 26 03:20:40 2025
[03/26 03:20:40     87s] #
[03/26 03:20:40     87s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:40     87s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:40     87s] ### Time Record (Cell Pin Access) is installed.
[03/26 03:20:40     87s] #Rebuild pin access data for design.
[03/26 03:20:40     87s] #Initial pin access analysis.
[03/26 03:20:41     87s] #Detail pin access analysis.
[03/26 03:20:41     87s] ### Time Record (Cell Pin Access) is uninstalled.
[03/26 03:20:41     87s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[03/26 03:20:41     87s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:20:41     87s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:20:41     87s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:20:41     87s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:20:41     87s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:20:41     87s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:20:41     87s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/26 03:20:41     87s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/26 03:20:41     87s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[03/26 03:20:41     87s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[03/26 03:20:41     87s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[03/26 03:20:41     87s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[03/26 03:20:41     87s] #pin_access_rlayer=2(Metal2)
[03/26 03:20:41     87s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[03/26 03:20:41     87s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[03/26 03:20:41     87s] #enable_dpt_layer_shield=F
[03/26 03:20:41     87s] #has_line_end_grid=F
[03/26 03:20:41     87s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2894.05 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     87s] #Regenerating Ggrids automatically.
[03/26 03:20:41     87s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[03/26 03:20:41     87s] #Using automatically generated G-grids.
[03/26 03:20:41     88s] #Done routing data preparation.
[03/26 03:20:41     88s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Finished routing data preparation on Wed Mar 26 03:20:41 2025
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Cpu time = 00:00:01
[03/26 03:20:41     88s] #Elapsed time = 00:00:01
[03/26 03:20:41     88s] #Increased memory = 16.86 (MB)
[03/26 03:20:41     88s] #Total memory = 2906.15 (MB)
[03/26 03:20:41     88s] #Peak memory = 2999.91 (MB)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:20:41     88s] ### Time Record (Global Routing) is installed.
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Start global routing on Wed Mar 26 03:20:41 2025
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Start global routing initialization on Wed Mar 26 03:20:41 2025
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Number of eco nets is 0
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Start global routing data preparation on Wed Mar 26 03:20:41 2025
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### build_merged_routing_blockage_rect_list starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] #Start routing resource analysis on Wed Mar 26 03:20:41 2025
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### init_is_bin_blocked starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### adjust_flow_cap starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### adjust_flow_per_partial_route_obs starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### set_via_blocked starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### copy_flow starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] #Routing resource analysis is done on Wed Mar 26 03:20:41 2025
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### report_flow_cap starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #  Resource Analysis:
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/26 03:20:41     88s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/26 03:20:41     88s] #  --------------------------------------------------------------
[03/26 03:20:41     88s] #  Metal1         H          69          66          81    29.63%
[03/26 03:20:41     88s] #  Metal2         V          75          57          81     0.00%
[03/26 03:20:41     88s] #  Metal3         H         117          18          81     0.00%
[03/26 03:20:41     88s] #  Metal4         V          76          56          81     0.00%
[03/26 03:20:41     88s] #  Metal5         H         120          15          81     0.00%
[03/26 03:20:41     88s] #  Metal6         V          77          55          81     0.00%
[03/26 03:20:41     88s] #  Metal7         H         120          15          81     0.00%
[03/26 03:20:41     88s] #  Metal8         V          77          55          81     0.00%
[03/26 03:20:41     88s] #  Metal9         H          85          50          81    19.75%
[03/26 03:20:41     88s] #  Metal10        V          17          35          81    35.80%
[03/26 03:20:41     88s] #  Metal11        H          33          20          81    22.22%
[03/26 03:20:41     88s] #  --------------------------------------------------------------
[03/26 03:20:41     88s] #  Total                    869      35.69%         891     9.76%
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #  1 nets (1.67%) with 1 preferred extra spacing.
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### analyze_m2_tracks starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### report_initial_resource starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### mark_pg_pins_accessibility starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### set_net_region starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Global routing data preparation is done on Wed Mar 26 03:20:41 2025
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### prepare_level starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### init level 1 starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### Level 1 hgrid = 9 X 9
[03/26 03:20:41     88s] ### prepare_level_flow starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Global routing initialization is done on Wed Mar 26 03:20:41 2025
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #start global routing iteration 1...
[03/26 03:20:41     88s] ### init_flow_edge starts on Wed Mar 26 03:20:41 2025 with memory = 2906.15 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### routing at level 1 (topmost level) iter 0
[03/26 03:20:41     88s] ### measure_qor starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### measure_congestion starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #start global routing iteration 2...
[03/26 03:20:41     88s] ### routing at level 1 (topmost level) iter 1
[03/26 03:20:41     88s] ### measure_qor starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### measure_congestion starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### route_end starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[03/26 03:20:41     88s] #Total number of routable nets = 57.
[03/26 03:20:41     88s] #Total number of nets in the design = 60.
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #57 routable nets have routed wires.
[03/26 03:20:41     88s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Routed nets constraints summary:
[03/26 03:20:41     88s] #-----------------------------
[03/26 03:20:41     88s] #        Rules   Unconstrained  
[03/26 03:20:41     88s] #-----------------------------
[03/26 03:20:41     88s] #      Default              56  
[03/26 03:20:41     88s] #-----------------------------
[03/26 03:20:41     88s] #        Total              56  
[03/26 03:20:41     88s] #-----------------------------
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Routing constraints summary of the whole design:
[03/26 03:20:41     88s] #------------------------------------------------
[03/26 03:20:41     88s] #        Rules   Pref Extra Space   Unconstrained  
[03/26 03:20:41     88s] #------------------------------------------------
[03/26 03:20:41     88s] #      Default                  1              56  
[03/26 03:20:41     88s] #------------------------------------------------
[03/26 03:20:41     88s] #        Total                  1              56  
[03/26 03:20:41     88s] #------------------------------------------------
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### adjust_flow_per_partial_route_obs starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### cal_base_flow starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### init_flow_edge starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### cal_flow starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### report_overcon starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #                 OverCon       OverCon          
[03/26 03:20:41     88s] #                  #Gcell        #Gcell    %Gcell
[03/26 03:20:41     88s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/26 03:20:41     88s] #  ------------------------------------------------------------
[03/26 03:20:41     88s] #  Metal1        0(0.00%)      0(0.00%)   (0.00%)     0.46  
[03/26 03:20:41     88s] #  Metal2        4(4.94%)      2(2.47%)   (7.41%)     0.55  
[03/26 03:20:41     88s] #  Metal3        0(0.00%)      0(0.00%)   (0.00%)     0.22  
[03/26 03:20:41     88s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.42  
[03/26 03:20:41     88s] #  Metal5        0(0.00%)      0(0.00%)   (0.00%)     0.11  
[03/26 03:20:41     88s] #  Metal6        0(0.00%)      0(0.00%)   (0.00%)     0.41  
[03/26 03:20:41     88s] #  Metal7        0(0.00%)      0(0.00%)   (0.00%)     0.11  
[03/26 03:20:41     88s] #  Metal8        0(0.00%)      0(0.00%)   (0.00%)     0.41  
[03/26 03:20:41     88s] #  Metal9        0(0.00%)      0(0.00%)   (0.00%)     0.29  
[03/26 03:20:41     88s] #  Metal10       0(0.00%)      0(0.00%)   (0.00%)     0.10  
[03/26 03:20:41     88s] #  Metal11       0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/26 03:20:41     88s] #  ------------------------------------------------------------
[03/26 03:20:41     88s] #     Total      4(0.48%)      2(0.24%)   (0.72%)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/26 03:20:41     88s] #  Overflow after GR: 0.00% H + 0.72% V
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### cal_base_flow starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### init_flow_edge starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### cal_flow starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### generate_cong_map_content starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### Sync with Inovus CongMap starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #Hotspot report including placement blocked areas
[03/26 03:20:41     88s] OPERPROF: Starting HotSpotCal at level 1, MEM:3517.8M, EPOCH TIME: 1742973641.484433
[03/26 03:20:41     88s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/26 03:20:41     88s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[03/26 03:20:41     88s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/26 03:20:41     88s] [hotspot] |   Metal1(H)    |              1.00 |              1.00 |    13.68     6.83    20.52    13.68 |
[03/26 03:20:41     88s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[03/26 03:20:41     88s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[03/26 03:20:41     88s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[03/26 03:20:41     88s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[03/26 03:20:41     88s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[03/26 03:20:41     88s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[03/26 03:20:41     88s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[03/26 03:20:41     88s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[03/26 03:20:41     88s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[03/26 03:20:41     88s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[03/26 03:20:41     88s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/26 03:20:41     88s] [hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     1.00 |                                     |
[03/26 03:20:41     88s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/26 03:20:41     88s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[03/26 03:20:41     88s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/26 03:20:41     88s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:20:41     88s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/26 03:20:41     88s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 03:20:41     88s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3517.8M, EPOCH TIME: 1742973641.485415
[03/26 03:20:41     88s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### update starts on Wed Mar 26 03:20:41 2025 with memory = 2907.13 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #Complete Global Routing.
[03/26 03:20:41     88s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #  Routing Statistics
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Layer         | Length(um)| Vias|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Poly ( 0H)    |          0|    0|
[03/26 03:20:41     88s] #  Metal1 ( 1H)  |         26|  151|
[03/26 03:20:41     88s] #  Metal2 ( 2V)  |        230|   99|
[03/26 03:20:41     88s] #  Metal3 ( 3H)  |        247|   11|
[03/26 03:20:41     88s] #  Metal4 ( 4V)  |         21|    0|
[03/26 03:20:41     88s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal10 (10V) |          0|    0|
[03/26 03:20:41     88s] #  Metal11 (11H) |          0|    0|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Total         |        524|  261|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] # Total half perimeter of net bounding box: 558 um.
[03/26 03:20:41     88s] ### update cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### report_overcon starts on Wed Mar 26 03:20:41 2025 with memory = 2907.39 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### report_overcon starts on Wed Mar 26 03:20:41 2025 with memory = 2907.39 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] #Max overcon = 2 tracks.
[03/26 03:20:41     88s] #Total overcon = 0.72%.
[03/26 03:20:41     88s] #Worst layer Gcell overcon rate = 0.00%.
[03/26 03:20:41     88s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### global_route design signature (21): route=961287973 net_attr=1822830355
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Global routing statistics:
[03/26 03:20:41     88s] #Cpu time = 00:00:00
[03/26 03:20:41     88s] #Elapsed time = 00:00:00
[03/26 03:20:41     88s] #Increased memory = 1.24 (MB)
[03/26 03:20:41     88s] #Total memory = 2907.39 (MB)
[03/26 03:20:41     88s] #Peak memory = 2999.91 (MB)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Finished global routing on Wed Mar 26 03:20:41 2025
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### Time Record (Global Routing) is uninstalled.
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is installed.
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:20:41     88s] ### track-assign external-init starts on Wed Mar 26 03:20:41 2025 with memory = 2907.39 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### Time Record (Track Assignment) is installed.
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is installed.
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:20:41     88s] ### Time Record (Track Assignment) is uninstalled.
[03/26 03:20:41     88s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2907.39 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### track-assign engine-init starts on Wed Mar 26 03:20:41 2025 with memory = 2907.39 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### Time Record (Track Assignment) is installed.
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### track-assign core-engine starts on Wed Mar 26 03:20:41 2025 with memory = 2907.39 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #Start Track Assignment.
[03/26 03:20:41     88s] #Done with 46 horizontal wires in 1 hboxes and 50 vertical wires in 1 hboxes.
[03/26 03:20:41     88s] #Done with 2 horizontal wires in 1 hboxes and 12 vertical wires in 1 hboxes.
[03/26 03:20:41     88s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Track assignment summary:
[03/26 03:20:41     88s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/26 03:20:41     88s] #------------------------------------------------------------------------
[03/26 03:20:41     88s] # Metal1        20.30 	  0.00%  	  0.00% 	  0.00%
[03/26 03:20:41     88s] # Metal2       213.48 	  0.07%  	  0.00% 	  0.00%
[03/26 03:20:41     88s] # Metal3       202.14 	  0.20%  	  0.00% 	  0.00%
[03/26 03:20:41     88s] # Metal4         6.35 	  0.00%  	  0.00% 	  0.00%
[03/26 03:20:41     88s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[03/26 03:20:41     88s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[03/26 03:20:41     88s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[03/26 03:20:41     88s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[03/26 03:20:41     88s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[03/26 03:20:41     88s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[03/26 03:20:41     88s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[03/26 03:20:41     88s] #------------------------------------------------------------------------
[03/26 03:20:41     88s] # All         442.27  	  0.13% 	  0.00% 	  0.00%
[03/26 03:20:41     88s] #Complete Track Assignment.
[03/26 03:20:41     88s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #  Routing Statistics
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Layer         | Length(um)| Vias|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Poly ( 0H)    |          0|    0|
[03/26 03:20:41     88s] #  Metal1 ( 1H)  |         20|  151|
[03/26 03:20:41     88s] #  Metal2 ( 2V)  |        223|   99|
[03/26 03:20:41     88s] #  Metal3 ( 3H)  |        243|   11|
[03/26 03:20:41     88s] #  Metal4 ( 4V)  |         21|    0|
[03/26 03:20:41     88s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal10 (10V) |          0|    0|
[03/26 03:20:41     88s] #  Metal11 (11H) |          0|    0|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Total         |        508|  261|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] # Total half perimeter of net bounding box: 558 um.
[03/26 03:20:41     88s] ### track_assign design signature (24): route=882889342
[03/26 03:20:41     88s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] ### Time Record (Track Assignment) is uninstalled.
[03/26 03:20:41     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2907.56 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #number of short segments in preferred routing layers
[03/26 03:20:41     88s] #	
[03/26 03:20:41     88s] #	
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/26 03:20:41     88s] #Cpu time = 00:00:01
[03/26 03:20:41     88s] #Elapsed time = 00:00:01
[03/26 03:20:41     88s] #Increased memory = 18.27 (MB)
[03/26 03:20:41     88s] #Total memory = 2907.56 (MB)
[03/26 03:20:41     88s] #Peak memory = 2999.91 (MB)
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] ### Time Record (Detail Routing) is installed.
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is installed.
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:20:41     88s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Start Detail Routing..
[03/26 03:20:41     88s] #start initial detail routing ...
[03/26 03:20:41     88s] ### Design has 0 dirty nets, 24 dirty-areas)
[03/26 03:20:41     88s] #   number of violations = 0
[03/26 03:20:41     88s] #8 out of 34 instances (23.5%) need to be verified(marked ipoed), dirty area = 5.4%.
[03/26 03:20:41     88s] #76.82% of the total area is being checked for drcs
[03/26 03:20:41     88s] #76.8% of the total area was checked
[03/26 03:20:41     88s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 54.32%
[03/26 03:20:41     88s] ### Gcell ext dirty-map stats: fill = 68[83.95%] (Metal1 = 67[82.72%], Metal2 = 60[74.07%], Metal3 = 46[56.79%], Metal4 = 10[12.35%]), total gcell = 81
[03/26 03:20:41     88s] #   number of violations = 0
[03/26 03:20:41     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2908.98 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #Complete Detail Routing.
[03/26 03:20:41     88s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #  Routing Statistics
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Layer         | Length(um)| Vias|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Poly ( 0H)    |          0|    0|
[03/26 03:20:41     88s] #  Metal1 ( 1H)  |        119|  143|
[03/26 03:20:41     88s] #  Metal2 ( 2V)  |        241|   79|
[03/26 03:20:41     88s] #  Metal3 ( 3H)  |        155|   13|
[03/26 03:20:41     88s] #  Metal4 ( 4V)  |         27|    0|
[03/26 03:20:41     88s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal10 (10V) |          0|    0|
[03/26 03:20:41     88s] #  Metal11 (11H) |          0|    0|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Total         |        542|  235|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] # Total half perimeter of net bounding box: 558 um.
[03/26 03:20:41     88s] #Total number of DRC violations = 0
[03/26 03:20:41     88s] ### Time Record (Detail Routing) is uninstalled.
[03/26 03:20:41     88s] #Cpu time = 00:00:00
[03/26 03:20:41     88s] #Elapsed time = 00:00:00
[03/26 03:20:41     88s] #Increased memory = 1.16 (MB)
[03/26 03:20:41     88s] #Total memory = 2908.72 (MB)
[03/26 03:20:41     88s] #Peak memory = 2999.91 (MB)
[03/26 03:20:41     88s] ### Time Record (Antenna Fixing) is installed.
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #start routing for process antenna violation fix ...
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is installed.
[03/26 03:20:41     88s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:20:41     88s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/26 03:20:41     88s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[03/26 03:20:41     88s] #To increase the message display limit, refer to the product command reference manual.
[03/26 03:20:41     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2908.90 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #  Routing Statistics
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Layer         | Length(um)| Vias|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Poly ( 0H)    |          0|    0|
[03/26 03:20:41     88s] #  Metal1 ( 1H)  |        119|  143|
[03/26 03:20:41     88s] #  Metal2 ( 2V)  |        241|   79|
[03/26 03:20:41     88s] #  Metal3 ( 3H)  |        155|   13|
[03/26 03:20:41     88s] #  Metal4 ( 4V)  |         27|    0|
[03/26 03:20:41     88s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal10 (10V) |          0|    0|
[03/26 03:20:41     88s] #  Metal11 (11H) |          0|    0|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Total         |        542|  235|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] # Total half perimeter of net bounding box: 558 um.
[03/26 03:20:41     88s] #Total number of DRC violations = 0
[03/26 03:20:41     88s] #Total number of process antenna violations = 0
[03/26 03:20:41     88s] #Total number of net violated process antenna rule = 0
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #  Routing Statistics
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Layer         | Length(um)| Vias|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Poly ( 0H)    |          0|    0|
[03/26 03:20:41     88s] #  Metal1 ( 1H)  |        119|  143|
[03/26 03:20:41     88s] #  Metal2 ( 2V)  |        241|   79|
[03/26 03:20:41     88s] #  Metal3 ( 3H)  |        155|   13|
[03/26 03:20:41     88s] #  Metal4 ( 4V)  |         27|    0|
[03/26 03:20:41     88s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal10 (10V) |          0|    0|
[03/26 03:20:41     88s] #  Metal11 (11H) |          0|    0|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Total         |        542|  235|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] # Total half perimeter of net bounding box: 558 um.
[03/26 03:20:41     88s] #Total number of DRC violations = 0
[03/26 03:20:41     88s] #Total number of process antenna violations = 0
[03/26 03:20:41     88s] #Total number of net violated process antenna rule = 0
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 54.32%
[03/26 03:20:41     88s] ### Gcell ext dirty-map stats: fill = 68[83.95%] (Metal1 = 67[82.72%], Metal2 = 60[74.07%], Metal3 = 46[56.79%], Metal4 = 10[12.35%]), total gcell = 81
[03/26 03:20:41     88s] ### Time Record (Antenna Fixing) is uninstalled.
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is installed.
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:20:41     88s] ### Time Record (Post Route Wire Spreading) is installed.
[03/26 03:20:41     88s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Start Post Route wire spreading..
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is installed.
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:20:41     88s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Start DRC checking..
[03/26 03:20:41     88s] #   number of violations = 0
[03/26 03:20:41     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2911.01 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #CELL_VIEW adder,init has no DRC violation.
[03/26 03:20:41     88s] #Total number of DRC violations = 0
[03/26 03:20:41     88s] #Total number of process antenna violations = 0
[03/26 03:20:41     88s] #Total number of net violated process antenna rule = 0
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is installed.
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Start data preparation for wire spreading...
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Data preparation is done on Wed Mar 26 03:20:41 2025
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### track-assign engine-init starts on Wed Mar 26 03:20:41 2025 with memory = 2910.43 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Start Post Route Wire Spread.
[03/26 03:20:41     88s] #Done with 12 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
[03/26 03:20:41     88s] #Complete Post Route Wire Spread.
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #  Routing Statistics
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Layer         | Length(um)| Vias|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Poly ( 0H)    |          0|    0|
[03/26 03:20:41     88s] #  Metal1 ( 1H)  |        122|  143|
[03/26 03:20:41     88s] #  Metal2 ( 2V)  |        244|   79|
[03/26 03:20:41     88s] #  Metal3 ( 3H)  |        158|   13|
[03/26 03:20:41     88s] #  Metal4 ( 4V)  |         27|    0|
[03/26 03:20:41     88s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal10 (10V) |          0|    0|
[03/26 03:20:41     88s] #  Metal11 (11H) |          0|    0|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Total         |        551|  235|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] # Total half perimeter of net bounding box: 558 um.
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is installed.
[03/26 03:20:41     88s] ### Time Record (Data Preparation) is uninstalled.
[03/26 03:20:41     88s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #Start DRC checking..
[03/26 03:20:41     88s] #   number of violations = 0
[03/26 03:20:41     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2911.28 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #CELL_VIEW adder,init has no DRC violation.
[03/26 03:20:41     88s] #Total number of DRC violations = 0
[03/26 03:20:41     88s] #Total number of process antenna violations = 0
[03/26 03:20:41     88s] #Total number of net violated process antenna rule = 0
[03/26 03:20:41     88s] #   number of violations = 0
[03/26 03:20:41     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2910.96 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] #CELL_VIEW adder,init has no DRC violation.
[03/26 03:20:41     88s] #Total number of DRC violations = 0
[03/26 03:20:41     88s] #Total number of process antenna violations = 0
[03/26 03:20:41     88s] #Total number of net violated process antenna rule = 0
[03/26 03:20:41     88s] #Post Route wire spread is done.
[03/26 03:20:41     88s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/26 03:20:41     88s] #Total number of nets with non-default rule or having extra spacing = 1
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #  Routing Statistics
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Layer         | Length(um)| Vias|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Poly ( 0H)    |          0|    0|
[03/26 03:20:41     88s] #  Metal1 ( 1H)  |        122|  143|
[03/26 03:20:41     88s] #  Metal2 ( 2V)  |        244|   79|
[03/26 03:20:41     88s] #  Metal3 ( 3H)  |        158|   13|
[03/26 03:20:41     88s] #  Metal4 ( 4V)  |         27|    0|
[03/26 03:20:41     88s] #  Metal5 ( 5H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal6 ( 6V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal7 ( 7H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal8 ( 8V)  |          0|    0|
[03/26 03:20:41     88s] #  Metal9 ( 9H)  |          0|    0|
[03/26 03:20:41     88s] #  Metal10 (10V) |          0|    0|
[03/26 03:20:41     88s] #  Metal11 (11H) |          0|    0|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #  Total         |        551|  235|
[03/26 03:20:41     88s] #----------------+-----------+-----+
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] # Total half perimeter of net bounding box: 558 um.
[03/26 03:20:41     88s] #detailRoute Statistics:
[03/26 03:20:41     88s] #Cpu time = 00:00:00
[03/26 03:20:41     88s] #Elapsed time = 00:00:00
[03/26 03:20:41     88s] #Increased memory = 3.40 (MB)
[03/26 03:20:41     88s] #Total memory = 2910.96 (MB)
[03/26 03:20:41     88s] #Peak memory = 2999.91 (MB)
[03/26 03:20:41     88s] ### global_detail_route design signature (47): route=1649317307 flt_obj=0 vio=1905142130 shield_wire=1
[03/26 03:20:41     88s] ### Time Record (DB Export) is installed.
[03/26 03:20:41     88s] ### export design design signature (48): route=1649317307 fixed_route=1851275635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2073676592 dirty_area=0 del_dirty_area=0 cell=351388332 placement=1135815303 pin_access=1600490793 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1851275635 sns=1851275635 ppa_info=130060903
[03/26 03:20:41     88s] ### Time Record (DB Export) is uninstalled.
[03/26 03:20:41     88s] ### Time Record (Post Callback) is installed.
[03/26 03:20:41     88s] ### Time Record (Post Callback) is uninstalled.
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #globalDetailRoute statistics:
[03/26 03:20:41     88s] #Cpu time = 00:00:01
[03/26 03:20:41     88s] #Elapsed time = 00:00:01
[03/26 03:20:41     88s] #Increased memory = -20.45 (MB)
[03/26 03:20:41     88s] #Total memory = 2867.50 (MB)
[03/26 03:20:41     88s] #Peak memory = 2999.91 (MB)
[03/26 03:20:41     88s] #Number of warnings = 22
[03/26 03:20:41     88s] #Total number of warnings = 51
[03/26 03:20:41     88s] #Number of fails = 0
[03/26 03:20:41     88s] #Total number of fails = 0
[03/26 03:20:41     88s] #Complete globalDetailRoute on Wed Mar 26 03:20:41 2025
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] ### Time Record (globalDetailRoute) is uninstalled.
[03/26 03:20:41     88s] #Default setup view is reset to setup.
[03/26 03:20:41     88s] #Default setup view is reset to setup.
[03/26 03:20:41     88s] AAE_INFO: Post Route call back at the end of routeDesign
[03/26 03:20:41     88s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2856.16 (MB), peak = 2999.91 (MB)
[03/26 03:20:41     88s] ### Time Record (routeDesign) is uninstalled.
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #  Scalability Statistics
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] #----------------------------+---------+-------------+------------+
[03/26 03:20:41     88s] #  routeDesign               | cpu time| elapsed time| scalability|
[03/26 03:20:41     88s] #----------------------------+---------+-------------+------------+
[03/26 03:20:41     88s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  Detail Routing            | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[03/26 03:20:41     88s] #  Entire Command            | 00:00:01|     00:00:01|         1.0|
[03/26 03:20:41     88s] #----------------------------+---------+-------------+------------+
[03/26 03:20:41     88s] #
[03/26 03:20:41     88s] 
[03/26 03:20:41     88s] *** Summary of all messages that are not suppressed in this session:
[03/26 03:20:41     88s] Severity  ID               Count  Summary                                  
[03/26 03:20:41     88s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[03/26 03:20:41     88s] WARNING   NRIF-95             31  Option setNanoRouteMode -routeTopRouting...
[03/26 03:20:41     88s] *** Message Summary: 32 warning(s), 0 error(s)
[03/26 03:20:41     88s] 
[03/26 03:21:02     89s] <CMD> zoomBox -3.28850 5.17100 30.75450 22.42800
[03/26 03:21:02     89s] <CMD> zoomBox 4.29450 8.83700 19.40050 16.49450
[03/26 03:21:03     89s] <CMD> zoomBox 7.56800 10.70800 15.45400 14.70550
[03/26 03:21:04     89s] <CMD> selectWire 11.6600 12.7850 11.7400 14.7650 2 {a[7]}
[03/26 03:21:07     89s] <CMD> is_innovus_plus
[03/26 03:21:18     90s] <CMD> zoomBox 0.84350 7.44400 18.61700 16.45350
[03/26 03:21:18     90s] <CMD> zoomBox -3.79900 5.19050 20.80100 17.66050
[03/26 03:21:19     90s] <CMD> zoomBox -19.11900 -2.24600 28.00700 21.64300
[03/26 03:21:19     90s] <CMD> zoomBox -72.05100 -27.94000 52.90450 35.40200
[03/26 03:21:21     90s] <CMD> zoomBox -57.33200 -18.91250 48.88100 34.92850
[03/26 03:21:21     90s] <CMD> zoomBox -44.81050 -11.23900 45.47050 34.52600
[03/26 03:21:22     90s] <CMD> zoomBox -17.15000 -1.24850 29.97850 22.64150
[03/26 03:21:23     90s] <CMD> zoomBox -36.13200 -8.10450 40.60900 30.79650
[03/26 03:22:09     92s] <CMD> report_timing > timing_postRoute.txt
[03/26 03:22:09     92s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/26 03:22:09     92s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/26 03:22:09     92s] AAE DB initialization (MEM=2868.503906 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/26 03:22:09     92s] #################################################################################
[03/26 03:22:09     92s] # Design Stage: PostRoute
[03/26 03:22:09     92s] # Design Name: adder
[03/26 03:22:09     92s] # Design Mode: 90nm
[03/26 03:22:09     92s] # Analysis Mode: MMMC Non-OCV 
[03/26 03:22:09     92s] # Parasitics Mode: No SPEF/RCDB 
[03/26 03:22:09     92s] # Signoff Settings: SI Off 
[03/26 03:22:09     92s] #################################################################################
[03/26 03:22:09     92s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 03:22:09     92s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:22:09     92s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:22:09     92s] PreRoute RC Extraction called for design adder.
[03/26 03:22:09     92s] RC Extraction called in multi-corner(1) mode.
[03/26 03:22:09     92s] RCMode: PreRoute
[03/26 03:22:09     92s]       RC Corner Indexes            0   
[03/26 03:22:09     92s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:22:09     92s] Resistance Scaling Factor    : 1.00000 
[03/26 03:22:09     92s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:22:09     92s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:22:09     92s] Shrink Factor                : 0.90000
[03/26 03:22:09     92s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 03:22:09     92s] Using capacitance table file ...
[03/26 03:22:09     92s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:22:09     92s] Updating RC Grid density data for preRoute extraction ...
[03/26 03:22:09     92s] eee: pegSigSF=1.070000
[03/26 03:22:09     92s] Initializing multi-corner capacitance tables ... 
[03/26 03:22:09     92s] Initializing multi-corner resistance tables ...
[03/26 03:22:09     92s] Creating RPSQ from WeeR and WRes ...
[03/26 03:22:09     92s] eee: Grid unit RC data computation started
[03/26 03:22:09     92s] eee: Grid unit RC data computation completed
[03/26 03:22:09     92s] eee: l=1 avDens=0.061790 usedTrk=22.244444 availTrk=360.000000 sigTrk=22.244444
[03/26 03:22:09     92s] eee: l=2 avDens=0.041715 usedTrk=14.266667 availTrk=342.000000 sigTrk=14.266667
[03/26 03:22:09     92s] eee: l=3 avDens=0.025611 usedTrk=9.219883 availTrk=360.000000 sigTrk=9.219883
[03/26 03:22:09     92s] eee: l=4 avDens=0.006108 usedTrk=1.566667 availTrk=256.500000 sigTrk=1.566667
[03/26 03:22:09     92s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:22:09     92s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:22:09     92s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:22:09     92s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:22:09     92s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:22:09     92s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:22:09     92s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:22:09     92s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 03:22:09     92s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:22:09     92s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.024100 aWlH=0.000000 lMod=0 pMax=0.804900 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:22:09     92s] eee: NetCapCache creation started. (Current Mem: 3167.062M) 
[03/26 03:22:09     92s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3167.062M) 
[03/26 03:22:09     92s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:22:09     92s] eee: Metal Layers Info:
[03/26 03:22:09     92s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:22:09     92s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:22:09     92s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:22:09     92s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:22:09     92s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:22:09     92s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:22:09     92s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:22:09     92s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:22:09     92s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:22:09     92s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:22:09     92s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:22:09     92s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:22:09     92s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:22:09     92s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:22:09     92s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:22:09     92s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:22:09     92s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:22:09     92s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:22:09     92s] eee: +----------------------------------------------------+
[03/26 03:22:09     92s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:22:09     92s] eee: +----------------------------------------------------+
[03/26 03:22:09     92s] eee: +----------------------------------------------------+
[03/26 03:22:09     92s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:22:09     92s] eee: +----------------------------------------------------+
[03/26 03:22:09     92s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3167.062M)
[03/26 03:22:09     92s] Calculate delays in BcWc mode...
[03/26 03:22:09     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 3233.6M, InitMEM = 3233.6M)
[03/26 03:22:09     92s] Start delay calculation (fullDC) (1 T). (MEM=2889.82)
[03/26 03:22:09     92s] Start AAE Lib Loading. (MEM=2899.289062)
[03/26 03:22:09     92s] End AAE Lib Loading. (MEM=2905.609375 CPU=0:00:00.0 Real=0:00:00.0)
[03/26 03:22:09     92s] End AAE Lib Interpolated Model. (MEM=2907.609375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:22:09     92s] Total number of fetched objects 58
[03/26 03:22:09     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:22:09     92s] End delay calculation. (MEM=2914.69 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:22:09     92s] End delay calculation (fullDC). (MEM=2894.46 CPU=0:00:00.1 REAL=0:00:00.0)
[03/26 03:22:09     92s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3501.9M) ***
[03/26 03:22:51     94s] <CMD> getMultiCpuUsage -localCpu
[03/26 03:22:51     94s] <CMD> get_verify_drc_mode -disable_rules -quiet
[03/26 03:22:51     94s] <CMD> get_verify_drc_mode -quiet -area
[03/26 03:22:51     94s] <CMD> get_verify_drc_mode -quiet -layer_range
[03/26 03:22:51     94s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[03/26 03:22:51     94s] <CMD> get_verify_drc_mode -check_only -quiet
[03/26 03:22:51     94s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[03/26 03:22:51     94s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[03/26 03:22:51     94s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[03/26 03:22:51     94s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[03/26 03:22:51     94s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[03/26 03:22:51     94s] <CMD> get_verify_drc_mode -limit -quiet
[03/26 03:23:11     94s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report adder.drc.rpt -limit 1000
[03/26 03:23:11     94s] <CMD> verify_drc
[03/26 03:23:11     94s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[03/26 03:23:11     94s] #-check_same_via_cell true               # bool, default=false, user setting
[03/26 03:23:11     94s] #-report adder.drc.rpt                   # string, default="", user setting
[03/26 03:23:11     94s]  *** Starting Verify DRC (MEM: 3508.6) ***
[03/26 03:23:11     94s] 
[03/26 03:23:11     94s] ### import design signature (49): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1600490793 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1 sns=1 ppa_info=1
[03/26 03:23:11     94s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:23:11     94s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 03:23:11     94s]   VERIFY DRC ...... Starting Verification
[03/26 03:23:11     94s]   VERIFY DRC ...... Initializing
[03/26 03:23:11     94s]   VERIFY DRC ...... Deleting Existing Violations
[03/26 03:23:11     94s]   VERIFY DRC ...... Creating Sub-Areas
[03/26 03:23:11     94s]   VERIFY DRC ...... Using new threading
[03/26 03:23:11     94s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 26.400 25.650} 1 of 1
[03/26 03:23:11     94s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[03/26 03:23:11     94s] 
[03/26 03:23:11     94s]   Verification Complete : 0 Viols.
[03/26 03:23:11     94s] 
[03/26 03:23:11     94s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[03/26 03:23:11     94s] 
[03/26 03:23:11     94s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[03/26 03:24:01     96s] <CMD> verifyConnectivity -type all -geomConnect -error 1000 -warning 50
[03/26 03:24:01     96s] VERIFY_CONNECTIVITY use new engine.
[03/26 03:24:01     96s] 
[03/26 03:24:01     96s] ******** Start: VERIFY CONNECTIVITY ********
[03/26 03:24:01     96s] Start Time: Wed Mar 26 03:24:01 2025
[03/26 03:24:01     96s] 
[03/26 03:24:01     96s] Design Name: adder
[03/26 03:24:01     96s] Database Units: 2000
[03/26 03:24:01     96s] Design Boundary: (0.0000, 0.0000) (26.4000, 25.6500)
[03/26 03:24:01     96s] Error Limit = 1000; Warning Limit = 50
[03/26 03:24:01     96s] Check all nets
[03/26 03:24:01     96s] **WARN: (IMPVFC-97):	IO pin cout of net cout has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/26 03:24:01     96s] 
[03/26 03:24:01     96s] Begin Summary 
[03/26 03:24:01     96s]   Found no problems or warnings.
[03/26 03:24:01     96s] End Summary
[03/26 03:24:01     96s] 
[03/26 03:24:01     96s] End Time: Wed Mar 26 03:24:01 2025
[03/26 03:24:01     96s] Time Elapsed: 0:00:00.0
[03/26 03:24:01     96s] 
[03/26 03:24:01     96s] ******** End: VERIFY CONNECTIVITY ********
[03/26 03:24:01     96s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/26 03:24:01     96s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/26 03:24:01     96s] 
[03/26 03:24:44     98s] <CMD> setAnalysisMode -analysisType onChipVariation
[03/26 03:25:17     99s] <CMD> timeDesign -postRoute
[03/26 03:25:17     99s] Switching SI Aware to true by default in postroute mode   
[03/26 03:25:17     99s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[03/26 03:25:17     99s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/26 03:25:17     99s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:01:39.7/0:26:19.7 (0.1), mem = 3454.1M
[03/26 03:25:17     99s] Info: 1 threads available for lower-level modules during optimization.
[03/26 03:25:17     99s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/26 03:25:17     99s] Type 'man IMPEXT-3493' for more detail.
[03/26 03:25:17     99s]  Reset EOS DB
[03/26 03:25:17     99s] Ignoring AAE DB Resetting ...
[03/26 03:25:17     99s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'postRoute' at effort level 'low' .
[03/26 03:25:17     99s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:25:17     99s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:25:17     99s] PostRoute (effortLevel low) RC Extraction called for design adder.
[03/26 03:25:17     99s] RC Extraction called in multi-corner(1) mode.
[03/26 03:25:17     99s] Process corner(s) are loaded.
[03/26 03:25:17     99s]  Corner: rc_corner
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:17     99s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:17     99s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=3454.11M)
[03/26 03:25:17     99s] extractDetailRC Option : -outfile /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d  -extended
[03/26 03:25:17     99s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[03/26 03:25:17     99s]       RC Corner Indexes            0   
[03/26 03:25:17     99s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:25:17     99s] Coupling Cap. Scaling Factor : 1.00000 
[03/26 03:25:17     99s] Resistance Scaling Factor    : 1.00000 
[03/26 03:25:17     99s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:25:17     99s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:25:17     99s] Shrink Factor                : 0.90000
[03/26 03:25:17     99s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:25:17     99s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:25:17     99s] eee: pegSigSF=1.070000
[03/26 03:25:17     99s] Initializing multi-corner capacitance tables ... 
[03/26 03:25:17     99s] Initializing multi-corner resistance tables ...
[03/26 03:25:17     99s] Creating RPSQ from WeeR and WRes ...
[03/26 03:25:17     99s] eee: Grid unit RC data computation started
[03/26 03:25:17     99s] eee: Grid unit RC data computation completed
[03/26 03:25:17     99s] eee: l=1 avDens=0.061790 usedTrk=22.244444 availTrk=360.000000 sigTrk=22.244444
[03/26 03:25:17     99s] eee: l=2 avDens=0.041715 usedTrk=14.266667 availTrk=342.000000 sigTrk=14.266667
[03/26 03:25:17     99s] eee: l=3 avDens=0.025611 usedTrk=9.219883 availTrk=360.000000 sigTrk=9.219883
[03/26 03:25:17     99s] eee: l=4 avDens=0.006108 usedTrk=1.566667 availTrk=256.500000 sigTrk=1.566667
[03/26 03:25:17     99s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:17     99s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:17     99s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:17     99s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:17     99s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:25:17     99s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:25:17     99s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:25:17     99s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:25:17     99s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.024100 aWlH=0.000000 lMod=0 pMax=0.804900 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:25:17     99s] eee: NetCapCache creation started. (Current Mem: 3166.109M) 
[03/26 03:25:17     99s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3166.109M) 
[03/26 03:25:17     99s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:25:17     99s] eee: Metal Layers Info:
[03/26 03:25:17     99s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:25:17     99s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:25:17     99s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:25:17     99s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:25:17     99s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:25:17     99s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:25:17     99s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:25:17     99s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:25:17     99s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:25:17     99s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:25:17     99s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:25:17     99s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:25:17     99s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:25:17     99s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:25:17     99s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:25:17     99s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:25:17     99s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:25:17     99s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:25:17     99s] eee: +----------------------------------------------------+
[03/26 03:25:17     99s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:25:17     99s] eee: +----------------------------------------------------+
[03/26 03:25:17     99s] eee: +----------------------------------------------------+
[03/26 03:25:17     99s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:25:17     99s] eee: +----------------------------------------------------+
[03/26 03:25:17     99s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3166.1M)
[03/26 03:25:17     99s] Creating parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for storing RC.
[03/26 03:25:17     99s] Extracted 10.4938% (CPU Time= 0:00:00.0  MEM= 3230.1M)
[03/26 03:25:17     99s] Extracted 20.3704% (CPU Time= 0:00:00.0  MEM= 3230.1M)
[03/26 03:25:17     99s] Extracted 30.5556% (CPU Time= 0:00:00.0  MEM= 3230.1M)
[03/26 03:25:17     99s] Extracted 40.4321% (CPU Time= 0:00:00.0  MEM= 3230.1M)
[03/26 03:25:17     99s] Extracted 50.6173% (CPU Time= 0:00:00.0  MEM= 3230.1M)
[03/26 03:25:17     99s] Extracted 60.4938% (CPU Time= 0:00:00.0  MEM= 3230.1M)
[03/26 03:25:17     99s] Extracted 70.3704% (CPU Time= 0:00:00.0  MEM= 3230.1M)
[03/26 03:25:17     99s] Extracted 80.5556% (CPU Time= 0:00:00.0  MEM= 3230.1M)
[03/26 03:25:17     99s] Extracted 90.4321% (CPU Time= 0:00:00.0  MEM= 3230.1M)
[03/26 03:25:17     99s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3230.1M)
[03/26 03:25:17     99s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:25:17     99s] Number of Extracted Resistors     : 588
[03/26 03:25:17     99s] Number of Extracted Ground Cap.   : 616
[03/26 03:25:17     99s] Number of Extracted Coupling Cap. : 460
[03/26 03:25:17     99s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3206.109M)
[03/26 03:25:17     99s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/26 03:25:17     99s]  Corner: rc_corner
[03/26 03:25:17     99s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3206.1M)
[03/26 03:25:17     99s] Creating parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb_Filter.rcdb.d' for storing RC.
[03/26 03:25:17     99s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 58 access done (mem: 3210.109M)
[03/26 03:25:17     99s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3210.109M)
[03/26 03:25:17     99s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3210.109M)
[03/26 03:25:17     99s] processing rcdb (/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d) for hinst (top) of cell (adder);
[03/26 03:25:17     99s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3210.109M)
[03/26 03:25:17     99s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 0 access done (mem: 3210.109M)
[03/26 03:25:17     99s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3210.109M)
[03/26 03:25:17     99s] Starting delay calculation for Setup views
[03/26 03:25:17     99s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/26 03:25:17     99s] AAE DB initialization (MEM=2875.109375 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/26 03:25:17     99s] AAE_INFO: resetNetProps viewIdx 0 
[03/26 03:25:17     99s] Starting SI iteration 1 using Infinite Timing Windows
[03/26 03:25:17     99s] #################################################################################
[03/26 03:25:17     99s] # Design Stage: PostRoute
[03/26 03:25:17     99s] # Design Name: adder
[03/26 03:25:17     99s] # Design Mode: 90nm
[03/26 03:25:17     99s] # Analysis Mode: MMMC OCV 
[03/26 03:25:17     99s] # Parasitics Mode: SPEF/RCDB 
[03/26 03:25:17     99s] # Signoff Settings: SI On 
[03/26 03:25:17     99s] #################################################################################
[03/26 03:25:17     99s] AAE_INFO: 1 threads acquired from CTE.
[03/26 03:25:17     99s] Setting infinite Tws ...
[03/26 03:25:18     99s] First Iteration Infinite Tw... 
[03/26 03:25:18     99s] Calculate early delays in OCV mode...
[03/26 03:25:18     99s] Calculate late delays in OCV mode...
[03/26 03:25:18     99s] Topological Sorting (REAL = 0:00:00.0, MEM = 3283.6M, InitMEM = 3283.6M)
[03/26 03:25:18     99s] Start delay calculation (fullDC) (1 T). (MEM=2908.79)
[03/26 03:25:18     99s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:25:18     99s] eee: pegSigSF=1.070000
[03/26 03:25:18     99s] Initializing multi-corner capacitance tables ... 
[03/26 03:25:18     99s] Initializing multi-corner resistance tables ...
[03/26 03:25:18     99s] Creating RPSQ from WeeR and WRes ...
[03/26 03:25:18     99s] eee: Grid unit RC data computation started
[03/26 03:25:18     99s] eee: Grid unit RC data computation completed
[03/26 03:25:18     99s] eee: l=1 avDens=0.061790 usedTrk=22.244444 availTrk=360.000000 sigTrk=22.244444
[03/26 03:25:18     99s] eee: l=2 avDens=0.041715 usedTrk=14.266667 availTrk=342.000000 sigTrk=14.266667
[03/26 03:25:18     99s] eee: l=3 avDens=0.025611 usedTrk=9.219883 availTrk=360.000000 sigTrk=9.219883
[03/26 03:25:18     99s] eee: l=4 avDens=0.006108 usedTrk=1.566667 availTrk=256.500000 sigTrk=1.566667
[03/26 03:25:18     99s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:18     99s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:18     99s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:18     99s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:18     99s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:25:18     99s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:25:18     99s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:25:18     99s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:25:18     99s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.024100 aWlH=0.000000 lMod=0 pMax=0.804900 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:25:18     99s] eee: NetCapCache creation started. (Current Mem: 3283.648M) 
[03/26 03:25:18     99s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3283.648M) 
[03/26 03:25:18     99s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:25:18     99s] eee: Metal Layers Info:
[03/26 03:25:18     99s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:25:18     99s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:25:18     99s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:25:18     99s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:25:18     99s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:25:18     99s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:25:18     99s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:25:18     99s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:25:18     99s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:25:18     99s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:25:18     99s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:25:18     99s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:25:18     99s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:25:18     99s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:25:18     99s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:25:18     99s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:25:18     99s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:25:18     99s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:25:18     99s] eee: +----------------------------------------------------+
[03/26 03:25:18     99s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:25:18     99s] eee: +----------------------------------------------------+
[03/26 03:25:18     99s] eee: +----------------------------------------------------+
[03/26 03:25:18     99s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:25:18     99s] eee: +----------------------------------------------------+
[03/26 03:25:18     99s] Start AAE Lib Loading. (MEM=2918.332031)
[03/26 03:25:18     99s] End AAE Lib Loading. (MEM=2926.324219 CPU=0:00:00.0 Real=0:00:00.0)
[03/26 03:25:18     99s] End AAE Lib Interpolated Model. (MEM=2926.324219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:25:18     99s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3515.336M)
[03/26 03:25:18     99s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3523.3M)
[03/26 03:25:18     99s] Total number of fetched objects 58
[03/26 03:25:18     99s] AAE_INFO-618: Total number of nets in the design is 60,  96.7 percent of the nets selected for SI analysis
[03/26 03:25:18     99s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:25:18     99s] End delay calculation. (MEM=2933.53 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:25:18    100s] End delay calculation (fullDC). (MEM=2913.01 CPU=0:00:00.1 REAL=0:00:01.0)
[03/26 03:25:18    100s] Save waveform /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/.AAE_yxnQNU/.AAE_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77/waveform.data...
[03/26 03:25:18    100s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 3676.1M) ***
[03/26 03:25:18    100s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2919.7M)
[03/26 03:25:18    100s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/26 03:25:18    100s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2919.7M)
[03/26 03:25:18    100s] Starting SI iteration 2
[03/26 03:25:18    100s] Calculate early delays in OCV mode...
[03/26 03:25:18    100s] Calculate late delays in OCV mode...
[03/26 03:25:18    100s] Start delay calculation (fullDC) (1 T). (MEM=2920.14)
[03/26 03:25:18    100s] End AAE Lib Interpolated Model. (MEM=2924.144531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:25:18    100s] Glitch Analysis: View setup -- Total Number of Nets Skipped = 0. 
[03/26 03:25:18    100s] Glitch Analysis: View setup -- Total Number of Nets Analyzed = 58. 
[03/26 03:25:18    100s] Total number of fetched objects 58
[03/26 03:25:18    100s] AAE_INFO-618: Total number of nets in the design is 60,  1.7 percent of the nets selected for SI analysis
[03/26 03:25:18    100s] End delay calculation. (MEM=2926.94 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:25:18    100s] End delay calculation (fullDC). (MEM=2926.94 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:25:18    100s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3523.9M) ***
[03/26 03:25:18    100s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:40 mem=3523.9M)
[03/26 03:25:18    100s] Effort level <high> specified for reg2reg path_group
[03/26 03:25:18    100s] Cell adder LLGs are deleted
[03/26 03:25:18    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:25:18    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:25:18    100s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3525.9M, EPOCH TIME: 1742973918.404566
[03/26 03:25:18    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:25:18    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:25:18    100s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3525.9M, EPOCH TIME: 1742973918.405444
[03/26 03:25:18    100s] Max number of tech site patterns supported in site array is 256.
[03/26 03:25:18    100s] Core basic site is CoreSite
[03/26 03:25:18    100s] After signature check, allow fast init is false, keep pre-filter is true.
[03/26 03:25:18    100s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/26 03:25:18    100s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 03:25:18    100s] SiteArray: use 12,288 bytes
[03/26 03:25:18    100s] SiteArray: current memory after site array memory allocation 3525.9M
[03/26 03:25:18    100s] SiteArray: FP blocked sites are writable
[03/26 03:25:18    100s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3525.9M, EPOCH TIME: 1742973918.419378
[03/26 03:25:18    100s] Process 374 (called=72 computed=10) wires and vias for routing blockage analysis
[03/26 03:25:18    100s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3525.9M, EPOCH TIME: 1742973918.419489
[03/26 03:25:18    100s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 03:25:18    100s] Atter site array init, number of instance map data is 0.
[03/26 03:25:18    100s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:3525.9M, EPOCH TIME: 1742973918.419640
[03/26 03:25:18    100s] 
[03/26 03:25:18    100s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:25:18    100s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:25:18    100s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:3525.9M, EPOCH TIME: 1742973918.419820
[03/26 03:25:18    100s] Cell adder LLGs are deleted
[03/26 03:25:18    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:25:18    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:25:18    100s] ** INFO: Initializing Glitch Interface
[03/26 03:25:18    100s] ** INFO: Initializing Glitch Interface
[03/26 03:25:18    100s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.097  |  8.097  |  9.882  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
------------------------------------------------------------------

[03/26 03:25:18    100s] Reported timing to dir ./timingReports
[03/26 03:25:18    100s] Total CPU time: 0.64 sec
[03/26 03:25:18    100s] Total Real time: 1.0 sec
[03/26 03:25:18    100s] Total Memory Usage: 3604.226562 Mbytes
[03/26 03:25:18    100s] Reset AAE Options
[03/26 03:25:18    100s] Info: pop threads available for lower-level modules during optimization.
[03/26 03:25:18    100s] *** timeDesign #4 [finish] () : cpu/real = 0:00:00.6/0:00:00.9 (0.7), totSession cpu/real = 0:01:40.4/0:26:20.6 (0.1), mem = 3604.2M
[03/26 03:25:18    100s] 
[03/26 03:25:18    100s] =============================================================================================
[03/26 03:25:18    100s]  Final TAT Report : timeDesign #4                                               23.13-s082_1
[03/26 03:25:18    100s] =============================================================================================
[03/26 03:25:18    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:25:18    100s] ---------------------------------------------------------------------------------------------
[03/26 03:25:18    100s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:25:18    100s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.4 % )     0:00:00.3 /  0:00:00.1    0.3
[03/26 03:25:18    100s] [ DrvReport              ]      1   0:00:00.2  (  25.3 % )     0:00:00.2 /  0:00:00.0    0.0
[03/26 03:25:18    100s] [ ExtractRC              ]      1   0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    0.8
[03/26 03:25:18    100s] [ UpdateTimingGraph      ]      2   0:00:00.3  (  33.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/26 03:25:18    100s] [ FullDelayCalc          ]      2   0:00:00.2  (  19.9 % )     0:00:00.2 /  0:00:00.2    1.1
[03/26 03:25:18    100s] [ TimingUpdate           ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:25:18    100s] [ TimingReport           ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 03:25:18    100s] [ GenerateReports        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 03:25:18    100s] [ MISC                   ]          0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/26 03:25:18    100s] ---------------------------------------------------------------------------------------------
[03/26 03:25:18    100s]  timeDesign #4 TOTAL                0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.6    0.7
[03/26 03:25:18    100s] ---------------------------------------------------------------------------------------------
[03/26 03:25:54    101s] <CMD> extractRC
[03/26 03:25:54    101s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 58 access done (mem: 3604.227M)
[03/26 03:25:54    101s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'postRoute' at effort level 'low' .
[03/26 03:25:54    101s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:25:54    101s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:25:54    101s] PostRoute (effortLevel low) RC Extraction called for design adder.
[03/26 03:25:54    101s] RC Extraction called in multi-corner(1) mode.
[03/26 03:25:54    101s] Process corner(s) are loaded.
[03/26 03:25:54    101s]  Corner: rc_corner
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:25:54    101s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:25:54    101s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=3604.23M)
[03/26 03:25:54    101s] extractDetailRC Option : -outfile /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d -maxResLength 222.222  -extended
[03/26 03:25:54    101s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[03/26 03:25:54    101s]       RC Corner Indexes            0   
[03/26 03:25:54    101s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:25:54    101s] Coupling Cap. Scaling Factor : 1.00000 
[03/26 03:25:54    101s] Resistance Scaling Factor    : 1.00000 
[03/26 03:25:54    101s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:25:54    101s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:25:54    101s] Shrink Factor                : 0.90000
[03/26 03:25:54    101s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:25:54    101s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:25:54    101s] eee: pegSigSF=1.070000
[03/26 03:25:54    101s] Initializing multi-corner capacitance tables ... 
[03/26 03:25:54    101s] Initializing multi-corner resistance tables ...
[03/26 03:25:54    101s] Creating RPSQ from WeeR and WRes ...
[03/26 03:25:54    101s] eee: Grid unit RC data computation started
[03/26 03:25:54    101s] eee: Grid unit RC data computation completed
[03/26 03:25:54    101s] eee: l=1 avDens=0.061790 usedTrk=22.244444 availTrk=360.000000 sigTrk=22.244444
[03/26 03:25:54    101s] eee: l=2 avDens=0.041715 usedTrk=14.266667 availTrk=342.000000 sigTrk=14.266667
[03/26 03:25:54    101s] eee: l=3 avDens=0.025611 usedTrk=9.219883 availTrk=360.000000 sigTrk=9.219883
[03/26 03:25:54    101s] eee: l=4 avDens=0.006108 usedTrk=1.566667 availTrk=256.500000 sigTrk=1.566667
[03/26 03:25:54    101s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:54    101s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:54    101s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:54    101s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:25:54    101s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:25:54    101s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:25:54    101s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:25:54    101s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:25:54    101s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.024100 aWlH=0.000000 lMod=0 pMax=0.804900 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:25:54    101s] eee: NetCapCache creation started. (Current Mem: 3602.227M) 
[03/26 03:25:54    101s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3602.227M) 
[03/26 03:25:54    101s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:25:54    101s] eee: Metal Layers Info:
[03/26 03:25:54    101s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:25:54    101s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:25:54    101s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:25:54    101s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:25:54    101s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:25:54    101s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:25:54    101s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:25:54    101s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:25:54    101s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:25:54    101s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:25:54    101s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:25:54    101s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:25:54    101s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:25:54    101s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:25:54    101s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:25:54    101s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:25:54    101s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:25:54    101s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:25:54    101s] eee: +----------------------------------------------------+
[03/26 03:25:54    101s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:25:54    101s] eee: +----------------------------------------------------+
[03/26 03:25:54    101s] eee: +----------------------------------------------------+
[03/26 03:25:54    101s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:25:54    101s] eee: +----------------------------------------------------+
[03/26 03:25:54    101s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3602.2M)
[03/26 03:25:54    101s] Creating parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for storing RC.
[03/26 03:25:54    101s] Extracted 10.4938% (CPU Time= 0:00:00.1  MEM= 3666.2M)
[03/26 03:25:54    101s] Extracted 20.3704% (CPU Time= 0:00:00.1  MEM= 3666.2M)
[03/26 03:25:54    101s] Extracted 30.5556% (CPU Time= 0:00:00.1  MEM= 3666.2M)
[03/26 03:25:54    101s] Extracted 40.4321% (CPU Time= 0:00:00.1  MEM= 3666.2M)
[03/26 03:25:54    101s] Extracted 50.6173% (CPU Time= 0:00:00.1  MEM= 3666.2M)
[03/26 03:25:54    101s] Extracted 60.4938% (CPU Time= 0:00:00.1  MEM= 3666.2M)
[03/26 03:25:54    101s] Extracted 70.3704% (CPU Time= 0:00:00.1  MEM= 3666.2M)
[03/26 03:25:54    101s] Extracted 80.5556% (CPU Time= 0:00:00.1  MEM= 3666.2M)
[03/26 03:25:54    101s] Extracted 90.4321% (CPU Time= 0:00:00.1  MEM= 3666.2M)
[03/26 03:25:54    101s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3666.2M)
[03/26 03:25:54    101s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:25:54    101s] Number of Extracted Resistors     : 588
[03/26 03:25:54    101s] Number of Extracted Ground Cap.   : 616
[03/26 03:25:54    101s] Number of Extracted Coupling Cap. : 460
[03/26 03:25:54    101s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3642.227M)
[03/26 03:25:54    101s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/26 03:25:54    101s]  Corner: rc_corner
[03/26 03:25:54    101s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3642.2M)
[03/26 03:25:54    101s] Creating parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb_Filter.rcdb.d' for storing RC.
[03/26 03:25:54    101s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 58 access done (mem: 3646.227M)
[03/26 03:25:54    101s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3646.227M)
[03/26 03:25:54    101s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3646.227M)
[03/26 03:25:54    101s] processing rcdb (/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d) for hinst (top) of cell (adder);
[03/26 03:25:54    101s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3646.227M)
[03/26 03:25:54    101s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 0 access done (mem: 3646.227M)
[03/26 03:25:54    101s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3646.227M)
[03/26 03:26:46    104s] <CMD> setAnalysisMode -analysisType onChipVariation
[03/26 03:26:49    104s] <CMD> timeDesign -postRoute
[03/26 03:26:49    104s] *** timeDesign #5 [begin] () : totSession cpu/real = 0:01:44.1/0:27:51.7 (0.1), mem = 3628.5M
[03/26 03:26:49    104s] Info: 1 threads available for lower-level modules during optimization.
[03/26 03:26:49    104s]  Reset EOS DB
[03/26 03:26:49    104s] Ignoring AAE DB Resetting ...
[03/26 03:26:49    104s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'postRoute' at effort level 'low' .
[03/26 03:26:49    104s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:26:49    104s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:26:49    104s] PostRoute (effortLevel low) RC Extraction called for design adder.
[03/26 03:26:49    104s] RC Extraction called in multi-corner(1) mode.
[03/26 03:26:49    104s] Process corner(s) are loaded.
[03/26 03:26:49    104s]  Corner: rc_corner
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:26:49    104s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:26:49    104s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=3628.5M)
[03/26 03:26:49    104s] extractDetailRC Option : -outfile /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d -maxResLength 222.222  -extended
[03/26 03:26:49    104s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[03/26 03:26:49    104s]       RC Corner Indexes            0   
[03/26 03:26:49    104s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:26:49    104s] Coupling Cap. Scaling Factor : 1.00000 
[03/26 03:26:49    104s] Resistance Scaling Factor    : 1.00000 
[03/26 03:26:49    104s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:26:49    104s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:26:49    104s] Shrink Factor                : 0.90000
[03/26 03:26:49    104s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:26:49    104s] eee: pegSigSF=1.070000
[03/26 03:26:49    104s] Initializing multi-corner capacitance tables ... 
[03/26 03:26:49    104s] Initializing multi-corner resistance tables ...
[03/26 03:26:49    104s] Creating RPSQ from WeeR and WRes ...
[03/26 03:26:49    104s] eee: Grid unit RC data computation started
[03/26 03:26:49    104s] eee: Grid unit RC data computation completed
[03/26 03:26:49    104s] eee: l=1 avDens=0.061790 usedTrk=22.244444 availTrk=360.000000 sigTrk=22.244444
[03/26 03:26:49    104s] eee: l=2 avDens=0.041715 usedTrk=14.266667 availTrk=342.000000 sigTrk=14.266667
[03/26 03:26:49    104s] eee: l=3 avDens=0.025611 usedTrk=9.219883 availTrk=360.000000 sigTrk=9.219883
[03/26 03:26:49    104s] eee: l=4 avDens=0.006108 usedTrk=1.566667 availTrk=256.500000 sigTrk=1.566667
[03/26 03:26:49    104s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:26:49    104s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:26:49    104s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:26:49    104s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:26:49    104s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:26:49    104s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:26:49    104s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:26:49    104s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:26:49    104s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.024100 aWlH=0.000000 lMod=0 pMax=0.804900 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:26:49    104s] eee: NetCapCache creation started. (Current Mem: 3586.500M) 
[03/26 03:26:49    104s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3586.500M) 
[03/26 03:26:49    104s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:26:49    104s] eee: Metal Layers Info:
[03/26 03:26:49    104s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:26:49    104s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:26:49    104s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:26:49    104s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:26:49    104s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:26:49    104s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:26:49    104s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:26:49    104s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:26:49    104s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:26:49    104s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:26:49    104s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:26:49    104s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:26:49    104s] eee: +----------------------------------------------------+
[03/26 03:26:49    104s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:26:49    104s] eee: +----------------------------------------------------+
[03/26 03:26:49    104s] eee: +----------------------------------------------------+
[03/26 03:26:49    104s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:26:49    104s] eee: +----------------------------------------------------+
[03/26 03:26:49    104s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3586.5M)
[03/26 03:26:49    104s] Creating parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for storing RC.
[03/26 03:26:49    104s] Extracted 10.4938% (CPU Time= 0:00:00.0  MEM= 3626.5M)
[03/26 03:26:49    104s] Extracted 20.3704% (CPU Time= 0:00:00.0  MEM= 3626.5M)
[03/26 03:26:49    104s] Extracted 30.5556% (CPU Time= 0:00:00.0  MEM= 3626.5M)
[03/26 03:26:49    104s] Extracted 40.4321% (CPU Time= 0:00:00.0  MEM= 3626.5M)
[03/26 03:26:49    104s] Extracted 50.6173% (CPU Time= 0:00:00.0  MEM= 3626.5M)
[03/26 03:26:49    104s] Extracted 60.4938% (CPU Time= 0:00:00.0  MEM= 3626.5M)
[03/26 03:26:49    104s] Extracted 70.3704% (CPU Time= 0:00:00.0  MEM= 3626.5M)
[03/26 03:26:49    104s] Extracted 80.5556% (CPU Time= 0:00:00.0  MEM= 3626.5M)
[03/26 03:26:49    104s] Extracted 90.4321% (CPU Time= 0:00:00.0  MEM= 3626.5M)
[03/26 03:26:49    104s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3626.5M)
[03/26 03:26:49    104s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:26:49    104s] Number of Extracted Resistors     : 588
[03/26 03:26:49    104s] Number of Extracted Ground Cap.   : 616
[03/26 03:26:49    104s] Number of Extracted Coupling Cap. : 460
[03/26 03:26:49    104s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3610.500M)
[03/26 03:26:49    104s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/26 03:26:49    104s]  Corner: rc_corner
[03/26 03:26:49    104s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3610.5M)
[03/26 03:26:49    104s] Creating parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb_Filter.rcdb.d' for storing RC.
[03/26 03:26:49    104s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 58 access done (mem: 3614.500M)
[03/26 03:26:49    104s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3614.500M)
[03/26 03:26:49    104s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3614.500M)
[03/26 03:26:49    104s] processing rcdb (/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d) for hinst (top) of cell (adder);
[03/26 03:26:49    104s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3614.500M)
[03/26 03:26:49    104s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 0 access done (mem: 3614.500M)
[03/26 03:26:49    104s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3614.500M)
[03/26 03:26:49    104s] Starting delay calculation for Setup views
[03/26 03:26:49    104s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/26 03:26:49    104s] AAE_INFO: resetNetProps viewIdx 0 
[03/26 03:26:49    104s] Starting SI iteration 1 using Infinite Timing Windows
[03/26 03:26:49    104s] #################################################################################
[03/26 03:26:49    104s] # Design Stage: PostRoute
[03/26 03:26:49    104s] # Design Name: adder
[03/26 03:26:49    104s] # Design Mode: 90nm
[03/26 03:26:49    104s] # Analysis Mode: MMMC OCV 
[03/26 03:26:49    104s] # Parasitics Mode: SPEF/RCDB 
[03/26 03:26:49    104s] # Signoff Settings: SI On 
[03/26 03:26:49    104s] #################################################################################
[03/26 03:26:49    104s] AAE_INFO: 1 threads acquired from CTE.
[03/26 03:26:49    104s] Setting infinite Tws ...
[03/26 03:26:49    104s] First Iteration Infinite Tw... 
[03/26 03:26:49    104s] Calculate early delays in OCV mode...
[03/26 03:26:49    104s] Calculate late delays in OCV mode...
[03/26 03:26:49    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 3612.5M, InitMEM = 3612.5M)
[03/26 03:26:49    104s] Start delay calculation (fullDC) (1 T). (MEM=2918.49)
[03/26 03:26:49    104s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:26:49    104s] eee: pegSigSF=1.070000
[03/26 03:26:49    104s] Initializing multi-corner capacitance tables ... 
[03/26 03:26:49    104s] Initializing multi-corner resistance tables ...
[03/26 03:26:49    104s] Creating RPSQ from WeeR and WRes ...
[03/26 03:26:49    104s] eee: Grid unit RC data computation started
[03/26 03:26:49    104s] eee: Grid unit RC data computation completed
[03/26 03:26:49    104s] eee: l=1 avDens=0.061790 usedTrk=22.244444 availTrk=360.000000 sigTrk=22.244444
[03/26 03:26:49    104s] eee: l=2 avDens=0.041715 usedTrk=14.266667 availTrk=342.000000 sigTrk=14.266667
[03/26 03:26:49    104s] eee: l=3 avDens=0.025611 usedTrk=9.219883 availTrk=360.000000 sigTrk=9.219883
[03/26 03:26:49    104s] eee: l=4 avDens=0.006108 usedTrk=1.566667 availTrk=256.500000 sigTrk=1.566667
[03/26 03:26:49    104s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:26:49    104s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:26:49    104s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:26:49    104s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:26:49    104s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:26:49    104s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:26:49    104s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:26:49    104s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:26:49    104s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.024100 aWlH=0.000000 lMod=0 pMax=0.804900 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:26:49    104s] eee: NetCapCache creation started. (Current Mem: 3612.500M) 
[03/26 03:26:49    104s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3612.500M) 
[03/26 03:26:49    104s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:26:49    104s] eee: Metal Layers Info:
[03/26 03:26:49    104s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:26:49    104s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:26:49    104s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:26:49    104s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:26:49    104s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:26:49    104s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:26:49    104s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:26:49    104s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:26:49    104s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:26:49    104s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:26:49    104s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:26:49    104s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:26:49    104s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:26:49    104s] eee: +----------------------------------------------------+
[03/26 03:26:49    104s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:26:49    104s] eee: +----------------------------------------------------+
[03/26 03:26:49    104s] eee: +----------------------------------------------------+
[03/26 03:26:49    104s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:26:49    104s] eee: +----------------------------------------------------+
[03/26 03:26:49    104s] End AAE Lib Interpolated Model. (MEM=2927.835938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:26:49    104s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3624.109M)
[03/26 03:26:49    104s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3624.1M)
[03/26 03:26:49    104s] Total number of fetched objects 58
[03/26 03:26:49    104s] AAE_INFO-618: Total number of nets in the design is 60,  96.7 percent of the nets selected for SI analysis
[03/26 03:26:49    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:26:49    104s] End delay calculation. (MEM=2929.41 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:26:49    104s] End delay calculation (fullDC). (MEM=2929.41 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:26:49    104s] Save waveform /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/.AAE_yxnQNU/.AAE_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77/waveform.data...
[03/26 03:26:49    104s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3634.8M) ***
[03/26 03:26:50    104s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2929.4M)
[03/26 03:26:50    104s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/26 03:26:50    104s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2929.4M)
[03/26 03:26:50    104s] Starting SI iteration 2
[03/26 03:26:50    104s] Calculate early delays in OCV mode...
[03/26 03:26:50    104s] Calculate late delays in OCV mode...
[03/26 03:26:50    104s] Start delay calculation (fullDC) (1 T). (MEM=2927.92)
[03/26 03:26:50    104s] End AAE Lib Interpolated Model. (MEM=2927.921875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:26:50    104s] Glitch Analysis: View setup -- Total Number of Nets Skipped = 0. 
[03/26 03:26:50    104s] Glitch Analysis: View setup -- Total Number of Nets Analyzed = 58. 
[03/26 03:26:50    104s] Total number of fetched objects 58
[03/26 03:26:50    104s] AAE_INFO-618: Total number of nets in the design is 60,  1.7 percent of the nets selected for SI analysis
[03/26 03:26:50    104s] End delay calculation. (MEM=2929.94 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:26:50    104s] End delay calculation (fullDC). (MEM=2929.94 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:26:50    104s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3525.6M) ***
[03/26 03:26:50    104s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:44 mem=3525.6M)
[03/26 03:26:50    104s] Effort level <high> specified for reg2reg path_group
[03/26 03:26:50    104s] Cell adder LLGs are deleted
[03/26 03:26:50    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:26:50    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:26:50    104s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3527.6M, EPOCH TIME: 1742974010.143653
[03/26 03:26:50    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:26:50    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:26:50    104s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3527.6M, EPOCH TIME: 1742974010.144298
[03/26 03:26:50    104s] Max number of tech site patterns supported in site array is 256.
[03/26 03:26:50    104s] Core basic site is CoreSite
[03/26 03:26:50    104s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 03:26:50    104s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 03:26:50    104s] Fast DP-INIT is on for default
[03/26 03:26:50    104s] Atter site array init, number of instance map data is 0.
[03/26 03:26:50    104s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.010, MEM:3527.6M, EPOCH TIME: 1742974010.154164
[03/26 03:26:50    104s] 
[03/26 03:26:50    104s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 03:26:50    104s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 03:26:50    104s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3527.6M, EPOCH TIME: 1742974010.154325
[03/26 03:26:50    104s] Cell adder LLGs are deleted
[03/26 03:26:50    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:26:50    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 03:26:50    104s] ** INFO: Initializing Glitch Interface
[03/26 03:26:50    104s] ** INFO: Initializing Glitch Interface
[03/26 03:26:50    104s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.097  |  8.097  |  9.882  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
------------------------------------------------------------------

[03/26 03:26:50    104s] Reported timing to dir ./timingReports
[03/26 03:26:50    104s] Total CPU time: 0.34 sec
[03/26 03:26:50    104s] Total Real time: 1.0 sec
[03/26 03:26:50    104s] Total Memory Usage: 3605.90625 Mbytes
[03/26 03:26:50    104s] Reset AAE Options
[03/26 03:26:50    104s] Info: pop threads available for lower-level modules during optimization.
[03/26 03:26:50    104s] *** timeDesign #5 [finish] () : cpu/real = 0:00:00.3/0:00:00.6 (0.6), totSession cpu/real = 0:01:44.5/0:27:52.3 (0.1), mem = 3605.9M
[03/26 03:26:50    104s] 
[03/26 03:26:50    104s] =============================================================================================
[03/26 03:26:50    104s]  Final TAT Report : timeDesign #5                                               23.13-s082_1
[03/26 03:26:50    104s] =============================================================================================
[03/26 03:26:50    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 03:26:50    104s] ---------------------------------------------------------------------------------------------
[03/26 03:26:50    104s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:26:50    104s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.6 % )     0:00:00.3 /  0:00:00.0    0.2
[03/26 03:26:50    104s] [ DrvReport              ]      1   0:00:00.2  (  38.2 % )     0:00:00.2 /  0:00:00.0    0.0
[03/26 03:26:50    104s] [ ExtractRC              ]      1   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/26 03:26:50    104s] [ UpdateTimingGraph      ]      2   0:00:00.2  (  30.6 % )     0:00:00.2 /  0:00:00.2    0.9
[03/26 03:26:50    104s] [ FullDelayCalc          ]      2   0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/26 03:26:50    104s] [ TimingUpdate           ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:26:50    104s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 03:26:50    104s] [ GenerateReports        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 03:26:50    104s] [ MISC                   ]          0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/26 03:26:50    104s] ---------------------------------------------------------------------------------------------
[03/26 03:26:50    104s]  timeDesign #5 TOTAL                0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.3    0.6
[03/26 03:26:50    104s] ---------------------------------------------------------------------------------------------
[03/26 03:28:01    107s] <CMD> extractRC
[03/26 03:28:01    107s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 58 access done (mem: 3605.906M)
[03/26 03:28:01    107s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'postRoute' at effort level 'low' .
[03/26 03:28:01    107s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 03:28:01    107s] Type 'man IMPEXT-3530' for more detail.
[03/26 03:28:01    107s] PostRoute (effortLevel low) RC Extraction called for design adder.
[03/26 03:28:01    107s] RC Extraction called in multi-corner(1) mode.
[03/26 03:28:01    107s] Process corner(s) are loaded.
[03/26 03:28:01    107s]  Corner: rc_corner
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
[03/26 03:28:01    107s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
[03/26 03:28:01    107s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=3605.91M)
[03/26 03:28:01    107s] extractDetailRC Option : -outfile /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d -maxResLength 222.222  -extended
[03/26 03:28:01    107s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[03/26 03:28:01    107s]       RC Corner Indexes            0   
[03/26 03:28:01    107s] Capacitance Scaling Factor   : 1.00000 
[03/26 03:28:01    107s] Coupling Cap. Scaling Factor : 1.00000 
[03/26 03:28:01    107s] Resistance Scaling Factor    : 1.00000 
[03/26 03:28:01    107s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 03:28:01    107s] Clock Res. Scaling Factor    : 1.00000 
[03/26 03:28:01    107s] Shrink Factor                : 0.90000
[03/26 03:28:01    107s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:28:01    107s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:28:01    107s] eee: pegSigSF=1.070000
[03/26 03:28:01    107s] Initializing multi-corner capacitance tables ... 
[03/26 03:28:01    107s] Initializing multi-corner resistance tables ...
[03/26 03:28:01    107s] Creating RPSQ from WeeR and WRes ...
[03/26 03:28:01    107s] eee: Grid unit RC data computation started
[03/26 03:28:01    107s] eee: Grid unit RC data computation completed
[03/26 03:28:01    107s] eee: l=1 avDens=0.061790 usedTrk=22.244444 availTrk=360.000000 sigTrk=22.244444
[03/26 03:28:01    107s] eee: l=2 avDens=0.041715 usedTrk=14.266667 availTrk=342.000000 sigTrk=14.266667
[03/26 03:28:01    107s] eee: l=3 avDens=0.025611 usedTrk=9.219883 availTrk=360.000000 sigTrk=9.219883
[03/26 03:28:01    107s] eee: l=4 avDens=0.006108 usedTrk=1.566667 availTrk=256.500000 sigTrk=1.566667
[03/26 03:28:01    107s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:28:01    107s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:28:01    107s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:28:01    107s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:28:01    107s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:28:01    107s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:28:01    107s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:28:01    107s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:28:01    107s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.024100 aWlH=0.000000 lMod=0 pMax=0.804900 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:28:01    107s] eee: NetCapCache creation started. (Current Mem: 3603.906M) 
[03/26 03:28:01    107s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3603.906M) 
[03/26 03:28:01    107s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:28:01    107s] eee: Metal Layers Info:
[03/26 03:28:01    107s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:28:01    107s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:28:01    107s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:28:01    107s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:28:01    107s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:28:01    107s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:28:01    107s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:28:01    107s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:28:01    107s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:28:01    107s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:28:01    107s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:28:01    107s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:28:01    107s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:28:01    107s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:28:01    107s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:28:01    107s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:28:01    107s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:28:01    107s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:28:01    107s] eee: +----------------------------------------------------+
[03/26 03:28:01    107s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:28:01    107s] eee: +----------------------------------------------------+
[03/26 03:28:01    107s] eee: +----------------------------------------------------+
[03/26 03:28:01    107s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:28:01    107s] eee: +----------------------------------------------------+
[03/26 03:28:01    107s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3603.9M)
[03/26 03:28:01    107s] Creating parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for storing RC.
[03/26 03:28:01    107s] Extracted 10.4938% (CPU Time= 0:00:00.0  MEM= 3667.9M)
[03/26 03:28:01    107s] Extracted 20.3704% (CPU Time= 0:00:00.0  MEM= 3667.9M)
[03/26 03:28:01    107s] Extracted 30.5556% (CPU Time= 0:00:00.0  MEM= 3667.9M)
[03/26 03:28:01    107s] Extracted 40.4321% (CPU Time= 0:00:00.0  MEM= 3667.9M)
[03/26 03:28:01    107s] Extracted 50.6173% (CPU Time= 0:00:00.1  MEM= 3667.9M)
[03/26 03:28:01    107s] Extracted 60.4938% (CPU Time= 0:00:00.1  MEM= 3667.9M)
[03/26 03:28:01    107s] Extracted 70.3704% (CPU Time= 0:00:00.1  MEM= 3667.9M)
[03/26 03:28:01    107s] Extracted 80.5556% (CPU Time= 0:00:00.1  MEM= 3667.9M)
[03/26 03:28:01    107s] Extracted 90.4321% (CPU Time= 0:00:00.1  MEM= 3667.9M)
[03/26 03:28:01    107s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3667.9M)
[03/26 03:28:01    107s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 03:28:01    107s] Number of Extracted Resistors     : 588
[03/26 03:28:01    107s] Number of Extracted Ground Cap.   : 616
[03/26 03:28:01    107s] Number of Extracted Coupling Cap. : 460
[03/26 03:28:01    107s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3643.906M)
[03/26 03:28:01    107s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/26 03:28:01    107s]  Corner: rc_corner
[03/26 03:28:01    107s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3643.9M)
[03/26 03:28:01    107s] Creating parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb_Filter.rcdb.d' for storing RC.
[03/26 03:28:01    107s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 58 access done (mem: 3647.906M)
[03/26 03:28:02    107s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3647.906M)
[03/26 03:28:02    107s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3647.906M)
[03/26 03:28:02    107s] processing rcdb (/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d) for hinst (top) of cell (adder);
[03/26 03:28:02    107s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3647.906M)
[03/26 03:28:02    107s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 0 access done (mem: 3647.906M)
[03/26 03:28:02    107s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3647.906M)
[03/26 03:28:44    108s] <CMD> rcOut -spef report/new
[03/26 03:28:44    108s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3630.180M)
[03/26 03:28:44    108s] RC Out has the following PVT Info:
[03/26 03:28:44    108s]    RC-typical 
[03/26 03:28:44    108s] Dumping Spef file.....
[03/26 03:28:44    108s] Printing D_NET...
[03/26 03:28:44    108s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 3630.2M)
[03/26 03:28:44    108s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 58 access done (mem: 3630.180M)
[03/26 03:29:32    110s] <CMD> rcOut -spef report/new_parasitics.spef
[03/26 03:29:32    110s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3630.180M)
[03/26 03:29:32    110s] RC Out has the following PVT Info:
[03/26 03:29:32    110s]    RC-typical 
[03/26 03:29:32    110s] Dumping Spef file.....
[03/26 03:29:32    110s] Printing D_NET...
[03/26 03:29:32    110s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 3630.2M)
[03/26 03:29:32    110s] Closing parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d': 58 access done (mem: 3630.180M)
[03/26 03:34:37    139s] <CMD> streamOut adder_gds -libName DesignLib -structureName adder -units 2000 -mode ALL
[03/26 03:34:37    139s] Parse flat map file 'streamOut.map'
[03/26 03:34:37    139s] Writing GDSII file ...
[03/26 03:34:37    139s] 	****** db unit per micron = 2000 ******
[03/26 03:34:37    139s] 	****** output gds2 file unit per micron = 2000 ******
[03/26 03:34:37    139s] 	****** unit scaling factor = 1 ******
[03/26 03:34:37    139s] Output for instance
[03/26 03:34:37    139s] Output for bump
[03/26 03:34:37    139s] Output for physical terminals
[03/26 03:34:37    139s] Output for logical terminals
[03/26 03:34:37    139s] Output for regular nets
[03/26 03:34:37    139s] Output for special nets and metal fills
[03/26 03:34:37    139s] Convert 0 swires and 0 svias from compressed groups
[03/26 03:34:37    139s] Output for via structure generation total number 29
[03/26 03:34:37    139s] Statistics for GDS generated (version 3)
[03/26 03:34:37    139s] ----------------------------------------
[03/26 03:34:37    139s] Stream Out Layer Mapping Information:
[03/26 03:34:37    139s] GDS Layer Number          GDS Layer Name
[03/26 03:34:37    139s] ----------------------------------------
[03/26 03:34:37    139s]     233                             COMP
[03/26 03:34:37    139s]     234                          DIEAREA
[03/26 03:34:37    139s]     227                          Metal11
[03/26 03:34:37    139s]     217                            Via10
[03/26 03:34:37    139s]     226                          Metal11
[03/26 03:34:37    139s]     206                          Metal10
[03/26 03:34:37    139s]     216                            Via10
[03/26 03:34:37    139s]     196                             Via9
[03/26 03:34:37    139s]     225                          Metal11
[03/26 03:34:37    139s]     205                          Metal10
[03/26 03:34:37    139s]     185                           Metal9
[03/26 03:34:37    139s]     214                            Via10
[03/26 03:34:37    139s]     195                             Via9
[03/26 03:34:37    139s]     175                             Via8
[03/26 03:34:37    139s]     223                          Metal11
[03/26 03:34:37    139s]     204                          Metal10
[03/26 03:34:37    139s]     184                           Metal9
[03/26 03:34:37    139s]     164                           Metal8
[03/26 03:34:37    139s]     8                             Metal1
[03/26 03:34:37    139s]     22                              Via1
[03/26 03:34:37    139s]     2                               Cont
[03/26 03:34:37    139s]     64                              Via3
[03/26 03:34:37    139s]     44                              Via2
[03/26 03:34:37    139s]     5                               Cont
[03/26 03:34:37    139s]     43                              Via2
[03/26 03:34:37    139s]     23                              Via1
[03/26 03:34:37    139s]     1                               Cont
[03/26 03:34:37    139s]     9                             Metal1
[03/26 03:34:37    139s]     29                            Metal2
[03/26 03:34:37    139s]     50                            Metal3
[03/26 03:34:37    139s]     10                            Metal1
[03/26 03:34:37    139s]     30                            Metal2
[03/26 03:34:37    139s]     71                            Metal4
[03/26 03:34:37    139s]     11                            Metal1
[03/26 03:34:37    139s]     51                            Metal3
[03/26 03:34:37    139s]     31                            Metal2
[03/26 03:34:37    139s]     65                              Via3
[03/26 03:34:37    139s]     26                              Via1
[03/26 03:34:37    139s]     85                              Via4
[03/26 03:34:37    139s]     52                            Metal3
[03/26 03:34:37    139s]     32                            Metal2
[03/26 03:34:37    139s]     72                            Metal4
[03/26 03:34:37    139s]     92                            Metal5
[03/26 03:34:37    139s]     47                              Via2
[03/26 03:34:37    139s]     3                               Cont
[03/26 03:34:37    139s]     86                              Via4
[03/26 03:34:37    139s]     106                             Via5
[03/26 03:34:37    139s]     220                          Metal11
[03/26 03:34:37    139s]     200                          Metal10
[03/26 03:34:37    139s]     161                           Metal8
[03/26 03:34:37    139s]     78                            Metal4
[03/26 03:34:37    139s]     38                            Metal2
[03/26 03:34:37    139s]     58                            Metal3
[03/26 03:34:37    139s]     97                            Metal5
[03/26 03:34:37    139s]     117                           Metal6
[03/26 03:34:37    139s]     53                            Metal3
[03/26 03:34:37    139s]     14                            Metal1
[03/26 03:34:37    139s]     73                            Metal4
[03/26 03:34:37    139s]     93                            Metal5
[03/26 03:34:37    139s]     113                           Metal6
[03/26 03:34:37    139s]     218                          Metal11
[03/26 03:34:37    139s]     198                          Metal10
[03/26 03:34:37    139s]     178                           Metal9
[03/26 03:34:37    139s]     158                           Metal8
[03/26 03:34:37    139s]     75                            Metal4
[03/26 03:34:37    139s]     36                            Metal2
[03/26 03:34:37    139s]     16                            Metal1
[03/26 03:34:37    139s]     55                            Metal3
[03/26 03:34:37    139s]     119                           Metal6
[03/26 03:34:37    139s]     68                              Via3
[03/26 03:34:37    139s]     24                              Via1
[03/26 03:34:37    139s]     4                               Cont
[03/26 03:34:37    139s]     107                             Via5
[03/26 03:34:37    139s]     127                             Via6
[03/26 03:34:37    139s]     221                          Metal11
[03/26 03:34:37    139s]     182                           Metal9
[03/26 03:34:37    139s]     59                            Metal3
[03/26 03:34:37    139s]     79                            Metal4
[03/26 03:34:37    139s]     99                            Metal5
[03/26 03:34:37    139s]     118                           Metal6
[03/26 03:34:37    139s]     138                           Metal7
[03/26 03:34:37    139s]     212                            Via10
[03/26 03:34:37    139s]     173                             Via8
[03/26 03:34:37    139s]     70                              Via3
[03/26 03:34:37    139s]     90                              Via4
[03/26 03:34:37    139s]     109                             Via5
[03/26 03:34:37    139s]     129                             Via6
[03/26 03:34:37    139s]     222                          Metal11
[03/26 03:34:37    139s]     202                          Metal10
[03/26 03:34:37    139s]     183                           Metal9
[03/26 03:34:37    139s]     163                           Metal8
[03/26 03:34:37    139s]     143                           Metal7
[03/26 03:34:37    139s]     190                             Via9
[03/26 03:34:37    139s]     170                             Via8
[03/26 03:34:37    139s]     67                              Via3
[03/26 03:34:37    139s]     48                              Via2
[03/26 03:34:37    139s]     28                              Via1
[03/26 03:34:37    139s]     87                              Via4
[03/26 03:34:37    139s]     131                             Via6
[03/26 03:34:37    139s]     224                          Metal11
[03/26 03:34:37    139s]     180                           Metal9
[03/26 03:34:37    139s]     160                           Metal8
[03/26 03:34:37    139s]     101                           Metal5
[03/26 03:34:37    139s]     121                           Metal6
[03/26 03:34:37    139s]     141                           Metal7
[03/26 03:34:37    139s]     35                            Metal2
[03/26 03:34:37    139s]     74                            Metal4
[03/26 03:34:37    139s]     94                            Metal5
[03/26 03:34:37    139s]     114                           Metal6
[03/26 03:34:37    139s]     134                           Metal7
[03/26 03:34:37    139s]     176                           Metal9
[03/26 03:34:37    139s]     156                           Metal8
[03/26 03:34:37    139s]     13                            Metal1
[03/26 03:34:37    139s]     33                            Metal2
[03/26 03:34:37    139s]     77                            Metal4
[03/26 03:34:37    139s]     116                           Metal6
[03/26 03:34:37    139s]     136                           Metal7
[03/26 03:34:37    139s]     197                          Metal10
[03/26 03:34:37    139s]     177                           Metal9
[03/26 03:34:37    139s]     157                           Metal8
[03/26 03:34:37    139s]     54                            Metal3
[03/26 03:34:37    139s]     34                            Metal2
[03/26 03:34:37    139s]     15                            Metal1
[03/26 03:34:37    139s]     98                            Metal5
[03/26 03:34:37    139s]     137                           Metal7
[03/26 03:34:37    139s]     203                          Metal10
[03/26 03:34:37    139s]     159                           Metal8
[03/26 03:34:37    139s]     80                            Metal4
[03/26 03:34:37    139s]     100                           Metal5
[03/26 03:34:37    139s]     120                           Metal6
[03/26 03:34:37    139s]     139                           Metal7
[03/26 03:34:37    139s]     219                          Metal11
[03/26 03:34:37    139s]     199                          Metal10
[03/26 03:34:37    139s]     179                           Metal9
[03/26 03:34:37    139s]     57                            Metal3
[03/26 03:34:37    139s]     37                            Metal2
[03/26 03:34:37    139s]     17                            Metal1
[03/26 03:34:37    139s]     76                            Metal4
[03/26 03:34:37    139s]     96                            Metal5
[03/26 03:34:37    139s]     140                           Metal7
[03/26 03:34:37    139s]     201                          Metal10
[03/26 03:34:37    139s]     181                           Metal9
[03/26 03:34:37    139s]     162                           Metal8
[03/26 03:34:37    139s]     122                           Metal6
[03/26 03:34:37    139s]     142                           Metal7
[03/26 03:34:37    139s]     45                              Via2
[03/26 03:34:37    139s]     6                               Cont
[03/26 03:34:37    139s]     25                              Via1
[03/26 03:34:37    139s]     89                              Via4
[03/26 03:34:37    139s]     128                             Via6
[03/26 03:34:37    139s]     148                             Via7
[03/26 03:34:37    139s]     169                             Via8
[03/26 03:34:37    139s]     66                              Via3
[03/26 03:34:37    139s]     46                              Via2
[03/26 03:34:37    139s]     7                               Cont
[03/26 03:34:37    139s]     27                              Via1
[03/26 03:34:37    139s]     110                             Via5
[03/26 03:34:37    139s]     149                             Via7
[03/26 03:34:37    139s]     194                             Via9
[03/26 03:34:37    139s]     91                              Via4
[03/26 03:34:37    139s]     111                             Via5
[03/26 03:34:37    139s]     130                             Via6
[03/26 03:34:37    139s]     150                             Via7
[03/26 03:34:37    139s]     215                            Via10
[03/26 03:34:37    139s]     171                             Via8
[03/26 03:34:37    139s]     112                             Via5
[03/26 03:34:37    139s]     132                             Via6
[03/26 03:34:37    139s]     151                             Via7
[03/26 03:34:37    139s]     211                            Via10
[03/26 03:34:37    139s]     191                             Via9
[03/26 03:34:37    139s]     69                              Via3
[03/26 03:34:37    139s]     49                              Via2
[03/26 03:34:37    139s]     88                              Via4
[03/26 03:34:37    139s]     108                             Via5
[03/26 03:34:37    139s]     152                             Via7
[03/26 03:34:37    139s]     192                             Via9
[03/26 03:34:37    139s]     172                             Via8
[03/26 03:34:37    139s]     133                             Via6
[03/26 03:34:37    139s]     153                             Via7
[03/26 03:34:37    139s]     213                            Via10
[03/26 03:34:37    139s]     193                             Via9
[03/26 03:34:37    139s]     174                             Via8
[03/26 03:34:37    139s]     154                             Via7
[03/26 03:34:37    139s]     56                            Metal3
[03/26 03:34:37    139s]     12                            Metal1
[03/26 03:34:37    139s]     95                            Metal5
[03/26 03:34:37    139s]     115                           Metal6
[03/26 03:34:37    139s]     135                           Metal7
[03/26 03:34:37    139s]     155                           Metal8
[03/26 03:34:37    139s]     18                            Metal1
[03/26 03:34:37    139s]     19                            Metal1
[03/26 03:34:37    139s]     39                            Metal2
[03/26 03:34:37    139s]     60                            Metal3
[03/26 03:34:37    139s]     20                            Metal1
[03/26 03:34:37    139s]     40                            Metal2
[03/26 03:34:37    139s]     81                            Metal4
[03/26 03:34:37    139s]     21                            Metal1
[03/26 03:34:37    139s]     61                            Metal3
[03/26 03:34:37    139s]     41                            Metal2
[03/26 03:34:37    139s]     62                            Metal3
[03/26 03:34:37    139s]     42                            Metal2
[03/26 03:34:37    139s]     82                            Metal4
[03/26 03:34:37    139s]     102                           Metal5
[03/26 03:34:37    139s]     230                          Metal11
[03/26 03:34:37    139s]     210                          Metal10
[03/26 03:34:37    139s]     63                            Metal3
[03/26 03:34:37    139s]     83                            Metal4
[03/26 03:34:37    139s]     103                           Metal5
[03/26 03:34:37    139s]     123                           Metal6
[03/26 03:34:37    139s]     228                          Metal11
[03/26 03:34:37    139s]     208                          Metal10
[03/26 03:34:37    139s]     188                           Metal9
[03/26 03:34:37    139s]     168                           Metal8
[03/26 03:34:37    139s]     231                          Metal11
[03/26 03:34:37    139s]     84                            Metal4
[03/26 03:34:37    139s]     104                           Metal5
[03/26 03:34:37    139s]     124                           Metal6
[03/26 03:34:37    139s]     144                           Metal7
[03/26 03:34:37    139s]     186                           Metal9
[03/26 03:34:37    139s]     166                           Metal8
[03/26 03:34:37    139s]     126                           Metal6
[03/26 03:34:37    139s]     146                           Metal7
[03/26 03:34:37    139s]     207                          Metal10
[03/26 03:34:37    139s]     187                           Metal9
[03/26 03:34:37    139s]     167                           Metal8
[03/26 03:34:37    139s]     147                           Metal7
[03/26 03:34:37    139s]     229                          Metal11
[03/26 03:34:37    139s]     209                          Metal10
[03/26 03:34:37    139s]     189                           Metal9
[03/26 03:34:37    139s]     105                           Metal5
[03/26 03:34:37    139s]     125                           Metal6
[03/26 03:34:37    139s]     145                           Metal7
[03/26 03:34:37    139s]     165                           Metal8
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Stream Out Information Processed for GDS version 3:
[03/26 03:34:37    139s] Units: 2000 DBU
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Object                             Count
[03/26 03:34:37    139s] ----------------------------------------
[03/26 03:34:37    139s] Instances                             34
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Ports/Pins                            25
[03/26 03:34:37    139s]     metal layer Metal1                25
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Nets                                 352
[03/26 03:34:37    139s]     metal layer Metal1                76
[03/26 03:34:37    139s]     metal layer Metal2               187
[03/26 03:34:37    139s]     metal layer Metal3                80
[03/26 03:34:37    139s]     metal layer Metal4                 9
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s]     Via Instances                    235
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Special Nets                          42
[03/26 03:34:37    139s]     metal layer Metal1                30
[03/26 03:34:37    139s]     metal layer Metal9                 2
[03/26 03:34:37    139s]     metal layer Metal10                6
[03/26 03:34:37    139s]     metal layer Metal11                4
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s]     Via Instances                    370
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Metal Fills                            0
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s]     Via Instances                      0
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Metal FillOPCs                         0
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s]     Via Instances                      0
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Metal FillDRCs                         0
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s]     Via Instances                      0
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Text                                  85
[03/26 03:34:37    139s]     metal layer Metal1                40
[03/26 03:34:37    139s]     metal layer Metal2                37
[03/26 03:34:37    139s]     metal layer Metal3                 8
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Blockages                              0
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Custom Text                            0
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Custom Box                             0
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] Trim Metal                             0
[03/26 03:34:37    139s] 
[03/26 03:34:37    139s] ######Streamout is finished!
[03/26 03:38:42    148s] <CMD> zoomBox -25.09850 -2.66400 40.13150 30.40200
[03/26 03:41:04    153s] <CMD> report_power > powerReport.txt
[03/26 03:41:04    153s] env CDS_WORKAREA is set to /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[03/26 03:41:04    153s] 
[03/26 03:41:04    153s] Power Net Detected:
[03/26 03:41:04    153s]         Voltage	    Name
[03/26 03:41:04    153s]              0V	    VSS
[03/26 03:41:04    153s]            0.9V	    VDD
[03/26 03:41:04    153s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/26 03:41:04    153s] AAE_INFO: resetNetProps viewIdx 0 
[03/26 03:41:04    153s] Starting SI iteration 1 using Infinite Timing Windows
[03/26 03:41:04    153s] #################################################################################
[03/26 03:41:04    153s] # Design Stage: PostRoute
[03/26 03:41:04    153s] # Design Name: adder
[03/26 03:41:04    153s] # Design Mode: 90nm
[03/26 03:41:04    153s] # Analysis Mode: MMMC OCV 
[03/26 03:41:04    153s] # Parasitics Mode: SPEF/RCDB 
[03/26 03:41:04    153s] # Signoff Settings: SI On 
[03/26 03:41:04    153s] #################################################################################
[03/26 03:41:04    153s] AAE_INFO: 1 threads acquired from CTE.
[03/26 03:41:04    153s] Setting infinite Tws ...
[03/26 03:41:04    153s] First Iteration Infinite Tw... 
[03/26 03:41:04    153s] Calculate early delays in OCV mode...
[03/26 03:41:04    153s] Calculate late delays in OCV mode...
[03/26 03:41:04    153s] Topological Sorting (REAL = 0:00:00.0, MEM = 3628.2M, InitMEM = 3628.2M)
[03/26 03:41:04    153s] Start delay calculation (fullDC) (1 T). (MEM=2942.62)
[03/26 03:41:04    153s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 03:41:04    153s] eee: pegSigSF=1.070000
[03/26 03:41:04    153s] Initializing multi-corner capacitance tables ... 
[03/26 03:41:05    153s] Initializing multi-corner resistance tables ...
[03/26 03:41:05    153s] Creating RPSQ from WeeR and WRes ...
[03/26 03:41:05    153s] eee: Grid unit RC data computation started
[03/26 03:41:05    153s] eee: Grid unit RC data computation completed
[03/26 03:41:05    153s] eee: l=1 avDens=0.061790 usedTrk=22.244444 availTrk=360.000000 sigTrk=22.244444
[03/26 03:41:05    153s] eee: l=2 avDens=0.041715 usedTrk=14.266667 availTrk=342.000000 sigTrk=14.266667
[03/26 03:41:05    153s] eee: l=3 avDens=0.025611 usedTrk=9.219883 availTrk=360.000000 sigTrk=9.219883
[03/26 03:41:05    153s] eee: l=4 avDens=0.006108 usedTrk=1.566667 availTrk=256.500000 sigTrk=1.566667
[03/26 03:41:05    153s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:41:05    153s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:41:05    153s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:41:05    153s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 03:41:05    153s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 03:41:05    153s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 03:41:05    153s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 03:41:05    153s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 03:41:05    153s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.024100 aWlH=0.000000 lMod=0 pMax=0.804900 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 03:41:05    153s] eee: NetCapCache creation started. (Current Mem: 3628.180M) 
[03/26 03:41:05    153s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3628.180M) 
[03/26 03:41:05    153s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 03:41:05    153s] eee: Metal Layers Info:
[03/26 03:41:05    153s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:41:05    153s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 03:41:05    153s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:41:05    153s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 03:41:05    153s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 03:41:05    153s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:41:05    153s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 03:41:05    153s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 03:41:05    153s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 03:41:05    153s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 03:41:05    153s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 03:41:05    153s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 03:41:05    153s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 03:41:05    153s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 03:41:05    153s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 03:41:05    153s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 03:41:05    153s] eee: +-----------------------NDR Info-----------------------+
[03/26 03:41:05    153s] eee: NDR Count = 2, Fake NDR = 0
[03/26 03:41:05    153s] eee: +----------------------------------------------------+
[03/26 03:41:05    153s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 03:41:05    153s] eee: +----------------------------------------------------+
[03/26 03:41:05    153s] eee: +----------------------------------------------------+
[03/26 03:41:05    153s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 03:41:05    153s] eee: +----------------------------------------------------+
[03/26 03:41:05    153s] End AAE Lib Interpolated Model. (MEM=2951.933594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:41:05    153s] Opening parasitic data file '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d' for reading (mem: 3639.789M)
[03/26 03:41:05    153s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3639.8M)
[03/26 03:41:05    153s] Total number of fetched objects 58
[03/26 03:41:05    153s] AAE_INFO-618: Total number of nets in the design is 60,  96.7 percent of the nets selected for SI analysis
[03/26 03:41:05    153s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:41:05    153s] End delay calculation. (MEM=2953.37 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:41:05    153s] End delay calculation (fullDC). (MEM=2953.37 CPU=0:00:00.1 REAL=0:00:01.0)
[03/26 03:41:05    153s] Save waveform /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/.AAE_yxnQNU/.AAE_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77/waveform.data...
[03/26 03:41:05    153s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 3665.5M) ***
[03/26 03:41:05    153s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2953.3M)
[03/26 03:41:05    153s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/26 03:41:05    153s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2953.3M)
[03/26 03:41:05    153s] Starting SI iteration 2
[03/26 03:41:05    153s] Calculate early delays in OCV mode...
[03/26 03:41:05    153s] Calculate late delays in OCV mode...
[03/26 03:41:05    153s] Start delay calculation (fullDC) (1 T). (MEM=2941.77)
[03/26 03:41:05    153s] End AAE Lib Interpolated Model. (MEM=2941.769531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 03:41:05    153s] Glitch Analysis: View setup -- Total Number of Nets Skipped = 0. 
[03/26 03:41:05    153s] Glitch Analysis: View setup -- Total Number of Nets Analyzed = 58. 
[03/26 03:41:05    153s] Total number of fetched objects 58
[03/26 03:41:05    153s] AAE_INFO-618: Total number of nets in the design is 60,  1.7 percent of the nets selected for SI analysis
[03/26 03:41:05    153s] End delay calculation. (MEM=2943.77 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:41:05    153s] End delay calculation (fullDC). (MEM=2943.77 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 03:41:05    153s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3528.3M) ***
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Begin Power Analysis
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s]              0V	    VSS
[03/26 03:41:05    153s]            0.9V	    VDD
[03/26 03:41:05    153s] Begin Processing Timing Library for Power Calculation
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Begin Processing Power Net/Grid for Power Calculation
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Begin Processing Timing Window Data for Power Calculation
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Begin Processing User Attributes
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Begin Processing Signal Activity
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Begin Power Computation
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s]       ----------------------------------------------------------
[03/26 03:41:05    153s]       # of cell(s) missing both power/leakage table: 0
[03/26 03:41:05    153s]       # of cell(s) missing power table: 0
[03/26 03:41:05    153s]       # of cell(s) missing leakage table: 0
[03/26 03:41:05    153s]       ----------------------------------------------------------
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s]       # of MSMV cell(s) missing power_level: 0
[03/26 03:41:05    153s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Begin Processing User Attributes
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)
[03/26 03:41:05    153s] 
[03/26 03:41:05    153s] *



[03/26 03:41:05    153s] Total Power
[03/26 03:41:05    153s] -----------------------------------------------------------------------------------------
[03/26 03:41:05    153s] Total Internal Power:        0.00609086 	   91.8727%
[03/26 03:41:05    153s] Total Switching Power:       0.00053515 	    8.0721%
[03/26 03:41:05    153s] Total Leakage Power:         0.00000366 	    0.0552%
[03/26 03:41:05    153s] Total Power:                 0.00662968
[03/26 03:41:05    153s] -----------------------------------------------------------------------------------------
[03/26 03:41:05    153s] Processing average sequential pin duty cycle 
[03/26 03:41:21    154s] <CMD> report_area > areaReport.txt
[03/26 03:43:26    159s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Mar 26 03:43:26 2025
  Total CPU time:     0:03:12
  Total real time:    0:44:30
  Peak memory (main): 2991.41MB

[03/26 03:43:26    159s] 
[03/26 03:43:26    159s] *** Memory Usage v#2 (Current mem = 3538.984M, initial mem = 839.484M) ***
[03/26 03:43:26    159s] 
[03/26 03:43:26    159s] *** Summary of all messages that are not suppressed in this session:
[03/26 03:43:26    159s] Severity  ID               Count  Summary                                  
[03/26 03:43:26    159s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/26 03:43:26    159s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/26 03:43:26    159s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[03/26 03:43:26    159s] WARNING   IMPEXT-3438         80  Stepper size for erosion effect must be ...
[03/26 03:43:26    159s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/26 03:43:26    159s] WARNING   IMPEXT-3530         21  The process node is not set. Use the com...
[03/26 03:43:26    159s] WARNING   IMPVFC-97            1  IO pin %s of net %s has not been assigne...
[03/26 03:43:26    159s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[03/26 03:43:26    159s] WARNING   IMPOPT-576           3  %d nets have unplaced terms.             
[03/26 03:43:26    159s] WARNING   IMPOPT-665           3  %s : Net has unplaced terms or is connec...
[03/26 03:43:26    159s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[03/26 03:43:26    159s] ERROR     IMPCCOPT-2440        4  The input db is PODv2. Please try clock_...
[03/26 03:43:26    159s] WARNING   IMPCCOPT-5046        1  Net '%s' in clock tree '%s' has existing...
[03/26 03:43:26    159s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[03/26 03:43:26    159s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/26 03:43:26    159s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[03/26 03:43:26    159s] WARNING   NRIF-95             33  Option setNanoRouteMode -routeTopRouting...
[03/26 03:43:26    159s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/26 03:43:26    159s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[03/26 03:43:26    159s] *** Message Summary: 160 warning(s), 4 error(s)
[03/26 03:43:26    159s] 
[03/26 03:43:26    159s] --- Ending "Innovus" (totcpu=0:02:40, real=0:44:29, mem=3539.0M) ---
