vendor_name = ModelSim
source_file = 1, C:/Users/Danijel/Desktop/LPRS1_Homework1_PR_055_2020/LPRS1_Homework1_PR_055_2020_Solution/lprs1_homework1.vhd
source_file = 1, C:/Users/Danijel/Desktop/LPRS1_Homework1_PR_055_2020/max1000_timing.sdc
source_file = 1, C:/Users/Danijel/Desktop/LPRS1_Homework1_PR_055_2020/emulator/hdl/lprs1_max1000_board_emulator.vhd
source_file = 1, C:/Users/Danijel/Desktop/LPRS1_Homework1_PR_055_2020/emulator/hdl/lprs1_max1000_board_emulator_comb.vhd
source_file = 1, C:/Users/Danijel/Desktop/LPRS1_Homework1_PR_055_2020/lprs1_homework1_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Danijel/Desktop/LPRS1_Homework1_PR_055_2020/db/LPRS1_Homework1.cbx.xml
design_name = hard_block
design_name = lprs1_homework1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, lprs1_homework1, 1
instance = comp, \o_res[0]~output\, o_res[0]~output, lprs1_homework1, 1
instance = comp, \o_res[1]~output\, o_res[1]~output, lprs1_homework1, 1
instance = comp, \o_res[2]~output\, o_res[2]~output, lprs1_homework1, 1
instance = comp, \o_res[3]~output\, o_res[3]~output, lprs1_homework1, 1
instance = comp, \o_cmp[0]~output\, o_cmp[0]~output, lprs1_homework1, 1
instance = comp, \o_cmp[1]~output\, o_cmp[1]~output, lprs1_homework1, 1
instance = comp, \o_enc[0]~output\, o_enc[0]~output, lprs1_homework1, 1
instance = comp, \o_enc[1]~output\, o_enc[1]~output, lprs1_homework1, 1
instance = comp, \i_sel[1]~input\, i_sel[1]~input, lprs1_homework1, 1
instance = comp, \i_sel[0]~input\, i_sel[0]~input, lprs1_homework1, 1
instance = comp, \i_y[2]~input\, i_y[2]~input, lprs1_homework1, 1
instance = comp, \i_x[0]~input\, i_x[0]~input, lprs1_homework1, 1
instance = comp, \i_z[0]~input\, i_z[0]~input, lprs1_homework1, 1
instance = comp, \i_z[1]~input\, i_z[1]~input, lprs1_homework1, 1
instance = comp, \Equal2~0\, Equal2~0, lprs1_homework1, 1
instance = comp, \s_sub[0]~0\, s_sub[0]~0, lprs1_homework1, 1
instance = comp, \Add1~0\, Add1~0, lprs1_homework1, 1
instance = comp, \i_y[3]~input\, i_y[3]~input, lprs1_homework1, 1
instance = comp, \s_add[1]~0\, s_add[1]~0, lprs1_homework1, 1
instance = comp, \Equal2~1\, Equal2~1, lprs1_homework1, 1
instance = comp, \i_x[1]~input\, i_x[1]~input, lprs1_homework1, 1
instance = comp, \s_sub[1]~2\, s_sub[1]~2, lprs1_homework1, 1
instance = comp, \Add1~1\, Add1~1, lprs1_homework1, 1
instance = comp, \Equal2~2\, Equal2~2, lprs1_homework1, 1
instance = comp, \i_x[2]~input\, i_x[2]~input, lprs1_homework1, 1
instance = comp, \s_sub[2]~4\, s_sub[2]~4, lprs1_homework1, 1
instance = comp, \s_add[2]~2\, s_add[2]~2, lprs1_homework1, 1
instance = comp, \Add1~2\, Add1~2, lprs1_homework1, 1
instance = comp, \s_add[3]~4\, s_add[3]~4, lprs1_homework1, 1
instance = comp, \i_x[3]~input\, i_x[3]~input, lprs1_homework1, 1
instance = comp, \Equal2~3\, Equal2~3, lprs1_homework1, 1
instance = comp, \s_sub[3]~6\, s_sub[3]~6, lprs1_homework1, 1
instance = comp, \Add1~3\, Add1~3, lprs1_homework1, 1
instance = comp, \Equal7~0\, Equal7~0, lprs1_homework1, 1
instance = comp, \LessThan0~0\, LessThan0~0, lprs1_homework1, 1
instance = comp, \o_enc~0\, o_enc~0, lprs1_homework1, 1
instance = comp, \Equal7~1\, Equal7~1, lprs1_homework1, 1
instance = comp, \i_y[0]~input\, i_y[0]~input, lprs1_homework1, 1
instance = comp, \i_y[1]~input\, i_y[1]~input, lprs1_homework1, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, lprs1_homework1, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, lprs1_homework1, 1
