-- generated by newgenasym Thu Mar 18 10:40:29 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn74lvc2g00_1 is
    port (    
	A1:        IN     STD_LOGIC;    
	A2:        IN     STD_LOGIC;    
	B1:        IN     STD_LOGIC;    
	B2:        IN     STD_LOGIC;    
	GNDD:      IN     STD_LOGIC;    
	P5V0:      IN     STD_LOGIC;    
	\y1*\:     OUT    STD_LOGIC;    
	\y2*\:     OUT    STD_LOGIC);
end sn74lvc2g00_1;
