PPA Report for Cascadable Timer
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 17
IO Count: 21
Cell Count: 59

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 793.02 MHz
Reg-to-Reg Critical Path Delay: 1.116 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
