/*
 * Energex
 * 
 * This program is free software; you can redistribute it
 * and/or modify it under the terms of the GNU General
 * Public License as published by the Free Software
 * Foundation; either version 2 of the License, or (at your
 * option) any later version. 
 * This program is distributed in the hope that it will be 
 * useful, but WITHOUT ANY WARRANTY; without even the implied
 * warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR 
 * PURPOSE. See the GNU General Public License for more details.
 * You should have received a copy of the GNU General Public 
 * License along with this program; if not, write to the Free 
 * Software Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307, USA.
 * 
 */

/*! 
 * @file 	timer-low.c
 * @brief 	Timer und Counter fuer den Mikrocontroller
 * @author 	Benjamin Benz (bbe@heise.de)
 * @date 	26.12.05
 */


#include "icontroller.h"

#include <avr/io.h>
#include <avr/interrupt.h>
#ifndef NEW_AVR_LIB
	#include <avr/signal.h>
#endif
	


#include "timer.h"
#include "charge.h"
// MW #include "sensor-low.h"
// MW #include "bot-local.h"
#include "os_scheduler.h"

#ifdef OS_AVAILABLE
	static uint8_t scheduler_ticks = 0;
#endif

// ---- Timer 2 ------

/*!
  Interrupt Handler fuer Timer/Counter 2(A)
 */
#ifdef __AVR_ATmega644__
ISR(TIMER2_COMPA_vect) {
#else
ISR(SIG_OUTPUT_COMPARE2) {
#endif
	/* ----- TIMER ----- */
	uint32_t ticks = tickCount.u32;	// TickCounter [400 us] erhoehen
	ticks++;
	tickCount.u32 = ticks;	// optimiert volatile weg, weil Ints eh aus sind
	
	sei(); 	// Interrupts wieder an, z.B. UART-Kommunikation kann parallel zu RC5 und Encoderauswertung laufen   
	/* - FERNBEDIENUNG - */
	
	charge_sample();
	
	/* --- RADENCODER --- */
	// MW bot_encoder_isr();
	
	/* --- SCHEDULER --- */
	#ifdef OS_AVAILABLE
		/* Scheduling-Frequenz betraegt ca. 1 kHz */
		if ((uint8_t)((uint8_t)ticks-scheduler_ticks) > MS_TO_TICKS(OS_TIME_SLICE)) {
			scheduler_ticks = (uint8_t)ticks;
			os_schedule(ticks);
		}
	#endif	// OS_AVAILABLE
	
	/* Achtung, hier darf (falls OS_AVAILABLE) kein Code mehr folgen, der bei jedem Aufruf 
	 * dieser ISR ausgefuehrt werden muss! Nach dem Scheduler-Aufruf kommen wir u.U. nicht 
	 * (sofort) wieder hierher zurueck, sondern es koennte auch ein Thread weiterlaufen, der
	 * vor seiner Unterbrechung nicht in hier war. Darum muessen VOR dem Scheduler-Aufruf
	 * bereits Interrupts wieder aktiviert sein. */
}

/*!
 * initilaisiert Timer 0 und startet ihn 
 */
void timer_2_init(void) {
	TCNT2  = 0x00;            // TIMER vorladen
	
	// aendert man den Prescaler muss man die Formel fuer OCR2 anpassen !!!
	// Compare Register nur 8-Bit breit --> evtl. Teiler anpassen
	#ifdef __AVR_ATmega644__
		TCCR2A = _BV(WGM21);	// CTC Mode
		TCCR2B = _BV(CS22);		// Prescaler = CLK/64
		OCR2A = ((XTAL/64/TIMER_2_CLOCK) - 1);	// Timer2A
		TIMSK2  |= _BV(OCIE2A);	// TIMER2 Output Compare Match A Interrupt an
	#else
		// use CLK/64 prescale value, clear timer/counter on compare match   
		TCCR2 = _BV(WGM21) | _BV(CS22);
		OCR2 = ((XTAL/64/TIMER_2_CLOCK) - 1);
		TIMSK  |= _BV(OCIE2);	// enable Output Compare 0 overflow interrupt
	#endif

	sei();                       // enable interrupts
}

