{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 12:06:06 2017 " "Info: Processing started: Tue May 23 12:06:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sram -c sram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sram -c sram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state.idle register BASERAMDATA\[18\]~en 300.75 MHz 3.325 ns Internal " "Info: Clock \"clk\" has Internal fmax of 300.75 MHz between source register \"state.idle\" and destination register \"BASERAMDATA\[18\]~en\" (period= 3.325 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.059 ns + Longest register register " "Info: + Longest register to register delay is 3.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.idle 1 REG LCFF_X93_Y9_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X93_Y9_N1; Fanout = 7; REG Node = 'state.idle'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.idle } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.624 ns) 1.074 ns Selector3~0 2 COMB LCCOMB_X93_Y9_N28 54 " "Info: 2: + IC(0.450 ns) + CELL(0.624 ns) = 1.074 ns; Loc. = LCCOMB_X93_Y9_N28; Fanout = 54; COMB Node = 'Selector3~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { state.idle Selector3~0 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.206 ns) 2.951 ns BASERAMDATA\[18\]~enfeeder 3 COMB LCCOMB_X94_Y17_N0 1 " "Info: 3: + IC(1.671 ns) + CELL(0.206 ns) = 2.951 ns; Loc. = LCCOMB_X94_Y17_N0; Fanout = 1; COMB Node = 'BASERAMDATA\[18\]~enfeeder'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { Selector3~0 BASERAMDATA[18]~enfeeder } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.059 ns BASERAMDATA\[18\]~en 4 REG LCFF_X94_Y17_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.059 ns; Loc. = LCFF_X94_Y17_N1; Fanout = 1; REG Node = 'BASERAMDATA\[18\]~en'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { BASERAMDATA[18]~enfeeder BASERAMDATA[18]~en } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 30.66 % ) " "Info: Total cell delay = 0.938 ns ( 30.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 69.34 % ) " "Info: Total interconnect delay = 2.121 ns ( 69.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.059 ns" { state.idle Selector3~0 BASERAMDATA[18]~enfeeder BASERAMDATA[18]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.059 ns" { state.idle {} Selector3~0 {} BASERAMDATA[18]~enfeeder {} BASERAMDATA[18]~en {} } { 0.000ns 0.450ns 1.671ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.338 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 111 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.666 ns) 3.338 ns BASERAMDATA\[18\]~en 3 REG LCFF_X94_Y17_N1 1 " "Info: 3: + IC(1.437 ns) + CELL(0.666 ns) = 3.338 ns; Loc. = LCFF_X94_Y17_N1; Fanout = 1; REG Node = 'BASERAMDATA\[18\]~en'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { clk~clkctrl BASERAMDATA[18]~en } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.91 % ) " "Info: Total cell delay = 1.766 ns ( 52.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.572 ns ( 47.09 % ) " "Info: Total interconnect delay = 1.572 ns ( 47.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { clk clk~clkctrl BASERAMDATA[18]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { clk {} clk~combout {} clk~clkctrl {} BASERAMDATA[18]~en {} } { 0.000ns 0.000ns 0.135ns 1.437ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.340 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 111 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.666 ns) 3.340 ns state.idle 3 REG LCFF_X93_Y9_N1 7 " "Info: 3: + IC(1.439 ns) + CELL(0.666 ns) = 3.340 ns; Loc. = LCFF_X93_Y9_N1; Fanout = 7; REG Node = 'state.idle'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { clk~clkctrl state.idle } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.87 % ) " "Info: Total cell delay = 1.766 ns ( 52.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.574 ns ( 47.13 % ) " "Info: Total interconnect delay = 1.574 ns ( 47.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { clk clk~clkctrl state.idle } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { clk {} clk~combout {} clk~clkctrl {} state.idle {} } { 0.000ns 0.000ns 0.135ns 1.439ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { clk clk~clkctrl BASERAMDATA[18]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { clk {} clk~combout {} clk~clkctrl {} BASERAMDATA[18]~en {} } { 0.000ns 0.000ns 0.135ns 1.437ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { clk clk~clkctrl state.idle } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { clk {} clk~combout {} clk~clkctrl {} state.idle {} } { 0.000ns 0.000ns 0.135ns 1.439ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.059 ns" { state.idle Selector3~0 BASERAMDATA[18]~enfeeder BASERAMDATA[18]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.059 ns" { state.idle {} Selector3~0 {} BASERAMDATA[18]~enfeeder {} BASERAMDATA[18]~en {} } { 0.000ns 0.450ns 1.671ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.108ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { clk clk~clkctrl BASERAMDATA[18]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { clk {} clk~combout {} clk~clkctrl {} BASERAMDATA[18]~en {} } { 0.000ns 0.000ns 0.135ns 1.437ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { clk clk~clkctrl state.idle } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { clk {} clk~combout {} clk~clkctrl {} state.idle {} } { 0.000ns 0.000ns 0.135ns 1.439ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_out\[14\] reset clk 8.880 ns register " "Info: tsu for register \"data_out\[14\]\" (data pin = \"reset\", clock pin = \"clk\") is 8.880 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.269 ns + Longest pin register " "Info: + Longest pin to register delay is 12.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns reset 1 PIN PIN_AD4 95 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_AD4; Fanout = 95; PIN Node = 'reset'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.070 ns) + CELL(0.366 ns) 10.370 ns data_out\[0\]~34 2 COMB LCCOMB_X94_Y9_N22 32 " "Info: 2: + IC(9.070 ns) + CELL(0.366 ns) = 10.370 ns; Loc. = LCCOMB_X94_Y9_N22; Fanout = 32; COMB Node = 'data_out\[0\]~34'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.436 ns" { reset data_out[0]~34 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.855 ns) 12.269 ns data_out\[14\] 3 REG LCFF_X94_Y8_N9 1 " "Info: 3: + IC(1.044 ns) + CELL(0.855 ns) = 12.269 ns; Loc. = LCFF_X94_Y8_N9; Fanout = 1; REG Node = 'data_out\[14\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { data_out[0]~34 data_out[14] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.155 ns ( 17.56 % ) " "Info: Total cell delay = 2.155 ns ( 17.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.114 ns ( 82.44 % ) " "Info: Total interconnect delay = 10.114 ns ( 82.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.269 ns" { reset data_out[0]~34 data_out[14] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.269 ns" { reset {} reset~combout {} data_out[0]~34 {} data_out[14] {} } { 0.000ns 0.000ns 9.070ns 1.044ns } { 0.000ns 0.934ns 0.366ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.349 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 111 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.349 ns data_out\[14\] 3 REG LCFF_X94_Y8_N9 1 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.349 ns; Loc. = LCFF_X94_Y8_N9; Fanout = 1; REG Node = 'data_out\[14\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk~clkctrl data_out[14] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.73 % ) " "Info: Total cell delay = 1.766 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.583 ns ( 47.27 % ) " "Info: Total interconnect delay = 1.583 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.349 ns" { clk clk~clkctrl data_out[14] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.349 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[14] {} } { 0.000ns 0.000ns 0.135ns 1.448ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.269 ns" { reset data_out[0]~34 data_out[14] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.269 ns" { reset {} reset~combout {} data_out[0]~34 {} data_out[14] {} } { 0.000ns 0.000ns 9.070ns 1.044ns } { 0.000ns 0.934ns 0.366ns 0.855ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.349 ns" { clk clk~clkctrl data_out[14] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.349 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[14] {} } { 0.000ns 0.000ns 0.135ns 1.448ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LEDBUS\[2\] data_out\[2\] 16.227 ns register " "Info: tco from clock \"clk\" to destination pin \"LEDBUS\[2\]\" through register \"data_out\[2\]\" is 16.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.340 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 111 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.666 ns) 3.340 ns data_out\[2\] 3 REG LCFF_X94_Y9_N21 1 " "Info: 3: + IC(1.439 ns) + CELL(0.666 ns) = 3.340 ns; Loc. = LCFF_X94_Y9_N21; Fanout = 1; REG Node = 'data_out\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { clk~clkctrl data_out[2] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.87 % ) " "Info: Total cell delay = 1.766 ns ( 52.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.574 ns ( 47.13 % ) " "Info: Total interconnect delay = 1.574 ns ( 47.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { clk clk~clkctrl data_out[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[2] {} } { 0.000ns 0.000ns 0.135ns 1.439ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.583 ns + Longest register pin " "Info: + Longest register to pin delay is 12.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out\[2\] 1 REG LCFF_X94_Y9_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y9_N21; Fanout = 1; REG Node = 'data_out\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns LEDBUS~34 2 COMB LCCOMB_X94_Y9_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X94_Y9_N20; Fanout = 1; COMB Node = 'LEDBUS~34'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { data_out[2] LEDBUS~34 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.974 ns) + CELL(3.216 ns) 12.583 ns LEDBUS\[2\] 3 PIN PIN_AC8 0 " "Info: 3: + IC(8.974 ns) + CELL(3.216 ns) = 12.583 ns; Loc. = PIN_AC8; Fanout = 0; PIN Node = 'LEDBUS\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.190 ns" { LEDBUS~34 LEDBUS[2] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.609 ns ( 28.68 % ) " "Info: Total cell delay = 3.609 ns ( 28.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.974 ns ( 71.32 % ) " "Info: Total interconnect delay = 8.974 ns ( 71.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.583 ns" { data_out[2] LEDBUS~34 LEDBUS[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.583 ns" { data_out[2] {} LEDBUS~34 {} LEDBUS[2] {} } { 0.000ns 0.000ns 8.974ns } { 0.000ns 0.393ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { clk clk~clkctrl data_out[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[2] {} } { 0.000ns 0.000ns 0.135ns 1.439ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.583 ns" { data_out[2] LEDBUS~34 LEDBUS[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.583 ns" { data_out[2] {} LEDBUS~34 {} LEDBUS[2] {} } { 0.000ns 0.000ns 8.974ns } { 0.000ns 0.393ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset LEDBUS\[2\] 22.817 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"LEDBUS\[2\]\" is 22.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns reset 1 PIN PIN_AD4 95 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_AD4; Fanout = 95; PIN Node = 'reset'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.069 ns) + CELL(0.624 ns) 10.627 ns LEDBUS~34 2 COMB LCCOMB_X94_Y9_N20 1 " "Info: 2: + IC(9.069 ns) + CELL(0.624 ns) = 10.627 ns; Loc. = LCCOMB_X94_Y9_N20; Fanout = 1; COMB Node = 'LEDBUS~34'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.693 ns" { reset LEDBUS~34 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.974 ns) + CELL(3.216 ns) 22.817 ns LEDBUS\[2\] 3 PIN PIN_AC8 0 " "Info: 3: + IC(8.974 ns) + CELL(3.216 ns) = 22.817 ns; Loc. = PIN_AC8; Fanout = 0; PIN Node = 'LEDBUS\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.190 ns" { LEDBUS~34 LEDBUS[2] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.774 ns ( 20.92 % ) " "Info: Total cell delay = 4.774 ns ( 20.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.043 ns ( 79.08 % ) " "Info: Total interconnect delay = 18.043 ns ( 79.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.817 ns" { reset LEDBUS~34 LEDBUS[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "22.817 ns" { reset {} reset~combout {} LEDBUS~34 {} LEDBUS[2] {} } { 0.000ns 0.000ns 9.069ns 8.974ns } { 0.000ns 0.934ns 0.624ns 3.216ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_out\[3\] BASERAMDATA\[3\] clk -3.445 ns register " "Info: th for register \"data_out\[3\]\" (data pin = \"BASERAMDATA\[3\]\", clock pin = \"clk\") is -3.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.340 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 111 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.666 ns) 3.340 ns data_out\[3\] 3 REG LCFF_X94_Y9_N15 1 " "Info: 3: + IC(1.439 ns) + CELL(0.666 ns) = 3.340 ns; Loc. = LCFF_X94_Y9_N15; Fanout = 1; REG Node = 'data_out\[3\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { clk~clkctrl data_out[3] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.87 % ) " "Info: Total cell delay = 1.766 ns ( 52.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.574 ns ( 47.13 % ) " "Info: Total interconnect delay = 1.574 ns ( 47.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { clk clk~clkctrl data_out[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[3] {} } { 0.000ns 0.000ns 0.135ns 1.439ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.091 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BASERAMDATA\[3\] 1 PIN PIN_W24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_W24; Fanout = 1; PIN Node = 'BASERAMDATA\[3\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[3] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns BASERAMDATA\[3\]~60 2 COMB IOC_X95_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = IOC_X95_Y11_N1; Fanout = 1; COMB Node = 'BASERAMDATA\[3\]~60'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { BASERAMDATA[3] BASERAMDATA[3]~60 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.696 ns) + CELL(0.460 ns) 7.091 ns data_out\[3\] 3 REG LCFF_X94_Y9_N15 1 " "Info: 3: + IC(5.696 ns) + CELL(0.460 ns) = 7.091 ns; Loc. = LCFF_X94_Y9_N15; Fanout = 1; REG Node = 'data_out\[3\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.156 ns" { BASERAMDATA[3]~60 data_out[3] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.395 ns ( 19.67 % ) " "Info: Total cell delay = 1.395 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.696 ns ( 80.33 % ) " "Info: Total interconnect delay = 5.696 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.091 ns" { BASERAMDATA[3] BASERAMDATA[3]~60 data_out[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "7.091 ns" { BASERAMDATA[3] {} BASERAMDATA[3]~60 {} data_out[3] {} } { 0.000ns 0.000ns 5.696ns } { 0.000ns 0.935ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { clk clk~clkctrl data_out[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[3] {} } { 0.000ns 0.000ns 0.135ns 1.439ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.091 ns" { BASERAMDATA[3] BASERAMDATA[3]~60 data_out[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "7.091 ns" { BASERAMDATA[3] {} BASERAMDATA[3]~60 {} data_out[3] {} } { 0.000ns 0.000ns 5.696ns } { 0.000ns 0.935ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 12:06:06 2017 " "Info: Processing ended: Tue May 23 12:06:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
