// Seed: 4203205328
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri id_4
);
  assign id_3 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2
    , id_6 = "",
    output wire id_3,
    input wor id_4
);
  logic id_7;
  ;
  wire id_8;
  assign id_6 = (1'b0);
  wire id_9;
  wire id_10;
  wire [1  -  -1 : -1] id_11;
  logic id_12;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2,
      id_3,
      id_1
  );
  assign modCall_1.id_3 = 0;
  logic id_13;
  ;
endmodule
