Analysis & Synthesis report for avr109
Tue Aug 29 04:15:11 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: Top-level Entity: |conexion
 11. Parameter Settings for User Entity Instance: contbit:Cont
 12. Parameter Settings for User Entity Instance: contbit:Cont|registro:Reg
 13. Parameter Settings for User Entity Instance: contbit:Cont|conttime:contador
 14. Parameter Settings for User Entity Instance: contbit:Cont|conttime:contador|registro:Reg
 15. Parameter Settings for User Entity Instance: avr109:avr109_c
 16. Parameter Settings for User Entity Instance: avr109:avr109_c|avr109tx:avr109tx_inst
 17. Parameter Settings for User Entity Instance: avr109:avr109_c|avr109rx:avr109rx_inst
 18. Port Connectivity Checks: "avr109:avr109_c|avr109rx:avr109rx_inst"
 19. Port Connectivity Checks: "contbit:Cont|conttime:contador|registro:Reg"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 29 04:15:11 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; avr109                                      ;
; Top-level Entity Name           ; conexion                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 91                                          ;
; Total pins                      ; 71                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; conexion           ; avr109             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                       ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                         ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------+---------+
; conexion.vhd                     ; yes             ; User VHDL File         ; /home/camilo/Documentos/avance_2/avr109/conexion.vhd ;         ;
; registro.vhd                     ; yes             ; User VHDL File         ; /home/camilo/Documentos/avance_2/avr109/registro.vhd ;         ;
; avr109tx.v                       ; yes             ; User Verilog HDL File  ; /home/camilo/Documentos/avance_2/avr109/avr109tx.v   ;         ;
; avr109rx.v                       ; yes             ; User Verilog HDL File  ; /home/camilo/Documentos/avance_2/avr109/avr109rx.v   ;         ;
; avr109.v                         ; yes             ; User Verilog HDL File  ; /home/camilo/Documentos/avance_2/avr109/avr109.v     ;         ;
; conttime.vhd                     ; yes             ; User VHDL File         ; /home/camilo/Documentos/avance_2/avr109/conttime.vhd ;         ;
; contbit.vhd                      ; yes             ; User VHDL File         ; /home/camilo/Documentos/avance_2/avr109/contbit.vhd  ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 141       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 220       ;
;     -- 7 input functions                    ; 9         ;
;     -- 6 input functions                    ; 52        ;
;     -- 5 input functions                    ; 26        ;
;     -- 4 input functions                    ; 38        ;
;     -- <=3 input functions                  ; 95        ;
;                                             ;           ;
; Dedicated logic registers                   ; 91        ;
;                                             ;           ;
; I/O pins                                    ; 71        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 91        ;
; Total fan-out                               ; 1337      ;
; Average fan-out                             ; 2.95      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                          ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                   ; Entity Name ; Library Name ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------+-------------+--------------+
; |conexion                      ; 220 (5)             ; 91 (0)                    ; 0                 ; 0          ; 71   ; 0            ; |conexion                                             ; conexion    ; work         ;
;    |avr109:avr109_c|           ; 204 (148)           ; 83 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |conexion|avr109:avr109_c                             ; avr109      ; work         ;
;       |avr109rx:avr109rx_inst| ; 28 (28)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |conexion|avr109:avr109_c|avr109rx:avr109rx_inst      ; avr109rx    ; work         ;
;       |avr109tx:avr109tx_inst| ; 28 (28)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |conexion|avr109:avr109_c|avr109tx:avr109tx_inst      ; avr109tx    ; work         ;
;    |contbit:Cont|              ; 11 (6)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |conexion|contbit:Cont                                ; contbit     ; work         ;
;       |conttime:contador|      ; 5 (2)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |conexion|contbit:Cont|conttime:contador              ; conttime    ; work         ;
;          |registro:Reg|        ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |conexion|contbit:Cont|conttime:contador|registro:Reg ; registro    ; work         ;
;       |registro:Reg|           ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |conexion|contbit:Cont|registro:Reg                   ; registro    ; work         ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 91    ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |conexion|avr109:avr109_c|avr109tx:avr109tx_inst|txshift_q[6] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |conexion|avr109:avr109_c|avr109tx:avr109tx_inst|txcnt_q[3]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |conexion|avr109:avr109_c|avr109rx:avr109rx_inst|rxbaud_q[7]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |conexion|avr109:avr109_c|avr109rx:avr109rx_inst|rxshift_q[2] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |conexion|avr109:avr109_c|avr109tx:avr109tx_inst|txbaud_q[1]  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |conexion|avr109:avr109_c|tx_data_q[5]                        ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |conexion|avr109:avr109_c|addr_q[9]                           ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |conexion|avr109:avr109_c|addr_q[0]                           ;
; 35:1               ; 5 bits    ; 115 LEs       ; 10 LEs               ; 105 LEs                ; Yes        ; |conexion|avr109:avr109_c|cnt_q[5]                            ;
; 36:1               ; 3 bits    ; 72 LEs        ; 9 LEs                ; 63 LEs                 ; Yes        ; |conexion|avr109:avr109_c|cnt_q[2]                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |conexion ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 4     ; Signed Integer                                  ;
; MAX_NUM        ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: contbit:Cont ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; data_width     ; 4     ; Signed Integer                   ;
; max_num        ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: contbit:Cont|registro:Reg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; data_width     ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: contbit:Cont|conttime:contador ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; data_width     ; 4     ; Signed Integer                                     ;
; max_num        ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: contbit:Cont|conttime:contador|registro:Reg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; data_width     ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avr109:avr109_c ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; CLK_FREQUENCY  ; 1560000 ; Signed Integer                    ;
; BAUD_RATE      ; 9600    ; Signed Integer                    ;
; VERSION_HIGH   ; 1       ; String                            ;
; VERSION_LOW    ; 0       ; String                            ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avr109:avr109_c|avr109tx:avr109tx_inst ;
+----------------+---------+----------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                     ;
+----------------+---------+----------------------------------------------------------+
; CLK_FREQUENCY  ; 1560000 ; Signed Integer                                           ;
; BAUD_RATE      ; 9600    ; Signed Integer                                           ;
+----------------+---------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avr109:avr109_c|avr109rx:avr109rx_inst ;
+----------------+---------+----------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                     ;
+----------------+---------+----------------------------------------------------------+
; CLK_FREQUENCY  ; 1560000 ; Signed Integer                                           ;
; BAUD_RATE      ; 9600    ; Signed Integer                                           ;
+----------------+---------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Port Connectivity Checks: "avr109:avr109_c|avr109rx:avr109rx_inst" ;
+------------+-------+----------+------------------------------------+
; Port       ; Type  ; Severity ; Details                            ;
+------------+-------+----------+------------------------------------+
; rx_enabled ; Input ; Info     ; Stuck at VCC                       ;
+------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "contbit:Cont|conttime:contador|registro:Reg" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 91                          ;
;     CLR               ; 4                           ;
;     ENA               ; 13                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 20                          ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 7                           ;
;     SCLR              ; 24                          ;
;     SLD               ; 1                           ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 221                         ;
;     arith             ; 40                          ;
;         1 data inputs ; 40                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 172                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 38                          ;
;         5 data inputs ; 26                          ;
;         6 data inputs ; 52                          ;
; boundary_port         ; 71                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Aug 29 04:14:53 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off avr109 -c avr109
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux_8.vhd
    Info (12022): Found design unit 1: mux_8-rtl File: /home/camilo/Documentos/avance_2/avr109/mux_8.vhd Line: 14
    Info (12023): Found entity 1: mux_8 File: /home/camilo/Documentos/avance_2/avr109/mux_8.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file conexion.vhd
    Info (12022): Found design unit 1: conexion-rtl File: /home/camilo/Documentos/avance_2/avr109/conexion.vhd Line: 31
    Info (12023): Found entity 1: conexion File: /home/camilo/Documentos/avance_2/avr109/conexion.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cont10.vhd
    Info (12022): Found design unit 1: cont10-rtl File: /home/camilo/Documentos/avance_2/avr109/cont10.vhd Line: 23
    Info (12023): Found entity 1: cont10 File: /home/camilo/Documentos/avance_2/avr109/cont10.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registro1bit.vhd
    Info (12022): Found design unit 1: registro1bit-rtl File: /home/camilo/Documentos/avance_2/avr109/registro1bit.vhd Line: 17
    Info (12023): Found entity 1: registro1bit File: /home/camilo/Documentos/avance_2/avr109/registro1bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registro.vhd
    Info (12022): Found design unit 1: registro-rtl File: /home/camilo/Documentos/avance_2/avr109/registro.vhd Line: 20
    Info (12023): Found entity 1: registro File: /home/camilo/Documentos/avance_2/avr109/registro.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file avr109tx.v
    Info (12023): Found entity 1: avr109tx File: /home/camilo/Documentos/avance_2/avr109/avr109tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avr109rx.v
    Info (12023): Found entity 1: avr109rx File: /home/camilo/Documentos/avance_2/avr109/avr109rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avr109.v
    Info (12023): Found entity 1: avr109 File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file conttime.vhd
    Info (12022): Found design unit 1: conttime-rtl File: /home/camilo/Documentos/avance_2/avr109/conttime.vhd Line: 21
    Info (12023): Found entity 1: conttime File: /home/camilo/Documentos/avance_2/avr109/conttime.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file contbit.vhd
    Info (12022): Found design unit 1: contbit-rtl File: /home/camilo/Documentos/avance_2/avr109/contbit.vhd Line: 21
    Info (12023): Found entity 1: contbit File: /home/camilo/Documentos/avance_2/avr109/contbit.vhd Line: 5
Info (12127): Elaborating entity "conexion" for the top level hierarchy
Info (12128): Elaborating entity "contbit" for hierarchy "contbit:Cont" File: /home/camilo/Documentos/avance_2/avr109/conexion.vhd Line: 76
Info (12128): Elaborating entity "registro" for hierarchy "contbit:Cont|registro:Reg" File: /home/camilo/Documentos/avance_2/avr109/contbit.vhd Line: 59
Info (12128): Elaborating entity "conttime" for hierarchy "contbit:Cont|conttime:contador" File: /home/camilo/Documentos/avance_2/avr109/contbit.vhd Line: 73
Info (12128): Elaborating entity "avr109" for hierarchy "avr109:avr109_c" File: /home/camilo/Documentos/avance_2/avr109/conexion.vhd Line: 88
Warning (10230): Verilog HDL assignment warning at avr109.v(106): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 106
Warning (10230): Verilog HDL assignment warning at avr109.v(112): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 112
Warning (10230): Verilog HDL assignment warning at avr109.v(114): truncated value with size 32 to match size of target (3) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 114
Warning (10230): Verilog HDL assignment warning at avr109.v(116): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 116
Warning (10230): Verilog HDL assignment warning at avr109.v(125): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 125
Warning (10230): Verilog HDL assignment warning at avr109.v(126): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 126
Warning (10230): Verilog HDL assignment warning at avr109.v(127): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 127
Warning (10230): Verilog HDL assignment warning at avr109.v(130): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 130
Warning (10230): Verilog HDL assignment warning at avr109.v(134): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 134
Warning (10230): Verilog HDL assignment warning at avr109.v(136): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 136
Warning (10230): Verilog HDL assignment warning at avr109.v(137): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 137
Warning (10230): Verilog HDL assignment warning at avr109.v(138): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 138
Warning (10230): Verilog HDL assignment warning at avr109.v(139): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 139
Warning (10230): Verilog HDL assignment warning at avr109.v(140): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 140
Warning (10230): Verilog HDL assignment warning at avr109.v(141): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 141
Warning (10230): Verilog HDL assignment warning at avr109.v(142): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 142
Warning (10230): Verilog HDL assignment warning at avr109.v(151): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 151
Warning (10230): Verilog HDL assignment warning at avr109.v(159): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 159
Warning (10230): Verilog HDL assignment warning at avr109.v(167): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 167
Warning (10230): Verilog HDL assignment warning at avr109.v(175): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 175
Warning (10230): Verilog HDL assignment warning at avr109.v(183): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 183
Warning (10230): Verilog HDL assignment warning at avr109.v(190): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 190
Warning (10230): Verilog HDL assignment warning at avr109.v(197): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 197
Warning (10230): Verilog HDL assignment warning at avr109.v(205): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 205
Warning (10230): Verilog HDL assignment warning at avr109.v(211): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 211
Warning (10230): Verilog HDL assignment warning at avr109.v(218): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 218
Warning (10230): Verilog HDL assignment warning at avr109.v(225): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 225
Warning (10230): Verilog HDL assignment warning at avr109.v(231): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 231
Warning (10230): Verilog HDL assignment warning at avr109.v(238): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 238
Warning (10230): Verilog HDL assignment warning at avr109.v(240): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 240
Warning (10230): Verilog HDL assignment warning at avr109.v(246): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 246
Warning (10230): Verilog HDL assignment warning at avr109.v(252): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 252
Warning (10230): Verilog HDL assignment warning at avr109.v(254): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 254
Warning (10230): Verilog HDL assignment warning at avr109.v(259): truncated value with size 32 to match size of target (8) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 259
Warning (10230): Verilog HDL assignment warning at avr109.v(260): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 260
Warning (10230): Verilog HDL assignment warning at avr109.v(265): truncated value with size 32 to match size of target (16) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 265
Warning (10230): Verilog HDL assignment warning at avr109.v(266): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 266
Warning (10230): Verilog HDL assignment warning at avr109.v(272): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 272
Warning (10230): Verilog HDL assignment warning at avr109.v(274): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 274
Warning (10230): Verilog HDL assignment warning at avr109.v(280): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 280
Warning (10230): Verilog HDL assignment warning at avr109.v(286): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 286
Warning (10230): Verilog HDL assignment warning at avr109.v(288): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 288
Warning (10230): Verilog HDL assignment warning at avr109.v(295): truncated value with size 32 to match size of target (8) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 295
Warning (10230): Verilog HDL assignment warning at avr109.v(296): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 296
Warning (10230): Verilog HDL assignment warning at avr109.v(300): truncated value with size 32 to match size of target (16) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 300
Warning (10230): Verilog HDL assignment warning at avr109.v(301): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 301
Warning (10230): Verilog HDL assignment warning at avr109.v(308): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 308
Warning (10230): Verilog HDL assignment warning at avr109.v(313): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 313
Warning (10270): Verilog HDL Case Statement warning at avr109.v(100): incomplete case statement has no default case item File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 100
Warning (10230): Verilog HDL assignment warning at avr109.v(323): truncated value with size 32 to match size of target (5) File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 323
Info (12128): Elaborating entity "avr109tx" for hierarchy "avr109:avr109_c|avr109tx:avr109tx_inst" File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 82
Warning (10230): Verilog HDL assignment warning at avr109tx.v(43): truncated value with size 32 to match size of target (4) File: /home/camilo/Documentos/avance_2/avr109/avr109tx.v Line: 43
Warning (10230): Verilog HDL assignment warning at avr109tx.v(46): truncated value with size 32 to match size of target (8) File: /home/camilo/Documentos/avance_2/avr109/avr109tx.v Line: 46
Info (12128): Elaborating entity "avr109rx" for hierarchy "avr109:avr109_c|avr109rx:avr109rx_inst" File: /home/camilo/Documentos/avance_2/avr109/avr109.v Line: 87
Warning (10230): Verilog HDL assignment warning at avr109rx.v(48): truncated value with size 32 to match size of target (4) File: /home/camilo/Documentos/avance_2/avr109/avr109rx.v Line: 48
Warning (10230): Verilog HDL assignment warning at avr109rx.v(52): truncated value with size 32 to match size of target (8) File: /home/camilo/Documentos/avance_2/avr109/avr109rx.v Line: 52
Warning (10230): Verilog HDL assignment warning at avr109rx.v(57): truncated value with size 32 to match size of target (8) File: /home/camilo/Documentos/avance_2/avr109/avr109rx.v Line: 57
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "prog_addr[15]" is stuck at GND File: /home/camilo/Documentos/avance_2/avr109/conexion.vhd Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "data[4]" File: /home/camilo/Documentos/avance_2/avr109/conexion.vhd Line: 18
Info (21057): Implemented 300 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 229 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 1025 megabytes
    Info: Processing ended: Tue Aug 29 04:15:11 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:38


