<html>
<head><meta charset="utf-8"><title>[isabelle] formal models of peripheral devices like GIC, NIC · Archive Mirror: Isabelle Users Mailing List · Zulip Chat Archive</title></head>
<h2>Stream: <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/index.html">Archive Mirror: Isabelle Users Mailing List</a></h2>
<h3>Topic: <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/topic/.5Bisabelle.5D.20formal.20models.20of.20peripheral.20devices.20like.20GIC.2C.20NIC.html">[isabelle] formal models of peripheral devices like GIC, NIC</a></h3>

<hr>

<base href="https://isabelle.zulipchat.com/">

<head><link href="http://isabelle.systems/zulip-archive/style.css" rel="stylesheet"></head>

<a name="294828826"></a>
<h4><a href="https://isabelle.zulipchat.com/#narrow/stream/336180-Archive%20Mirror%3A%20Isabelle%20Users%20Mailing%20List/topic/%5Bisabelle%5D%20formal%20models%20of%20peripheral%20devices%20like%20GIC%2C%20NIC/near/294828826" class="zl"><img src="http://isabelle.systems/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Email Gateway <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/topic/.5Bisabelle.5D.20formal.20models.20of.20peripheral.20devices.20like.20GIC.2C.20NIC.html#294828826">(Aug 23 2022 at 09:07)</a>:</h4>
<p>From: Abhishek Anand &lt;<a href="mailto:abhishek.anand.iitg@gmail.com">abhishek.anand.iitg@gmail.com</a>&gt;<br>
Has someone built formal models of peripheral devices like Arm's Generic<br>
Interrupt Controller (GIC), network interface cards that could be suitable<br>
for proving correctness properties of software driving them (e.g. OS,<br>
network driver)?<br>
I'd be grateful for pointers to such work. The models need not be in<br>
Coq/Isabelle, as long as there is a plausible way to convert them to<br>
Coq/Isabelle models that describe the behavior of such devices.</p>
<p>Thanks,<br>
-- Abhishek<br>
<a href="http://www.cs.cornell.edu/~aa755/">http://www.cs.cornell.edu/~aa755/</a></p>



<a name="294828865"></a>
<h4><a href="https://isabelle.zulipchat.com/#narrow/stream/336180-Archive%20Mirror%3A%20Isabelle%20Users%20Mailing%20List/topic/%5Bisabelle%5D%20formal%20models%20of%20peripheral%20devices%20like%20GIC%2C%20NIC/near/294828865" class="zl"><img src="http://isabelle.systems/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Email Gateway <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/topic/.5Bisabelle.5D.20formal.20models.20of.20peripheral.20devices.20like.20GIC.2C.20NIC.html#294828865">(Aug 23 2022 at 09:07)</a>:</h4>
<p>From: Hira Taqdees Syeda &lt;<a href="mailto:hira@chalmers.se">hira@chalmers.se</a>&gt;<br>
Hi Abhishek,</p>
<p>Has someone built formal models of peripheral devices like Arm's Generic<br>
Interrupt Controller (GIC), network interface cards that could be suitable<br>
for proving correctness properties of software driving them (e.g. OS,<br>
network driver)?</p>
<p>Not ARM’s peripheral devices, but I have, in my PhD, developed a formal model (in Isabelle/HOL) of<br>
ARMv7-A translation lookaside buffer (TLB) based on the reference manual. I have then soundly<br>
abstracted this model using data refinement to extract an abstract model that is easier to reason about<br>
from software point of view. Using the abstract TLB+page tables as the memory model, I have<br>
further developed a logic for reasoning about low-level programs in the presence of cached<br>
address translation, and have with ease extracted invariants for user and kernel level code,<br>
including context switch and page table manipulations.</p>
<p>Here are some links:</p>
<p>Publications:<br>
in chronological order</p>
<ol>
<li>
<p>Reasoning about Translation Lookaside Buffers, LPAR17.<br>
<a href="https://easychair-www.easychair.org/publications/paper/gNH">https://easychair-www.easychair.org/publications/paper/gNH</a></p>
</li>
<li>
<p>Program verification in the presence of cached address translation, ITP18<br>
<a href="https://link.springer.com/chapter/10.1007/978-3-319-94821-8_32">https://link.springer.com/chapter/10.1007/978-3-319-94821-8_32</a></p>
</li>
<li>
<p>Formal Reasoning Under Cached Address Translation, JAR20<br>
<a href="https://link.springer.com/article/10.1007/s10817-019-09539-7">https://link.springer.com/article/10.1007/s10817-019-09539-7</a></p>
</li>
</ol>
<p>PhD thesis:<br>
<a href="https://unsworks.unsw.edu.au/fapi/datastream/unsworks:60079/SOURCE02?view=true">https://unsworks.unsw.edu.au/fapi/datastream/unsworks:60079/SOURCE02?view=true</a></p>
<p>Ongoing work: to develop a formally verified TLB-aware compiler.</p>
<p>Isabelle Theories: <a href="https://github.com/SEL4PROJ/tlb">https://github.com/SEL4PROJ/tlb</a></p>
<p>Hope this helps,<br>
Thanks<br>
Hira</p>



<hr><p>Last updated: Feb 22 2026 at 20:30 UTC</p>
</html>