srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "/tools/Xilinx/Vitis/Vivado/2019.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "/tools/Xilinx/Vitis/Vivado/2019.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "/tools/Xilinx/Vitis/Vivado/2019.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "/tools/Xilinx/Vitis/Vivado/2019.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "/tools/Xilinx/Vitis/Vivado/2019.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "/tools/Xilinx/Vitis/Vivado/2019.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "/tools/Xilinx/Vitis/Vivado/2019.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd" into library blk_mem_gen_v8_4_4 (VHDL-9003)
INFO: analyzing package 'blk_mem_gen_v8_4_4_synth_comp'

INFO: analyzing package 'blk_mem_gen_v8_4_4_defaults'

INFO: analyzing package 'blk_mem_gen_pkg'

INFO: analyzing package body 'blk_mem_gen_pkg'

INFO: analyzing package 'blk_mem_gen_getinit_pkg'

INFO: analyzing package body 'blk_mem_gen_getinit_pkg'

INFO: analyzing package 'blk_mem_min_area_pkg'

INFO: analyzing package body 'blk_mem_min_area_pkg'

INFO: analyzing entity 'bindec' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'bindec' (VHDL-9006)
INFO: analyzing entity 'blk_mem_gen_mux' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'blk_mem_gen_mux' (VHDL-9006)
INFO: analyzing entity 'blk_mem_gen_prim_wrapper' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'blk_mem_gen_prim_wrapper' (VHDL-9006)
INFO: analyzing entity 'blk_mem_gen_prim_wrapper_init' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'blk_mem_gen_prim_wrapper_init' (VHDL-9006)
