Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 14 23:33:39 2025
| Host         : LAPTOP-MS0PAGLN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: fpgaClk (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: tubeModule/divClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.277        0.000                      0                 2608        0.287        0.000                      0                 2608        2.633        0.000                       0                  1174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clock/clkGenerator/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk                {0.000 21.739}     43.478          23.000          
  clkfbout_cpuclk                {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock/clkGenerator/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk                      2.277        0.000                      0                 2608        0.287        0.000                      0                 2608       21.239        0.000                       0                  1170  
  clkfbout_cpuclk                                                                                                                                                                  2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock/clkGenerator/inst/clk_in1
  To Clock:  clock/clkGenerator/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clkGenerator/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clkGenerator/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.324ns  (logic 6.202ns (32.094%)  route 13.122ns (67.906%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 23.190 - 21.739 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.603     1.603    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.057 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.666     5.723    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[6]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=261, routed)         1.733     7.580    decoder/douta[5]
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  decoder/udram_i_601/O
                         net (fo=1, routed)           0.000     7.704    decoder/udram_i_601_n_0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     7.945 r  decoder/udram_i_314/O
                         net (fo=1, routed)           0.812     8.757    decoder/udram_i_314_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.298     9.055 r  decoder/udram_i_146/O
                         net (fo=6, routed)           0.602     9.657    iFetch/registers_reg[27][3]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.781 f  iFetch/i__carry_i_14/O
                         net (fo=123, routed)         1.326    11.107    iFetch/led_reg[1]_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.150    11.257 f  iFetch/udram_i_208/O
                         net (fo=16, routed)          0.972    12.229    iFetch/udram_i_208_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.326    12.555 r  iFetch/udram_i_218/O
                         net (fo=1, routed)           0.800    13.356    iFetch/udram_i_218_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.480 f  iFetch/udram_i_97/O
                         net (fo=1, routed)           0.495    13.974    iFetch/udram_i_97_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  iFetch/udram_i_13/O
                         net (fo=35, routed)          1.168    15.266    iFetch/aluResult[3]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.118    15.384 r  iFetch/switchRdata[11]_i_9/O
                         net (fo=5, routed)           1.465    16.850    iFetch/switchRdata[11]_i_9_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.326    17.176 r  iFetch/pc[31]_i_22/O
                         net (fo=2, routed)           0.697    17.873    iFetch/pc[31]_i_22_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.997 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.873    18.870    iFetch/pc[31]_i_13_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.994 r  iFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.512    19.506    iFetch/pc[3]_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.902 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.902    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.019 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.019    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.136 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.136    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.253 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.253    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.487 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.604 r  iFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.604    iFetch/pc_reg[27]_i_1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.927 r  iFetch/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.927    iFetch/pc_reg[31]_i_1_n_6
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.450    23.190    iFetch/CLK
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.265    
                         clock uncertainty           -0.175    23.090    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)        0.114    23.204    iFetch/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         23.204    
                         arrival time                         -20.927    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.316ns  (logic 6.194ns (32.066%)  route 13.122ns (67.934%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 23.190 - 21.739 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.603     1.603    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.057 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.666     5.723    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[6]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=261, routed)         1.733     7.580    decoder/douta[5]
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  decoder/udram_i_601/O
                         net (fo=1, routed)           0.000     7.704    decoder/udram_i_601_n_0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     7.945 r  decoder/udram_i_314/O
                         net (fo=1, routed)           0.812     8.757    decoder/udram_i_314_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.298     9.055 r  decoder/udram_i_146/O
                         net (fo=6, routed)           0.602     9.657    iFetch/registers_reg[27][3]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.781 f  iFetch/i__carry_i_14/O
                         net (fo=123, routed)         1.326    11.107    iFetch/led_reg[1]_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.150    11.257 f  iFetch/udram_i_208/O
                         net (fo=16, routed)          0.972    12.229    iFetch/udram_i_208_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.326    12.555 r  iFetch/udram_i_218/O
                         net (fo=1, routed)           0.800    13.356    iFetch/udram_i_218_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.480 f  iFetch/udram_i_97/O
                         net (fo=1, routed)           0.495    13.974    iFetch/udram_i_97_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  iFetch/udram_i_13/O
                         net (fo=35, routed)          1.168    15.266    iFetch/aluResult[3]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.118    15.384 r  iFetch/switchRdata[11]_i_9/O
                         net (fo=5, routed)           1.465    16.850    iFetch/switchRdata[11]_i_9_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.326    17.176 r  iFetch/pc[31]_i_22/O
                         net (fo=2, routed)           0.697    17.873    iFetch/pc[31]_i_22_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.997 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.873    18.870    iFetch/pc[31]_i_13_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.994 r  iFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.512    19.506    iFetch/pc[3]_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.902 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.902    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.019 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.019    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.136 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.136    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.253 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.253    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.487 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.604 r  iFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.604    iFetch/pc_reg[27]_i_1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.919 r  iFetch/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.919    iFetch/pc_reg[31]_i_1_n_4
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.450    23.190    iFetch/CLK
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.265    
                         clock uncertainty           -0.175    23.090    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)        0.114    23.204    iFetch/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         23.204    
                         arrival time                         -20.919    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.240ns  (logic 6.118ns (31.798%)  route 13.122ns (68.202%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 23.190 - 21.739 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.603     1.603    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.057 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.666     5.723    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[6]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=261, routed)         1.733     7.580    decoder/douta[5]
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  decoder/udram_i_601/O
                         net (fo=1, routed)           0.000     7.704    decoder/udram_i_601_n_0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     7.945 r  decoder/udram_i_314/O
                         net (fo=1, routed)           0.812     8.757    decoder/udram_i_314_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.298     9.055 r  decoder/udram_i_146/O
                         net (fo=6, routed)           0.602     9.657    iFetch/registers_reg[27][3]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.781 f  iFetch/i__carry_i_14/O
                         net (fo=123, routed)         1.326    11.107    iFetch/led_reg[1]_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.150    11.257 f  iFetch/udram_i_208/O
                         net (fo=16, routed)          0.972    12.229    iFetch/udram_i_208_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.326    12.555 r  iFetch/udram_i_218/O
                         net (fo=1, routed)           0.800    13.356    iFetch/udram_i_218_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.480 f  iFetch/udram_i_97/O
                         net (fo=1, routed)           0.495    13.974    iFetch/udram_i_97_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  iFetch/udram_i_13/O
                         net (fo=35, routed)          1.168    15.266    iFetch/aluResult[3]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.118    15.384 r  iFetch/switchRdata[11]_i_9/O
                         net (fo=5, routed)           1.465    16.850    iFetch/switchRdata[11]_i_9_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.326    17.176 r  iFetch/pc[31]_i_22/O
                         net (fo=2, routed)           0.697    17.873    iFetch/pc[31]_i_22_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.997 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.873    18.870    iFetch/pc[31]_i_13_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.994 r  iFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.512    19.506    iFetch/pc[3]_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.902 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.902    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.019 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.019    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.136 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.136    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.253 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.253    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.487 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.604 r  iFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.604    iFetch/pc_reg[27]_i_1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.843 r  iFetch/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.843    iFetch/pc_reg[31]_i_1_n_5
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.450    23.190    iFetch/CLK
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.265    
                         clock uncertainty           -0.175    23.090    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)        0.114    23.204    iFetch/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         23.204    
                         arrival time                         -20.843    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.220ns  (logic 6.098ns (31.727%)  route 13.122ns (68.273%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 23.190 - 21.739 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.603     1.603    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.057 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.666     5.723    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[6]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=261, routed)         1.733     7.580    decoder/douta[5]
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  decoder/udram_i_601/O
                         net (fo=1, routed)           0.000     7.704    decoder/udram_i_601_n_0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     7.945 r  decoder/udram_i_314/O
                         net (fo=1, routed)           0.812     8.757    decoder/udram_i_314_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.298     9.055 r  decoder/udram_i_146/O
                         net (fo=6, routed)           0.602     9.657    iFetch/registers_reg[27][3]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.781 f  iFetch/i__carry_i_14/O
                         net (fo=123, routed)         1.326    11.107    iFetch/led_reg[1]_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.150    11.257 f  iFetch/udram_i_208/O
                         net (fo=16, routed)          0.972    12.229    iFetch/udram_i_208_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.326    12.555 r  iFetch/udram_i_218/O
                         net (fo=1, routed)           0.800    13.356    iFetch/udram_i_218_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.480 f  iFetch/udram_i_97/O
                         net (fo=1, routed)           0.495    13.974    iFetch/udram_i_97_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  iFetch/udram_i_13/O
                         net (fo=35, routed)          1.168    15.266    iFetch/aluResult[3]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.118    15.384 r  iFetch/switchRdata[11]_i_9/O
                         net (fo=5, routed)           1.465    16.850    iFetch/switchRdata[11]_i_9_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.326    17.176 r  iFetch/pc[31]_i_22/O
                         net (fo=2, routed)           0.697    17.873    iFetch/pc[31]_i_22_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.997 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.873    18.870    iFetch/pc[31]_i_13_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.994 r  iFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.512    19.506    iFetch/pc[3]_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.902 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.902    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.019 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.019    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.136 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.136    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.253 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.253    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.487 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.604 r  iFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.604    iFetch/pc_reg[27]_i_1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.823 r  iFetch/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.823    iFetch/pc_reg[31]_i_1_n_7
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.450    23.190    iFetch/CLK
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.265    
                         clock uncertainty           -0.175    23.090    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)        0.114    23.204    iFetch/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         23.204    
                         arrival time                         -20.823    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 6.085ns (31.681%)  route 13.122ns (68.319%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.603     1.603    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.057 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.666     5.723    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[6]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=261, routed)         1.733     7.580    decoder/douta[5]
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  decoder/udram_i_601/O
                         net (fo=1, routed)           0.000     7.704    decoder/udram_i_601_n_0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     7.945 r  decoder/udram_i_314/O
                         net (fo=1, routed)           0.812     8.757    decoder/udram_i_314_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.298     9.055 r  decoder/udram_i_146/O
                         net (fo=6, routed)           0.602     9.657    iFetch/registers_reg[27][3]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.781 f  iFetch/i__carry_i_14/O
                         net (fo=123, routed)         1.326    11.107    iFetch/led_reg[1]_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.150    11.257 f  iFetch/udram_i_208/O
                         net (fo=16, routed)          0.972    12.229    iFetch/udram_i_208_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.326    12.555 r  iFetch/udram_i_218/O
                         net (fo=1, routed)           0.800    13.356    iFetch/udram_i_218_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.480 f  iFetch/udram_i_97/O
                         net (fo=1, routed)           0.495    13.974    iFetch/udram_i_97_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  iFetch/udram_i_13/O
                         net (fo=35, routed)          1.168    15.266    iFetch/aluResult[3]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.118    15.384 r  iFetch/switchRdata[11]_i_9/O
                         net (fo=5, routed)           1.465    16.850    iFetch/switchRdata[11]_i_9_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.326    17.176 r  iFetch/pc[31]_i_22/O
                         net (fo=2, routed)           0.697    17.873    iFetch/pc[31]_i_22_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.997 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.873    18.870    iFetch/pc[31]_i_13_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.994 r  iFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.512    19.506    iFetch/pc[3]_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.902 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.902    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.019 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.019    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.136 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.136    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.253 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.253    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.487 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.810 r  iFetch/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.810    iFetch/pc_reg[27]_i_1_n_6
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    iFetch/CLK
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.264    
                         clock uncertainty           -0.175    23.089    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)        0.114    23.203    iFetch/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         23.203    
                         arrival time                         -20.810    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.199ns  (logic 6.077ns (31.652%)  route 13.122ns (68.348%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.603     1.603    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.057 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.666     5.723    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[6]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=261, routed)         1.733     7.580    decoder/douta[5]
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  decoder/udram_i_601/O
                         net (fo=1, routed)           0.000     7.704    decoder/udram_i_601_n_0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     7.945 r  decoder/udram_i_314/O
                         net (fo=1, routed)           0.812     8.757    decoder/udram_i_314_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.298     9.055 r  decoder/udram_i_146/O
                         net (fo=6, routed)           0.602     9.657    iFetch/registers_reg[27][3]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.781 f  iFetch/i__carry_i_14/O
                         net (fo=123, routed)         1.326    11.107    iFetch/led_reg[1]_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.150    11.257 f  iFetch/udram_i_208/O
                         net (fo=16, routed)          0.972    12.229    iFetch/udram_i_208_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.326    12.555 r  iFetch/udram_i_218/O
                         net (fo=1, routed)           0.800    13.356    iFetch/udram_i_218_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.480 f  iFetch/udram_i_97/O
                         net (fo=1, routed)           0.495    13.974    iFetch/udram_i_97_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  iFetch/udram_i_13/O
                         net (fo=35, routed)          1.168    15.266    iFetch/aluResult[3]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.118    15.384 r  iFetch/switchRdata[11]_i_9/O
                         net (fo=5, routed)           1.465    16.850    iFetch/switchRdata[11]_i_9_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.326    17.176 r  iFetch/pc[31]_i_22/O
                         net (fo=2, routed)           0.697    17.873    iFetch/pc[31]_i_22_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.997 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.873    18.870    iFetch/pc[31]_i_13_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.994 r  iFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.512    19.506    iFetch/pc[3]_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.902 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.902    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.019 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.019    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.136 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.136    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.253 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.253    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.487 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.802 r  iFetch/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.802    iFetch/pc_reg[27]_i_1_n_4
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    iFetch/CLK
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.264    
                         clock uncertainty           -0.175    23.089    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)        0.114    23.203    iFetch/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         23.203    
                         arrival time                         -20.802    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.123ns  (logic 6.001ns (31.380%)  route 13.122ns (68.620%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.603     1.603    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.057 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.666     5.723    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[6]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=261, routed)         1.733     7.580    decoder/douta[5]
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  decoder/udram_i_601/O
                         net (fo=1, routed)           0.000     7.704    decoder/udram_i_601_n_0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     7.945 r  decoder/udram_i_314/O
                         net (fo=1, routed)           0.812     8.757    decoder/udram_i_314_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.298     9.055 r  decoder/udram_i_146/O
                         net (fo=6, routed)           0.602     9.657    iFetch/registers_reg[27][3]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.781 f  iFetch/i__carry_i_14/O
                         net (fo=123, routed)         1.326    11.107    iFetch/led_reg[1]_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.150    11.257 f  iFetch/udram_i_208/O
                         net (fo=16, routed)          0.972    12.229    iFetch/udram_i_208_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.326    12.555 r  iFetch/udram_i_218/O
                         net (fo=1, routed)           0.800    13.356    iFetch/udram_i_218_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.480 f  iFetch/udram_i_97/O
                         net (fo=1, routed)           0.495    13.974    iFetch/udram_i_97_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  iFetch/udram_i_13/O
                         net (fo=35, routed)          1.168    15.266    iFetch/aluResult[3]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.118    15.384 r  iFetch/switchRdata[11]_i_9/O
                         net (fo=5, routed)           1.465    16.850    iFetch/switchRdata[11]_i_9_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.326    17.176 r  iFetch/pc[31]_i_22/O
                         net (fo=2, routed)           0.697    17.873    iFetch/pc[31]_i_22_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.997 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.873    18.870    iFetch/pc[31]_i_13_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.994 r  iFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.512    19.506    iFetch/pc[3]_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.902 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.902    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.019 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.019    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.136 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.136    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.253 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.253    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.487 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.726 r  iFetch/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.726    iFetch/pc_reg[27]_i_1_n_5
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    iFetch/CLK
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.264    
                         clock uncertainty           -0.175    23.089    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)        0.114    23.203    iFetch/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         23.203    
                         arrival time                         -20.726    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.103ns  (logic 5.981ns (31.309%)  route 13.122ns (68.691%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.603     1.603    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.057 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.666     5.723    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[6]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=261, routed)         1.733     7.580    decoder/douta[5]
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  decoder/udram_i_601/O
                         net (fo=1, routed)           0.000     7.704    decoder/udram_i_601_n_0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     7.945 r  decoder/udram_i_314/O
                         net (fo=1, routed)           0.812     8.757    decoder/udram_i_314_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.298     9.055 r  decoder/udram_i_146/O
                         net (fo=6, routed)           0.602     9.657    iFetch/registers_reg[27][3]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.781 f  iFetch/i__carry_i_14/O
                         net (fo=123, routed)         1.326    11.107    iFetch/led_reg[1]_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.150    11.257 f  iFetch/udram_i_208/O
                         net (fo=16, routed)          0.972    12.229    iFetch/udram_i_208_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.326    12.555 r  iFetch/udram_i_218/O
                         net (fo=1, routed)           0.800    13.356    iFetch/udram_i_218_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.480 f  iFetch/udram_i_97/O
                         net (fo=1, routed)           0.495    13.974    iFetch/udram_i_97_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  iFetch/udram_i_13/O
                         net (fo=35, routed)          1.168    15.266    iFetch/aluResult[3]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.118    15.384 r  iFetch/switchRdata[11]_i_9/O
                         net (fo=5, routed)           1.465    16.850    iFetch/switchRdata[11]_i_9_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.326    17.176 r  iFetch/pc[31]_i_22/O
                         net (fo=2, routed)           0.697    17.873    iFetch/pc[31]_i_22_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.997 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.873    18.870    iFetch/pc[31]_i_13_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.994 r  iFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.512    19.506    iFetch/pc[3]_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.902 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.902    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.019 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.019    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.136 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.136    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.253 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.253    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.487 r  iFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    iFetch/pc_reg[23]_i_1_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.706 r  iFetch/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.706    iFetch/pc_reg[27]_i_1_n_7
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    iFetch/CLK
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.264    
                         clock uncertainty           -0.175    23.089    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)        0.114    23.203    iFetch/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         23.203    
                         arrival time                         -20.706    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.090ns  (logic 5.968ns (31.262%)  route 13.122ns (68.738%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 23.188 - 21.739 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.603     1.603    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.057 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.666     5.723    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[6]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=261, routed)         1.733     7.580    decoder/douta[5]
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  decoder/udram_i_601/O
                         net (fo=1, routed)           0.000     7.704    decoder/udram_i_601_n_0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     7.945 r  decoder/udram_i_314/O
                         net (fo=1, routed)           0.812     8.757    decoder/udram_i_314_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.298     9.055 r  decoder/udram_i_146/O
                         net (fo=6, routed)           0.602     9.657    iFetch/registers_reg[27][3]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.781 f  iFetch/i__carry_i_14/O
                         net (fo=123, routed)         1.326    11.107    iFetch/led_reg[1]_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.150    11.257 f  iFetch/udram_i_208/O
                         net (fo=16, routed)          0.972    12.229    iFetch/udram_i_208_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.326    12.555 r  iFetch/udram_i_218/O
                         net (fo=1, routed)           0.800    13.356    iFetch/udram_i_218_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.480 f  iFetch/udram_i_97/O
                         net (fo=1, routed)           0.495    13.974    iFetch/udram_i_97_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  iFetch/udram_i_13/O
                         net (fo=35, routed)          1.168    15.266    iFetch/aluResult[3]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.118    15.384 r  iFetch/switchRdata[11]_i_9/O
                         net (fo=5, routed)           1.465    16.850    iFetch/switchRdata[11]_i_9_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.326    17.176 r  iFetch/pc[31]_i_22/O
                         net (fo=2, routed)           0.697    17.873    iFetch/pc[31]_i_22_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.997 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.873    18.870    iFetch/pc[31]_i_13_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.994 r  iFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.512    19.506    iFetch/pc[3]_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.902 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.902    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.019 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.019    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.136 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.136    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.253 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.253    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.693 r  iFetch/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.693    iFetch/pc_reg[23]_i_1_n_6
    SLICE_X50Y37         FDCE                                         r  iFetch/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.448    23.188    iFetch/CLK
    SLICE_X50Y37         FDCE                                         r  iFetch/pc_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.263    
                         clock uncertainty           -0.175    23.088    
    SLICE_X50Y37         FDCE (Setup_fdce_C_D)        0.114    23.202    iFetch/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         23.202    
                         arrival time                         -20.693    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 5.960ns (31.233%)  route 13.122ns (68.767%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 23.188 - 21.739 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598     1.598    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.603     1.603    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.057 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.666     5.723    iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[6]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=261, routed)         1.733     7.580    decoder/douta[5]
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  decoder/udram_i_601/O
                         net (fo=1, routed)           0.000     7.704    decoder/udram_i_601_n_0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     7.945 r  decoder/udram_i_314/O
                         net (fo=1, routed)           0.812     8.757    decoder/udram_i_314_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.298     9.055 r  decoder/udram_i_146/O
                         net (fo=6, routed)           0.602     9.657    iFetch/registers_reg[27][3]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.781 f  iFetch/i__carry_i_14/O
                         net (fo=123, routed)         1.326    11.107    iFetch/led_reg[1]_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.150    11.257 f  iFetch/udram_i_208/O
                         net (fo=16, routed)          0.972    12.229    iFetch/udram_i_208_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I1_O)        0.326    12.555 r  iFetch/udram_i_218/O
                         net (fo=1, routed)           0.800    13.356    iFetch/udram_i_218_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.480 f  iFetch/udram_i_97/O
                         net (fo=1, routed)           0.495    13.974    iFetch/udram_i_97_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  iFetch/udram_i_13/O
                         net (fo=35, routed)          1.168    15.266    iFetch/aluResult[3]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.118    15.384 r  iFetch/switchRdata[11]_i_9/O
                         net (fo=5, routed)           1.465    16.850    iFetch/switchRdata[11]_i_9_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.326    17.176 r  iFetch/pc[31]_i_22/O
                         net (fo=2, routed)           0.697    17.873    iFetch/pc[31]_i_22_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.997 r  iFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.873    18.870    iFetch/pc[31]_i_13_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.994 r  iFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.512    19.506    iFetch/pc[3]_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.902 r  iFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.902    iFetch/pc_reg[3]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.019 r  iFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.019    iFetch/pc_reg[7]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.136 r  iFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.136    iFetch/pc_reg[11]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.253 r  iFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.253    iFetch/pc_reg[15]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  iFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    iFetch/pc_reg[19]_i_1_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.685 r  iFetch/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.685    iFetch/pc_reg[23]_i_1_n_4
    SLICE_X50Y37         FDCE                                         r  iFetch/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.479    23.219    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.448    23.188    iFetch/CLK
    SLICE_X50Y37         FDCE                                         r  iFetch/pc_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.075    23.263    
                         clock uncertainty           -0.175    23.088    
    SLICE_X50Y37         FDCE (Setup_fdce_C_D)        0.114    23.202    iFetch/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         23.202    
                         arrival time                         -20.685    
  -------------------------------------------------------------------
                         slack                                  2.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.425ns  (logic 0.276ns (64.904%)  route 0.149ns (35.095%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 22.572 - 21.739 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 22.302 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.563    22.302    iFetch/CLK
    SLICE_X50Y37         FDCE                                         r  iFetch/pc_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.167    22.469 r  iFetch/pc_reg[23]/Q
                         net (fo=4, routed)           0.149    22.618    iFetch/pc_reg_n_0_[23]
    SLICE_X50Y37         LUT6 (Prop_lut6_I1_O)        0.045    22.663 r  iFetch/pc[23]_i_6/O
                         net (fo=1, routed)           0.000    22.663    iFetch/pc[23]_i_6_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    22.727 r  iFetch/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.727    iFetch/pc_reg[23]_i_1_n_4
    SLICE_X50Y37         FDCE                                         r  iFetch/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.833    22.572    iFetch/CLK
    SLICE_X50Y37         FDCE                                         r  iFetch/pc_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.302    
    SLICE_X50Y37         FDCE (Hold_fdce_C_D)         0.138    22.440    iFetch/pc_reg[23]
  -------------------------------------------------------------------
                         required time                        -22.440    
                         arrival time                          22.727    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.437ns  (logic 0.276ns (63.095%)  route 0.161ns (36.905%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 22.571 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    iFetch/CLK
    SLICE_X50Y36         FDCE                                         r  iFetch/pc_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.167    22.468 r  iFetch/pc_reg[19]/Q
                         net (fo=4, routed)           0.161    22.629    iFetch/pc_reg_n_0_[19]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.045    22.674 r  iFetch/pc[19]_i_6/O
                         net (fo=1, routed)           0.000    22.674    iFetch/pc[19]_i_6_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    22.738 r  iFetch/pc_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.738    iFetch/pc_reg[19]_i_1_n_4
    SLICE_X50Y36         FDCE                                         r  iFetch/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.832    22.571    iFetch/CLK
    SLICE_X50Y36         FDCE                                         r  iFetch/pc_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.301    
    SLICE_X50Y36         FDCE (Hold_fdce_C_D)         0.138    22.439    iFetch/pc_reg[19]
  -------------------------------------------------------------------
                         required time                        -22.439    
                         arrival time                          22.738    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[27]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.437ns  (logic 0.276ns (63.095%)  route 0.161ns (36.905%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 22.574 - 21.739 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 22.303 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.564    22.303    iFetch/CLK
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.167    22.470 r  iFetch/pc_reg[27]/Q
                         net (fo=4, routed)           0.161    22.631    iFetch/pc_reg_n_0_[27]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.045    22.676 r  iFetch/pc[27]_i_6/O
                         net (fo=1, routed)           0.000    22.676    iFetch/pc[27]_i_6_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    22.740 r  iFetch/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.740    iFetch/pc_reg[27]_i_1_n_4
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.835    22.574    iFetch/CLK
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.271    22.303    
    SLICE_X50Y38         FDCE (Hold_fdce_C_D)         0.138    22.441    iFetch/pc_reg[27]
  -------------------------------------------------------------------
                         required time                        -22.441    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.437ns  (logic 0.276ns (63.095%)  route 0.161ns (36.905%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 22.574 - 21.739 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 22.303 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.564    22.303    iFetch/CLK
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDCE (Prop_fdce_C_Q)         0.167    22.470 r  iFetch/pc_reg[31]/Q
                         net (fo=3, routed)           0.161    22.631    iFetch/pc_reg_n_0_[31]
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.045    22.676 r  iFetch/pc[31]_i_6/O
                         net (fo=1, routed)           0.000    22.676    iFetch/pc[31]_i_6_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    22.740 r  iFetch/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.740    iFetch/pc_reg[31]_i_1_n_4
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.835    22.574    iFetch/CLK
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.271    22.303    
    SLICE_X50Y39         FDCE (Hold_fdce_C_D)         0.138    22.441    iFetch/pc_reg[31]
  -------------------------------------------------------------------
                         required time                        -22.441    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.437ns  (logic 0.276ns (63.095%)  route 0.161ns (36.905%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 22.569 - 21.739 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 22.300 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.561    22.300    iFetch/CLK
    SLICE_X50Y33         FDCE                                         r  iFetch/pc_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.167    22.467 r  iFetch/pc_reg[7]/Q
                         net (fo=19, routed)          0.161    22.628    iFetch/addra[5]
    SLICE_X50Y33         LUT6 (Prop_lut6_I2_O)        0.045    22.673 r  iFetch/pc[7]_i_6/O
                         net (fo=1, routed)           0.000    22.673    iFetch/pc[7]_i_6_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    22.737 r  iFetch/pc_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.737    iFetch/pc_reg[7]_i_1_n_4
    SLICE_X50Y33         FDCE                                         r  iFetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.830    22.569    iFetch/CLK
    SLICE_X50Y33         FDCE                                         r  iFetch/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.300    
    SLICE_X50Y33         FDCE (Hold_fdce_C_D)         0.138    22.438    iFetch/pc_reg[7]
  -------------------------------------------------------------------
                         required time                        -22.438    
                         arrival time                          22.737    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.457ns  (logic 0.282ns (61.674%)  route 0.175ns (38.325%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 22.571 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    iFetch/CLK
    SLICE_X50Y36         FDCE                                         r  iFetch/pc_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.167    22.468 r  iFetch/pc_reg[16]/Q
                         net (fo=4, routed)           0.175    22.643    iFetch/pc_reg_n_0_[16]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.045    22.688 r  iFetch/pc[19]_i_9/O
                         net (fo=1, routed)           0.000    22.688    iFetch/pc[19]_i_9_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.758 r  iFetch/pc_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.758    iFetch/pc_reg[19]_i_1_n_7
    SLICE_X50Y36         FDCE                                         r  iFetch/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.832    22.571    iFetch/CLK
    SLICE_X50Y36         FDCE                                         r  iFetch/pc_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.301    
    SLICE_X50Y36         FDCE (Hold_fdce_C_D)         0.138    22.439    iFetch/pc_reg[16]
  -------------------------------------------------------------------
                         required time                        -22.439    
                         arrival time                          22.758    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.457ns  (logic 0.282ns (61.674%)  route 0.175ns (38.325%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 22.574 - 21.739 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 22.303 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.564    22.303    iFetch/CLK
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.167    22.470 r  iFetch/pc_reg[24]/Q
                         net (fo=4, routed)           0.175    22.645    iFetch/pc_reg_n_0_[24]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.045    22.690 r  iFetch/pc[27]_i_9/O
                         net (fo=1, routed)           0.000    22.690    iFetch/pc[27]_i_9_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.760 r  iFetch/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.760    iFetch/pc_reg[27]_i_1_n_7
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.835    22.574    iFetch/CLK
    SLICE_X50Y38         FDCE                                         r  iFetch/pc_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.271    22.303    
    SLICE_X50Y38         FDCE (Hold_fdce_C_D)         0.138    22.441    iFetch/pc_reg[24]
  -------------------------------------------------------------------
                         required time                        -22.441    
                         arrival time                          22.760    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.457ns  (logic 0.282ns (61.674%)  route 0.175ns (38.325%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 22.574 - 21.739 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 22.303 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.564    22.303    iFetch/CLK
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDCE (Prop_fdce_C_Q)         0.167    22.470 r  iFetch/pc_reg[28]/Q
                         net (fo=4, routed)           0.175    22.645    iFetch/pc_reg_n_0_[28]
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.045    22.690 r  iFetch/pc[31]_i_9/O
                         net (fo=1, routed)           0.000    22.690    iFetch/pc[31]_i_9_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.760 r  iFetch/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.760    iFetch/pc_reg[31]_i_1_n_7
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.835    22.574    iFetch/CLK
    SLICE_X50Y39         FDCE                                         r  iFetch/pc_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.271    22.303    
    SLICE_X50Y39         FDCE (Hold_fdce_C_D)         0.138    22.441    iFetch/pc_reg[28]
  -------------------------------------------------------------------
                         required time                        -22.441    
                         arrival time                          22.760    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.457ns  (logic 0.282ns (61.666%)  route 0.175ns (38.334%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 22.572 - 21.739 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 22.302 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.563    22.302    iFetch/CLK
    SLICE_X50Y37         FDCE                                         r  iFetch/pc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.167    22.469 r  iFetch/pc_reg[20]/Q
                         net (fo=4, routed)           0.175    22.644    iFetch/pc_reg_n_0_[20]
    SLICE_X50Y37         LUT6 (Prop_lut6_I1_O)        0.045    22.689 r  iFetch/pc[23]_i_9/O
                         net (fo=1, routed)           0.000    22.689    iFetch/pc[23]_i_9_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.759 r  iFetch/pc_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.759    iFetch/pc_reg[23]_i_1_n_7
    SLICE_X50Y37         FDCE                                         r  iFetch/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.833    22.572    iFetch/CLK
    SLICE_X50Y37         FDCE                                         r  iFetch/pc_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.302    
    SLICE_X50Y37         FDCE (Hold_fdce_C_D)         0.138    22.440    iFetch/pc_reg[20]
  -------------------------------------------------------------------
                         required time                        -22.440    
                         arrival time                          22.759    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 iFetch/pc_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            iFetch/pc_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.469ns  (logic 0.282ns (60.072%)  route 0.187ns (39.928%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 22.571 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554    22.293    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    iFetch/CLK
    SLICE_X50Y35         FDCE                                         r  iFetch/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.167    22.468 r  iFetch/pc_reg[12]/Q
                         net (fo=19, routed)          0.187    22.655    iFetch/addra[10]
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.045    22.700 r  iFetch/pc[15]_i_9/O
                         net (fo=1, routed)           0.000    22.700    iFetch/pc[15]_i_9_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.770 r  iFetch/pc_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.770    iFetch/pc_reg[15]_i_1_n_7
    SLICE_X50Y35         FDCE                                         r  iFetch/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpgaClk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822    22.561    clock/clkGenerator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    clock/clkGenerator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock/clkGenerator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.832    22.571    iFetch/CLK
    SLICE_X50Y35         FDCE                                         r  iFetch/pc_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.301    
    SLICE_X50Y35         FDCE (Hold_fdce_C_D)         0.138    22.439    iFetch/pc_reg[12]
  -------------------------------------------------------------------
                         required time                        -22.439    
                         arrival time                          22.770    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y8     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y8     dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y11    dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y11    dataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y4     iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y4     iFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X64Y45    decoder/registers_reg[25][22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X53Y50    ledModule/led_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X52Y50    ledModule/led_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X51Y50    ledModule/led_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X52Y53    ledModule/led_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X50Y53    ledModule/led_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X62Y46    decoder/registers_reg[26][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X62Y46    decoder/registers_reg[26][24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X55Y53    ledModule/led_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X50Y53    ledModule/led_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y46    decoder/registers_reg[3][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X51Y46    decoder/registers_reg[3][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y45    decoder/registers_reg[4][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y45    decoder/registers_reg[4][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y44    decoder/registers_reg[5][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y44    decoder/registers_reg[5][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y46    decoder/registers_reg[7][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y46    decoder/registers_reg[7][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y46    decoder/registers_reg[8][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y46    decoder/registers_reg[8][31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock/clkGenerator/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   clock/clkGenerator/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clock/clkGenerator/inst/plle2_adv_inst/CLKFBOUT



