vendor_name = ModelSim
source_file = 1, D:/Quartus_document/4/testfinal/test3/test3.vhd
source_file = 1, D:/Quartus_document/4/testfinal/test3/Waveform.vwf
source_file = 1, D:/Quartus_document/4/testfinal/test3/db/test3.cbx.xml
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = test3
instance = comp, \OutD[0]~output , OutD[0]~output, test3, 1
instance = comp, \OutD[1]~output , OutD[1]~output, test3, 1
instance = comp, \OutD[2]~output , OutD[2]~output, test3, 1
instance = comp, \OutD[3]~output , OutD[3]~output, test3, 1
instance = comp, \Sign~output , Sign~output, test3, 1
instance = comp, \clk~input , clk~input, test3, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, test3, 1
instance = comp, \temp[0]~3 , temp[0]~3, test3, 1
instance = comp, \reset~input , reset~input, test3, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, test3, 1
instance = comp, \temp[0] , temp[0], test3, 1
instance = comp, \temp[1]~0 , temp[1]~0, test3, 1
instance = comp, \temp[1] , temp[1], test3, 1
instance = comp, \temp[2]~1 , temp[2]~1, test3, 1
instance = comp, \temp[2] , temp[2], test3, 1
instance = comp, \temp[3]~2 , temp[3]~2, test3, 1
instance = comp, \temp[3] , temp[3], test3, 1
instance = comp, \LessThan0~0 , LessThan0~0, test3, 1
instance = comp, \Sign~reg0 , Sign~reg0, test3, 1
