# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:31:35 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module Part1FSM_testbench
# 
# Top level modules:
# 	Part1FSM_testbench
# End time: 09:31:35 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:31:35 on May 10,2018
# vlog -reportprogress 300 ./TestTFF.sv 
# -- Compiling module TestTFF
# -- Compiling module TestTFF_testbench
# 
# Top level modules:
# 	TestTFF_testbench
# End time: 09:31:36 on May 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Part1FSM_testbench 
# Start time: 09:31:37 on May 10,2018
# Loading sv_std.std
# Loading work.Part1FSM_testbench
# Loading work.Part1FSM
# Loading work.TestTFF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Windows10  Hostname: DESKTOP-L0B8LK7  ProcessID: 5264
#           Attempting to use alternate WLF file "./wlft55bh95".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft55bh95
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:53 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module Part1FSM_testbench
# 
# Top level modules:
# 	Part1FSM_testbench
# End time: 09:32:53 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:53 on May 10,2018
# vlog -reportprogress 300 ./TestTFF.sv 
# -- Compiling module TestTFF
# -- Compiling module TestTFF_testbench
# 
# Top level modules:
# 	TestTFF_testbench
# End time: 09:32:53 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:32:55 on May 10,2018, Elapsed time: 0:01:18
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work Part1FSM_testbench 
# Start time: 09:32:56 on May 10,2018
# Loading sv_std.std
# Loading work.Part1FSM_testbench
# Loading work.Part1FSM
# Loading work.TestTFF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Windows10  Hostname: DESKTOP-L0B8LK7  ProcessID: 5264
#           Attempting to use alternate WLF file "./wlftfzj4kz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfzj4kz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:16 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module Part1FSM_testbench
# 
# Top level modules:
# 	Part1FSM_testbench
# End time: 09:36:16 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:16 on May 10,2018
# vlog -reportprogress 300 ./TestTFF.sv 
# -- Compiling module TestTFF
# -- Compiling module TestTFF_testbench
# 
# Top level modules:
# 	TestTFF_testbench
# End time: 09:36:17 on May 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:36:18 on May 10,2018, Elapsed time: 0:03:22
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work Part1FSM_testbench 
# Start time: 09:36:18 on May 10,2018
# Loading sv_std.std
# Loading work.Part1FSM_testbench
# Loading work.Part1FSM
# Loading work.TestTFF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Windows10  Hostname: DESKTOP-L0B8LK7  ProcessID: 5264
#           Attempting to use alternate WLF file "./wlft3jgvfq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3jgvfq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:37:55 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module Part1FSM_testbench
# 
# Top level modules:
# 	Part1FSM_testbench
# End time: 09:37:55 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:37:55 on May 10,2018
# vlog -reportprogress 300 ./TestTFF.sv 
# -- Compiling module TestTFF
# -- Compiling module TestTFF_testbench
# 
# Top level modules:
# 	TestTFF_testbench
# End time: 09:37:55 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:37:56 on May 10,2018, Elapsed time: 0:01:38
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work Part1FSM_testbench 
# Start time: 09:37:57 on May 10,2018
# Loading sv_std.std
# Loading work.Part1FSM_testbench
# Loading work.Part1FSM
# Loading work.TestTFF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Windows10  Hostname: DESKTOP-L0B8LK7  ProcessID: 5264
#           Attempting to use alternate WLF file "./wlfta8d0a4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta8d0a4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:44 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# ** Error: (vlog-13069) ./Part1FSM.sv(80): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) ./Part1FSM.sv(84): near "end": syntax error, unexpected end.
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Clock' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Reset' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'W' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Z' already declared in this scope (Part1FSM).
# End time: 09:42:44 on May 10,2018, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Part1FSM.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:21 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# ** Error: (vlog-13069) ./Part1FSM.sv(80): near "else": syntax error, unexpected else.
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Clock' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Reset' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'W' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Z' already declared in this scope (Part1FSM).
# End time: 09:44:21 on May 10,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Part1FSM.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:07 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# ** Error: (vlog-13069) ./Part1FSM.sv(80): near "else": syntax error, unexpected else.
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Clock' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Reset' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'W' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Z' already declared in this scope (Part1FSM).
# End time: 09:45:07 on May 10,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Part1FSM.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:18 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# ** Error: (vlog-13069) ./Part1FSM.sv(80): near "else": syntax error, unexpected else.
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Clock' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Reset' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'W' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Z' already declared in this scope (Part1FSM).
# End time: 09:45:18 on May 10,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Part1FSM.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:41 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# ** Error: (vlog-13069) ./Part1FSM.sv(84): near "end": syntax error, unexpected end.
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Clock' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Reset' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'W' already declared in this scope (Part1FSM).
# ** Error (suppressible): ./Part1FSM.sv(92): (vlog-2388) 'Z' already declared in this scope (Part1FSM).
# End time: 09:45:42 on May 10,2018, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Part1FSM.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:28 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# ** Error: (vlog-13069) ./Part1FSM.sv(84): near "endmodule": syntax error, unexpected endmodule.
# ** Error: ./Part1FSM.sv(92): Illegal declaration after the statement near line '86'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./Part1FSM.sv(144): near "endmodule": syntax error, unexpected endmodule.
# End time: 09:54:28 on May 10,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Part1FSM.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:55:08 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# ** Error: (vlog-13069) ./Part1FSM.sv(85): near "endmodule": syntax error, unexpected endmodule.
# ** Error: ./Part1FSM.sv(93): Illegal declaration after the statement near line '87'.  Declarations must precede statements.  Look for stray semicolons.
# End time: 09:55:08 on May 10,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Part1FSM.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:03 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module Part1FSM_testbench
# 
# Top level modules:
# 	Part1FSM_testbench
# End time: 09:56:03 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:03 on May 10,2018
# vlog -reportprogress 300 ./TestTFF.sv 
# -- Compiling module TestTFF
# -- Compiling module TestTFF_testbench
# 
# Top level modules:
# 	TestTFF_testbench
# End time: 09:56:03 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:56:05 on May 10,2018, Elapsed time: 0:18:08
# Errors: 32, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work Part1FSM_testbench 
# Start time: 09:56:05 on May 10,2018
# Loading sv_std.std
# Loading work.Part1FSM_testbench
# Loading work.Part1FSM
# Loading work.TestTFF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Windows10  Hostname: DESKTOP-L0B8LK7  ProcessID: 5264
#           Attempting to use alternate WLF file "./wlftz0xvfn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz0xvfn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:14 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module Part1FSM_testbench
# 
# Top level modules:
# 	Part1FSM_testbench
# End time: 10:21:14 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:14 on May 10,2018
# vlog -reportprogress 300 ./TestTFF.sv 
# -- Compiling module TestTFF
# -- Compiling module TestTFF_testbench
# 
# Top level modules:
# 	TestTFF_testbench
# End time: 10:21:14 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:21:16 on May 10,2018, Elapsed time: 0:25:11
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work Part1FSM_testbench 
# Start time: 10:21:16 on May 10,2018
# Loading sv_std.std
# Loading work.Part1FSM_testbench
# Loading work.Part1FSM
# Loading work.TestTFF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Windows10  Hostname: DESKTOP-L0B8LK7  ProcessID: 5264
#           Attempting to use alternate WLF file "./wlfti8m282".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti8m282
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:02 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module Part1FSM_testbench
# 
# Top level modules:
# 	Part1FSM_testbench
# End time: 10:22:03 on May 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:03 on May 10,2018
# vlog -reportprogress 300 ./TestTFF.sv 
# -- Compiling module TestTFF
# -- Compiling module TestTFF_testbench
# 
# Top level modules:
# 	TestTFF_testbench
# End time: 10:22:03 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:22:04 on May 10,2018, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work Part1FSM_testbench 
# Start time: 10:22:04 on May 10,2018
# Loading sv_std.std
# Loading work.Part1FSM_testbench
# Loading work.Part1FSM
# Loading work.TestTFF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Windows10  Hostname: DESKTOP-L0B8LK7  ProcessID: 5264
#           Attempting to use alternate WLF file "./wlftmcyh3e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmcyh3e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:55 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module Part1FSM_testbench
# 
# Top level modules:
# 	Part1FSM_testbench
# End time: 12:17:55 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:55 on May 10,2018
# vlog -reportprogress 300 ./TestTFF.sv 
# -- Compiling module TestTFF
# -- Compiling module TestTFF_testbench
# 
# Top level modules:
# 	TestTFF_testbench
# End time: 12:17:55 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:17:57 on May 10,2018, Elapsed time: 1:55:53
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work Part1FSM_testbench 
# Start time: 12:17:57 on May 10,2018
# Loading sv_std.std
# Loading work.Part1FSM_testbench
# Loading work.Part1FSM
# Loading work.TestTFF
# ** Warning: (vsim-3017) ./Part1FSM.sv(87): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /Part1FSM_testbench/dut File: ./Part1FSM.sv
# ** Warning: (vsim-3722) ./Part1FSM.sv(87): [TFMPC] - Missing connection for port 'y'.
# ** Warning: (vsim-3839) ./Part1FSM.sv(13): Variable '/Part1FSM_testbench/dut/y', driven via a port connection, is multiply driven. See ./Part1FSM.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /Part1FSM_testbench/dut File: ./Part1FSM.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Windows10  Hostname: DESKTOP-L0B8LK7  ProcessID: 5264
#           Attempting to use alternate WLF file "./wlftt9jnkq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt9jnkq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:08 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module Part1FSM_testbench
# 
# Top level modules:
# 	Part1FSM_testbench
# End time: 12:19:08 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:08 on May 10,2018
# vlog -reportprogress 300 ./TestTFF.sv 
# -- Compiling module TestTFF
# -- Compiling module TestTFF_testbench
# 
# Top level modules:
# 	TestTFF_testbench
# End time: 12:19:08 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:19:10 on May 10,2018, Elapsed time: 0:01:13
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work Part1FSM_testbench 
# Start time: 12:19:10 on May 10,2018
# Loading sv_std.std
# Loading work.Part1FSM_testbench
# Loading work.Part1FSM
# Loading work.TestTFF
# ** Warning: (vsim-3015) ./Part1FSM.sv(87): [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: ./Part1FSM.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Part1FSM_testbench/dut File: ./Part1FSM.sv
# ** Warning: (vsim-3839) ./Part1FSM.sv(13): Variable '/Part1FSM_testbench/dut/y', driven via a port connection, is multiply driven. See ./Part1FSM.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /Part1FSM_testbench/dut File: ./Part1FSM.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Windows10  Hostname: DESKTOP-L0B8LK7  ProcessID: 5264
#           Attempting to use alternate WLF file "./wlfttscbr9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttscbr9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:05 on May 10,2018
# vlog -reportprogress 300 ./Part1FSM.sv 
# -- Compiling module Part1FSM
# -- Compiling module Part1FSM_testbench
# 
# Top level modules:
# 	Part1FSM_testbench
# End time: 12:20:05 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:05 on May 10,2018
# vlog -reportprogress 300 ./TestTFF.sv 
# -- Compiling module TestTFF
# -- Compiling module TestTFF_testbench
# 
# Top level modules:
# 	TestTFF_testbench
# End time: 12:20:05 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:20:07 on May 10,2018, Elapsed time: 0:00:57
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work Part1FSM_testbench 
# Start time: 12:20:07 on May 10,2018
# Loading sv_std.std
# Loading work.Part1FSM_testbench
# Loading work.Part1FSM
# Loading work.TestTFF
# ** Warning: (vsim-3015) ./Part1FSM.sv(87): [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: ./Part1FSM.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Part1FSM_testbench/dut File: ./Part1FSM.sv
# ** Warning: (vsim-3839) ./Part1FSM.sv(13): Variable '/Part1FSM_testbench/dut/y', driven via a port connection, is multiply driven. See ./Part1FSM.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /Part1FSM_testbench/dut File: ./Part1FSM.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Windows10  Hostname: DESKTOP-L0B8LK7  ProcessID: 5264
#           Attempting to use alternate WLF file "./wlftdt8rr9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdt8rr9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 0
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
