8|360|Public
5000|$|Despite the Court {{sustaining}} the Judiciary Act of 1802, {{the issue of}} circuit riding was substantially lessened because the Act in effect made circuit riding optional: only one federal judge was required for a quorum on any circuit court. As a result, Supreme Court justices could rely on district court judges to hear intermediate appeals. This flexibility proved crucial {{to the demise of}} circuit riding. By the 1840s, the justices had all but stopped <b>holding</b> <b>circuit</b> courts.|$|E
50|$|Thomas Jefferson Bounds {{was one of}} the {{original}} settlers of Shelby County. Prior to organizing the County, Thomas Bounds served as the first Justice of the Peace. In April 1835, he was named County Clerk, followed by an appointment to serve as the County Commissioner in December 1835. In 1836, he began <b>holding</b> <b>circuit</b> court in his home, during the third term each year. In his capacity as County Commissioner, he platted the town into blocks and lots for new settlers. In 1840, he advanced the building of the First Methodist Church. In 1849, Thomas contracted tuberculosis and died.|$|E
50|$|The World Series of Poker Asia Pacific (WSOP APAC) is {{the third}} {{expansion}} of the World Series of Poker-branded poker tournaments outside the United States. Since 1970 participants have had to travel to Las Vegas, Nevada {{to compete in the}} World Series of Poker (WSOP). Although the WSOP started <b>holding</b> <b>circuit</b> events in 2005 in other states, the main tournaments, which awarded bracelets to the winners, were exclusively held in Las Vegas. In 2007 the inaugural World Series of Poker Europe marked {{the first time that a}} WSOP bracelet was awarded outside Las Vegas. The WSOP further expanded to Africa in 2010 and 2012 however these events did not award any bracelets.|$|E
40|$|The papers {{presents}} a 1 V rail to rail operational amplifier {{that has been}} used as a unity gain buffer in the sample and <b>hold</b> <b>circuit</b> for 1 V 10 bit 1 Msps pipeline ADC in 0. 18 µm technology. An open loop architecture is chosen for the implementation of sample and <b>hold</b> <b>circuit.</b> The transmission gate switch is used in the sample and <b>hold</b> <b>circuit</b> for reducing the effect of channel charge injection and clock feed through. Also, the transmission gate switch offers a low resistance as compared to pMOS or nMOS switches switches. The sample and <b>hold</b> <b>circuit</b> speed up to 1 Msps has been achieved. Keywords: Rail to Rail,SNR, amplifier ADC. Sample and <b>Hold</b> <b>circuits</b> are heart of any Analog t...|$|R
5000|$|A {{sample and}} <b>hold</b> <b>circuit</b> {{to acquire the}} input voltage (Vin).|$|R
40|$|Abstract approved: The {{parasitic}} {{components of}} MOS switches {{at high speeds}} affect the linearity and resolution of CMOS sample and <b>hold</b> <b>circuits.</b> CCD-based circuit design can offer good performance at high speeds. This thesis presents the design of sample and <b>hold</b> <b>circuits</b> using charge-coupled device structures in a standard CMOS pro-cess. Three sample and <b>hold</b> <b>circuits</b> have been built and tested for linearity and speed performance. The CCD S/Hs have been characterized using a continuous-time integrator and a zE ADC. The CCDs, with a switched capacitor amplifier at the output, achieve an SFDR of 54 dB for an input signal V;= 2. 6 V+ 0. 4 Vpp at f, = 10. 1 KHz. Redacted for Privac...|$|R
5000|$|The World Series of Poker Africa (WSOPA) is {{the second}} {{expansion}} effort of World Series of Poker-branded poker tournaments outside the United States. Since 1970, participants had to travel to Las Vegas {{if they wanted to}} compete in the World Series of Poker (WSOP). Although the WSOP started <b>holding</b> <b>circuit</b> events in 2005 in other states, the main tournaments, which awarded bracelets to the winners, were exclusively held in Las Vegas. In 2007, the inaugural World Series of Poker Europe marked {{the first time that a}} WSOP bracelet was awarded outside of Las Vegas. [...] In 2010, the WSOP expanded overseas once again, only this time to Gauteng, South Africa. While the WSOPE awarded bracelets, the WSOPA was considered a circuit event with the winners receiving Championship Rings instead of bracelets. The WSOPA did not occur in 2011, but the series of tournaments resumed in 2012.|$|E
40|$|Apparatus is {{described}} {{for determining the}} distance to lightning strokes from a single station. The apparatus includes a first loop antenna system for sensing the magnetic field produced by the lightning which is filtered, square rooted, and fed into a peak voltage <b>holding</b> <b>circuit.</b> A second antenna is provided for sensing the electric field produced by the lightning which is fed into a filter, an absolute value meter, and to a peak voltage <b>holding</b> <b>circuit.</b> A multivibrator gates the magnetic and electric signals through the peak holding circuits to a ratio meter which produces a signal corresponding to the ratio between the magnetic component and the electric component. The amplitude of this signal {{is proportional to the}} distance from the apparatus to the lightning stroke...|$|E
40|$|A state <b>holding</b> <b>circuit,</b> {{similar to}} the Muller C-element used as a latch, a {{register}} or a counter, has been successfully fabricated using GaAs/AlGaAs heterostructures grown by molecular beam epitaxy (MBE). Using the negative resistance in a resonant tunnel diode, the circuit has a simpler configuration than the C-element and a potential for use in high speed circuits. link_to_subscribed_fulltex...|$|E
40|$|Abstract- This paper {{describes}} {{the design of}} a high-speed CMOS Sample and <b>Hold</b> <b>circuit</b> in front of an analog to digital converter (ADC). Sample and <b>hold</b> (S/H) <b>circuit</b> employs linear source follower buffer at input and output. Synopsys cosmosSE software tool has been used for schematic design, H-spice for Simulation and Cscope for waveform performance. Complete S/H circuit has designed with tsmc 035 (Taiwan semiconductor manufacturing corporation) technology, with 2. 5 V power supply. Power consumption of 5 mW for 8 MHz at 53 MS/s. Index Terms- sampling and <b>hold</b> <b>circuit</b> analog to digital converter A I...|$|R
40|$|This paper {{presents}} a low power high performance and higher sampling speed sample and <b>hold</b> <b>circuit.</b> The proposed circuit is designed at 180 nm technology and has high linearity. The circuit {{can be used}} for the ADC frontend applications and supports double sampling architecture. The proposed sample and <b>hold</b> <b>circuit</b> has common mode range beyond rail to rail and uses two differential pairs transistor stages connected in parallel as its input stage...|$|R
5000|$|... #Caption: A {{simplified}} {{sample and}} <b>hold</b> <b>circuit</b> diagram. AI is an analog input, AO — an analog output, C — a control signal.|$|R
40|$|Abstract. Digital {{piezoelectric}} constant testing system was designed in this paper, {{which was based}} on hydrostatic test method. The system is composed of hydrostatic device, charge amplifier circuit, peak <b>holding</b> <b>circuit,</b> A/D calibration circuit, data processing by DSP. Pressure-release value is obtained by digital pressure transmitter on the hydrostatic device. Combining with mean filtering and A/D calibration, DSP can sample accurate voltage signal. Considering the difference between the equivalent circuit of charge amplifier and its practical circuit, the calculated hydrostatic {{piezoelectric constant}} is in better agreement with the theoretical value. The experiment results show that the accuracy of testing system is less than 4 %...|$|E
40|$|An {{improved}} pulse stretching circuit comprising: a {{high speed}} wide-band amplifier connected in a fast charge integrator configuration; a <b>holding</b> <b>circuit</b> including a capacitor {{connected in parallel}} with a discharging network which employs a resistor and an FET; and an output buffer amplifier. Input pulses of very short duration are applied to the integrator charging the capacitor to a value proportional to the input pulse amplitude. After a predetermined period of time, conventional circuitry generates a dump pulse which {{is applied to the}} gate of the FET making a low resistance path to ground which discharges the capacitor. When the dump pulse terminates, the circuit is ready to accept another pulse to be stretched. The very short input pulses are thus stretched in width so that they may be analyzed by conventional pulse height analyzers...|$|E
40|$|This paper {{describes}} the application {{and construction of}} signal sample and <b>hold</b> (S/H) <b>circuit</b> to facilitate data acquisition process using the Keithley Metrabyte DAS 1802 HC. A basic tomographic system consists of sensors, signal conditioning circuit, data acquisition system {{and the creation of}} suitable computer software to display the reconstructed image obtained from pipeline. The analogue signals, which are also the data needed for image reconstruction have to be managed properly, in terms of minimizing the data transfer time from the signal conditioning circuit to the data acquisition card. Besides having a “DC memory” characteristic which can easily be converted into digital format, the sample and <b>hold</b> <b>circuit</b> also has the ability of sampling a segment of waveform and holding it until the proper timing for conversion of the required control signal. In order to generate the relevant signals to control both the signal sample and <b>hold</b> <b>circuit</b> and the data acquisition card, the PIC microcontroller is being used. With the combination of signal sample and <b>hold</b> <b>circuit</b> and microcontroller, transition of analogue signals to the data acquisition system can be performed efficientl...|$|R
40|$|The lifetimes of {{coasting}} beams in LEP are {{computed from}} {{the difference of}} the bunch currents measured during a time interval of a few seconds. The quality of these measurements is presently limited by the noise figure of the bunch to bunch aquisition system. This paper describes comparative studies on the aquisition system {{in order to improve}} the noise figure by one order of magnitude. For this purpose three different principles, i. e. integrating measurements, peak <b>hold</b> <b>circuits</b> with internal timing (autotrigger) or peak <b>hold</b> <b>circuits</b> with external timing were studied. This paper describes the results of these studies...|$|R
40|$|International audienceThe {{problem of}} optimal control for first order {{stochastic}} systems with a quadratic performance index over a finite horizon is studied. The performance of three messaging policies for sensing combined with two <b>hold</b> <b>circuits</b> for actuation is compared based on optimization over {{the parameters of}} event detection and feedback control. The sampling rules include deterministic sampling (DS), level-crossing sampling (LCS) and optimal sampling (OS), and the <b>hold</b> <b>circuits</b> include zero order hold (ZOH) and generalized hold (GH). The general results are established that level-crossing sampling performs more effectively than deterministic sampling and generalized hold outperforms zero order hold...|$|R
40|$|A {{low-power}} CMOS peak detecting {{track and}} <b>hold</b> <b>circuit</b> optimized for nuclear pulse spectroscopy is presented. The circuit topology {{eliminates the need}} for a rectifying diode, reducing the effect of charge injection into the hold capacitor, incorporates a linear gate at the input to prevent pulse pileup, and uses dynamic bias control that minimizes both pedestal and droop. Both positive-going and negative-going pulses are accommodated using a complementary set of track and <b>hold</b> <b>circuits.</b> Full characterization of the design fabricated in 1. 2 {mu}m CMOS including dynamic range, integral nonlinearity, droop rate, pedestal, and power measurements is presented. Additionally, analysis and design approaches for optimization of operational characteristics are discussed...|$|R
50|$|Team Milton Keynes and North Bucks Road Club are {{the leading}} clubs for racing cyclists, with Team MK also {{incorporating}} Triathlon and Duathlon as well as Mountain Biking. Milton Keynes Cycling Association also <b>holds</b> <b>circuit</b> racing at the Bowl.|$|R
50|$|Sample and <b>hold</b> <b>circuits</b> {{are used}} in linear systems. In some kinds of analog-to-digital converters, the input is {{compared}} to a voltage generated internally from a digital-to-analog converter (DAC). The circuit tries a series of values and stops converting once the voltages are equal, within some defined error margin. If the input value was permitted to change during this comparison process, the resulting conversion would be inaccurate and possibly unrelated to the true input value. Such successive approximation converters will often incorporate internal sample and hold circuitry. In addition, sample and <b>hold</b> <b>circuits</b> are often used when multiple samples need to be measured at the same time. Each value is sampled and held, using a common sample clock.|$|R
40|$|Differencing circuit cancels error {{caused by}} {{switching}} transistors capacitance. In integrate and <b>hold</b> <b>circuit</b> using JFET switch, gate-to-source capacitance causes error in output voltage. Differential connection cancels out error. Applications in systems where very low voltages sampled or many integrate-and -hold cycles before circuit is reset...|$|R
40|$|Abstract: We {{demonstrate}} 20 giga-sample/s (GSa/s) Nyquist operation {{capability of}} a sample and <b>hold</b> <b>circuit</b> using optically triggered metal-semiconductor-metal (MSM) switches made of low temperature (LT) grown GaAs. Good linearity and flat frequency response are achieved for the sample and hold process, indicating potential for much higher sampling rates...|$|R
50|$|On 1 January 1981, it {{was ordered}} that the Lahore High Court would create benches at Bahawalpur, Multan and Rawalpindi. The order also {{specified}} that the Lahore High Court judges could <b>hold</b> <b>circuit</b> courts {{anywhere in the}} province, with judges nominated by the Lahore High Court Chief Justice.|$|R
50|$|Analog discrete-time signal {{processing}} is a technology based on electronic {{devices such as}} sample and <b>hold</b> <b>circuits,</b> analog time-division multiplexers, analog delay lines and analog feedback shift registers. This technology was a predecessor of digital {{signal processing}} (see below), and is still used in advanced processing of gigahertz signals.|$|R
40|$|Abstract-This paper {{presents}} {{the development and}} the optimisation of a high voltage, low consumption and low noise BiCMOS rail-to-rail operational amplifier. The developed circuit is {{a component of the}} high voltage 0. 8 µm BiCMOS analog library of ELMOS, especially adapted to piezoresistive Sensor Bridge used in the automotive sector [1]. This amplifier is designed to be integrated in an advanced simple and <b>hold</b> <b>circuit,</b> this amplifier, characterized by its low distortion, low noise floor. It operates {{as an integral part of}} a simple and <b>hold</b> <b>circuit</b> [2]. Simulation results have been carried out with the SPECTRE simulator using the ELMOS technology models. This rail-to-rail operational amplifier has an AC gain of 103 dB, a gain bandwidth product of 764 MHz and a phase margin of 77 degree...|$|R
25|$|The {{self-discharge}} constant is {{an important}} parameter for the insulation of the dielectric between the electrodes of ceramic and film capacitors. For example, a capacitor {{can be used as}} the time-determining component for time relays or for storing a voltage value as in a sample and <b>hold</b> <b>circuits</b> or operational amplifiers.|$|R
50|$|A vacuum vise is a hobbyist's tool, {{commonly}} used to <b>hold</b> <b>circuit</b> boards, model airplanes and other small work. They are mounted with a suction cup and often have an articulated joint in the middle to allow the vise to pivot and swivel. Jewelers also use vacuum vises to hold jewelry.|$|R
50|$|Digital circuits: Boolean algebra, {{minimization}} of Boolean functions; {{logic gates}} digital IC families (DTL, TTL, ECL, MOS, CMOS). Combinational circuits: arithmetic circuits, code converters, multiplexers and decoders. Sequential circuits: latches and flip-flops, counters and shift-registers. Sample and <b>hold</b> <b>circuits,</b> ADCs, DACs. Semiconductor memories. Microprocessor(8085): architecture, programming, memory and I/O interfacing.|$|R
50|$|The {{self-discharge}} constant is {{an important}} parameter for the insulation of the dielectric between the electrodes of ceramic and film capacitors. For example, a capacitor {{can be used as}} the time-determining component for time relays or for storing a voltage value as in a sample and <b>hold</b> <b>circuits</b> or operational amplifiers.|$|R
50|$|This same circuit {{can be used}} in {{discrete}} time systems (such as analog {{to digital}} converters) as a track and <b>hold</b> <b>circuit.</b> During the appropriate clock phase, the capacitor samples the analog voltage through switch one and in the second phase presents this held sampled value to an electronic circuit for processing.|$|R
40|$|This letter {{demonstrates}} an ultrafast {{sample and}} <b>hold</b> <b>circuit</b> using optically triggered metal [...] semiconductor [...] metal switches made of low-temperature-grown GaAs {{for use in}} a photonic analog-to-digital conversion system. A differential configuration is incorporated to reduce feedthrough noise. Index Terms [...] -Analog-to-digital conversion, low-temperature -grown GaAs, metal-semiconductor-metal devices, optical data processing, sample-and-hold circuits. I...|$|R
50|$|Opto-isolators using field-effect {{transistors}} (FETs) as sensors {{are rare}} and, like vactrols, {{can be used}} as remote-controlled analog potentiometers provided that the voltage across the FET's output terminal does not exceed a few hundred mV. Opto-FETs turn on without injecting switching charge in the output circuit, which is particularly useful in sample and <b>hold</b> <b>circuits.</b>|$|R
40|$|Although {{standard}} devices (e. g., the LF 398) fill most {{sample and}} hold requirements, situations often arise which call for special capabilities. Extended hold times, rapid acquisition and reduced hold step are areas which require special circuit techniques to achieve good results. The most common requirement is for extended <b>hold</b> time. The <b>circuit</b> of Figure 1 addresses this issue. EXTENDED HOLD TIME SAMPLE AND <b>HOLD</b> In this <b>circuit,</b> extended hole time is achieved by “stacking” two sample and <b>hold</b> <b>circuits</b> in a chain. In addition, rapid acquisition time is retained by use of a feed-forward path. When a sample command {{is applied to the}} circuit (trace A, Figure 2), A 1 acquires the input very rapidly because it...|$|R
25|$|Aperture error {{results from}} the fact that the sample is {{obtained}} as a time average within a sampling region, rather than just being equal to the signal value at the sampling instant. In a capacitor-based sample and <b>hold</b> <b>circuit,</b> aperture error is introduced because the capacitor cannot instantly change voltage thus requiring the sample to have non-zero width.|$|R
40|$|A novel {{low power}} bandgap voltage {{reference}} using a sample and <b>hold</b> <b>circuit</b> with self-calibrating duty cycle and leakage compensation is presented. Measurements of 0. 18 μm CMOS test chips show a temperature coefficient of 24. 7 ppm/°C and power consumption of 2. 98 nW, marking a 251 × power reduction {{over the previous}} lowest power bandgap reference...|$|R
40|$|In pulse {{electronics}} systems, like particle calorimeters, <b>circuits</b> {{that can}} <b>hold</b> the peak {{value of a}} signal are important links. The desire of integrating complete particle detection systems on a single IC requires compact and low power peak detect sample and <b>hold</b> <b>circuits</b> (PDSH). In this paper, a PDSH architecture is presented which is especially designed for CMOS integratio...|$|R
