Release 14.3 par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

parallels-Parallels-Virtual-Platform::  Tue Mar 02 17:50:48 2021

par -w -intstyle ise -ol high -mt off telescope_map.ncd telescope.ncd
telescope.pcf 


Constraints file: telescope.pcf.
Loading device for application Rf_Device from file '5vlx50.nph' in environment /opt/Xilinx/14.3/ISE_DS/ISE/.
   "telescope" is an NCD, version 3.2, device xc5vlx50, package ff676, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-10-12".



Device Utilization Summary:

   Number of BUFGs                           9 out of 32     28%
   Number of BUFRs                           6 out of 24     25%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of IDELAYCTRLs                     4 out of 16     25%
   Number of ILOGICs                        42 out of 560     7%
   Number of External IOBs                 227 out of 440    51%
      Number of LOCed IOBs                 227 out of 227   100%

   Number of External IOBMs                  6 out of 220     2%
      Number of LOCed IOBMs                  6 out of 6     100%

   Number of External IOBSs                  6 out of 220     2%
      Number of LOCed IOBSs                  6 out of 6     100%

   Number of IODELAYs                       55 out of 560     9%
   Number of ISERDESs                        2 out of 560     1%
   Number of OSERDESs                        4 out of 560     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                      12 out of 48     25%
   Number of RAMB36_EXPs                    21 out of 48     43%
   Number of SYSMONs                         1 out of 1     100%
   Number of Slices                       2640 out of 7200   36%
   Number of Slice Registers              4552 out of 28800  15%
      Number used as Flip Flops           4550
      Number used as Latches                 2
      Number used as LatchThrus              0

   Number of Slice LUTS                   6938 out of 28800  24%
   Number of Slice LUT-Flip Flop pairs    7905 out of 28800  27%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal ioFpga_10_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ioFpga_11_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ioFpga_13_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ioFpga_19_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal lWaitIn_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aVersB_1_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aVersB_2_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal riserv_n<7>_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 41379 unrouted;      REAL time: 11 secs 

Phase  2  : 36468 unrouted;      REAL time: 13 secs 

Phase  3  : 14997 unrouted;      REAL time: 22 secs 

Phase  4  : 14997 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: telescope.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 
Total REAL time to Router completion: 37 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          qh1/adcClk |  Regional Clk| No   |   50 |  0.195     |  0.973      |
+---------------------+--------------+------+------+------------+-------------+
|                 clk |BUFGCTRL_X0Y18| No   | 1469 |  0.400     |  1.755      |
+---------------------+--------------+------+------+------------+-------------+
|           q2/adcClk |  Regional Clk| No   |   49 |  0.206     |  0.965      |
+---------------------+--------------+------+------+------------+-------------+
|     fLink/clk100MHz |BUFGCTRL_X0Y20| No   |   44 |  0.192     |  1.581      |
+---------------------+--------------+------+------+------------+-------------+
|          ql1/adcClk |  Regional Clk| No   |   59 |  0.213     |  0.978      |
+---------------------+--------------+------+------+------------+-------------+
|           i1/adcClk |  Regional Clk| No   |   59 |  0.202     |  0.970      |
+---------------------+--------------+------+------+------------+-------------+
|      fLink/clk50MHz |BUFGCTRL_X0Y22| No   |   25 |  0.096     |  1.536      |
+---------------------+--------------+------+------+------------+-------------+
|            clk25MHz |BUFGCTRL_X0Y23| No   |    9 |  0.034     |  1.457      |
+---------------------+--------------+------+------+------------+-------------+
|           i2/adcClk |  Regional Clk| No   |   58 |  0.163     |  0.953      |
+---------------------+--------------+------+------+------------+-------------+
|           q3/adcClk |  Regional Clk| No   |   49 |  0.177     |  0.959      |
+---------------------+--------------+------+------+------------+-------------+
|      ucSpiSck_BUFGP |BUFGCTRL_X0Y30| No   |   18 |  0.070     |  1.435      |
+---------------------+--------------+------+------+------------+-------------+
|     fLink/clk400MHz |BUFGCTRL_X0Y16| No   |    8 |  0.004     |  1.509      |
+---------------------+--------------+------+------+------------+-------------+
|     fLink/clk200MHz |BUFGCTRL_X0Y21| No   |    4 |  0.126     |  1.501      |
+---------------------+--------------+------+------+------------+-------------+
|rEngine/resetTsReque |              |      |      |            |             |
|           st_or0000 |         Local|      |    1 |  0.000     |  0.381      |
+---------------------+--------------+------+------+------------+-------------+
|rEngine/resetEvtRece |              |      |      |            |             |
|         ived_or0000 |         Local|      |    1 |  0.000     |  0.381      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_ | SETUP       |     0.172ns|     3.828ns|       0|           0
  CLK" 4 ns HIGH 50% PRIORITY 1             | HOLD        |     0.206ns|            |       0|           0
                                            | MINPERIOD   |     0.001ns|     3.999ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "clk1" PERIOD = 10 ns HIGH 50%        | SETUP       |     0.523ns|     9.477ns|       0|           0
                                            | HOLD        |     0.135ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "fLink/clkgen_ins | MINPERIOD   |     1.002ns|     1.498ns|       0|           0
  t/inst_the_pll/CLKOUT2_BUF" derived from  |             |            |            |        |            
   NET "clk25MHz1" PERIOD = 40 ns HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns | SETUP       |     2.869ns|     4.518ns|       0|           0
   HIGH 50%                                 | HOLD        |     0.265ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns | SETUP       |     3.168ns|     4.520ns|       0|           0
   HIGH 50%                                 | HOLD        |     0.309ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "qh1/ddr_16_1/inputClk" PERIOD = 10 n | SETUP       |     3.180ns|     4.306ns|       0|           0
  s HIGH 50%                                | HOLD        |     0.256ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "fLink/clkgen_ins | MINPERIOD   |     3.502ns|     1.498ns|       0|           0
  t/inst_the_pll/CLKOUT1_BUF" derived from  |             |            |            |        |            
   NET "clk25MHz1" PERIOD = 40 ns HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "fLink/clkgen_ins | SETUP       |     5.658ns|     4.342ns|       0|           0
  t/inst_the_pll/CLKOUT3_BUF" derived from  | HOLD        |     0.384ns|            |       0|           0
   NET "clk25MHz1" PERIOD = 40 ns HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "fLink/clkgen_ins | SETUP       |     7.937ns|     4.126ns|       0|           0
  t/inst_the_pll/CLKOUT0_BUF" derived from  | HOLD        |     0.197ns|            |       0|           0
   NET "clk25MHz1" PERIOD = 40 ns HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "clk25MHz1" PERIOD = 40 ns HIGH 50%   | SETUP       |    35.849ns|     4.151ns|       0|           0
                                            | HOLD        |     0.470ns|            |       0|           0
                                            | MINLOWPULSE |    30.000ns|    10.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for clk25MHz1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk25MHz1                      |     40.000ns|     10.000ns|     23.968ns|            0|            0|          720|         2223|
| fLink/clkgen_inst/inst_the_pll|     10.000ns|      4.342ns|          N/A|            0|            0|          416|            0|
| /CLKOUT3_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      2.500ns|      1.498ns|          N/A|            0|            0|            0|            0|
| /CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      5.000ns|      1.498ns|          N/A|            0|            0|            0|            0|
| /CLKOUT1_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|     20.000ns|      4.126ns|          N/A|            0|            0|         1807|            0|
| /CLKOUT0_BUF                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 40 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  870 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 10
Number of info messages: 0

Writing design to file telescope.ncd



PAR done!
