{"Source Block": ["oh/common/hdl/oh_lat0.v@28:40@HdlStmProcess", "   reg  [DW-1:0]   out_real_sh;\n\n \n   /* verilator lint_off COMBDLY */\n   // # Real lat0\n   always @ (/*AUTOSENSE*/clk or in_sl)\n     if (~clk)\n       out_real_sh[DW-1:0] <= in_sl[DW-1:0];\n   /* verilator lint_on COMBDLY */\n\n\n`ifdef DV_FAKELAT\n   // # negedge FF\n"], "Clone Blocks": [["oh/common/hdl/oh_lat0.v@23:33", "\n   input  [DW-1:0] in_sl; \n   input \t   clk;\n   output [DW-1:0] out_sh;\n\n   reg  [DW-1:0]   out_real_sh;\n\n \n   /* verilator lint_off COMBDLY */\n   // # Real lat0\n   always @ (/*AUTOSENSE*/clk or in_sl)\n"]], "Diff Content": {"Delete": [[33, "   always @ (/*AUTOSENSE*/clk or in_sl)\n"]], "Add": [[33, "   always @ (clk or in_sl)\n"]]}}