        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-d83a237c42380b4c99880e1e867b6c49333862d6_modified_2] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    0 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
9650575bcb4e867ef9d5c91dbcf074d0  /root/uvmsmart/benchmarks/Managed/2DCONV/2dconv
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/uvmsmart/benchmarks/Managed/2DCONV/2dconv
Running md5sum using "md5sum /root/uvmsmart/benchmarks/Managed/2DCONV/2dconv "
Parsing file _cuobjdump_complete_output_XcvwOK
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z20Convolution2D_kernelPfS_ : hostFun 0x0x400f21, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z20Convolution2D_kernelPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z20Convolution2D_kernelPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (_1.ptx:42) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_1.ptx:77) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:43) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x098 (_1.ptx:46) cvta.to.global.u64 %rd3, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20Convolution2D_kernelPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_0metRb"
Running: cat _ptx_0metRb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_zh6qUC
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_zh6qUC --output-file  /dev/null 2> _ptx_0metRbinfo"
GPGPU-Sim PTX: Kernel '_Z20Convolution2D_kernelPfS_' : regs=16, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_0metRb _ptx2_zh6qUC _ptx_0metRbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x400f21 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (32,128,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 1391005
gpu_sim_insn = 50212980
gpu_ipc =      36.0983
gpu_tot_sim_cycle = 1613155
gpu_tot_sim_insn = 50212980
gpu_tot_ipc =      31.1272
gpu_tot_issued_cta = 4096
max_total_param_size = 0
gpu_stall_dramfull = 142743
gpu_stall_icnt2sh    = 1081785
partiton_reqs_in_parallel = 30459367
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.8974
partiton_level_parallism_total  =      18.8819
partiton_reqs_in_parallel_util = 30459367
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1391005
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.8974
partiton_level_parallism_util_total  =      21.8974
partiton_replys_in_parallel = 517272
partiton_replys_in_parallel_total    = 0
L2_BW  =      35.2473 GB/Sec
L2_BW_total  =      30.3933 GB/Sec
gpu_total_sim_rate=56673

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 818304
	L1I_total_cache_misses = 2404
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6847
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 65536
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0273
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 815900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2404
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6847
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 818304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1032, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1032, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 
gpgpu_n_tot_thrd_icount = 51318784
gpgpu_n_tot_w_icount = 1603712
gpgpu_n_stall_shd_mem = 289022
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 484428
gpgpu_n_mem_write_global = 32704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9400356
gpgpu_n_store_insn = 1044484
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2097152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 191425
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 92711
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61684	W0_Idle:34313071	W0_Scoreboard:42143529	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:61320	W32:1542392
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3875424 {8:484428,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4447744 {136:32704,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47633376 {40:190092,136:294336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261632 {8:32704,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 481 
maxdqlatency = 0 
maxmflatency = 48205 
averagemflatency = 5239 
max_icnt2mem_latency = 47799 
max_icnt2sh_latency = 1613154 
mrq_lat_table:16017 	3529 	3741 	5653 	8579 	10952 	15164 	15320 	19226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	366847 	29887 	1026 	3250 	6911 	6867 	27903 	57141 	17328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	338132 	6445 	9836 	11154 	30902 	1403 	0 	0 	4052 	6109 	6867 	27903 	57145 	17324 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	193320 	190239 	96723 	4143 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	6656 	12256 	13792 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	295 	35 	3 	18 	12 	32 	55 	111 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     97746     97743     97736     97738     97737     97747    105507    105507     97749     97740     97472     97472     97744     97746     97753     97744 
dram[1]:     97743     97740     97739     97736     97738     97733    105504    105509     97742     97735     97493     97483     97748     97747     97757     97741 
dram[2]:     97748     97748     97737     97743     97732     97741    105510    105514     97744     97745     97480     97483     97745     97748     97745     97737 
dram[3]:     97736     97738     97748     97741     97737     97739    105515    105515     97748     97746     97483     97479     97745     97744     97742     97741 
dram[4]:     97742     97740     97741     97744     97741     97748    105515    105515     97743     97744     97480     97478     97744     97747     97750     97748 
dram[5]:     97743     97739     97744     97744     97739     97742    105515    105515     97744     97744     97467     97465     97745     97744     97753     97741 
dram[6]:     97737     97743     97748     97747     97738     97743    105512    105513     97748     97743     97481     97482     97747     97751     97746     97741 
dram[7]:     97744     97740     97748     97746     97741     97746    105514    105514     97744     97745     97479     97479     97747     97748     97739     97738 
dram[8]:     97735     97735     97742     97743     97738     97745    105515    105513     97742     97742     97485     97487     97748     97747     97742     97746 
dram[9]:     97737     97739     97746     97742     97736     97738    105512    105511     97746     97742     97471     97478     97744     97746     97739     97740 
dram[10]:     97738     97737     97739     97739     97745     97750    105511    105510     97747     97742     97479     97471     97745     97747     97745     97745 
average row accesses per activate:
dram[0]: 22.708334 22.666666 21.760000 21.760000 20.111111 20.111111 22.400000 22.400000 22.400000 22.400000 18.733334 18.733334 24.000000 24.000000 22.076923 22.076923 
dram[1]: 22.666666 22.666666 21.760000 21.760000 20.111111 20.111111 22.400000 22.400000 22.400000 22.400000 18.766666 18.766666 24.000000 24.000000 22.076923 22.076923 
dram[2]: 22.666666 22.666666 21.760000 21.760000 20.111111 20.111111 22.400000 22.400000 22.400000 22.400000 18.766666 18.766666 24.000000 24.000000 22.076923 22.076923 
dram[3]: 22.666666 22.666666 21.760000 21.760000 20.111111 20.111111 22.400000 22.400000 22.400000 22.400000 18.766666 18.766666 24.000000 24.000000 22.076923 22.076923 
dram[4]: 22.666666 22.666666 21.760000 21.760000 20.111111 20.111111 22.400000 22.400000 22.400000 22.400000 18.766666 18.766666 24.000000 24.000000 21.296297 21.296297 
dram[5]: 22.666666 22.666666 21.760000 21.760000 20.111111 20.111111 22.400000 22.400000 22.400000 22.400000 18.766666 18.766666 24.000000 24.000000 21.296297 21.296297 
dram[6]: 22.666666 22.666666 21.760000 21.760000 20.074074 20.074074 22.400000 22.400000 22.400000 22.400000 18.766666 18.766666 24.000000 24.000000 22.000000 22.000000 
dram[7]: 22.666666 22.666666 21.760000 21.760000 20.074074 20.074074 22.400000 22.400000 22.400000 22.400000 18.766666 18.766666 24.000000 24.000000 22.000000 22.000000 
dram[8]: 22.666666 22.666666 21.760000 21.760000 20.074074 20.074074 22.400000 22.400000 22.400000 22.400000 18.766666 18.766666 24.000000 24.000000 22.000000 22.000000 
dram[9]: 22.666666 22.666666 21.760000 21.760000 20.074074 20.074074 22.400000 22.400000 22.400000 22.400000 18.766666 18.766666 24.000000 24.000000 22.000000 22.000000 
dram[10]: 22.666666 22.666666 21.760000 21.760000 20.074074 20.074074 22.400000 22.400000 22.400000 22.400000 18.766666 18.766666 24.000000 24.000000 22.000000 22.000000 
average row locality = 98181/4536 = 21.644842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       369       368       368       368       367       367       368       368       368       368       370       370       384       384       383       383 
dram[1]:       368       368       368       368       367       367       368       368       368       368       371       371       384       384       383       383 
dram[2]:       368       368       368       368       367       367       368       368       368       368       371       371       384       384       383       383 
dram[3]:       368       368       368       368       367       367       368       368       368       368       371       371       384       384       383       383 
dram[4]:       368       368       368       368       367       367       368       368       368       368       371       371       384       384       384       384 
dram[5]:       368       368       368       368       367       367       368       368       368       368       371       371       384       384       384       384 
dram[6]:       368       368       368       368       366       366       368       368       368       368       371       371       384       384       382       382 
dram[7]:       368       368       368       368       366       366       368       368       368       368       371       371       384       384       382       382 
dram[8]:       368       368       368       368       366       366       368       368       368       368       371       371       384       384       382       382 
dram[9]:       368       368       368       368       366       366       368       368       368       368       371       371       384       384       382       382 
dram[10]:       368       368       368       368       366       366       368       368       368       368       371       371       384       384       382       382 
total reads: 65477
bank skew: 384/366 = 1.05
chip skew: 5956/5950 = 1.00
number of total write accesses:
dram[0]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[1]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[2]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[3]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[4]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[5]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       191       191 
dram[6]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       190       190 
dram[7]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       190       190 
dram[8]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       190       190 
dram[9]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       190       190 
dram[10]:       176       176       176       176       176       176       192       192       192       192       192       192       192       192       190       190 
total reads: 32704
bank skew: 192/176 = 1.09
chip skew: 2974/2972 = 1.00
average mf latency per bank:
dram[0]:      29280     28947     28927     28636     27755     27463     26018     25849     27795     27588     24762     24579     29766     29393     27469     27192
dram[1]:      29089     28831     28903     28687     27302     26997     26580     26377     27862     27443     24995     24723     29515     29221     27467     27177
dram[2]:      28945     28626     29403     29191     27318     26924     26850     26631     27586     27307     24950     24726     29350     29100     27475     27217
dram[3]:      28947     28520     29695     29377     27084     26730     26858     26617     27458     27165     24967     24794     29124     28900     27913     27753
dram[4]:      28667     28376     29697     29375     26895     26581     26846     26653     27049     26755     25462     25297     29145     28792     28185     27882
dram[5]:      28506     28209     29694     29393     26487     26326     27227     26800     27055     26794     25763     25509     28871     28568     28164     27851
dram[6]:      28972     28732     29701     29302     26782     26468     26930     26655     27034     26766     25775     25540     28864     28656     27913     27610
dram[7]:      29244     28933     29443     29087     26827     26518     26856     26662     27016     26826     25556     25313     29323     29129     27943     27517
dram[8]:      29213     28912     29249     28947     26815     26566     26650     26393     27406     27234     25571     25208     29526     29283     27669     27340
dram[9]:      29206     28968     28857     28534     27227     27013     26660     26316     27672     27356     25291     25042     29504     29249     27510     27203
dram[10]:      29717     29252     28881     28552     27545     27258     26421     26151     27623     27393     25131     24897     29494     29202     27097     26921
maximum mf latency per bank:
dram[0]:      43052     43054     43088     43065     43051     43048     43040     43072     43053     43051     43050     43046     43053     43054     48064     48059
dram[1]:      43053     43049     43048     43083     43054     43052     43048     43047     43053     43041     43053     43054     43053     43047     48044     48114
dram[2]:      43054     43053     43048     43049     43053     43051     43051     43048     43047     43062     43050     43049     43038     43055     48084     48130
dram[3]:      43054     43071     43049     43054     43053     43053     43051     43049     43060     43055     43050     43057     43045     43051     48128     48205
dram[4]:      43079     43055     43045     43053     43058     43033     43052     43049     43045     43053     43055     43048     43058     43074     48104     48100
dram[5]:      43063     43073     43053     43053     43035     43049     43053     43050     43048     43070     43054     43056     43069     43082     48113     48103
dram[6]:      43049     43049     43049     43052     43053     43046     43045     43055     43093     43079     43050     43048     43070     43076     48138     48136
dram[7]:      43052     43058     43045     43047     43040     43036     43053     43047     43080     43075     43051     43049     43043     43050     48088     48072
dram[8]:      43058     43049     43053     43038     43035     43065     43044     43043     43051     43058     43058     43071     43053     43049     48085     48064
dram[9]:      43052     43063     43041     43045     43045     43050     43048     43062     43044     43046     43056     43048     43051     43043     48075     48178
dram[10]:      43052     43050     43046     43068     43053     43050     43071     43039     43045     43056     43079     43047     43054     43046     48113     48103
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2582891 n_nop=2546373 n_act=413 n_pre=397 n_req=8927 n_rd=23812 n_write=11896 bw_util=0.02765
n_activity=97415 dram_eff=0.7331
bk0: 1476a 2569784i bk1: 1472a 2568114i bk2: 1472a 2569115i bk3: 1472a 2567522i bk4: 1468a 2568774i bk5: 1468a 2567372i bk6: 1472a 2567967i bk7: 1472a 2566643i bk8: 1472a 2567894i bk9: 1472a 2566434i bk10: 1480a 2567654i bk11: 1480a 2566205i bk12: 1536a 2567778i bk13: 1536a 2566088i bk14: 1532a 2567819i bk15: 1532a 2566340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.766192
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2582891 n_nop=2546371 n_act=412 n_pre=396 n_req=8928 n_rd=23816 n_write=11896 bw_util=0.02765
n_activity=97090 dram_eff=0.7356
bk0: 1472a 2569548i bk1: 1472a 2567938i bk2: 1472a 2568925i bk3: 1472a 2567384i bk4: 1468a 2568581i bk5: 1468a 2567016i bk6: 1472a 2568086i bk7: 1472a 2566650i bk8: 1472a 2567994i bk9: 1472a 2566458i bk10: 1484a 2567684i bk11: 1484a 2566212i bk12: 1536a 2567783i bk13: 1536a 2566031i bk14: 1532a 2567779i bk15: 1532a 2566338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.764145
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0xc07fec00, atomic=0 1 entries : 0x77ab6ea5eb10 :  mf: uid=1445397, sid16:w22, part=2, addr=0xc07fec00, load , size=128, unknown  status = IN_PARTITION_DRAM (1613154), 

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc07fe180, atomic=0 1 entries : 0x77ab6d67ae10 :  mf: uid=1445402, sid23:w14, part=2, addr=0xc07fe180, load , size=128, unknown  status = IN_PARTITION_DRAM (1613154), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2582891 n_nop=2546375 n_act=412 n_pre=396 n_req=8928 n_rd=23812 n_write=11896 bw_util=0.02765
n_activity=96999 dram_eff=0.7363
bk0: 1472a 2569454i bk1: 1472a 2567897i bk2: 1472a 2568814i bk3: 1472a 2567213i bk4: 1468a 2568426i bk5: 1468a 2567148i bk6: 1472a 2567946i bk7: 1472a 2566525i bk8: 1472a 2568010i bk9: 1472a 2566468i bk10: 1484a 2567585i bk11: 1484a 2566197i bk12: 1536a 2567616i bk13: 1536a 2565924i bk14: 1532a 2567544i bk15: 1528a 2566102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.762954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc07fcc00, atomic=0 1 entries : 0x77ab761beb30 :  mf: uid=1445386, sid16:w20, part=3, addr=0xc07fcc00, load , size=128, unknown  status = IN_PARTITION_DRAM (1613154), 

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc07fed80, atomic=0 1 entries : 0x77ab75525840 :  mf: uid=1445387, sid19:w22, part=3, addr=0xc07fed80, load , size=128, unknown  status = IN_PARTITION_DRAM (1613154), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2582891 n_nop=2546375 n_act=412 n_pre=396 n_req=8928 n_rd=23812 n_write=11896 bw_util=0.02765
n_activity=96790 dram_eff=0.7378
bk0: 1472a 2569537i bk1: 1472a 2567953i bk2: 1472a 2568955i bk3: 1472a 2567309i bk4: 1468a 2568546i bk5: 1468a 2567118i bk6: 1472a 2567913i bk7: 1472a 2566416i bk8: 1472a 2567863i bk9: 1472a 2566329i bk10: 1484a 2567426i bk11: 1484a 2566007i bk12: 1536a 2567524i bk13: 1536a 2566013i bk14: 1532a 2567581i bk15: 1528a 2566002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.762571
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc07fee00, atomic=0 1 entries : 0x77ab6f08aec0 :  mf: uid=1445404, sid20:w22, part=4, addr=0xc07fee00, load , size=128, unknown  status = IN_PARTITION_DRAM (1613154), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc07fee80, atomic=0 1 entries : 0x77ab88fec840 :  mf: uid=1445409, sid21:w22, part=4, addr=0xc07fee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1613154), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2582891 n_nop=2546363 n_act=414 n_pre=398 n_req=8930 n_rd=23820 n_write=11896 bw_util=0.02766
n_activity=97086 dram_eff=0.7358
bk0: 1472a 2569496i bk1: 1472a 2567956i bk2: 1472a 2568941i bk3: 1472a 2567389i bk4: 1468a 2568320i bk5: 1468a 2567116i bk6: 1472a 2567816i bk7: 1472a 2566267i bk8: 1472a 2567819i bk9: 1472a 2566344i bk10: 1484a 2567699i bk11: 1484a 2566085i bk12: 1536a 2567699i bk13: 1536a 2566015i bk14: 1536a 2567641i bk15: 1532a 2566195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.765837
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc07fef00, atomic=0 1 entries : 0x77ab77be3620 :  mf: uid=1445399, sid22:w22, part=5, addr=0xc07fef00, load , size=128, unknown  status = IN_PARTITION_DRAM (1613154), 

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc07fef80, atomic=0 1 entries : 0x77ab7e65fd00 :  mf: uid=1445405, sid23:w22, part=5, addr=0xc07fef80, load , size=128, unknown  status = IN_PARTITION_DRAM (1613154), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2582891 n_nop=2546363 n_act=414 n_pre=398 n_req=8930 n_rd=23820 n_write=11896 bw_util=0.02766
n_activity=97286 dram_eff=0.7342
bk0: 1472a 2569453i bk1: 1472a 2568021i bk2: 1472a 2568897i bk3: 1472a 2567334i bk4: 1468a 2568441i bk5: 1468a 2567100i bk6: 1472a 2567864i bk7: 1472a 2566453i bk8: 1472a 2568006i bk9: 1472a 2566478i bk10: 1484a 2567905i bk11: 1484a 2566655i bk12: 1536a 2567679i bk13: 1536a 2566051i bk14: 1536a 2567669i bk15: 1532a 2566404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.765391
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2582891 n_nop=2546395 n_act=412 n_pre=396 n_req=8922 n_rd=23800 n_write=11888 bw_util=0.02763
n_activity=96827 dram_eff=0.7371
bk0: 1472a 2569427i bk1: 1472a 2567865i bk2: 1472a 2569264i bk3: 1472a 2567400i bk4: 1464a 2568635i bk5: 1464a 2567077i bk6: 1472a 2568024i bk7: 1472a 2566534i bk8: 1472a 2567965i bk9: 1472a 2566460i bk10: 1484a 2567978i bk11: 1484a 2566478i bk12: 1536a 2567544i bk13: 1536a 2565901i bk14: 1528a 2567828i bk15: 1528a 2566367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.762803
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2582891 n_nop=2546395 n_act=412 n_pre=396 n_req=8922 n_rd=23800 n_write=11888 bw_util=0.02763
n_activity=96596 dram_eff=0.7389
bk0: 1472a 2569536i bk1: 1472a 2567810i bk2: 1472a 2569061i bk3: 1472a 2567352i bk4: 1464a 2568447i bk5: 1464a 2566944i bk6: 1472a 2567810i bk7: 1472a 2566403i bk8: 1472a 2567771i bk9: 1472a 2566352i bk10: 1484a 2567925i bk11: 1484a 2566474i bk12: 1536a 2567457i bk13: 1536a 2565727i bk14: 1528a 2567724i bk15: 1528a 2566171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.759535
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2582891 n_nop=2546395 n_act=412 n_pre=396 n_req=8922 n_rd=23800 n_write=11888 bw_util=0.02763
n_activity=96872 dram_eff=0.7368
bk0: 1472a 2569522i bk1: 1472a 2567978i bk2: 1472a 2568874i bk3: 1472a 2567386i bk4: 1464a 2568398i bk5: 1464a 2566932i bk6: 1472a 2567784i bk7: 1472a 2566462i bk8: 1472a 2567924i bk9: 1472a 2566350i bk10: 1484a 2567903i bk11: 1484a 2566529i bk12: 1536a 2567724i bk13: 1536a 2566071i bk14: 1528a 2567634i bk15: 1528a 2566224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.758251
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2582891 n_nop=2546395 n_act=412 n_pre=396 n_req=8922 n_rd=23800 n_write=11888 bw_util=0.02763
n_activity=96826 dram_eff=0.7372
bk0: 1472a 2569327i bk1: 1472a 2567781i bk2: 1472a 2568999i bk3: 1472a 2567362i bk4: 1464a 2568311i bk5: 1464a 2566887i bk6: 1472a 2567939i bk7: 1472a 2566449i bk8: 1472a 2567835i bk9: 1472a 2566324i bk10: 1484a 2567876i bk11: 1484a 2566377i bk12: 1536a 2567690i bk13: 1536a 2565927i bk14: 1528a 2567543i bk15: 1528a 2566137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.757701
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2582891 n_nop=2546395 n_act=412 n_pre=396 n_req=8922 n_rd=23800 n_write=11888 bw_util=0.02763
n_activity=97128 dram_eff=0.7349
bk0: 1472a 2569304i bk1: 1472a 2567780i bk2: 1472a 2569070i bk3: 1472a 2567504i bk4: 1464a 2568468i bk5: 1464a 2567013i bk6: 1472a 2567904i bk7: 1472a 2566496i bk8: 1472a 2567828i bk9: 1472a 2566530i bk10: 1484a 2567856i bk11: 1484a 2566747i bk12: 1536a 2567604i bk13: 1536a 2565970i bk14: 1528a 2567567i bk15: 1528a 2566029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.76145

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23536, Miss = 2977, Miss_rate = 0.126, Pending_hits = 3578, Reservation_fails = 0
L2_cache_bank[1]: Access = 23509, Miss = 2976, Miss_rate = 0.127, Pending_hits = 3436, Reservation_fails = 0
L2_cache_bank[2]: Access = 23509, Miss = 2977, Miss_rate = 0.127, Pending_hits = 3554, Reservation_fails = 0
L2_cache_bank[3]: Access = 23508, Miss = 2977, Miss_rate = 0.127, Pending_hits = 3441, Reservation_fails = 0
L2_cache_bank[4]: Access = 23508, Miss = 2977, Miss_rate = 0.127, Pending_hits = 3562, Reservation_fails = 0
L2_cache_bank[5]: Access = 23508, Miss = 2977, Miss_rate = 0.127, Pending_hits = 3451, Reservation_fails = 0
L2_cache_bank[6]: Access = 23508, Miss = 2977, Miss_rate = 0.127, Pending_hits = 3571, Reservation_fails = 0
L2_cache_bank[7]: Access = 23508, Miss = 2977, Miss_rate = 0.127, Pending_hits = 3458, Reservation_fails = 0
L2_cache_bank[8]: Access = 23536, Miss = 2978, Miss_rate = 0.127, Pending_hits = 3597, Reservation_fails = 0
L2_cache_bank[9]: Access = 23536, Miss = 2978, Miss_rate = 0.127, Pending_hits = 3475, Reservation_fails = 0
L2_cache_bank[10]: Access = 23536, Miss = 2978, Miss_rate = 0.127, Pending_hits = 3594, Reservation_fails = 0
L2_cache_bank[11]: Access = 23537, Miss = 2978, Miss_rate = 0.127, Pending_hits = 3473, Reservation_fails = 0
L2_cache_bank[12]: Access = 23508, Miss = 2975, Miss_rate = 0.127, Pending_hits = 3557, Reservation_fails = 0
L2_cache_bank[13]: Access = 23507, Miss = 2975, Miss_rate = 0.127, Pending_hits = 3441, Reservation_fails = 0
L2_cache_bank[14]: Access = 23503, Miss = 2975, Miss_rate = 0.127, Pending_hits = 3556, Reservation_fails = 0
L2_cache_bank[15]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 3441, Reservation_fails = 0
L2_cache_bank[16]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 3553, Reservation_fails = 0
L2_cache_bank[17]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 3439, Reservation_fails = 0
L2_cache_bank[18]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 3545, Reservation_fails = 0
L2_cache_bank[19]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 3434, Reservation_fails = 0
L2_cache_bank[20]: Access = 23502, Miss = 2975, Miss_rate = 0.127, Pending_hits = 3549, Reservation_fails = 0
L2_cache_bank[21]: Access = 23503, Miss = 2975, Miss_rate = 0.127, Pending_hits = 3437, Reservation_fails = 0
L2_total_cache_accesses = 517272
L2_total_cache_misses = 65477
L2_total_cache_miss_rate = 0.1266
L2_total_cache_pending_hits = 77142
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 374646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 484428
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1885212
icnt_total_pkts_simt_to_mem=648088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7499
	minimum = 6
	maximum = 230
Network latency average = 13.4502
	minimum = 6
	maximum = 230
Slowest packet = 425063
Flit latency average = 11.9573
	minimum = 6
	maximum = 230
Slowest flit = 1039276
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00743739
	minimum = 0.0065956 (at node 5)
	maximum = 0.00846044 (at node 39)
Accepted packet rate average = 0.00743739
	minimum = 0.0065956 (at node 5)
	maximum = 0.00846044 (at node 39)
Injected flit rate average = 0.018212
	minimum = 0.00827208 (at node 5)
	maximum = 0.030845 (at node 39)
Accepted flit rate average= 0.018212
	minimum = 0.0105844 (at node 43)
	maximum = 0.0243633 (at node 16)
Injected packet length average = 2.44871
Accepted packet length average = 2.44871
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7499 (1 samples)
	minimum = 6 (1 samples)
	maximum = 230 (1 samples)
Network latency average = 13.4502 (1 samples)
	minimum = 6 (1 samples)
	maximum = 230 (1 samples)
Flit latency average = 11.9573 (1 samples)
	minimum = 6 (1 samples)
	maximum = 230 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00743739 (1 samples)
	minimum = 0.0065956 (1 samples)
	maximum = 0.00846044 (1 samples)
Accepted packet rate average = 0.00743739 (1 samples)
	minimum = 0.0065956 (1 samples)
	maximum = 0.00846044 (1 samples)
Injected flit rate average = 0.018212 (1 samples)
	minimum = 0.00827208 (1 samples)
	maximum = 0.030845 (1 samples)
Accepted flit rate average = 0.018212 (1 samples)
	minimum = 0.0105844 (1 samples)
	maximum = 0.0243633 (1 samples)
Injected packet size average = 2.44871 (1 samples)
Accepted packet size average = 2.44871 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 46 sec (886 sec)
gpgpu_simulation_rate = 56673 (inst/sec)
gpgpu_simulation_rate = 1820 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 18536 Tlb_hit: 13376 Tlb_miss: 5160 Tlb_hit_rate: 0.721623
Shader1: Tlb_access: 18355 Tlb_hit: 13247 Tlb_miss: 5108 Tlb_hit_rate: 0.721711
Shader2: Tlb_access: 18352 Tlb_hit: 13364 Tlb_miss: 4988 Tlb_hit_rate: 0.728204
Shader3: Tlb_access: 18496 Tlb_hit: 13513 Tlb_miss: 4983 Tlb_hit_rate: 0.730590
Shader4: Tlb_access: 18451 Tlb_hit: 13475 Tlb_miss: 4976 Tlb_hit_rate: 0.730313
Shader5: Tlb_access: 18344 Tlb_hit: 13346 Tlb_miss: 4998 Tlb_hit_rate: 0.727540
Shader6: Tlb_access: 18368 Tlb_hit: 13328 Tlb_miss: 5040 Tlb_hit_rate: 0.725610
Shader7: Tlb_access: 18512 Tlb_hit: 13414 Tlb_miss: 5098 Tlb_hit_rate: 0.724611
Shader8: Tlb_access: 18488 Tlb_hit: 13380 Tlb_miss: 5108 Tlb_hit_rate: 0.723713
Shader9: Tlb_access: 18368 Tlb_hit: 13270 Tlb_miss: 5098 Tlb_hit_rate: 0.722452
Shader10: Tlb_access: 18368 Tlb_hit: 13310 Tlb_miss: 5058 Tlb_hit_rate: 0.724630
Shader11: Tlb_access: 18512 Tlb_hit: 13411 Tlb_miss: 5101 Tlb_hit_rate: 0.724449
Shader12: Tlb_access: 18512 Tlb_hit: 13385 Tlb_miss: 5127 Tlb_hit_rate: 0.723045
Shader13: Tlb_access: 18368 Tlb_hit: 13260 Tlb_miss: 5108 Tlb_hit_rate: 0.721908
Shader14: Tlb_access: 18368 Tlb_hit: 13298 Tlb_miss: 5070 Tlb_hit_rate: 0.723976
Shader15: Tlb_access: 18488 Tlb_hit: 13395 Tlb_miss: 5093 Tlb_hit_rate: 0.724524
Shader16: Tlb_access: 18616 Tlb_hit: 13507 Tlb_miss: 5109 Tlb_hit_rate: 0.725559
Shader17: Tlb_access: 18496 Tlb_hit: 13408 Tlb_miss: 5088 Tlb_hit_rate: 0.724913
Shader18: Tlb_access: 18496 Tlb_hit: 13448 Tlb_miss: 5048 Tlb_hit_rate: 0.727076
Shader19: Tlb_access: 18616 Tlb_hit: 13510 Tlb_miss: 5106 Tlb_hit_rate: 0.725720
Shader20: Tlb_access: 18579 Tlb_hit: 13448 Tlb_miss: 5131 Tlb_hit_rate: 0.723828
Shader21: Tlb_access: 18480 Tlb_hit: 13350 Tlb_miss: 5130 Tlb_hit_rate: 0.722403
Shader22: Tlb_access: 18456 Tlb_hit: 13376 Tlb_miss: 5080 Tlb_hit_rate: 0.724751
Shader23: Tlb_access: 18603 Tlb_hit: 13473 Tlb_miss: 5130 Tlb_hit_rate: 0.724238
Shader24: Tlb_access: 18512 Tlb_hit: 13394 Tlb_miss: 5118 Tlb_hit_rate: 0.723531
Shader25: Tlb_access: 18392 Tlb_hit: 13278 Tlb_miss: 5114 Tlb_hit_rate: 0.721944
Shader26: Tlb_access: 18464 Tlb_hit: 13342 Tlb_miss: 5122 Tlb_hit_rate: 0.722595
Shader27: Tlb_access: 18536 Tlb_hit: 13391 Tlb_miss: 5145 Tlb_hit_rate: 0.722432
Tlb_tot_access: 517132 Tlb_tot_hit: 374697, Tlb_tot_miss: 142435, Tlb_tot_hit_rate: 0.724567
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader1: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader2: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader3: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader4: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader5: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader6: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader7: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader8: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader9: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader10: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader11: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader12: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader13: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader14: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader15: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader16: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader17: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader18: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader19: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader20: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader21: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader22: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader23: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader24: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader25: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader26: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Shader27: Tlb_validate: 2046 Tlb_invalidate: 1022 Tlb_evict: 0 Tlb_page_evict: 1022
Tlb_tot_valiate: 57288 Tlb_invalidate: 28616, Tlb_tot_evict: 0, Tlb_tot_evict page: 28616
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:5160 Page_hit: 776 Page_miss: 4384 Page_hit_rate: 0.150388
Shader1: Page_table_access:5108 Page_hit: 814 Page_miss: 4294 Page_hit_rate: 0.159358
Shader2: Page_table_access:4988 Page_hit: 932 Page_miss: 4056 Page_hit_rate: 0.186848
Shader3: Page_table_access:4983 Page_hit: 1005 Page_miss: 3978 Page_hit_rate: 0.201686
Shader4: Page_table_access:4976 Page_hit: 1015 Page_miss: 3961 Page_hit_rate: 0.203979
Shader5: Page_table_access:4998 Page_hit: 966 Page_miss: 4032 Page_hit_rate: 0.193277
Shader6: Page_table_access:5040 Page_hit: 873 Page_miss: 4167 Page_hit_rate: 0.173214
Shader7: Page_table_access:5098 Page_hit: 883 Page_miss: 4215 Page_hit_rate: 0.173205
Shader8: Page_table_access:5108 Page_hit: 891 Page_miss: 4217 Page_hit_rate: 0.174432
Shader9: Page_table_access:5098 Page_hit: 864 Page_miss: 4234 Page_hit_rate: 0.169478
Shader10: Page_table_access:5058 Page_hit: 765 Page_miss: 4293 Page_hit_rate: 0.151246
Shader11: Page_table_access:5101 Page_hit: 748 Page_miss: 4353 Page_hit_rate: 0.146638
Shader12: Page_table_access:5127 Page_hit: 756 Page_miss: 4371 Page_hit_rate: 0.147455
Shader13: Page_table_access:5108 Page_hit: 754 Page_miss: 4354 Page_hit_rate: 0.147612
Shader14: Page_table_access:5070 Page_hit: 744 Page_miss: 4326 Page_hit_rate: 0.146746
Shader15: Page_table_access:5093 Page_hit: 766 Page_miss: 4327 Page_hit_rate: 0.150403
Shader16: Page_table_access:5109 Page_hit: 815 Page_miss: 4294 Page_hit_rate: 0.159522
Shader17: Page_table_access:5088 Page_hit: 833 Page_miss: 4255 Page_hit_rate: 0.163719
Shader18: Page_table_access:5048 Page_hit: 833 Page_miss: 4215 Page_hit_rate: 0.165016
Shader19: Page_table_access:5106 Page_hit: 807 Page_miss: 4299 Page_hit_rate: 0.158049
Shader20: Page_table_access:5131 Page_hit: 787 Page_miss: 4344 Page_hit_rate: 0.153381
Shader21: Page_table_access:5130 Page_hit: 806 Page_miss: 4324 Page_hit_rate: 0.157115
Shader22: Page_table_access:5080 Page_hit: 805 Page_miss: 4275 Page_hit_rate: 0.158465
Shader23: Page_table_access:5130 Page_hit: 781 Page_miss: 4349 Page_hit_rate: 0.152242
Shader24: Page_table_access:5118 Page_hit: 732 Page_miss: 4386 Page_hit_rate: 0.143025
Shader25: Page_table_access:5114 Page_hit: 742 Page_miss: 4372 Page_hit_rate: 0.145092
Shader26: Page_table_access:5122 Page_hit: 767 Page_miss: 4355 Page_hit_rate: 0.149746
Shader27: Page_table_access:5145 Page_hit: 775 Page_miss: 4370 Page_hit_rate: 0.150632
Page_table_tot_access: 142435 Page_tot_hit: 23035, Page_tot_miss 119400, Page_tot_hit_rate: 0.161723 Page_tot_fault: 128 Page_tot_pending: 119272
Total_memory_access_page_fault: 128, Average_latency: 913826.062500
========================================Page thrashing statistics==============================
Page_validate: 2048 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.523792
[0-25]: 0.138485, [26-50]: 0.110109, [51-75]: 0.751406, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1613155 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(939.233643)
F:   223315----T:   225920 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225920----T:   234160 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   234160----T:   236960 	 St: c0010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236960----T:   244740 	 St: c0012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244740----T:   247540 	 St: c0020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   247540----T:   255320 	 St: c0022000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   255320----T:   259539 	 St: c0030000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   259539----T:   265500 	 St: c0036000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   265500----T:   268300 	 St: c0400000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   268300----T:   276080 	 St: c0402000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   276080----T:   278685 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278685----T:   286925 	 St: c0411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   286925----T:   289530 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   289530----T:   297770 	 St: c0421000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297770----T:   300375 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   300375----T:   308615 	 St: c0431000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   309365----T:   312165 	 St: c0040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   312165----T:   319945 	 St: c0042000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   319945----T:   322745 	 St: c0050000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   322745----T:   330525 	 St: c0052000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   330525----T:   333325 	 St: c0060000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   333325----T:   341105 	 St: c0062000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   341105----T:   343710 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   343710----T:   351950 	 St: c0441000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   351950----T:   354555 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   354555----T:   362795 	 St: c0451000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   362795----T:   365400 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   365400----T:   373640 	 St: c0461000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   373640----T:   376245 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   376245----T:   384485 	 St: c0071000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   385415----T:   388215 	 St: c0080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   388215----T:   395995 	 St: c0082000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   395995----T:   398795 	 St: c0090000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   398795----T:   406575 	 St: c0092000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   406575----T:   409375 	 St: c00a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   409375----T:   417155 	 St: c00a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   417155----T:   419760 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   419760----T:   428000 	 St: c0471000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   428000----T:   430605 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   430605----T:   438845 	 St: c0481000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   438845----T:   441450 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   441450----T:   449690 	 St: c0491000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   449690----T:   452295 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   452295----T:   460535 	 St: c04a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   461289----T:   464089 	 St: c00b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   464089----T:   471869 	 St: c00b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   471869----T:   474669 	 St: c00c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   474669----T:   482449 	 St: c00c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   482449----T:   485249 	 St: c00d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   485249----T:   493029 	 St: c00d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   493029----T:   495634 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   495634----T:   503874 	 St: c04b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   503874----T:   506479 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   506479----T:   514719 	 St: c04c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   514719----T:   517324 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   517324----T:   525564 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   525564----T:   528169 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528169----T:   536409 	 St: c00e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   537339----T:   540139 	 St: c00f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   540139----T:   547919 	 St: c00f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   547919----T:   550719 	 St: c0100000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   550719----T:   558499 	 St: c0102000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   558499----T:   561299 	 St: c0110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   561299----T:   569079 	 St: c0112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   569079----T:   571684 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   571684----T:   579924 	 St: c04e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   579924----T:   582529 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   582529----T:   590769 	 St: c04f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   590769----T:   593374 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   593374----T:   601614 	 St: c0501000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   601614----T:   604219 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   604219----T:   612459 	 St: c0511000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   613213----T:   616013 	 St: c0120000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   616013----T:   623793 	 St: c0122000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   623793----T:   626593 	 St: c0130000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   626593----T:   634373 	 St: c0132000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   634373----T:   637173 	 St: c0140000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   637173----T:   644953 	 St: c0142000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   644953----T:   647558 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   647558----T:   655798 	 St: c0521000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   655798----T:   658403 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   658403----T:   666643 	 St: c0531000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   666643----T:   669248 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   669248----T:   677488 	 St: c0541000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   677488----T:   680093 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   680093----T:   688333 	 St: c0151000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   689263----T:   692063 	 St: c0160000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   692063----T:   699843 	 St: c0162000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   699843----T:   702643 	 St: c0170000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   702643----T:   710423 	 St: c0172000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   710423----T:   713223 	 St: c0180000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   713223----T:   721003 	 St: c0182000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   721003----T:   723608 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723608----T:   731848 	 St: c0551000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   731848----T:   734453 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   734453----T:   742693 	 St: c0561000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   742693----T:   745298 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   745298----T:   753538 	 St: c0571000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   753538----T:   756143 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   756143----T:   764383 	 St: c0581000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   765133----T:   767933 	 St: c0190000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   767933----T:   775713 	 St: c0192000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   775713----T:   778513 	 St: c01a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   778513----T:   786293 	 St: c01a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   786293----T:   789093 	 St: c01b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   789093----T:   796873 	 St: c01b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   796873----T:   799478 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   799478----T:   807718 	 St: c0591000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   807718----T:   810323 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   810323----T:   818563 	 St: c05a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   818563----T:   821168 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   821168----T:   829408 	 St: c05b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   829408----T:   832013 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   832013----T:   840253 	 St: c01c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   841183----T:   843983 	 St: c01d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   843983----T:   851763 	 St: c01d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   851763----T:   854563 	 St: c01e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   854563----T:   862343 	 St: c01e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   862343----T:   865143 	 St: c01f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   865143----T:   872923 	 St: c01f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   872923----T:   875528 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   875528----T:   883768 	 St: c05c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   883768----T:   886373 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   886373----T:   894613 	 St: c05d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   894613----T:   897218 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897218----T:   905458 	 St: c05e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905458----T:   908063 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908063----T:   916303 	 St: c05f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   917053----T:   919853 	 St: c0200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   919853----T:   927633 	 St: c0202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   927633----T:   930433 	 St: c0210000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   930433----T:   938213 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   938213----T:   941013 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   941013----T:   948793 	 St: c0222000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   948793----T:   951398 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   951398----T:   959638 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   959638----T:   962243 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   962243----T:   970483 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   970483----T:   973088 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   973088----T:   981328 	 St: c0621000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   981328----T:   983933 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   983933----T:   992173 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   993103----T:   995903 	 St: c0240000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   995903----T:  1003683 	 St: c0242000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1003683----T:  1006483 	 St: c0250000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1006483----T:  1014263 	 St: c0252000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1014263----T:  1017063 	 St: c0260000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1017063----T:  1024843 	 St: c0262000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1024843----T:  1027448 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1027448----T:  1035688 	 St: c0631000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1035688----T:  1038293 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1038293----T:  1046533 	 St: c0641000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1046533----T:  1049138 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1049138----T:  1057378 	 St: c0651000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1057378----T:  1059983 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1059983----T:  1068223 	 St: c0661000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1068973----T:  1071773 	 St: c0270000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1071773----T:  1079553 	 St: c0272000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1079553----T:  1082353 	 St: c0280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1082353----T:  1090133 	 St: c0282000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1090133----T:  1092933 	 St: c0290000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1092933----T:  1100713 	 St: c0292000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1100713----T:  1103318 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1103318----T:  1111558 	 St: c0671000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1111558----T:  1114163 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1114163----T:  1122403 	 St: c0681000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1122403----T:  1125008 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1125008----T:  1133248 	 St: c0691000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1133248----T:  1135853 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1135853----T:  1144093 	 St: c02a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1145023----T:  1147823 	 St: c02b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1147823----T:  1155603 	 St: c02b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1155603----T:  1158403 	 St: c02c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1158403----T:  1166183 	 St: c02c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1166183----T:  1168983 	 St: c02d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1168983----T:  1176763 	 St: c02d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1176763----T:  1179368 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1179368----T:  1187608 	 St: c06a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1187608----T:  1190213 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1190213----T:  1198453 	 St: c06b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1198453----T:  1201058 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1201058----T:  1209298 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1209298----T:  1211903 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1211903----T:  1220143 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1220897----T:  1223697 	 St: c02e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1223697----T:  1231477 	 St: c02e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1231477----T:  1234277 	 St: c02f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1234277----T:  1242057 	 St: c02f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1242057----T:  1244857 	 St: c0300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1244857----T:  1252637 	 St: c0302000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1252637----T:  1255242 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1255242----T:  1263482 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1263482----T:  1266087 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1266087----T:  1274327 	 St: c06f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1274327----T:  1276932 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1276932----T:  1285172 	 St: c0701000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1285172----T:  1287777 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1287777----T:  1296017 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1296947----T:  1299747 	 St: c0320000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1299747----T:  1307527 	 St: c0322000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1307527----T:  1310327 	 St: c0330000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1310327----T:  1318107 	 St: c0332000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1318107----T:  1320907 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1320907----T:  1328687 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1328687----T:  1331292 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1331292----T:  1339532 	 St: c0711000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1339532----T:  1342137 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1342137----T:  1350377 	 St: c0721000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1350377----T:  1352982 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1352982----T:  1361222 	 St: c0731000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1361222----T:  1363827 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1363827----T:  1372067 	 St: c0741000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1372832----T:  1375632 	 St: c0350000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1375632----T:  1383412 	 St: c0352000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1383412----T:  1386212 	 St: c0360000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1386212----T:  1393992 	 St: c0362000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1393992----T:  1396792 	 St: c0370000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1396792----T:  1404572 	 St: c0372000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1404572----T:  1407177 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1407177----T:  1415417 	 St: c0751000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1415417----T:  1418022 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1418022----T:  1426262 	 St: c0761000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1426262----T:  1428867 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1428867----T:  1437107 	 St: c0771000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1437107----T:  1439712 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1439712----T:  1447952 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1448882----T:  1451682 	 St: c0390000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1451682----T:  1459462 	 St: c0392000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1459462----T:  1462262 	 St: c03a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1462262----T:  1470042 	 St: c03a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1470042----T:  1472842 	 St: c03b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1472842----T:  1480622 	 St: c03b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1480622----T:  1483227 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1483227----T:  1491467 	 St: c0781000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1491467----T:  1494072 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1494072----T:  1502312 	 St: c0791000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1502312----T:  1504917 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1504917----T:  1513157 	 St: c07a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1513157----T:  1515762 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1515762----T:  1524002 	 St: c07b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1524756----T:  1527556 	 St: c03c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1527556----T:  1535336 	 St: c03c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1535336----T:  1538136 	 St: c03d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1538136----T:  1545916 	 St: c03d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1545916----T:  1548716 	 St: c03e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1548716----T:  1556496 	 St: c03e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1556496----T:  1559101 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1559101----T:  1567341 	 St: c07c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1567341----T:  1569946 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1569946----T:  1578186 	 St: c07d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1578186----T:  1580791 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1580791----T:  1589031 	 St: c07e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1589031----T:  1591636 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1591636----T:  1599876 	 St: c03f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1601565----T:  1604170 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1604170----T:  1612410 	 St: c07f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1613155----T:  1615760 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1613155----T:  1621395 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1624000----T:  1626605 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1624000----T:  1632240 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1634845----T:  1637450 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1634845----T:  1650540 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1653145----T:  1655750 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1653145----T:  1683868 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1686473----T:  1689078 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1686473----T:  1747309 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1749914----T:  1752519 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1749914----T:  1871003 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1873608----T:  1876213 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1873608----T:  1881848 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1884453----T:  1887058 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1884453----T:  1892693 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1895298----T:  1897903 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1895298----T:  1910993 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1913598----T:  1916203 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1913598----T:  1944321 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1946926----T:  1949531 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1946926----T:  2007762 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2010367----T:  2012972 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2010367----T:  2130515 	 St: 0 Sz: 1036288 	 Sm: 0 	 T: device_sync(81.126266)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1391005(cycle), 939.233643(us)
Tot_kernel_exec_time_and_fault_time: 9921565(cycle), 6699.233398(us)
Tot_memcpy_h2d_time: 1373185(cycle), 927.201233(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 1373185(cycle), 927.201233(us)
Tot_devicesync_time: 519965(cycle), 351.090485(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 519965(cycle), 351.090485(us)
GPGPU-Sim: *** exit detected ***
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    