Dennis Abts , Abdulla Bataineh , Steve Scott , Greg Faanes , Jim Schwarzmeier , Eric Lundberg , Tim Johnson , Mike Bye , Gerald Schwoerer, The Cray BlackWidow: a highly scalable vector multiprocessor, Proceedings of the 2007 ACM/IEEE conference on Supercomputing, November 10-16, 2007, Reno, Nevada[doi>10.1145/1362622.1362646]
Randy Allen and Ken Kennedy. 2001.Optimizing Compilers for Modern Architectures. Morgan Kaufmann.
Krste Asanovic , John Wawrzynek, Vector microprocessors, University of California, Berkeley, 1998
David F. Bacon , Susan L. Graham , Oliver J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys (CSUR), v.26 n.4, p.345-420, Dec. 1994[doi>10.1145/197405.197406]
Christopher Francis Batten , Krste Asanovic, Simplified vector-thread architectures for flexible and efficient data-parallel accelerators, Massachusetts Institute of Technology, Cambridge, MA, 2010
Christopher Batten , Ronny Krashinsky , Steve Gerding , Krste Asanovic, Cache Refill/Access Decoupling for Vector Machines, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.331-342, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.9]
W. Buchholz, The IBM System/370 vector architecture, IBM Systems Journal, v.25 n.1, p.51-62, March 1986[doi>10.1147/sj.251.0051]
Ian Buck , Tim Foley , Daniel Horn , Jeremy Sugerman , Kayvon Fatahalian , Mike Houston , Pat Hanrahan, Brook for GPUs: stream computing on graphics hardware, ACM Transactions on Graphics (TOG), v.23 n.3, August 2004[doi>10.1145/1015706.1015800]
Derek DeVries and Corinna G. Lee. 1995. A vectorizing SUIF compiler. InProceedings of SUIF Compiler Workshop.
Keith Diefendorff , Pradeep K. Dubey , Ron Hochsprung , Hunter Scales, AltiVec Extension to PowerPC Accelerates Media Processing, IEEE Micro, v.20 n.2, p.85-95, March 2000[doi>10.1109/40.848475]
R. Espasa , M. Valero, Decoupled vector architectures, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.281, February 03-07, 1996
Michael J. Flynn. 1966. Very high-speed computing systems.Proc. IEEE 54, 12, 1901--1909.
J. M. Frankovich , H. P. Peterson, A functional description of the Lincoln TX-2 computer, Papers presented at the February 26-28, 1957, western joint computer conference: Techniques for reliability, p.146-155, February 26-28, 1957, Los Angeles, California[doi>10.1145/1455567.1455593]
Wilson W. L. Fung , Ivan Sham , George Yuan , Tor M. Aamodt, Dynamic warp formation: Efficient MIMD control flow on SIMD graphics hardware, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.2, p.1-37, June 2009[doi>10.1145/1543753.1543756]
John Goodacre , Andrew N. Sloss, Parallelism and the ARM Instruction Set Architecture, Computer, v.38 n.7, p.42-50, July 2005[doi>10.1109/MC.2005.239]
Michael Gschwind , H. Peter Hofstee , Brian Flachs , Martin Hopkins , Yukio Watanabe , Takeshi Yamazaki, Synergistic Processing in Cell's Multicore Architecture, IEEE Micro, v.26 n.2, p.10-24, March 2006[doi>10.1109/MM.2006.41]
Linley Gwennap. 1996. Digital, MIPS add multimedia extensions.Microprocessor Forum 10, 15.
Mark Hampton , Krste Asanovic, Compiling for vector-thread architectures, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356085]
John H. Kelm , Daniel R. Johnson , Matthew R. Johnson , Neal C. Crago , William Tuohy , Aqeel Mahesri , Steven S. Lumetta , Matthew I. Frank , Sanjay J. Patel, Rigel: an architecture and scalable programming interface for a 1000-core accelerator, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555774]
John H. Kelm , Daniel R. Johnson , Steven S. Lumetta , Matthew I. Frank , Sanjay J. Patel, A Task-Centric Memory Model for Scalable Accelerator Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.77-87, September 12-16, 2009[doi>10.1109/PACT.2009.16]
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Christoforos E. Kozyrakis , Stylianos Perissakis , David Patterson , Thomas Anderson , Krste Asanovic , Neal Cardwell , Richard Fromm , Jason Golbus , Benjamin Gribstad , Kimberly Keeton , Randi Thomas , Noah Treuhaft , Katherine Yelick, Scalable Processors in the Billion-Transistor Era: IRAM, Computer, v.30 n.9, p.75-78, September 1997[doi>10.1109/2.612252]
Ronny Meir Krashinsky , Krste Asanovic, Vector-thread architecture and implementation, Massachusetts Institute of Technology, Cambridge, MA, 2007
Ronny Krashinsky , Christopher Batten , Krste Asanović, Implementing the scale vector-thread processor, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-24, July 2008[doi>10.1145/1367045.1367050]
Ronny Krashinsky , Christopher Batten , Mark Hampton , Steve Gerding , Brian Pharris , Jared Casper , Krste Asanovic, The Vector-Thread Architecture, Proceedings of the 31st annual international symposium on Computer architecture, p.52, June 19-23, 2004, München, Germany
Ruby B. Lee, Subword Parallelism with MAX-2, IEEE Micro, v.16 n.4, p.51-59, August 1996[doi>10.1109/40.526925]
Yunsup Lee. 2011. Efficient VLSI implementations of vector-thread architectures. Master’s thesis, UC Berkeley.
Yunsup Lee , Rimas Avizienis , Alex Bishara , Richard Xia , Derek Lockhart , Christopher Batten , Krste Asanović, Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000080]
Erik Lindholm , John Nickolls , Stuart Oberman , John Montrym, NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Micro, v.28 n.2, p.39-55, March 2008[doi>10.1109/MM.2008.31]
Chris Lomont. 2011. Introduction to Intel advanced vector extensions. Intel White Paper.
Aqeel Mahesri , Daniel Johnson , Neal Crago , Sanjay J. Patel, Tradeoffs in designing accelerator architectures for visual computing, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.164-175, November 08-12, 2008[doi>10.1109/MICRO.2008.4771788]
Microsoft. 2009. Graphics guide for Windows 7: A guide For hardware and system manufacturers. Microsoft White Paper. http://www.microsoft.com/whdc/device/display/graphicsguidewin7.mspx.
Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. 2009. CACTI 6.0: A tool to model large caches. Tech. rep. Hewlett Packard, HPL-2009-85.
Umesh Gajanan Nawathe, Mahmudul Hassan, Lynn Warriner, King Yen, Bharat Upputuri, David Greenhill, and Ashok Kumar. 2007. An 8-core 64-thread 64 b power-efficient SPARC SoC. InProceedings of the International Solid-State Circuits Conference (ISSCC).
John Nickolls , Ian Buck , Michael Garland , Kevin Skadron, Scalable Parallel Programming with CUDA, Queue, v.6 n.2, March/April 2008[doi>10.1145/1365490.1365500]
NVIDIA. 2009. NVIDIA’s next gen CUDA compute architecture: Fermi. NVIDIA White Paper. http://www.nvidia.com/content/pdf/fermi_white_papers/nvidia_fermi_compute_architecture _whitepaper.pdf.
OpenCL. 2008. The OpenCL specification. Khronos OpenCL Working Group. http://www.khronos.org/registry/cl/specs/opencl-1.0.48.pdf.
OpenMP. 2008. OpenMP application program interface. OpenMP Architecture Review Board. http://www.openmp.org/mp-documents/spec30.pdf.
Alex Peleg , Uri Weiser, MMX Technology Extension to the Intel Architecture, IEEE Micro, v.16 n.4, p.42-50, August 1996[doi>10.1109/40.526924]
Srinivas K. Raman , Vladimir Pentkovski , Jagannath Keshava, Implementing Streaming SIMD Extensions on the Pentium III Processor, IEEE Micro, v.20 n.4, p.47-57, July 2000[doi>10.1109/40.865866]
James Reinders, Intel threading building blocks, O'Reilly & Associates, Inc., Sebastopol, CA, 2007
Suzanne Rivoire , Rebecca Schultz , Tomofumi Okuda , Christos Kozyrakis, Vector Lane Threading, Proceedings of the 2006 International Conference on Parallel Processing, p.55-64, August 14-18, 2006[doi>10.1109/ICPP.2006.74]
Richard M. Russell, The CRAY-1 computer system, Communications of the ACM, v.21 n.1, p.63-72, Jan. 1978[doi>10.1145/359327.359336]
Karthikeyan Sankaralingam , Stephen W. Keckler , William R. Mark , Doug Burger, Universal Mechanisms for Data-Parallel Architectures, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.303, December 03-05, 2003
J. E. Smith , Greg Faanes , Rabin Sugumar, Vector instruction set support for conditional operations, Proceedings of the 27th annual international symposium on Computer architecture, p.260-269, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339693]
Takashi Soga , Akihiro Musa , Youichi Shimomura , Ryusuke Egawa , Ken'ichi Itakura , Hiroyuki Takizawa , Koki Okabe , Hiroaki Kobayashi, Performance evaluation of NEC SX-9 using real science and engineering applications, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654088]
Hiroshi Tamura, Sachio Kamiya, and Takahiro Ishigai. 1985. FACOM VP-100/200: Supercomputers with ease of use.Parallel Comput. 2, 2, 87--107.
Marc Tremblay , J. Michael O'Connor , Venkatesh Narayanan , Liang He, VIS Speeds New Media Processing, IEEE Micro, v.16 n.4, p.10-20, August 1996[doi>10.1109/40.526921]
John Wawrzynek , Krste Asanovic , Brian Kingsbury , David Johnson , James Beck , Nelson Morgan, Spert-II: A Vector Microprocessor System, Computer, v.29 n.3, p.79-86, March 1996[doi>10.1109/2.485896]
Samuel Williams , Andrew Waterman , David Patterson, Roofline: an insightful visual performance model for multicore architectures, Communications of the ACM, v.52 n.4, April 2009[doi>10.1145/1498765.1498785]
Sven Woop , Jörg Schmittler , Philipp Slusallek, RPU: a programmable ray processing unit for realtime ray tracing, ACM Transactions on Graphics (TOG), v.24 n.3, July 2005[doi>10.1145/1073204.1073211]
Marco Zagha , Guy E. Blelloch, Radix sort for vector multiprocessors, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.712-721, November 18-22, 1991, Albuquerque, New Mexico, USA[doi>10.1145/125826.126164]
