// Seed: 3050982204
module module_0 (
    input  tri0 id_0,
    output wor  id_1,
    output wire id_2,
    output wire id_3
);
  always @("") begin
    $display;
  end
  always @(negedge 1) release id_1[1'b0 : 1==1];
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output supply1 id_4,
    output tri1 id_5
);
  wire id_7;
  wire id_8, id_9;
  module_0(
      id_0, id_3, id_4, id_3
  );
  assign id_4 = id_0;
endmodule
