/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_0_10z = celloutsig_0_9z[5] | celloutsig_0_5z;
  assign celloutsig_1_0z = ~(in_data[174] ^ in_data[162]);
  reg [11:0] _04_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 12'h000;
    else _04_ <= in_data[64:53];
  assign out_data[43:32] = _04_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _00_ <= 17'h00000;
    else _00_ <= { in_data[112:97], celloutsig_1_11z };
  assign celloutsig_0_11z = { in_data[67:59], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_2z } / { 1'h1, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[50:15], celloutsig_0_0z } == { in_data[57:23], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[87:80], celloutsig_0_1z } == in_data[11:3];
  assign celloutsig_1_15z = { in_data[137:122], celloutsig_1_9z } >= { in_data[175], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_5z = ! { in_data[69:66], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_13z = ! in_data[104:100];
  assign celloutsig_0_0z = in_data[13:4] < in_data[28:19];
  assign celloutsig_0_6z = in_data[61:57] * in_data[54:50];
  assign celloutsig_0_13z = celloutsig_0_11z[11:0] * { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z } * { in_data[136], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[52:47] != in_data[12:7];
  assign celloutsig_1_8z = - { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_7z = & { celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_18z = | { celloutsig_1_17z[9:3], celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_16z = | { celloutsig_0_13z[3], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_2z = | in_data[135:116];
  assign celloutsig_0_8z = | { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, in_data[33:26] };
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_0z, in_data[171] };
  assign celloutsig_1_19z = ~^ { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_7z[5:2], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_4z = ^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_12z = ^ { in_data[146:143], celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_17z = { _00_[14:12], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_0z } << { celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[81:76], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z } << { in_data[87:85], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_4z = in_data[161:156] >> { in_data[113], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[133]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_0z & celloutsig_1_5z) | (celloutsig_1_1z & celloutsig_1_7z[6]));
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z };
endmodule
