<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'counterValue' is power-on initialization." projectName="axi_stream_counter" solutionName="solution1" date="2022-06-12T13:07:56.795+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="axi_stream_counter" solutionName="solution1" date="2022-06-12T13:07:56.764+0200" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'counter_output' (C/axi_stream_counter.cpp:3:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-142.html" projectName="axi_stream_counter" solutionName="solution1" date="2022-06-12T13:07:55.915+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:18]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.axi_stream_counter_regslice_both&#xD;&#xA;Compiling module xil_defaultlib.axi_stream_counter&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_counter_output&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_axi_stream_counter_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot axi_stream_counter&#xD;&#xA;&#xD;&#xA;****** xsim v2021.2 (64-bit)&#xD;&#xA;  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021&#xD;&#xA;  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021&#xD;&#xA;    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/axi_stream_counter/xsim_script.tcl&#xD;&#xA;# xsim {axi_stream_counter} -autoloadwcfg -tclbatch {axi_stream_counter.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source axi_stream_counter.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 100 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 100 [100.00%] @ &quot;155000&quot;&#xD;&#xA;// RTL Simulation : 2 / 100 [100.00%] @ &quot;175000&quot;&#xD;&#xA;// RTL Simulation : 3 / 100 [100.00%] @ &quot;195000&quot;&#xD;&#xA;// RTL Simulation : 4 / 100 [100.00%] @ &quot;215000&quot;&#xD;&#xA;// RTL Simulation : 5 / 100 [100.00%] @ &quot;235000&quot;&#xD;&#xA;// RTL Simulation : 6 / 100 [100.00%] @ &quot;255000&quot;&#xD;&#xA;// RTL Simulation : 7 / 100 [100.00%] @ &quot;275000&quot;&#xD;&#xA;// RTL Simulation : 8 / 100 [100.00%] @ &quot;295000&quot;&#xD;&#xA;// RTL Simulation : 9 / 100 [100.00%] @ &quot;315000&quot;&#xD;&#xA;// RTL Simulation : 10 / 100 [100.00%] @ &quot;335000&quot;&#xD;&#xA;// RTL Simulation : 11 / 100 [100.00%] @ &quot;355000&quot;&#xD;&#xA;// RTL Simulation : 12 / 100 [100.00%] @ &quot;375000&quot;&#xD;&#xA;// RTL Simulation : 13 / 100 [100.00%] @ &quot;395000&quot;&#xD;&#xA;// RTL Simulation : 14 / 100 [100.00%] @ &quot;415000&quot;&#xD;&#xA;// RTL Simulation : 15 / 100 [100.00%] @ &quot;435000&quot;&#xD;&#xA;// RTL Simulation : 16 / 100 [100.00%] @ &quot;455000&quot;&#xD;&#xA;// RTL Simulation : 17 / 100 [100.00%] @ &quot;475000&quot;&#xD;&#xA;// RTL Simulation : 18 / 100 [100.00%] @ &quot;495000&quot;&#xD;&#xA;// RTL Simulation : 19 / 100 [100.00%] @ &quot;515000&quot;&#xD;&#xA;// RTL Simulation : 20 / 100 [100.00%] @ &quot;535000&quot;&#xD;&#xA;// RTL Simulation : 21 / 100 [100.00%] @ &quot;555000&quot;&#xD;&#xA;// RTL Simulation : 22 / 100 [100.00%] @ &quot;575000&quot;&#xD;&#xA;// RTL Simulation : 23 / 100 [100.00%] @ &quot;595000&quot;&#xD;&#xA;// RTL Simulation : 24 / 100 [100.00%] @ &quot;615000&quot;&#xD;&#xA;// RTL Simulation : 25 / 100 [100.00%] @ &quot;635000&quot;&#xD;&#xA;// RTL Simulation : 26 / 100 [100.00%] @ &quot;655000&quot;&#xD;&#xA;// RTL Simulation : 27 / 100 [100.00%] @ &quot;675000&quot;&#xD;&#xA;// RTL Simulation : 28 / 100 [100.00%] @ &quot;695000&quot;&#xD;&#xA;// RTL Simulation : 29 / 100 [100.00%] @ &quot;715000&quot;&#xD;&#xA;// RTL Simulation : 30 / 100 [100.00%] @ &quot;735000&quot;&#xD;&#xA;// RTL Simulation : 31 / 100 [100.00%] @ &quot;755000&quot;&#xD;&#xA;// RTL Simulation : 32 / 100 [100.00%] @ &quot;775000&quot;&#xD;&#xA;// RTL Simulation : 33 / 100 [100.00%] @ &quot;795000&quot;&#xD;&#xA;// RTL Simulation : 34 / 100 [100.00%] @ &quot;815000&quot;&#xD;&#xA;// RTL Simulation : 35 / 100 [100.00%] @ &quot;835000&quot;&#xD;&#xA;// RTL Simulation : 36 / 100 [100.00%] @ &quot;855000&quot;&#xD;&#xA;// RTL Simulation : 37 / 100 [100.00%] @ &quot;875000&quot;&#xD;&#xA;// RTL Simulation : 38 / 100 [100.00%] @ &quot;895000&quot;&#xD;&#xA;// RTL Simulation : 39 / 100 [100.00%] @ &quot;915000&quot;&#xD;&#xA;// RTL Simulation : 40 / 100 [100.00%] @ &quot;935000&quot;&#xD;&#xA;// RTL Simulation : 41 / 100 [100.00%] @ &quot;955000&quot;&#xD;&#xA;// RTL Simulation : 42 / 100 [100.00%] @ &quot;975000&quot;&#xD;&#xA;// RTL Simulation : 43 / 100 [100.00%] @ &quot;995000&quot;&#xD;&#xA;// RTL Simulation : 44 / 100 [100.00%] @ &quot;1015000&quot;&#xD;&#xA;// RTL Simulation : 45 / 100 [100.00%] @ &quot;1035000&quot;&#xD;&#xA;// RTL Simulation : 46 / 100 [100.00%] @ &quot;1055000&quot;&#xD;&#xA;// RTL Simulation : 47 / 100 [100.00%] @ &quot;1075000&quot;&#xD;&#xA;// RTL Simulation : 48 / 100 [100.00%] @ &quot;1095000&quot;&#xD;&#xA;// RTL Simulation : 49 / 100 [100.00%] @ &quot;1115000&quot;&#xD;&#xA;// RTL Simulation : 50 / 100 [100.00%] @ &quot;1135000&quot;&#xD;&#xA;// RTL Simulation : 51 / 100 [100.00%] @ &quot;1155000&quot;&#xD;&#xA;// RTL Simulation : 52 / 100 [100.00%] @ &quot;1175000&quot;&#xD;&#xA;// RTL Simulation : 53 / 100 [100.00%] @ &quot;1195000&quot;&#xD;&#xA;// RTL Simulation : 54 / 100 [100.00%] @ &quot;1215000&quot;&#xD;&#xA;// RTL Simulation : 55 / 100 [100.00%] @ &quot;1235000&quot;&#xD;&#xA;// RTL Simulation : 56 / 100 [100.00%] @ &quot;1255000&quot;&#xD;&#xA;// RTL Simulation : 57 / 100 [100.00%] @ &quot;1275000&quot;&#xD;&#xA;// RTL Simulation : 58 / 100 [100.00%] @ &quot;1295000&quot;&#xD;&#xA;// RTL Simulation : 59 / 100 [100.00%] @ &quot;1315000&quot;&#xD;&#xA;// RTL Simulation : 60 / 100 [100.00%] @ &quot;1335000&quot;&#xD;&#xA;// RTL Simulation : 61 / 100 [100.00%] @ &quot;1355000&quot;&#xD;&#xA;// RTL Simulation : 62 / 100 [100.00%] @ &quot;1375000&quot;&#xD;&#xA;// RTL Simulation : 63 / 100 [100.00%] @ &quot;1395000&quot;&#xD;&#xA;// RTL Simulation : 64 / 100 [100.00%] @ &quot;1415000&quot;&#xD;&#xA;// RTL Simulation : 65 / 100 [100.00%] @ &quot;1435000&quot;&#xD;&#xA;// RTL Simulation : 66 / 100 [100.00%] @ &quot;1455000&quot;&#xD;&#xA;// RTL Simulation : 67 / 100 [100.00%] @ &quot;1475000&quot;&#xD;&#xA;// RTL Simulation : 68 / 100 [100.00%] @ &quot;1495000&quot;&#xD;&#xA;// RTL Simulation : 69 / 100 [100.00%] @ &quot;1515000&quot;&#xD;&#xA;// RTL Simulation : 70 / 100 [100.00%] @ &quot;1535000&quot;&#xD;&#xA;// RTL Simulation : 71 / 100 [100.00%] @ &quot;1555000&quot;&#xD;&#xA;// RTL Simulation : 72 / 100 [100.00%] @ &quot;1575000&quot;&#xD;&#xA;// RTL Simulation : 73 / 100 [100.00%] @ &quot;1595000&quot;&#xD;&#xA;// RTL Simulation : 74 / 100 [100.00%] @ &quot;1615000&quot;&#xD;&#xA;// RTL Simulation : 75 / 100 [100.00%] @ &quot;1635000&quot;&#xD;&#xA;// RTL Simulation : 76 / 100 [100.00%] @ &quot;1655000&quot;&#xD;&#xA;// RTL Simulation : 77 / 100 [100.00%] @ &quot;1675000&quot;&#xD;&#xA;// RTL Simulation : 78 / 100 [100.00%] @ &quot;1695000&quot;&#xD;&#xA;// RTL Simulation : 79 / 100 [100.00%] @ &quot;1715000&quot;&#xD;&#xA;// RTL Simulation : 80 / 100 [100.00%] @ &quot;1735000&quot;&#xD;&#xA;// RTL Simulation : 81 / 100 [100.00%] @ &quot;1755000&quot;&#xD;&#xA;// RTL Simulation : 82 / 100 [100.00%] @ &quot;1775000&quot;&#xD;&#xA;// RTL Simulation : 83 / 100 [100.00%] @ &quot;1795000&quot;&#xD;&#xA;// RTL Simulation : 84 / 100 [100.00%] @ &quot;1815000&quot;&#xD;&#xA;// RTL Simulation : 85 / 100 [100.00%] @ &quot;1835000&quot;&#xD;&#xA;// RTL Simulation : 86 / 100 [100.00%] @ &quot;1855000&quot;&#xD;&#xA;// RTL Simulation : 87 / 100 [100.00%] @ &quot;1875000&quot;&#xD;&#xA;// RTL Simulation : 88 / 100 [100.00%] @ &quot;1895000&quot;&#xD;&#xA;// RTL Simulation : 89 / 100 [100.00%] @ &quot;1915000&quot;&#xD;&#xA;// RTL Simulation : 90 / 100 [100.00%] @ &quot;1935000&quot;&#xD;&#xA;// RTL Simulation : 91 / 100 [100.00%] @ &quot;1955000&quot;&#xD;&#xA;// RTL Simulation : 92 / 100 [100.00%] @ &quot;1975000&quot;&#xD;&#xA;// RTL Simulation : 93 / 100 [100.00%] @ &quot;1995000&quot;&#xD;&#xA;// RTL Simulation : 94 / 100 [100.00%] @ &quot;2015000&quot;&#xD;&#xA;// RTL Simulation : 95 / 100 [100.00%] @ &quot;2035000&quot;&#xD;&#xA;// RTL Simulation : 96 / 100 [100.00%] @ &quot;2055000&quot;&#xD;&#xA;// RTL Simulation : 97 / 100 [100.00%] @ &quot;2075000&quot;&#xD;&#xA;// RTL Simulation : 98 / 100 [100.00%] @ &quot;2095000&quot;&#xD;&#xA;// RTL Simulation : 99 / 100 [100.00%] @ &quot;2115000&quot;&#xD;&#xA;// RTL Simulation : 100 / 100 [100.00%] @ &quot;2135000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 2195 ns : File &quot;F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/sim/verilog/axi_stream_counter.autotb.v&quot; Line 253&#xD;&#xA;## quit" projectName="axi_stream_counter" solutionName="solution1" date="2022-06-12T13:15:51.945+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:28]" projectName="axi_stream_counter" solutionName="solution1" date="2022-06-12T13:15:41.756+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
