<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1123" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1123{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1123{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1123{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1123{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1123{left:70px;bottom:1083px;letter-spacing:0.17px;}
#t6_1123{left:360px;bottom:395px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1123{left:70px;bottom:257px;letter-spacing:0.13px;}
#t8_1123{left:70px;bottom:233px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#t9_1123{left:70px;bottom:216px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_1123{left:70px;bottom:192px;letter-spacing:-0.14px;word-spacing:-1px;}
#tb_1123{left:70px;bottom:175px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tc_1123{left:70px;bottom:151px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#td_1123{left:70px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_1123{left:70px;bottom:117px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_1123{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tg_1123{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#th_1123{left:371px;bottom:1065px;letter-spacing:-0.14px;}
#ti_1123{left:371px;bottom:1050px;letter-spacing:-0.18px;}
#tj_1123{left:409px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tk_1123{left:409px;bottom:1050px;letter-spacing:-0.14px;}
#tl_1123{left:409px;bottom:1034px;letter-spacing:-0.13px;}
#tm_1123{left:482px;bottom:1065px;letter-spacing:-0.12px;}
#tn_1123{left:482px;bottom:1050px;letter-spacing:-0.12px;}
#to_1123{left:482px;bottom:1034px;letter-spacing:-0.12px;}
#tp_1123{left:568px;bottom:1065px;letter-spacing:-0.13px;}
#tq_1123{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_1123{left:142px;bottom:1018px;}
#ts_1123{left:75px;bottom:990px;letter-spacing:-0.15px;}
#tt_1123{left:71px;bottom:509px;letter-spacing:-0.14px;}
#tu_1123{left:70px;bottom:490px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tv_1123{left:650px;bottom:496px;}
#tw_1123{left:664px;bottom:490px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tx_1123{left:85px;bottom:473px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#ty_1123{left:85px;bottom:456px;letter-spacing:-0.09px;}
#tz_1123{left:191px;bottom:463px;}
#t10_1123{left:205px;bottom:456px;letter-spacing:-0.12px;}
#t11_1123{left:371px;bottom:1011px;}
#t12_1123{left:409px;bottom:1011px;letter-spacing:-0.17px;}
#t13_1123{left:482px;bottom:1011px;letter-spacing:-0.15px;}
#t14_1123{left:568px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t15_1123{left:568px;bottom:995px;letter-spacing:-0.12px;}
#t16_1123{left:568px;bottom:978px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_1123{left:75px;bottom:955px;letter-spacing:-0.12px;}
#t18_1123{left:75px;bottom:933px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t19_1123{left:371px;bottom:955px;}
#t1a_1123{left:409px;bottom:955px;letter-spacing:-0.16px;}
#t1b_1123{left:482px;bottom:955px;letter-spacing:-0.14px;}
#t1c_1123{left:568px;bottom:955px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t1d_1123{left:568px;bottom:938px;letter-spacing:-0.12px;}
#t1e_1123{left:568px;bottom:921px;letter-spacing:-0.12px;}
#t1f_1123{left:568px;bottom:904px;letter-spacing:-0.11px;}
#t1g_1123{left:75px;bottom:881px;letter-spacing:-0.12px;}
#t1h_1123{left:75px;bottom:860px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1i_1123{left:371px;bottom:881px;}
#t1j_1123{left:409px;bottom:881px;letter-spacing:-0.16px;}
#t1k_1123{left:482px;bottom:881px;letter-spacing:-0.15px;}
#t1l_1123{left:568px;bottom:881px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t1m_1123{left:568px;bottom:865px;letter-spacing:-0.12px;}
#t1n_1123{left:568px;bottom:848px;letter-spacing:-0.12px;}
#t1o_1123{left:568px;bottom:831px;letter-spacing:-0.12px;}
#t1p_1123{left:75px;bottom:808px;letter-spacing:-0.12px;}
#t1q_1123{left:75px;bottom:787px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1r_1123{left:371px;bottom:808px;}
#t1s_1123{left:409px;bottom:808px;letter-spacing:-0.17px;}
#t1t_1123{left:482px;bottom:808px;letter-spacing:-0.16px;}
#t1u_1123{left:568px;bottom:808px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t1v_1123{left:568px;bottom:791px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_1123{left:568px;bottom:774px;letter-spacing:-0.12px;}
#t1x_1123{left:568px;bottom:758px;letter-spacing:-0.13px;}
#t1y_1123{left:75px;bottom:735px;letter-spacing:-0.13px;}
#t1z_1123{left:75px;bottom:718px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_1123{left:75px;bottom:701px;letter-spacing:-0.15px;}
#t21_1123{left:371px;bottom:735px;}
#t22_1123{left:409px;bottom:735px;letter-spacing:-0.17px;}
#t23_1123{left:482px;bottom:735px;letter-spacing:-0.15px;}
#t24_1123{left:482px;bottom:718px;letter-spacing:-0.16px;}
#t25_1123{left:568px;bottom:735px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t26_1123{left:568px;bottom:718px;letter-spacing:-0.12px;}
#t27_1123{left:568px;bottom:701px;letter-spacing:-0.12px;}
#t28_1123{left:568px;bottom:684px;letter-spacing:-0.12px;}
#t29_1123{left:75px;bottom:661px;letter-spacing:-0.13px;}
#t2a_1123{left:75px;bottom:645px;letter-spacing:-0.13px;}
#t2b_1123{left:75px;bottom:628px;letter-spacing:-0.15px;}
#t2c_1123{left:371px;bottom:661px;}
#t2d_1123{left:409px;bottom:661px;letter-spacing:-0.17px;}
#t2e_1123{left:482px;bottom:661px;letter-spacing:-0.15px;}
#t2f_1123{left:482px;bottom:645px;letter-spacing:-0.16px;}
#t2g_1123{left:568px;bottom:661px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t2h_1123{left:568px;bottom:645px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_1123{left:568px;bottom:628px;letter-spacing:-0.13px;}
#t2j_1123{left:568px;bottom:611px;letter-spacing:-0.12px;}
#t2k_1123{left:75px;bottom:588px;letter-spacing:-0.13px;}
#t2l_1123{left:75px;bottom:571px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_1123{left:75px;bottom:554px;letter-spacing:-0.15px;}
#t2n_1123{left:371px;bottom:588px;}
#t2o_1123{left:409px;bottom:588px;letter-spacing:-0.16px;}
#t2p_1123{left:482px;bottom:588px;letter-spacing:-0.15px;}
#t2q_1123{left:568px;bottom:588px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t2r_1123{left:568px;bottom:571px;letter-spacing:-0.12px;}
#t2s_1123{left:568px;bottom:554px;letter-spacing:-0.12px;}
#t2t_1123{left:568px;bottom:538px;letter-spacing:-0.12px;}
#t2u_1123{left:84px;bottom:374px;letter-spacing:-0.14px;}
#t2v_1123{left:148px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2w_1123{left:269px;bottom:374px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2x_1123{left:417px;bottom:374px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2y_1123{left:576px;bottom:374px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2z_1123{left:735px;bottom:374px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t30_1123{left:98px;bottom:349px;}
#t31_1123{left:172px;bottom:349px;letter-spacing:-0.18px;}
#t32_1123{left:252px;bottom:349px;letter-spacing:-0.11px;}
#t33_1123{left:408px;bottom:349px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t34_1123{left:597px;bottom:349px;letter-spacing:-0.18px;}
#t35_1123{left:756px;bottom:349px;letter-spacing:-0.12px;}
#t36_1123{left:98px;bottom:325px;}
#t37_1123{left:172px;bottom:325px;letter-spacing:-0.17px;}
#t38_1123{left:258px;bottom:325px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t39_1123{left:413px;bottom:325px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3a_1123{left:567px;bottom:325px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3b_1123{left:756px;bottom:325px;letter-spacing:-0.12px;}
#t3c_1123{left:99px;bottom:300px;}
#t3d_1123{left:173px;bottom:300px;letter-spacing:-0.11px;}
#t3e_1123{left:258px;bottom:300px;letter-spacing:-0.13px;}
#t3f_1123{left:410px;bottom:300px;letter-spacing:-0.12px;}
#t3g_1123{left:567px;bottom:300px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3h_1123{left:756px;bottom:300px;letter-spacing:-0.12px;}

.s1_1123{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1123{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1123{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1123{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1123{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1123{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1123{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1123{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1123{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.sa_1123{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1123" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1123Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1123" style="-webkit-user-select: none;"><object width="935" height="1210" data="1123/1123.svg" type="image/svg+xml" id="pdf1123" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1123" class="t s1_1123">PMULUDQ—Multiply Packed Unsigned Doubleword Integers </span>
<span id="t2_1123" class="t s2_1123">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1123" class="t s1_1123">Vol. 2B </span><span id="t4_1123" class="t s1_1123">4-389 </span>
<span id="t5_1123" class="t s3_1123">PMULUDQ—Multiply Packed Unsigned Doubleword Integers </span>
<span id="t6_1123" class="t s4_1123">Instruction Operand Encoding </span>
<span id="t7_1123" class="t s4_1123">Description </span>
<span id="t8_1123" class="t s5_1123">Multiplies the first operand (destination operand) by the second operand (source operand) and stores the result in </span>
<span id="t9_1123" class="t s5_1123">the destination operand. </span>
<span id="ta_1123" class="t s5_1123">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="tb_1123" class="t s5_1123">access additional registers (XMM8-XMM15). </span>
<span id="tc_1123" class="t s5_1123">Legacy SSE version 64-bit operand: The source operand can be an unsigned doubleword integer stored in the low </span>
<span id="td_1123" class="t s5_1123">doubleword of an MMX technology register or a 64-bit memory location. The destination operand can be an </span>
<span id="te_1123" class="t s5_1123">unsigned doubleword integer stored in the low doubleword an MMX technology register. The result is an unsigned </span>
<span id="tf_1123" class="t s6_1123">Opcode/ </span>
<span id="tg_1123" class="t s6_1123">Instruction </span>
<span id="th_1123" class="t s6_1123">Op/ </span>
<span id="ti_1123" class="t s6_1123">En </span>
<span id="tj_1123" class="t s6_1123">64/32 bit </span>
<span id="tk_1123" class="t s6_1123">Mode </span>
<span id="tl_1123" class="t s6_1123">Support </span>
<span id="tm_1123" class="t s6_1123">CPUID </span>
<span id="tn_1123" class="t s6_1123">Feature </span>
<span id="to_1123" class="t s6_1123">Flag </span>
<span id="tp_1123" class="t s6_1123">Description </span>
<span id="tq_1123" class="t s7_1123">NP 0F F4 /r </span>
<span id="tr_1123" class="t s8_1123">1 </span>
<span id="ts_1123" class="t s7_1123">PMULUDQ mm1, mm2/m64 </span>
<span id="tt_1123" class="t s9_1123">NOTES: </span>
<span id="tu_1123" class="t s7_1123">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="tv_1123" class="t sa_1123">® </span>
<span id="tw_1123" class="t s7_1123">64 and IA-32 Architectures Soft- </span>
<span id="tx_1123" class="t s7_1123">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg- </span>
<span id="ty_1123" class="t s7_1123">isters,” in the Intel </span>
<span id="tz_1123" class="t sa_1123">® </span>
<span id="t10_1123" class="t s7_1123">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t11_1123" class="t s7_1123">A </span><span id="t12_1123" class="t s7_1123">V/V </span><span id="t13_1123" class="t s7_1123">SSE2 </span><span id="t14_1123" class="t s7_1123">Multiply unsigned doubleword integer in mm1 by </span>
<span id="t15_1123" class="t s7_1123">unsigned doubleword integer in mm2/m64, and </span>
<span id="t16_1123" class="t s7_1123">store the quadword result in mm1. </span>
<span id="t17_1123" class="t s7_1123">66 0F F4 /r </span>
<span id="t18_1123" class="t s7_1123">PMULUDQ xmm1, xmm2/m128 </span>
<span id="t19_1123" class="t s7_1123">A </span><span id="t1a_1123" class="t s7_1123">V/V </span><span id="t1b_1123" class="t s7_1123">SSE2 </span><span id="t1c_1123" class="t s7_1123">Multiply packed unsigned doubleword integers in </span>
<span id="t1d_1123" class="t s7_1123">xmm1 by packed unsigned doubleword integers </span>
<span id="t1e_1123" class="t s7_1123">in xmm2/m128, and store the quadword results </span>
<span id="t1f_1123" class="t s7_1123">in xmm1. </span>
<span id="t1g_1123" class="t s7_1123">VEX.128.66.0F.WIG F4 /r </span>
<span id="t1h_1123" class="t s7_1123">VPMULUDQ xmm1, xmm2, xmm3/m128 </span>
<span id="t1i_1123" class="t s7_1123">B </span><span id="t1j_1123" class="t s7_1123">V/V </span><span id="t1k_1123" class="t s7_1123">AVX </span><span id="t1l_1123" class="t s7_1123">Multiply packed unsigned doubleword integers in </span>
<span id="t1m_1123" class="t s7_1123">xmm2 by packed unsigned doubleword integers </span>
<span id="t1n_1123" class="t s7_1123">in xmm3/m128, and store the quadword results </span>
<span id="t1o_1123" class="t s7_1123">in xmm1. </span>
<span id="t1p_1123" class="t s7_1123">VEX.256.66.0F.WIG F4 /r </span>
<span id="t1q_1123" class="t s7_1123">VPMULUDQ ymm1, ymm2, ymm3/m256 </span>
<span id="t1r_1123" class="t s7_1123">B </span><span id="t1s_1123" class="t s7_1123">V/V </span><span id="t1t_1123" class="t s7_1123">AVX2 </span><span id="t1u_1123" class="t s7_1123">Multiply packed unsigned doubleword integers in </span>
<span id="t1v_1123" class="t s7_1123">ymm2 by packed unsigned doubleword integers </span>
<span id="t1w_1123" class="t s7_1123">in ymm3/m256, and store the quadword results </span>
<span id="t1x_1123" class="t s7_1123">in ymm1. </span>
<span id="t1y_1123" class="t s7_1123">EVEX.128.66.0F.W1 F4 /r </span>
<span id="t1z_1123" class="t s7_1123">VPMULUDQ xmm1 {k1}{z}, xmm2, </span>
<span id="t20_1123" class="t s7_1123">xmm3/m128/m64bcst </span>
<span id="t21_1123" class="t s7_1123">C </span><span id="t22_1123" class="t s7_1123">V/V </span><span id="t23_1123" class="t s7_1123">AVX512VL </span>
<span id="t24_1123" class="t s7_1123">AVX512F </span>
<span id="t25_1123" class="t s7_1123">Multiply packed unsigned doubleword integers in </span>
<span id="t26_1123" class="t s7_1123">xmm2 by packed unsigned doubleword integers </span>
<span id="t27_1123" class="t s7_1123">in xmm3/m128/m64bcst, and store the </span>
<span id="t28_1123" class="t s7_1123">quadword results in xmm1 under writemask k1. </span>
<span id="t29_1123" class="t s7_1123">EVEX.256.66.0F.W1 F4 /r </span>
<span id="t2a_1123" class="t s7_1123">VPMULUDQ ymm1 {k1}{z}, ymm2, </span>
<span id="t2b_1123" class="t s7_1123">ymm3/m256/m64bcst </span>
<span id="t2c_1123" class="t s7_1123">C </span><span id="t2d_1123" class="t s7_1123">V/V </span><span id="t2e_1123" class="t s7_1123">AVX512VL </span>
<span id="t2f_1123" class="t s7_1123">AVX512F </span>
<span id="t2g_1123" class="t s7_1123">Multiply packed unsigned doubleword integers in </span>
<span id="t2h_1123" class="t s7_1123">ymm2 by packed unsigned doubleword integers </span>
<span id="t2i_1123" class="t s7_1123">in ymm3/m256/m64bcst, and store the </span>
<span id="t2j_1123" class="t s7_1123">quadword results in ymm1 under writemask k1. </span>
<span id="t2k_1123" class="t s7_1123">EVEX.512.66.0F.W1 F4 /r </span>
<span id="t2l_1123" class="t s7_1123">VPMULUDQ zmm1 {k1}{z}, zmm2, </span>
<span id="t2m_1123" class="t s7_1123">zmm3/m512/m64bcst </span>
<span id="t2n_1123" class="t s7_1123">C </span><span id="t2o_1123" class="t s7_1123">V/V </span><span id="t2p_1123" class="t s7_1123">AVX512F </span><span id="t2q_1123" class="t s7_1123">Multiply packed unsigned doubleword integers in </span>
<span id="t2r_1123" class="t s7_1123">zmm2 by packed unsigned doubleword integers </span>
<span id="t2s_1123" class="t s7_1123">in zmm3/m512/m64bcst, and store the </span>
<span id="t2t_1123" class="t s7_1123">quadword results in zmm1 under writemask k1. </span>
<span id="t2u_1123" class="t s6_1123">Op/En </span><span id="t2v_1123" class="t s6_1123">Tuple Type </span><span id="t2w_1123" class="t s6_1123">Operand 1 </span><span id="t2x_1123" class="t s6_1123">Operand 2 </span><span id="t2y_1123" class="t s6_1123">Operand 3 </span><span id="t2z_1123" class="t s6_1123">Operand 4 </span>
<span id="t30_1123" class="t s7_1123">A </span><span id="t31_1123" class="t s7_1123">N/A </span><span id="t32_1123" class="t s7_1123">ModRM:reg (r, w) </span><span id="t33_1123" class="t s7_1123">ModRM:r/m (r) </span><span id="t34_1123" class="t s7_1123">N/A </span><span id="t35_1123" class="t s7_1123">N/A </span>
<span id="t36_1123" class="t s7_1123">B </span><span id="t37_1123" class="t s7_1123">N/A </span><span id="t38_1123" class="t s7_1123">ModRM:reg (w) </span><span id="t39_1123" class="t s7_1123">VEX.vvvv (r) </span><span id="t3a_1123" class="t s7_1123">ModRM:r/m (r) </span><span id="t3b_1123" class="t s7_1123">N/A </span>
<span id="t3c_1123" class="t s7_1123">C </span><span id="t3d_1123" class="t s7_1123">Full </span><span id="t3e_1123" class="t s7_1123">ModRM:reg (w) </span><span id="t3f_1123" class="t s7_1123">EVEX.vvvv (r) </span><span id="t3g_1123" class="t s7_1123">ModRM:r/m (r) </span><span id="t3h_1123" class="t s7_1123">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
