/// Auto-generated register definitions for GPIOA
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f1::gpioa {

// ============================================================================
// GPIOA - General purpose I/O
// Base Address: 0x40010800
// ============================================================================

/// GPIOA Register Structure
struct GPIOA_Registers {

    /// Port configuration register low (GPIOn_CRL)
    /// Offset: 0x0000
    /// Reset value: 0x44444444
    /// Access: read-write
    volatile uint32_t CRL;

    /// Port configuration register high (GPIOn_CRL)
    /// Offset: 0x0004
    /// Reset value: 0x44444444
    /// Access: read-write
    volatile uint32_t CRH;

    /// Port input data register (GPIOn_IDR)
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IDR;

    /// Port output data register (GPIOn_ODR)
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ODR;

    /// Port bit set/reset register (GPIOn_BSRR)
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t BSRR;

    /// Port bit reset register (GPIOn_BRR)
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t BRR;

    /// Port configuration lock register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LCKR;
};

static_assert(sizeof(GPIOA_Registers) >= 28, "GPIOA_Registers size mismatch");

/// GPIOA peripheral instance
inline GPIOA_Registers* GPIOA() {
    return reinterpret_cast<GPIOA_Registers*>(0x40010800);
}

}  // namespace alloy::hal::st::stm32f1::gpioa
