project/
run/
sim/
*.bak
*.o
*.elf
*.lst
*.map
*.rec

FPGA*.txt
test.html
test.html.imgtec_forum
.vscode/

**/a.out
**/dump.vcd

doc/src/archive/
