Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jun  2 22:51:07 2025
| Host         : C58 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.274        0.000                      0                39094        0.013        0.000                      0                39094        4.020        0.000                       0                 25218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.274        0.000                      0                39094        0.013        0.000                      0                39094        4.020        0.000                       0                 25218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 top_i/kaReduced128_0/inst/addValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][44]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.456ns (4.905%)  route 8.841ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.730     3.024    top_i/kaReduced128_0/inst/clk
    SLICE_X61Y7          FDCE                                         r  top_i/kaReduced128_0/inst/addValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  top_i/kaReduced128_0/inst/addValid_reg/Q
                         net (fo=4057, routed)        8.841    12.321    top_i/kaReduced128_0/inst/u_adder/aReg_reg[30][0]_0
    SLICE_X7Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.646    12.825    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X7Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][44]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X7Y21          FDCE (Setup_fdce_C_CE)      -0.205    12.595    top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][44]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 top_i/kaReduced128_0/inst/addValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][49]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.456ns (4.905%)  route 8.841ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.730     3.024    top_i/kaReduced128_0/inst/clk
    SLICE_X61Y7          FDCE                                         r  top_i/kaReduced128_0/inst/addValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  top_i/kaReduced128_0/inst/addValid_reg/Q
                         net (fo=4057, routed)        8.841    12.321    top_i/kaReduced128_0/inst/u_adder/aReg_reg[30][0]_0
    SLICE_X7Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.646    12.825    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X7Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][49]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X7Y21          FDCE (Setup_fdce_C_CE)      -0.205    12.595    top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][49]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 top_i/kaReduced128_0/inst/addValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/aReg_reg[29][42]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.456ns (4.905%)  route 8.841ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.730     3.024    top_i/kaReduced128_0/inst/clk
    SLICE_X61Y7          FDCE                                         r  top_i/kaReduced128_0/inst/addValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  top_i/kaReduced128_0/inst/addValid_reg/Q
                         net (fo=4057, routed)        8.841    12.321    top_i/kaReduced128_0/inst/u_adder/aReg_reg[30][0]_0
    SLICE_X7Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[29][42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.646    12.825    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X7Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[29][42]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X7Y21          FDCE (Setup_fdce_C_CE)      -0.205    12.595    top_i/kaReduced128_0/inst/u_adder/aReg_reg[29][42]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 top_i/kaReduced128_0/inst/addValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/bReg_reg[25][46]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.456ns (4.905%)  route 8.841ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.730     3.024    top_i/kaReduced128_0/inst/clk
    SLICE_X61Y7          FDCE                                         r  top_i/kaReduced128_0/inst/addValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  top_i/kaReduced128_0/inst/addValid_reg/Q
                         net (fo=4057, routed)        8.841    12.321    top_i/kaReduced128_0/inst/u_adder/aReg_reg[30][0]_0
    SLICE_X7Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/bReg_reg[25][46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.646    12.825    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X7Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/bReg_reg[25][46]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X7Y21          FDCE (Setup_fdce_C_CE)      -0.205    12.595    top_i/kaReduced128_0/inst/u_adder/bReg_reg[25][46]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 top_i/kaReduced128_0/inst/addValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][46]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.456ns (4.905%)  route 8.841ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.730     3.024    top_i/kaReduced128_0/inst/clk
    SLICE_X61Y7          FDCE                                         r  top_i/kaReduced128_0/inst/addValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  top_i/kaReduced128_0/inst/addValid_reg/Q
                         net (fo=4057, routed)        8.841    12.321    top_i/kaReduced128_0/inst/u_adder/aReg_reg[30][0]_0
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.646    12.825    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][46]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.169    12.631    top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][46]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 top_i/kaReduced128_0/inst/addValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][54]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.456ns (4.905%)  route 8.841ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.730     3.024    top_i/kaReduced128_0/inst/clk
    SLICE_X61Y7          FDCE                                         r  top_i/kaReduced128_0/inst/addValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  top_i/kaReduced128_0/inst/addValid_reg/Q
                         net (fo=4057, routed)        8.841    12.321    top_i/kaReduced128_0/inst/u_adder/aReg_reg[30][0]_0
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.646    12.825    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][54]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.169    12.631    top_i/kaReduced128_0/inst/u_adder/aReg_reg[25][54]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 top_i/kaReduced128_0/inst/addValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/aReg_reg[31][42]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.456ns (4.905%)  route 8.841ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.730     3.024    top_i/kaReduced128_0/inst/clk
    SLICE_X61Y7          FDCE                                         r  top_i/kaReduced128_0/inst/addValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  top_i/kaReduced128_0/inst/addValid_reg/Q
                         net (fo=4057, routed)        8.841    12.321    top_i/kaReduced128_0/inst/u_adder/aReg_reg[30][0]_0
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[31][42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.646    12.825    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[31][42]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.169    12.631    top_i/kaReduced128_0/inst/u_adder/aReg_reg[31][42]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 top_i/kaReduced128_0/inst/addValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/aReg_reg[31][43]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.456ns (4.905%)  route 8.841ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.730     3.024    top_i/kaReduced128_0/inst/clk
    SLICE_X61Y7          FDCE                                         r  top_i/kaReduced128_0/inst/addValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  top_i/kaReduced128_0/inst/addValid_reg/Q
                         net (fo=4057, routed)        8.841    12.321    top_i/kaReduced128_0/inst/u_adder/aReg_reg[30][0]_0
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[31][43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.646    12.825    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[31][43]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.169    12.631    top_i/kaReduced128_0/inst/u_adder/aReg_reg[31][43]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 top_i/kaReduced128_0/inst/addValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/bReg_reg[31][46]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.456ns (4.905%)  route 8.841ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.730     3.024    top_i/kaReduced128_0/inst/clk
    SLICE_X61Y7          FDCE                                         r  top_i/kaReduced128_0/inst/addValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  top_i/kaReduced128_0/inst/addValid_reg/Q
                         net (fo=4057, routed)        8.841    12.321    top_i/kaReduced128_0/inst/u_adder/aReg_reg[30][0]_0
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/bReg_reg[31][46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.646    12.825    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/bReg_reg[31][46]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.169    12.631    top_i/kaReduced128_0/inst/u_adder/bReg_reg[31][46]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 top_i/kaReduced128_0/inst/addValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/bReg_reg[31][47]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.456ns (4.905%)  route 8.841ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.730     3.024    top_i/kaReduced128_0/inst/clk
    SLICE_X61Y7          FDCE                                         r  top_i/kaReduced128_0/inst/addValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  top_i/kaReduced128_0/inst/addValid_reg/Q
                         net (fo=4057, routed)        8.841    12.321    top_i/kaReduced128_0/inst/u_adder/aReg_reg[30][0]_0
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/bReg_reg[31][47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.646    12.825    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X6Y21          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/bReg_reg[31][47]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.169    12.631    top_i/kaReduced128_0/inst/u_adder/bReg_reg[31][47]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_i/kaReduced128_0/inst/adderA_reg[783]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/aReg_reg[12][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.426%)  route 0.208ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.561     0.896    top_i/kaReduced128_0/inst/clk
    SLICE_X48Y3          FDCE                                         r  top_i/kaReduced128_0/inst/adderA_reg[783]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  top_i/kaReduced128_0/inst/adderA_reg[783]/Q
                         net (fo=1, routed)           0.208     1.245    top_i/kaReduced128_0/inst/u_adder/aReg_reg[31][63]_0[783]
    SLICE_X51Y2          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[12][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.826     1.192    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X51Y2          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/aReg_reg[12][15]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y2          FDCE (Hold_fdce_C_D)         0.075     1.232    top_i/kaReduced128_0/inst/u_adder/aReg_reg[12][15]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 top_i/kaReduced128_0/inst/kaA_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/ka128aReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.271ns (65.061%)  route 0.146ns (34.939%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.584     0.920    top_i/kaReduced128_0/inst/clk
    SLICE_X58Y49         FDCE                                         r  top_i/kaReduced128_0/inst/kaA_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  top_i/kaReduced128_0/inst/kaA_reg[2][28]/Q
                         net (fo=1, routed)           0.146     1.229    top_i/kaReduced128_0/inst/kaA_reg[2][28]
    SLICE_X58Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.274 r  top_i/kaReduced128_0/inst/ka128aReg[28]_i_2/O
                         net (fo=1, routed)           0.000     1.274    top_i/kaReduced128_0/inst/ka128aReg[28]_i_2_n_0
    SLICE_X58Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     1.336 r  top_i/kaReduced128_0/inst/ka128aReg_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.336    top_i/kaReduced128_0/inst/kaA[28]
    SLICE_X58Y50         FDCE                                         r  top_i/kaReduced128_0/inst/ka128aReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.848     1.214    top_i/kaReduced128_0/inst/clk
    SLICE_X58Y50         FDCE                                         r  top_i/kaReduced128_0/inst/ka128aReg_reg[28]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.134     1.318    top_i/kaReduced128_0/inst/ka128aReg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst1/ka16LoOutReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst1/p_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.552     0.888    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst1/clk
    SLICE_X50Y32         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst1/ka16LoOutReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDCE (Prop_fdce_C_Q)         0.148     1.036 r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst1/ka16LoOutReg_reg[4]/Q
                         net (fo=1, routed)           0.157     1.193    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst1/ka16LoOutReg[4]
    SLICE_X48Y31         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst1/p_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.820     1.186    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst1/clk
    SLICE_X48Y31         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst1/p_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y31         FDCE (Hold_fdce_C_D)         0.023     1.174    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst1/p_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 top_i/kaReduced128_0/inst/u_adder/sumD_reg[12][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/sum_reg[771]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.213ns (54.201%)  route 0.180ns (45.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.559     0.895    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X50Y0          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/sumD_reg[12][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.164     1.059 r  top_i/kaReduced128_0/inst/u_adder/sumD_reg[12][3]/Q
                         net (fo=1, routed)           0.180     1.238    top_i/kaReduced128_0/inst/u_adder/sumD_reg[12]_55[3]
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.049     1.287 r  top_i/kaReduced128_0/inst/u_adder/sum[771]_i_1/O
                         net (fo=1, routed)           0.000     1.287    top_i/kaReduced128_0/inst/u_adder/sum[771]_i_1_n_0
    SLICE_X49Y0          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/sum_reg[771]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.830     1.196    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X49Y0          FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/sum_reg[771]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y0          FDCE (Hold_fdce_C_D)         0.107     1.268    top_i/kaReduced128_0/inst/u_adder/sum_reg[771]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 top_i/kaReduced128_0/inst/u_adder/sumD_reg[12][53]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/sum_reg[821]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.213ns (54.273%)  route 0.179ns (45.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.554     0.890    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X50Y13         FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/sumD_reg[12][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.164     1.054 r  top_i/kaReduced128_0/inst/u_adder/sumD_reg[12][53]/Q
                         net (fo=1, routed)           0.179     1.233    top_i/kaReduced128_0/inst/u_adder/sumD_reg[12]_55[53]
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.049     1.282 r  top_i/kaReduced128_0/inst/u_adder/sum[821]_i_1/O
                         net (fo=1, routed)           0.000     1.282    top_i/kaReduced128_0/inst/u_adder/sum[821]_i_1_n_0
    SLICE_X49Y13         FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/sum_reg[821]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.824     1.190    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X49Y13         FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/sum_reg[821]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y13         FDCE (Hold_fdce_C_D)         0.107     1.262    top_i/kaReduced128_0/inst/u_adder/sum_reg[821]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/p_reg[115]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64LoOutReg_reg[115]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.917%)  route 0.221ns (61.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.562     0.898    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/clk
    SLICE_X48Y49         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/p_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/p_reg[115]/Q
                         net (fo=3, routed)           0.221     1.260    top_i/kaReduced128_0/inst/u_ka128/ka64LoOut[115]
    SLICE_X51Y46         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64LoOutReg_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.825     1.191    top_i/kaReduced128_0/inst/u_ka128/clk
    SLICE_X51Y46         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64LoOutReg_reg[115]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.078     1.234    top_i/kaReduced128_0/inst/u_ka128/ka64LoOutReg_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top_i/kaReduced128_0/inst/u_ka128/midOut_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_ka128/p_reg[101]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.432%)  route 0.179ns (41.568%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.555     0.891    top_i/kaReduced128_0/inst/u_ka128/clk
    SLICE_X45Y31         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/midOut_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  top_i/kaReduced128_0/inst/u_ka128/midOut_reg[37]/Q
                         net (fo=1, routed)           0.179     1.210    top_i/kaReduced128_0/inst/u_ka128/p2[101]
    SLICE_X50Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.255 r  top_i/kaReduced128_0/inst/u_ka128/p[102]_i_3/O
                         net (fo=1, routed)           0.000     1.255    top_i/kaReduced128_0/inst/u_ka128/p[102]_i_3_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.320 r  top_i/kaReduced128_0/inst/u_ka128/p_reg[102]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.320    top_i/kaReduced128_0/inst/u_ka128/p_reg[102]_i_1_n_5
    SLICE_X50Y31         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/p_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.816     1.182    top_i/kaReduced128_0/inst/u_ka128/clk
    SLICE_X50Y31         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/p_reg[101]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y31         FDCE (Hold_fdce_C_D)         0.134     1.281    top_i/kaReduced128_0/inst/u_ka128/p_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/aHi_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/aLo_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.666%)  route 0.233ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.563     0.899    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/clk
    SLICE_X44Y49         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/aHi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/aHi_reg[7]/Q
                         net (fo=2, routed)           0.233     1.273    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/aHi_reg[15]_0[7]
    SLICE_X41Y51         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/aLo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.825     1.191    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/clk
    SLICE_X41Y51         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/aLo_reg[7]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y51         FDCE (Hold_fdce_C_D)         0.072     1.233    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/aLo_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/aHi_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/aLo_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.763%)  route 0.232ns (62.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.563     0.899    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/clk
    SLICE_X47Y48         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/aHi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/aHi_reg[2]/Q
                         net (fo=2, routed)           0.232     1.272    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/aHi_reg[15]_0[2]
    SLICE_X41Y50         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/aLo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.825     1.191    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/clk
    SLICE_X41Y50         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/aLo_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.070     1.231    top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst2/aLo_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 top_i/kaReduced128_0/inst/adderB_reg[361]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kaReduced128_0/inst/u_adder/bReg_reg[5][41]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.827%)  route 0.242ns (63.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.548     0.884    top_i/kaReduced128_0/inst/clk
    SLICE_X52Y22         FDCE                                         r  top_i/kaReduced128_0/inst/adderB_reg[361]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  top_i/kaReduced128_0/inst/adderB_reg[361]/Q
                         net (fo=1, routed)           0.242     1.266    top_i/kaReduced128_0/inst/u_adder/Q[361]
    SLICE_X47Y22         FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/bReg_reg[5][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.816     1.182    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X47Y22         FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/bReg_reg[5][41]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X47Y22         FDCE (Hold_fdce_C_D)         0.078     1.225    top_i/kaReduced128_0/inst/u_adder/bReg_reg[5][41]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y2     top_i/kaReduced128_0/inst/u_blkram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y2     top_i/kaReduced128_0/inst/u_blkram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4     top_i/kaReduced128_0/inst/u_blkram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4     top_i/kaReduced128_0/inst/u_blkram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3     top_i/kaReduced128_0/inst/u_blkram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3     top_i/kaReduced128_0/inst/u_blkram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5     top_i/kaReduced128_0/inst/u_blkram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5     top_i/kaReduced128_0/inst/u_blkram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y14     top_i/kaReduced128_0/inst/u_ka128/ka64_inst0/ka32_inst0/multHi/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y35    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][0]_srl5_u_ka128_bSumD_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y35    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][0]_srl5_u_ka128_bSumD_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y37    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][10]_srl5_u_ka128_bSumD_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y37    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][10]_srl5_u_ka128_bSumD_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y36    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][11]_srl5_u_ka128_bSumD_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y36    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][11]_srl5_u_ka128_bSumD_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y37    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][12]_srl5_u_ka128_bSumD_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y37    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][12]_srl5_u_ka128_bSumD_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y38    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][13]_srl5_u_ka128_bSumD_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y38    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][13]_srl5_u_ka128_bSumD_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y35    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][0]_srl5_u_ka128_bSumD_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y35    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][0]_srl5_u_ka128_bSumD_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y37    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][10]_srl5_u_ka128_bSumD_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y37    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][10]_srl5_u_ka128_bSumD_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y36    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][11]_srl5_u_ka128_bSumD_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y36    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][11]_srl5_u_ka128_bSumD_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y37    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][12]_srl5_u_ka128_bSumD_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y37    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][12]_srl5_u_ka128_bSumD_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y38    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][13]_srl5_u_ka128_bSumD_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y38    top_i/kaReduced128_0/inst/u_ka128/aSumD_reg[7][13]_srl5_u_ka128_bSumD_reg_c_3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/kaReduced128_0/inst/pValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.028ns  (logic 5.025ns (12.553%)  route 35.003ns (87.447%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.801     3.095    top_i/kaReduced128_0/inst/clk
    SLICE_X90Y1          FDCE                                         r  top_i/kaReduced128_0/inst/pValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y1          FDCE (Prop_fdce_C_Q)         0.518     3.613 r  top_i/kaReduced128_0/inst/pValid_reg/Q
                         net (fo=2048, routed)       23.566    27.179    top_i/kaReduced128_0/inst/p_valid
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.152    27.331 r  top_i/kaReduced128_0/inst/p[1723]_INST_0/O
                         net (fo=1, routed)           0.945    28.275    top_i/util_reduced_logic_0/Op1[1723]
    SLICE_X41Y13         LUT6 (Prop_lut6_I4_O)        0.348    28.623 r  top_i/util_reduced_logic_0/Res_INST_0_i_367/O
                         net (fo=1, routed)           1.606    30.229    top_i/util_reduced_logic_0/Res_INST_0_i_367_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I5_O)        0.124    30.353 r  top_i/util_reduced_logic_0/Res_INST_0_i_114/O
                         net (fo=1, routed)           0.879    31.232    top_i/util_reduced_logic_0/Res_INST_0_i_114_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I4_O)        0.124    31.356 r  top_i/util_reduced_logic_0/Res_INST_0_i_22/O
                         net (fo=1, routed)           1.868    33.224    top_i/util_reduced_logic_0/Res_INST_0_i_22_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I4_O)        0.124    33.348 r  top_i/util_reduced_logic_0/Res_INST_0_i_3/O
                         net (fo=1, routed)           0.884    34.232    top_i/util_reduced_logic_0/Res_INST_0_i_3_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    34.356 r  top_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=1, routed)           5.256    39.612    Res_0_OBUF
    J21                  OBUF (Prop_obuf_I_O)         3.511    43.123 r  Res_0_OBUF_inst/O
                         net (fo=0)                   0.000    43.123    Res_0
    J21                                                               r  Res_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/kaReduced128_0/inst/pReg_reg[670]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.612ns  (logic 1.578ns (34.214%)  route 3.034ns (65.786%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.587     0.923    top_i/kaReduced128_0/inst/clk
    SLICE_X68Y6          FDCE                                         r  top_i/kaReduced128_0/inst/pReg_reg[670]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141     1.064 r  top_i/kaReduced128_0/inst/pReg_reg[670]/Q
                         net (fo=1, routed)           0.277     1.341    top_i/kaReduced128_0/inst/pReg_reg_n_0_[670]
    SLICE_X68Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.386 r  top_i/kaReduced128_0/inst/p[670]_INST_0/O
                         net (fo=1, routed)           0.059     1.445    top_i/util_reduced_logic_0/Op1[670]
    SLICE_X68Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.490 r  top_i/util_reduced_logic_0/Res_INST_0_i_164/O
                         net (fo=1, routed)           0.104     1.594    top_i/util_reduced_logic_0/Res_INST_0_i_164_n_0
    SLICE_X70Y5          LUT6 (Prop_lut6_I0_O)        0.045     1.639 r  top_i/util_reduced_logic_0/Res_INST_0_i_31/O
                         net (fo=1, routed)           0.390     2.030    top_i/util_reduced_logic_0/Res_INST_0_i_31_n_0
    SLICE_X70Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.075 r  top_i/util_reduced_logic_0/Res_INST_0_i_5/O
                         net (fo=1, routed)           0.200     2.275    top_i/util_reduced_logic_0/Res_INST_0_i_5_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.045     2.320 r  top_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=1, routed)           2.002     4.322    Res_0_OBUF
    J21                  OBUF (Prop_obuf_I_O)         1.212     5.534 r  Res_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.534    Res_0
    J21                                                               r  Res_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay         23426 Endpoints
Min Delay         23426 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/pReg_reg[1156]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.945ns  (logic 0.124ns (1.561%)  route 7.821ns (98.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.483     0.483    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.607 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       7.338     7.945    top_i/kaReduced128_0/inst/u_adder_n_0
    SLICE_X110Y1         FDCE                                         f  top_i/kaReduced128_0/inst/pReg_reg[1156]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.703     2.882    top_i/kaReduced128_0/inst/clk
    SLICE_X110Y1         FDCE                                         r  top_i/kaReduced128_0/inst/pReg_reg[1156]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/pReg_reg[1157]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.945ns  (logic 0.124ns (1.561%)  route 7.821ns (98.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.483     0.483    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.607 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       7.338     7.945    top_i/kaReduced128_0/inst/u_adder_n_0
    SLICE_X110Y1         FDCE                                         f  top_i/kaReduced128_0/inst/pReg_reg[1157]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.703     2.882    top_i/kaReduced128_0/inst/clk
    SLICE_X110Y1         FDCE                                         r  top_i/kaReduced128_0/inst/pReg_reg[1157]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/pReg_reg[1158]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.945ns  (logic 0.124ns (1.561%)  route 7.821ns (98.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.483     0.483    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.607 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       7.338     7.945    top_i/kaReduced128_0/inst/u_adder_n_0
    SLICE_X110Y1         FDCE                                         f  top_i/kaReduced128_0/inst/pReg_reg[1158]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.703     2.882    top_i/kaReduced128_0/inst/clk
    SLICE_X110Y1         FDCE                                         r  top_i/kaReduced128_0/inst/pReg_reg[1158]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/pReg_reg[1159]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.945ns  (logic 0.124ns (1.561%)  route 7.821ns (98.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.483     0.483    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.607 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       7.338     7.945    top_i/kaReduced128_0/inst/u_adder_n_0
    SLICE_X110Y1         FDCE                                         f  top_i/kaReduced128_0/inst/pReg_reg[1159]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.703     2.882    top_i/kaReduced128_0/inst/clk
    SLICE_X110Y1         FDCE                                         r  top_i/kaReduced128_0/inst/pReg_reg[1159]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/adderA_reg[1153]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.843ns  (logic 0.124ns (1.581%)  route 7.719ns (98.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.483     0.483    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.607 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       7.236     7.843    top_i/kaReduced128_0/inst/u_adder_n_0
    SLICE_X109Y1         FDCE                                         f  top_i/kaReduced128_0/inst/adderA_reg[1153]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.701     2.880    top_i/kaReduced128_0/inst/clk
    SLICE_X109Y1         FDCE                                         r  top_i/kaReduced128_0/inst/adderA_reg[1153]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.843ns  (logic 0.124ns (1.581%)  route 7.719ns (98.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.483     0.483    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.607 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       7.236     7.843    top_i/kaReduced128_0/inst/u_adder/rst_n_0
    SLICE_X108Y1         FDCE                                         f  top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.701     2.880    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X108Y1         FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][0]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.843ns  (logic 0.124ns (1.581%)  route 7.719ns (98.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.483     0.483    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.607 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       7.236     7.843    top_i/kaReduced128_0/inst/u_adder/rst_n_0
    SLICE_X108Y1         FDCE                                         f  top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.701     2.880    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X108Y1         FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][1]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.843ns  (logic 0.124ns (1.581%)  route 7.719ns (98.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.483     0.483    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.607 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       7.236     7.843    top_i/kaReduced128_0/inst/u_adder/rst_n_0
    SLICE_X108Y1         FDCE                                         f  top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.701     2.880    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X108Y1         FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][2]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.843ns  (logic 0.124ns (1.581%)  route 7.719ns (98.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.483     0.483    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.607 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       7.236     7.843    top_i/kaReduced128_0/inst/u_adder/rst_n_0
    SLICE_X108Y1         FDCE                                         f  top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.701     2.880    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X108Y1         FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/sumD_reg[18][3]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_adder/sum_reg[1152]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.779ns  (logic 0.124ns (1.594%)  route 7.655ns (98.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.483     0.483    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.607 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       7.172     7.779    top_i/kaReduced128_0/inst/u_adder/rst_n_0
    SLICE_X107Y1         FDCE                                         f  top_i/kaReduced128_0/inst/u_adder/sum_reg[1152]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       1.701     2.880    top_i/kaReduced128_0/inst/u_adder/clk
    SLICE_X107Y1         FDCE                                         r  top_i/kaReduced128_0/inst/u_adder/sum_reg[1152]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32HiOutReg_reg[63]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.045ns (4.166%)  route 1.035ns (95.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.157     0.157    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.202 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       0.878     1.080    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/bLo_reg[15]_1
    SLICE_X31Y55         FDCE                                         f  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32HiOutReg_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.844     1.210    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/clk
    SLICE_X31Y55         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32HiOutReg_reg[63]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[59]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.045ns (4.165%)  route 1.035ns (95.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.157     0.157    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.202 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       0.878     1.080    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bLo_reg[15]_0
    SLICE_X29Y55         FDCE                                         f  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.844     1.210    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/clk
    SLICE_X29Y55         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[59]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[60]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.045ns (4.165%)  route 1.035ns (95.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.157     0.157    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.202 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       0.878     1.080    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bLo_reg[15]_0
    SLICE_X29Y55         FDCE                                         f  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.844     1.210    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/clk
    SLICE_X29Y55         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[60]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[61]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.045ns (4.165%)  route 1.035ns (95.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.157     0.157    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.202 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       0.878     1.080    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bLo_reg[15]_0
    SLICE_X29Y55         FDCE                                         f  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.844     1.210    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/clk
    SLICE_X29Y55         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[61]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[62]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.045ns (4.165%)  route 1.035ns (95.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.157     0.157    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.202 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       0.878     1.080    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bLo_reg[15]_0
    SLICE_X29Y55         FDCE                                         f  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.844     1.210    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/clk
    SLICE_X29Y55         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[62]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/ka16HiOutReg_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.045ns (4.148%)  route 1.040ns (95.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.157     0.157    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.202 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       0.882     1.085    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bLo_reg[15]_0
    SLICE_X28Y55         FDCE                                         f  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/ka16HiOutReg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.844     1.210    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/clk
    SLICE_X28Y55         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/ka16HiOutReg_reg[30]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/ka16HiOutReg_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.045ns (4.148%)  route 1.040ns (95.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.157     0.157    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.202 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       0.882     1.085    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bLo_reg[15]_0
    SLICE_X28Y55         FDCE                                         f  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/ka16HiOutReg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.844     1.210    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/clk
    SLICE_X28Y55         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/ka16HiOutReg_reg[31]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[63]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.045ns (3.995%)  route 1.081ns (96.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.157     0.157    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.202 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       0.924     1.126    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bLo_reg[15]_0
    SLICE_X29Y56         FDCE                                         f  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.844     1.210    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/clk
    SLICE_X29Y56         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/p_reg[63]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bSumD_reg[3][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.045ns (3.946%)  route 1.095ns (96.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.157     0.157    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.202 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       0.938     1.140    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bLo_reg[15]_0
    SLICE_X26Y53         FDCE                                         f  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bSumD_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.843     1.209    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/clk
    SLICE_X26Y53         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bSumD_reg[3][15]/C

Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/midOut_reg[32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.045ns (3.946%)  route 1.095ns (96.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.157     0.157    top_i/kaReduced128_0/inst/u_adder/rst_n
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.202 f  top_i/kaReduced128_0/inst/u_adder/rdyFlg_i_2/O
                         net (fo=23426, routed)       0.938     1.140    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/bLo_reg[15]_0
    SLICE_X27Y53         FDCE                                         f  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/midOut_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25218, routed)       0.843     1.209    top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/clk
    SLICE_X27Y53         FDCE                                         r  top_i/kaReduced128_0/inst/u_ka128/ka64_inst1/ka32_inst2/midOut_reg[32]/C





