
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity uart_delay_buffer is
    Port ( clk : in STD_LOGIC;
           reset : in STD_LOGIC;
           toggle : out STD_LOGIC);
end uart_delay_buffer;

architecture Behavioral of uart_delay_buffer is
    constant clk_frequency : integer := 125_000_000;
    constant timeout_500ms : integer := clk_frequency / 2; --- 100us timeout --
    
    signal counter :integer range 0 to timeout_500ms-1 := 0;
    signal r_toggle: std_logic := '0';
     
begin
    toggle <= r_toggle ;
    
    timer : process(clk, reset)
    begin
        if reset = '1' then
            counter <= 0;
            r_toggle<= '0';
        elsif rising_edge(clk) then
            if counter <= timeout_500ms-1 then
                counter <= 0;
                r_toggle <= '1'; -- menghasilkan toggle --
            else 
                counter <= counter + 1;
                r_toggle <= '0';
            end if;        
        end if;
    end process;
                   
end Behavioral;
