/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [25:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [22:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [29:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [23:0] celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  reg [29:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  reg [16:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [11:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [32:0] celloutsig_0_52z;
  reg [3:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  reg [2:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [2:0] celloutsig_0_62z;
  wire [7:0] celloutsig_0_68z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_87z;
  wire [4:0] celloutsig_0_88z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  reg [10:0] celloutsig_1_6z;
  reg [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~(celloutsig_0_15z | in_data[77]);
  assign celloutsig_1_9z = ~(celloutsig_1_2z | celloutsig_1_3z[2]);
  assign celloutsig_0_3z = ~celloutsig_0_0z[2];
  assign celloutsig_0_35z = ~celloutsig_0_22z[7];
  assign celloutsig_1_11z = ~celloutsig_1_4z[3];
  assign celloutsig_0_15z = ~celloutsig_0_8z[5];
  assign celloutsig_0_4z = celloutsig_0_2z | ~(celloutsig_0_3z);
  assign celloutsig_0_45z = celloutsig_0_29z[12] | celloutsig_0_20z[1];
  assign celloutsig_0_54z = celloutsig_0_50z | celloutsig_0_10z;
  assign celloutsig_0_7z = in_data[74] | celloutsig_0_5z;
  assign celloutsig_0_9z = celloutsig_0_4z | celloutsig_0_7z;
  assign celloutsig_1_17z = celloutsig_1_9z | celloutsig_1_1z;
  assign celloutsig_0_1z = celloutsig_0_0z[2] | in_data[94];
  assign celloutsig_0_14z = celloutsig_0_13z[2] | celloutsig_0_9z;
  assign celloutsig_0_0z = in_data[11:9] & in_data[53:51];
  assign celloutsig_0_11z = { in_data[91:83], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z } & { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_6z[7:2] & in_data[141:136];
  assign celloutsig_0_30z = { in_data[63:42], celloutsig_0_4z, celloutsig_0_27z } & { celloutsig_0_22z[14:0], celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_26z };
  assign celloutsig_0_46z = { celloutsig_0_31z[4:0], celloutsig_0_14z } > { celloutsig_0_17z[0], celloutsig_0_15z, celloutsig_0_44z, celloutsig_0_5z };
  assign celloutsig_0_5z = { in_data[20:2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z } > { in_data[76:58], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[165:141] > { in_data[137:119], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_42z = celloutsig_0_36z & ~(celloutsig_0_37z[10]);
  assign celloutsig_0_43z = celloutsig_0_34z & ~(celloutsig_0_13z[1]);
  assign celloutsig_0_50z = celloutsig_0_16z[7] & ~(celloutsig_0_39z);
  assign celloutsig_1_0z = in_data[111] & ~(in_data[127]);
  assign celloutsig_0_10z = celloutsig_0_9z & ~(celloutsig_0_6z[3]);
  assign celloutsig_0_23z = celloutsig_0_11z[1] & ~(celloutsig_0_10z);
  assign celloutsig_0_2z = in_data[86] & ~(in_data[29]);
  assign celloutsig_0_62z = { celloutsig_0_46z, celloutsig_0_46z, celloutsig_0_39z } % { 1'h1, celloutsig_0_38z[2:1] };
  assign celloutsig_0_87z = celloutsig_0_41z[4:1] % { 1'h1, celloutsig_0_62z };
  assign celloutsig_1_10z = in_data[172:159] % { 1'h1, celloutsig_1_8z[4], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_41z = { celloutsig_0_31z, celloutsig_0_34z } % { 1'h1, celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_88z = { celloutsig_0_45z, celloutsig_0_53z } % { 1'h1, celloutsig_0_68z[6:3] };
  assign celloutsig_1_18z = celloutsig_1_10z[11:1] % { 1'h1, celloutsig_1_8z[6:0], celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_20z = { celloutsig_0_11z[17:16], celloutsig_0_18z } % { 1'h1, celloutsig_0_13z[1:0] };
  assign celloutsig_0_31z = { celloutsig_0_30z[10:2], celloutsig_0_25z, celloutsig_0_5z } % { 1'h1, celloutsig_0_11z[16:7] };
  assign celloutsig_0_44z = celloutsig_0_0z * { celloutsig_0_16z[2:1], celloutsig_0_27z };
  assign celloutsig_0_52z = { celloutsig_0_22z[7:6], celloutsig_0_33z, celloutsig_0_50z } * in_data[81:49];
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } * { celloutsig_0_6z[8:4], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[107] ? in_data[169:166] : { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_38z = - { celloutsig_0_12z[9:8], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_23z };
  assign celloutsig_0_6z = - { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_4z = - { in_data[183:180], celloutsig_1_3z };
  assign celloutsig_0_68z = { celloutsig_0_31z[10:7], celloutsig_0_42z, celloutsig_0_60z, celloutsig_0_7z, celloutsig_0_28z } | { celloutsig_0_19z[4:2], celloutsig_0_43z, celloutsig_0_34z, celloutsig_0_55z };
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_0z } | { celloutsig_0_12z[9:0], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_36z = & { celloutsig_0_20z[2], celloutsig_0_13z };
  assign celloutsig_1_1z = & in_data[168:156];
  assign celloutsig_0_18z = & celloutsig_0_16z[9:5];
  assign celloutsig_0_24z = & { celloutsig_0_22z[22:20], celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_25z = | celloutsig_0_16z[8:5];
  assign celloutsig_0_27z = | { celloutsig_0_13z[1:0], celloutsig_0_13z };
  assign celloutsig_0_39z = celloutsig_0_27z & celloutsig_0_25z;
  assign celloutsig_0_47z = celloutsig_0_35z & celloutsig_0_21z;
  assign celloutsig_0_17z = celloutsig_0_12z[6:2] >> { celloutsig_0_8z[2], celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_22z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_13z } >> { celloutsig_0_19z[3:2], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_11z[18:11], celloutsig_0_0z, celloutsig_0_1z } << { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_8z[3:2], celloutsig_0_5z } << { celloutsig_0_12z[7], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_40z = celloutsig_0_8z[7:4] >>> celloutsig_0_17z[4:1];
  assign celloutsig_0_26z = { celloutsig_0_8z[2:0], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_7z } ^ { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_0_29z = { celloutsig_0_12z[9:0], celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_6z } ^ in_data[61:32];
  assign celloutsig_0_60z = ~((celloutsig_0_52z[8] & celloutsig_0_47z) | celloutsig_0_54z);
  assign celloutsig_0_21z = ~((celloutsig_0_19z[5] & in_data[66]) | celloutsig_0_17z[4]);
  assign celloutsig_0_28z = ~((celloutsig_0_24z & celloutsig_0_24z) | celloutsig_0_4z);
  always_latch
    if (clkin_data[64]) celloutsig_0_37z = 17'h00000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_37z = { celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_36z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_53z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_53z = { celloutsig_0_52z[26:25], celloutsig_0_43z, celloutsig_0_45z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_55z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_55z = { celloutsig_0_26z[0], celloutsig_0_21z, celloutsig_0_35z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 11'h000;
    else if (clkin_data[32]) celloutsig_1_6z = { in_data[119:110], celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 13'h0000;
    else if (clkin_data[32]) celloutsig_1_8z = in_data[115:103];
  always_latch
    if (clkin_data[64]) celloutsig_0_19z = 7'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_19z = { celloutsig_0_16z[6:3], celloutsig_0_13z };
  always_latch
    if (clkin_data[64]) celloutsig_0_33z = 30'h00000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_33z = { celloutsig_0_11z[24:22], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z };
  assign { out_data[138:128], out_data[101:96], out_data[35:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
