# VSD-Digital-VLSI-and-SoC-Workshop
# Day-1
Here, We will see the synthesis for picorv32(CPU Core) using the openlane flow and generate the netlist and other necessary reports after the synthesis step
![Screenshot from 2024-06-01 13-05-27](https://github.com/nishanth78/VSD-Digital-VLSI-and-SoC-Workshop-/assets/97909927/7f06b3af-2fd4-41b0-ae88-08404e891cee)
