Assembler report for loop_back_verilog
Mon Jun 18 17:39:50 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: loop_back_verilog.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Jun 18 17:39:50 2018 ;
; Revision Name         ; loop_back_verilog                     ;
; Top-level Entity Name ; loop_back_verilog                     ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE22F17C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+---------------------------+
; Assembler Generated Files ;
+---------------------------+
; File Name                 ;
+---------------------------+
; loop_back_verilog.sof     ;
+---------------------------+


+-------------------------------------------------+
; Assembler Device Options: loop_back_verilog.sof ;
+----------------+--------------------------------+
; Option         ; Setting                        ;
+----------------+--------------------------------+
; Device         ; EP4CE22F17C6                   ;
; JTAG usercode  ; 0x00160185                     ;
; Checksum       ; 0x00160185                     ;
+----------------+--------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Jun 18 17:39:48 2018
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1065 megabytes
    Info: Processing ended: Mon Jun 18 17:39:50 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


