\
\ @file vrefbuf.fs
\ @brief VREFBUF address block description
\
\ This file is auto-generated from SVD file.
\ DO NOT EDIT MANUALLY.
\

.include ../common.fs

\
\ @brief VREFBUF control and status register
\ Address offset: 0x00
\ Reset value: 0x00000002
\

$00000001 constant VREFBUF_VREFBUF_CSR_ENVR                         \ Voltage reference buffer mode enable This bit is used to enable the voltage reference buffer mode.
$00000002 constant VREFBUF_VREFBUF_CSR_HIZ                          \ High impedance mode This bit controls the analog switch to connect or not the V<sub>REF+</sub> pin. Refer to Table172: VREF buffer modes for the mode descriptions depending on ENVR bit configuration.
$00000004 constant VREFBUF_VREFBUF_CSR_VRS                          \ Voltage reference scale This bit selects the value generated by the voltage reference buffer.
$00000008 constant VREFBUF_VREFBUF_CSR_VRR                          \ Voltage reference buffer ready


\
\ @brief VREFBUF calibration control register
\ Address offset: 0x04
\ Reset value: 0x00000000
\

$0000003f constant VREFBUF_VREFBUF_CCR_TRIM                         \ None


\
\ @brief VREFBUF address block description
\
$40010030 constant VREFBUF_VREFBUF_CSR  \ offset: 0x00 : VREFBUF control and status register
$40010034 constant VREFBUF_VREFBUF_CCR  \ offset: 0x04 : VREFBUF calibration control register

