-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer4_out_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    layer4_out_empty_n : IN STD_LOGIC;
    layer4_out_read : OUT STD_LOGIC;
    layer5_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    layer5_out_full_n : IN STD_LOGIC;
    layer5_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv10_384 : STD_LOGIC_VECTOR (9 downto 0) := "1110000100";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln191_reg_2618 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_reg_2618_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_3_reg_2832 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op381_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln241_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer5_out_blk_n : STD_LOGIC;
    signal icmp_ln241_reg_2614 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln191_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_8_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_8_reg_2622 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_9_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_9_reg_2627 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_reg_2632 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_reg_2636 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_fu_413_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_reg_2640 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_s_reg_2646 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_37_reg_2652 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_38_reg_2658 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_39_reg_2664 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_40_reg_2670 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_41_reg_2676 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_42_reg_2682 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_43_reg_2688 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_44_reg_2694 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_45_reg_2700 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_46_reg_2706 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_47_reg_2712 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_48_reg_2718 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_49_reg_2724 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_50_reg_2730 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_37_reg_2736 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_reg_2742 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_39_reg_2748 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_40_reg_2754 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_41_reg_2760 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_42_reg_2766 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_43_reg_2772 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_44_reg_2778 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_45_reg_2784 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_46_reg_2790 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_47_reg_2796 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_48_reg_2802 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_49_reg_2808 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_50_reg_2814 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_s_reg_2820 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0_reg_2826 : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln191_3_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge_i_phi_fu_273_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln222_fu_765_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_i_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_i_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln216_fu_384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln212_fu_330_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln227_fu_356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_fu_252 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln241_fu_294_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln227_fu_348_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln191_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_7_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln222_fu_757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_window_V_fu_1066_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_159_fu_1074_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_160_fu_1081_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_161_fu_1089_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_127_fu_1116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_127_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_1108_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_127_fu_1128_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_128_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_128_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_fu_1148_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_162_fu_1160_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_163_fu_1168_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_129_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_129_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_164_fu_1175_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_165_fu_1183_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_130_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_130_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_129_fu_1202_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_130_fu_1222_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_131_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_131_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_7_fu_1242_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_166_fu_1254_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_167_fu_1262_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_132_fu_1284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_132_fu_1290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_168_fu_1269_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_169_fu_1277_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_133_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_133_fu_1310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_132_fu_1296_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_133_fu_1316_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_134_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_134_fu_1330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_8_fu_1336_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_170_fu_1348_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_171_fu_1356_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_135_fu_1378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_135_fu_1384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_172_fu_1363_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_173_fu_1371_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_136_fu_1398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_136_fu_1404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_135_fu_1390_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_136_fu_1410_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_137_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_137_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_9_fu_1430_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_174_fu_1442_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_175_fu_1450_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_138_fu_1472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_138_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_176_fu_1457_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_177_fu_1465_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_139_fu_1492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_139_fu_1498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_138_fu_1484_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_139_fu_1504_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_140_fu_1512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_140_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_140_fu_1524_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_178_fu_1536_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_179_fu_1544_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_141_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_141_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_180_fu_1551_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_181_fu_1559_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_142_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_142_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_141_fu_1578_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_142_fu_1598_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_143_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_143_fu_1612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_143_fu_1618_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_182_fu_1630_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_183_fu_1638_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_144_fu_1660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_144_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_184_fu_1645_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_185_fu_1653_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_145_fu_1680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_145_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_144_fu_1672_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_145_fu_1692_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_146_fu_1700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_146_fu_1706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_146_fu_1712_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_186_fu_1724_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_187_fu_1732_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_147_fu_1754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_147_fu_1760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_188_fu_1739_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_189_fu_1747_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_148_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_148_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_147_fu_1766_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_148_fu_1786_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_149_fu_1794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_149_fu_1800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_149_fu_1806_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_190_fu_1818_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_191_fu_1826_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_150_fu_1848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_150_fu_1854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_192_fu_1833_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_193_fu_1841_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_151_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_151_fu_1874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_150_fu_1860_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_151_fu_1880_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_152_fu_1888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_152_fu_1894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_152_fu_1900_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_194_fu_1912_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_195_fu_1920_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_153_fu_1942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_153_fu_1948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_196_fu_1927_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_197_fu_1935_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_154_fu_1962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_154_fu_1968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_153_fu_1954_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_154_fu_1974_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_155_fu_1982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_155_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_155_fu_1994_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_198_fu_2006_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_199_fu_2014_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_156_fu_2036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_156_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_200_fu_2021_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_201_fu_2029_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_157_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_157_fu_2062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_156_fu_2048_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_157_fu_2068_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_158_fu_2076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_158_fu_2082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_158_fu_2088_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_202_fu_2100_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_203_fu_2108_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_159_fu_2130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_159_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_204_fu_2115_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_205_fu_2123_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_160_fu_2150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_160_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_159_fu_2142_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_160_fu_2162_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_161_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_161_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_161_fu_2182_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_206_fu_2194_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_207_fu_2202_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_162_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_162_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_208_fu_2209_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_209_fu_2217_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_163_fu_2244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_163_fu_2250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_162_fu_2236_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_163_fu_2256_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_164_fu_2264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_164_fu_2270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_164_fu_2276_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_210_fu_2288_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_211_fu_2296_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_165_fu_2318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_165_fu_2324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_212_fu_2303_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_213_fu_2311_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_166_fu_2338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_166_fu_2344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_165_fu_2330_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_166_fu_2350_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_167_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_167_fu_2364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_167_fu_2370_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_214_fu_2382_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_215_fu_2390_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_168_fu_2412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_168_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_216_fu_2397_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_217_fu_2405_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_169_fu_2432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_169_fu_2438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_168_fu_2424_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_169_fu_2444_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_170_fu_2452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_170_fu_2458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_170_fu_2464_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_218_fu_2476_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_219_fu_2484_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_171_fu_2506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_171_fu_2512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_220_fu_2491_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_221_fu_2499_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_172_fu_2526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_172_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_171_fu_2518_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_172_fu_2538_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_173_fu_2546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_173_fu_2552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_173_fu_2558_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln837_38_fu_2472_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_37_fu_2378_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_36_fu_2284_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_35_fu_2190_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_34_fu_2096_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_33_fu_2002_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_32_fu_1908_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_31_fu_1814_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_30_fu_1720_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_29_fu_1626_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_fu_1532_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_9_fu_1438_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_8_fu_1344_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_7_fu_1250_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_fu_1156_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln208_s_fu_2566_p17 : STD_LOGIC_VECTOR (249 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_389 : BOOLEAN;
    signal ap_condition_387 : BOOLEAN;
    signal ap_condition_495 : BOOLEAN;
    signal ap_condition_413 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component kernel_wrapper_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0,
        d0 => trunc_ln247_fu_413_p1,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0);

    flow_control_loop_pipe_U : component kernel_wrapper_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_i_reg_269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_387)) then
                if ((ap_const_boolean_1 = ap_condition_389)) then 
                    ap_phi_reg_pp0_iter1_storemerge_i_reg_269 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_i_reg_269 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_269;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_387)) then
                if ((icmp_ln241_fu_288_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_252 <= add_ln241_fu_294_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_252 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    pX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_495)) then
                if ((icmp_ln212_fu_336_p2 = ap_const_lv1_1)) then 
                    pX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln212_fu_336_p2 = ap_const_lv1_0)) then 
                    pX_2 <= add_ln212_fu_330_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if ((icmp_ln216_fu_390_p2 = ap_const_lv1_1)) then 
                    pY_2 <= ap_const_lv32_0;
                elsif ((icmp_ln216_fu_390_p2 = ap_const_lv1_0)) then 
                    pY_2 <= add_ln216_fu_384_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_495)) then
                if ((icmp_ln212_fu_336_p2 = ap_const_lv1_1)) then 
                    sX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln212_fu_336_p2 = ap_const_lv1_0)) then 
                    sX_2 <= add_ln227_fu_356_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln191_reg_2618 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln191_3_reg_2832 <= and_ln191_3_fu_741_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln191_reg_2618_pp0_iter1_reg <= icmp_ln191_reg_2618;
                icmp_ln241_reg_2614 <= icmp_ln241_fu_288_p2;
                p_0_reg_2826 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0;
                p_37_reg_2736 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0;
                p_38_reg_2742 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0;
                p_39_reg_2748 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0;
                p_40_reg_2754 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0;
                p_41_reg_2760 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0;
                p_42_reg_2766 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0;
                p_43_reg_2772 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0;
                p_44_reg_2778 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0;
                p_45_reg_2784 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0;
                p_46_reg_2790 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0;
                p_47_reg_2796 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0;
                p_48_reg_2802 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0;
                p_49_reg_2808 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0;
                p_50_reg_2814 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0;
                p_s_reg_2820 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0;
                trunc_ln247_37_reg_2652 <= layer4_out_dout(95 downto 90);
                trunc_ln247_38_reg_2658 <= layer4_out_dout(11 downto 6);
                trunc_ln247_39_reg_2664 <= layer4_out_dout(17 downto 12);
                trunc_ln247_40_reg_2670 <= layer4_out_dout(23 downto 18);
                trunc_ln247_41_reg_2676 <= layer4_out_dout(29 downto 24);
                trunc_ln247_42_reg_2682 <= layer4_out_dout(35 downto 30);
                trunc_ln247_43_reg_2688 <= layer4_out_dout(41 downto 36);
                trunc_ln247_44_reg_2694 <= layer4_out_dout(47 downto 42);
                trunc_ln247_45_reg_2700 <= layer4_out_dout(53 downto 48);
                trunc_ln247_46_reg_2706 <= layer4_out_dout(59 downto 54);
                trunc_ln247_47_reg_2712 <= layer4_out_dout(65 downto 60);
                trunc_ln247_48_reg_2718 <= layer4_out_dout(71 downto 66);
                trunc_ln247_49_reg_2724 <= layer4_out_dout(77 downto 72);
                trunc_ln247_50_reg_2730 <= layer4_out_dout(83 downto 78);
                trunc_ln247_reg_2640 <= trunc_ln247_fu_413_p1;
                trunc_ln247_s_reg_2646 <= layer4_out_dout(89 downto 84);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln191_fu_304_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln191_8_reg_2622 <= icmp_ln191_8_fu_318_p2;
                icmp_ln191_9_reg_2627 <= icmp_ln191_9_fu_324_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln191_reg_2618 <= icmp_ln191_fu_304_p2;
                icmp_ln212_reg_2632 <= icmp_ln212_fu_336_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln212_fu_336_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln216_reg_2636 <= icmp_ln216_fu_390_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 <= p_37_reg_2736;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 <= p_38_reg_2742;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 <= p_39_reg_2748;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 <= p_40_reg_2754;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 <= p_41_reg_2760;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 <= p_42_reg_2766;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 <= p_43_reg_2772;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 <= p_44_reg_2778;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 <= p_45_reg_2784;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 <= p_46_reg_2790;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 <= p_47_reg_2796;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 <= p_48_reg_2802;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 <= trunc_ln247_37_reg_2652;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 <= trunc_ln247_s_reg_2646;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 <= trunc_ln247_50_reg_2730;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 <= trunc_ln247_49_reg_2724;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 <= trunc_ln247_48_reg_2718;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 <= trunc_ln247_47_reg_2712;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 <= trunc_ln247_46_reg_2706;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 <= trunc_ln247_45_reg_2700;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 <= trunc_ln247_44_reg_2694;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 <= trunc_ln247_43_reg_2688;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 <= trunc_ln247_42_reg_2682;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 <= trunc_ln247_41_reg_2676;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 <= trunc_ln247_40_reg_2670;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 <= trunc_ln247_39_reg_2664;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 <= trunc_ln247_38_reg_2658;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 <= trunc_ln247_reg_2640;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 <= p_0_reg_2826;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 <= p_s_reg_2820;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 <= p_50_reg_2814;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 <= p_49_reg_2808;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln212_reg_2632 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY_2 <= ap_phi_mux_storemerge_i_phi_fu_273_p4;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln212_fu_330_p2 <= std_logic_vector(unsigned(pX_2) + unsigned(ap_const_lv32_1));
    add_ln216_fu_384_p2 <= std_logic_vector(unsigned(pY_2) + unsigned(ap_const_lv32_1));
    add_ln222_fu_765_p2 <= std_logic_vector(unsigned(sY_2) + unsigned(select_ln222_fu_757_p3));
    add_ln227_fu_356_p2 <= std_logic_vector(unsigned(sX_2) + unsigned(select_ln227_fu_348_p3));
    add_ln241_fu_294_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv10_1));
    and_ln191_3_fu_741_p2 <= (icmp_ln191_7_fu_731_p2 and and_ln191_fu_737_p2);
    and_ln191_fu_737_p2 <= (icmp_ln191_9_reg_2627 and icmp_ln191_8_reg_2622);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op381_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op381_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op381_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer4_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer4_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer5_out_full_n, ap_predicate_op381_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_387_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_387 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_389_assign_proc : process(icmp_ln241_fu_288_p2, icmp_ln212_fu_336_p2, icmp_ln216_fu_390_p2)
    begin
                ap_condition_389 <= ((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (icmp_ln216_fu_390_p2 = ap_const_lv1_1) and (icmp_ln212_fu_336_p2 = ap_const_lv1_1));
    end process;


    ap_condition_413_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln241_fu_288_p2, ap_block_pp0_stage0_11001, icmp_ln212_fu_336_p2, ap_start_int)
    begin
                ap_condition_413 <= ((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln212_fu_336_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_495_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln241_fu_288_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_495 <= ((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln241_fu_288_p2, ap_start_int)
    begin
        if (((icmp_ln241_fu_288_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_i_phi_fu_273_p4_assign_proc : process(icmp_ln241_reg_2614, icmp_ln212_reg_2632, icmp_ln216_reg_2636, add_ln222_fu_765_p2, ap_phi_reg_pp0_iter1_storemerge_i_reg_269)
    begin
        if (((icmp_ln216_reg_2636 = ap_const_lv1_0) and (icmp_ln212_reg_2632 = ap_const_lv1_1) and (icmp_ln241_reg_2614 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_i_phi_fu_273_p4 <= add_ln222_fu_765_p2;
        else 
            ap_phi_mux_storemerge_i_phi_fu_273_p4 <= ap_phi_reg_pp0_iter1_storemerge_i_reg_269;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_i_reg_269 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op381_write_state3_assign_proc : process(icmp_ln191_reg_2618_pp0_iter1_reg, and_ln191_3_reg_2832)
    begin
                ap_predicate_op381_write_state3 <= ((ap_const_lv1_1 = and_ln191_3_reg_2832) and (icmp_ln191_reg_2618_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_252, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_252;
        end if; 
    end process;

    icmp_ln1651_127_fu_1116_p2 <= "1" when (unsigned(pool_window_V_160_fu_1081_p3) < unsigned(pool_window_V_161_fu_1089_p3)) else "0";
    icmp_ln1651_128_fu_1136_p2 <= "1" when (unsigned(select_ln65_fu_1108_p3) < unsigned(select_ln65_127_fu_1128_p3)) else "0";
    icmp_ln1651_129_fu_1190_p2 <= "1" when (unsigned(pool_window_V_162_fu_1160_p3) < unsigned(pool_window_V_163_fu_1168_p3)) else "0";
    icmp_ln1651_130_fu_1210_p2 <= "1" when (unsigned(pool_window_V_164_fu_1175_p3) < unsigned(pool_window_V_165_fu_1183_p3)) else "0";
    icmp_ln1651_131_fu_1230_p2 <= "1" when (unsigned(select_ln65_129_fu_1202_p3) < unsigned(select_ln65_130_fu_1222_p3)) else "0";
    icmp_ln1651_132_fu_1284_p2 <= "1" when (unsigned(pool_window_V_166_fu_1254_p3) < unsigned(pool_window_V_167_fu_1262_p3)) else "0";
    icmp_ln1651_133_fu_1304_p2 <= "1" when (unsigned(pool_window_V_168_fu_1269_p3) < unsigned(pool_window_V_169_fu_1277_p3)) else "0";
    icmp_ln1651_134_fu_1324_p2 <= "1" when (unsigned(select_ln65_132_fu_1296_p3) < unsigned(select_ln65_133_fu_1316_p3)) else "0";
    icmp_ln1651_135_fu_1378_p2 <= "1" when (unsigned(pool_window_V_170_fu_1348_p3) < unsigned(pool_window_V_171_fu_1356_p3)) else "0";
    icmp_ln1651_136_fu_1398_p2 <= "1" when (unsigned(pool_window_V_172_fu_1363_p3) < unsigned(pool_window_V_173_fu_1371_p3)) else "0";
    icmp_ln1651_137_fu_1418_p2 <= "1" when (unsigned(select_ln65_135_fu_1390_p3) < unsigned(select_ln65_136_fu_1410_p3)) else "0";
    icmp_ln1651_138_fu_1472_p2 <= "1" when (unsigned(pool_window_V_174_fu_1442_p3) < unsigned(pool_window_V_175_fu_1450_p3)) else "0";
    icmp_ln1651_139_fu_1492_p2 <= "1" when (unsigned(pool_window_V_176_fu_1457_p3) < unsigned(pool_window_V_177_fu_1465_p3)) else "0";
    icmp_ln1651_140_fu_1512_p2 <= "1" when (unsigned(select_ln65_138_fu_1484_p3) < unsigned(select_ln65_139_fu_1504_p3)) else "0";
    icmp_ln1651_141_fu_1566_p2 <= "1" when (unsigned(pool_window_V_178_fu_1536_p3) < unsigned(pool_window_V_179_fu_1544_p3)) else "0";
    icmp_ln1651_142_fu_1586_p2 <= "1" when (unsigned(pool_window_V_180_fu_1551_p3) < unsigned(pool_window_V_181_fu_1559_p3)) else "0";
    icmp_ln1651_143_fu_1606_p2 <= "1" when (unsigned(select_ln65_141_fu_1578_p3) < unsigned(select_ln65_142_fu_1598_p3)) else "0";
    icmp_ln1651_144_fu_1660_p2 <= "1" when (unsigned(pool_window_V_182_fu_1630_p3) < unsigned(pool_window_V_183_fu_1638_p3)) else "0";
    icmp_ln1651_145_fu_1680_p2 <= "1" when (unsigned(pool_window_V_184_fu_1645_p3) < unsigned(pool_window_V_185_fu_1653_p3)) else "0";
    icmp_ln1651_146_fu_1700_p2 <= "1" when (unsigned(select_ln65_144_fu_1672_p3) < unsigned(select_ln65_145_fu_1692_p3)) else "0";
    icmp_ln1651_147_fu_1754_p2 <= "1" when (unsigned(pool_window_V_186_fu_1724_p3) < unsigned(pool_window_V_187_fu_1732_p3)) else "0";
    icmp_ln1651_148_fu_1774_p2 <= "1" when (unsigned(pool_window_V_188_fu_1739_p3) < unsigned(pool_window_V_189_fu_1747_p3)) else "0";
    icmp_ln1651_149_fu_1794_p2 <= "1" when (unsigned(select_ln65_147_fu_1766_p3) < unsigned(select_ln65_148_fu_1786_p3)) else "0";
    icmp_ln1651_150_fu_1848_p2 <= "1" when (unsigned(pool_window_V_190_fu_1818_p3) < unsigned(pool_window_V_191_fu_1826_p3)) else "0";
    icmp_ln1651_151_fu_1868_p2 <= "1" when (unsigned(pool_window_V_192_fu_1833_p3) < unsigned(pool_window_V_193_fu_1841_p3)) else "0";
    icmp_ln1651_152_fu_1888_p2 <= "1" when (unsigned(select_ln65_150_fu_1860_p3) < unsigned(select_ln65_151_fu_1880_p3)) else "0";
    icmp_ln1651_153_fu_1942_p2 <= "1" when (unsigned(pool_window_V_194_fu_1912_p3) < unsigned(pool_window_V_195_fu_1920_p3)) else "0";
    icmp_ln1651_154_fu_1962_p2 <= "1" when (unsigned(pool_window_V_196_fu_1927_p3) < unsigned(pool_window_V_197_fu_1935_p3)) else "0";
    icmp_ln1651_155_fu_1982_p2 <= "1" when (unsigned(select_ln65_153_fu_1954_p3) < unsigned(select_ln65_154_fu_1974_p3)) else "0";
    icmp_ln1651_156_fu_2036_p2 <= "1" when (unsigned(pool_window_V_198_fu_2006_p3) < unsigned(pool_window_V_199_fu_2014_p3)) else "0";
    icmp_ln1651_157_fu_2056_p2 <= "1" when (unsigned(pool_window_V_200_fu_2021_p3) < unsigned(pool_window_V_201_fu_2029_p3)) else "0";
    icmp_ln1651_158_fu_2076_p2 <= "1" when (unsigned(select_ln65_156_fu_2048_p3) < unsigned(select_ln65_157_fu_2068_p3)) else "0";
    icmp_ln1651_159_fu_2130_p2 <= "1" when (unsigned(pool_window_V_202_fu_2100_p3) < unsigned(pool_window_V_203_fu_2108_p3)) else "0";
    icmp_ln1651_160_fu_2150_p2 <= "1" when (unsigned(pool_window_V_204_fu_2115_p3) < unsigned(pool_window_V_205_fu_2123_p3)) else "0";
    icmp_ln1651_161_fu_2170_p2 <= "1" when (unsigned(select_ln65_159_fu_2142_p3) < unsigned(select_ln65_160_fu_2162_p3)) else "0";
    icmp_ln1651_162_fu_2224_p2 <= "1" when (unsigned(pool_window_V_206_fu_2194_p3) < unsigned(pool_window_V_207_fu_2202_p3)) else "0";
    icmp_ln1651_163_fu_2244_p2 <= "1" when (unsigned(pool_window_V_208_fu_2209_p3) < unsigned(pool_window_V_209_fu_2217_p3)) else "0";
    icmp_ln1651_164_fu_2264_p2 <= "1" when (unsigned(select_ln65_162_fu_2236_p3) < unsigned(select_ln65_163_fu_2256_p3)) else "0";
    icmp_ln1651_165_fu_2318_p2 <= "1" when (unsigned(pool_window_V_210_fu_2288_p3) < unsigned(pool_window_V_211_fu_2296_p3)) else "0";
    icmp_ln1651_166_fu_2338_p2 <= "1" when (unsigned(pool_window_V_212_fu_2303_p3) < unsigned(pool_window_V_213_fu_2311_p3)) else "0";
    icmp_ln1651_167_fu_2358_p2 <= "1" when (unsigned(select_ln65_165_fu_2330_p3) < unsigned(select_ln65_166_fu_2350_p3)) else "0";
    icmp_ln1651_168_fu_2412_p2 <= "1" when (unsigned(pool_window_V_214_fu_2382_p3) < unsigned(pool_window_V_215_fu_2390_p3)) else "0";
    icmp_ln1651_169_fu_2432_p2 <= "1" when (unsigned(pool_window_V_216_fu_2397_p3) < unsigned(pool_window_V_217_fu_2405_p3)) else "0";
    icmp_ln1651_170_fu_2452_p2 <= "1" when (unsigned(select_ln65_168_fu_2424_p3) < unsigned(select_ln65_169_fu_2444_p3)) else "0";
    icmp_ln1651_171_fu_2506_p2 <= "1" when (unsigned(pool_window_V_218_fu_2476_p3) < unsigned(pool_window_V_219_fu_2484_p3)) else "0";
    icmp_ln1651_172_fu_2526_p2 <= "1" when (unsigned(pool_window_V_220_fu_2491_p3) < unsigned(pool_window_V_221_fu_2499_p3)) else "0";
    icmp_ln1651_173_fu_2546_p2 <= "1" when (unsigned(select_ln65_171_fu_2518_p3) < unsigned(select_ln65_172_fu_2538_p3)) else "0";
    icmp_ln1651_fu_1096_p2 <= "1" when (unsigned(pool_window_V_fu_1066_p3) < unsigned(pool_window_V_159_fu_1074_p3)) else "0";
    icmp_ln191_7_fu_731_p2 <= "1" when (sY_2 = ap_const_lv32_1) else "0";
    icmp_ln191_8_fu_318_p2 <= "1" when (signed(pY_2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln191_9_fu_324_p2 <= "1" when (signed(pX_2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln191_fu_304_p2 <= "1" when (sX_2 = ap_const_lv32_1) else "0";
    icmp_ln212_fu_336_p2 <= "1" when (add_ln212_fu_330_p2 = ap_const_lv32_1E) else "0";
    icmp_ln216_fu_390_p2 <= "1" when (add_ln216_fu_384_p2 = ap_const_lv32_1E) else "0";
    icmp_ln222_fu_751_p2 <= "1" when (sY_2 = ap_const_lv32_1) else "0";
    icmp_ln241_fu_288_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv10_384) else "0";

    layer4_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer4_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_blk_n <= layer4_out_empty_n;
        else 
            layer4_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer4_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_read <= ap_const_logic_1;
        else 
            layer4_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer5_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer5_out_full_n, ap_predicate_op381_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op381_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer5_out_blk_n <= layer5_out_full_n;
        else 
            layer5_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer5_out_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln208_s_fu_2566_p17),256));

    layer5_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op381_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op381_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer5_out_write <= ap_const_logic_1;
        else 
            layer5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln208_s_fu_2566_p17 <= (((((((((((((((select_ln65_173_fu_2558_p3 & zext_ln837_38_fu_2472_p1) & zext_ln837_37_fu_2378_p1) & zext_ln837_36_fu_2284_p1) & zext_ln837_35_fu_2190_p1) & zext_ln837_34_fu_2096_p1) & zext_ln837_33_fu_2002_p1) & zext_ln837_32_fu_1908_p1) & zext_ln837_31_fu_1814_p1) & zext_ln837_30_fu_1720_p1) & zext_ln837_29_fu_1626_p1) & zext_ln837_fu_1532_p1) & zext_ln184_9_fu_1438_p1) & zext_ln184_8_fu_1344_p1) & zext_ln184_7_fu_1250_p1) & zext_ln184_fu_1156_p1);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0 <= layer4_out_dout(95 downto 90);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0 <= layer4_out_dout(89 downto 84);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0 <= layer4_out_dout(83 downto 78);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0 <= layer4_out_dout(77 downto 72);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0 <= layer4_out_dout(71 downto 66);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0 <= layer4_out_dout(65 downto 60);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_V_159_fu_1074_p3 <= (p_37_reg_2736 & ap_const_lv4_0);
    pool_window_V_160_fu_1081_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 & ap_const_lv4_0);
    pool_window_V_161_fu_1089_p3 <= (trunc_ln247_reg_2640 & ap_const_lv4_0);
    pool_window_V_162_fu_1160_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 & ap_const_lv4_0);
    pool_window_V_163_fu_1168_p3 <= (p_38_reg_2742 & ap_const_lv4_0);
    pool_window_V_164_fu_1175_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 & ap_const_lv4_0);
    pool_window_V_165_fu_1183_p3 <= (trunc_ln247_38_reg_2658 & ap_const_lv4_0);
    pool_window_V_166_fu_1254_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 & ap_const_lv4_0);
    pool_window_V_167_fu_1262_p3 <= (p_39_reg_2748 & ap_const_lv4_0);
    pool_window_V_168_fu_1269_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 & ap_const_lv4_0);
    pool_window_V_169_fu_1277_p3 <= (trunc_ln247_39_reg_2664 & ap_const_lv4_0);
    pool_window_V_170_fu_1348_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 & ap_const_lv4_0);
    pool_window_V_171_fu_1356_p3 <= (p_40_reg_2754 & ap_const_lv4_0);
    pool_window_V_172_fu_1363_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 & ap_const_lv4_0);
    pool_window_V_173_fu_1371_p3 <= (trunc_ln247_40_reg_2670 & ap_const_lv4_0);
    pool_window_V_174_fu_1442_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 & ap_const_lv4_0);
    pool_window_V_175_fu_1450_p3 <= (p_41_reg_2760 & ap_const_lv4_0);
    pool_window_V_176_fu_1457_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 & ap_const_lv4_0);
    pool_window_V_177_fu_1465_p3 <= (trunc_ln247_41_reg_2676 & ap_const_lv4_0);
    pool_window_V_178_fu_1536_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 & ap_const_lv4_0);
    pool_window_V_179_fu_1544_p3 <= (p_42_reg_2766 & ap_const_lv4_0);
    pool_window_V_180_fu_1551_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 & ap_const_lv4_0);
    pool_window_V_181_fu_1559_p3 <= (trunc_ln247_42_reg_2682 & ap_const_lv4_0);
    pool_window_V_182_fu_1630_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 & ap_const_lv4_0);
    pool_window_V_183_fu_1638_p3 <= (p_43_reg_2772 & ap_const_lv4_0);
    pool_window_V_184_fu_1645_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 & ap_const_lv4_0);
    pool_window_V_185_fu_1653_p3 <= (trunc_ln247_43_reg_2688 & ap_const_lv4_0);
    pool_window_V_186_fu_1724_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 & ap_const_lv4_0);
    pool_window_V_187_fu_1732_p3 <= (p_44_reg_2778 & ap_const_lv4_0);
    pool_window_V_188_fu_1739_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 & ap_const_lv4_0);
    pool_window_V_189_fu_1747_p3 <= (trunc_ln247_44_reg_2694 & ap_const_lv4_0);
    pool_window_V_190_fu_1818_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 & ap_const_lv4_0);
    pool_window_V_191_fu_1826_p3 <= (p_45_reg_2784 & ap_const_lv4_0);
    pool_window_V_192_fu_1833_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 & ap_const_lv4_0);
    pool_window_V_193_fu_1841_p3 <= (trunc_ln247_45_reg_2700 & ap_const_lv4_0);
    pool_window_V_194_fu_1912_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 & ap_const_lv4_0);
    pool_window_V_195_fu_1920_p3 <= (p_46_reg_2790 & ap_const_lv4_0);
    pool_window_V_196_fu_1927_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 & ap_const_lv4_0);
    pool_window_V_197_fu_1935_p3 <= (trunc_ln247_46_reg_2706 & ap_const_lv4_0);
    pool_window_V_198_fu_2006_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 & ap_const_lv4_0);
    pool_window_V_199_fu_2014_p3 <= (p_47_reg_2796 & ap_const_lv4_0);
    pool_window_V_200_fu_2021_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 & ap_const_lv4_0);
    pool_window_V_201_fu_2029_p3 <= (trunc_ln247_47_reg_2712 & ap_const_lv4_0);
    pool_window_V_202_fu_2100_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 & ap_const_lv4_0);
    pool_window_V_203_fu_2108_p3 <= (p_48_reg_2802 & ap_const_lv4_0);
    pool_window_V_204_fu_2115_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 & ap_const_lv4_0);
    pool_window_V_205_fu_2123_p3 <= (trunc_ln247_48_reg_2718 & ap_const_lv4_0);
    pool_window_V_206_fu_2194_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 & ap_const_lv4_0);
    pool_window_V_207_fu_2202_p3 <= (p_49_reg_2808 & ap_const_lv4_0);
    pool_window_V_208_fu_2209_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 & ap_const_lv4_0);
    pool_window_V_209_fu_2217_p3 <= (trunc_ln247_49_reg_2724 & ap_const_lv4_0);
    pool_window_V_210_fu_2288_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 & ap_const_lv4_0);
    pool_window_V_211_fu_2296_p3 <= (p_50_reg_2814 & ap_const_lv4_0);
    pool_window_V_212_fu_2303_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 & ap_const_lv4_0);
    pool_window_V_213_fu_2311_p3 <= (trunc_ln247_50_reg_2730 & ap_const_lv4_0);
    pool_window_V_214_fu_2382_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 & ap_const_lv4_0);
    pool_window_V_215_fu_2390_p3 <= (p_s_reg_2820 & ap_const_lv4_0);
    pool_window_V_216_fu_2397_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 & ap_const_lv4_0);
    pool_window_V_217_fu_2405_p3 <= (trunc_ln247_s_reg_2646 & ap_const_lv4_0);
    pool_window_V_218_fu_2476_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 & ap_const_lv4_0);
    pool_window_V_219_fu_2484_p3 <= (p_0_reg_2826 & ap_const_lv4_0);
    pool_window_V_220_fu_2491_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 & ap_const_lv4_0);
    pool_window_V_221_fu_2499_p3 <= (trunc_ln247_37_reg_2652 & ap_const_lv4_0);
    pool_window_V_fu_1066_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 & ap_const_lv4_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_7_fu_1242_p3 <= 
        select_ln65_129_fu_1202_p3 when (xor_ln1651_131_fu_1236_p2(0) = '1') else 
        select_ln65_130_fu_1222_p3;
    res_pack_data_8_fu_1336_p3 <= 
        select_ln65_132_fu_1296_p3 when (xor_ln1651_134_fu_1330_p2(0) = '1') else 
        select_ln65_133_fu_1316_p3;
    res_pack_data_9_fu_1430_p3 <= 
        select_ln65_135_fu_1390_p3 when (xor_ln1651_137_fu_1424_p2(0) = '1') else 
        select_ln65_136_fu_1410_p3;
    res_pack_data_fu_1148_p3 <= 
        select_ln65_fu_1108_p3 when (xor_ln1651_128_fu_1142_p2(0) = '1') else 
        select_ln65_127_fu_1128_p3;
    select_ln222_fu_757_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln222_fu_751_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln227_fu_348_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln191_fu_304_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln65_127_fu_1128_p3 <= 
        pool_window_V_160_fu_1081_p3 when (xor_ln1651_127_fu_1122_p2(0) = '1') else 
        pool_window_V_161_fu_1089_p3;
    select_ln65_129_fu_1202_p3 <= 
        pool_window_V_162_fu_1160_p3 when (xor_ln1651_129_fu_1196_p2(0) = '1') else 
        pool_window_V_163_fu_1168_p3;
    select_ln65_130_fu_1222_p3 <= 
        pool_window_V_164_fu_1175_p3 when (xor_ln1651_130_fu_1216_p2(0) = '1') else 
        pool_window_V_165_fu_1183_p3;
    select_ln65_132_fu_1296_p3 <= 
        pool_window_V_166_fu_1254_p3 when (xor_ln1651_132_fu_1290_p2(0) = '1') else 
        pool_window_V_167_fu_1262_p3;
    select_ln65_133_fu_1316_p3 <= 
        pool_window_V_168_fu_1269_p3 when (xor_ln1651_133_fu_1310_p2(0) = '1') else 
        pool_window_V_169_fu_1277_p3;
    select_ln65_135_fu_1390_p3 <= 
        pool_window_V_170_fu_1348_p3 when (xor_ln1651_135_fu_1384_p2(0) = '1') else 
        pool_window_V_171_fu_1356_p3;
    select_ln65_136_fu_1410_p3 <= 
        pool_window_V_172_fu_1363_p3 when (xor_ln1651_136_fu_1404_p2(0) = '1') else 
        pool_window_V_173_fu_1371_p3;
    select_ln65_138_fu_1484_p3 <= 
        pool_window_V_174_fu_1442_p3 when (xor_ln1651_138_fu_1478_p2(0) = '1') else 
        pool_window_V_175_fu_1450_p3;
    select_ln65_139_fu_1504_p3 <= 
        pool_window_V_176_fu_1457_p3 when (xor_ln1651_139_fu_1498_p2(0) = '1') else 
        pool_window_V_177_fu_1465_p3;
    select_ln65_140_fu_1524_p3 <= 
        select_ln65_138_fu_1484_p3 when (xor_ln1651_140_fu_1518_p2(0) = '1') else 
        select_ln65_139_fu_1504_p3;
    select_ln65_141_fu_1578_p3 <= 
        pool_window_V_178_fu_1536_p3 when (xor_ln1651_141_fu_1572_p2(0) = '1') else 
        pool_window_V_179_fu_1544_p3;
    select_ln65_142_fu_1598_p3 <= 
        pool_window_V_180_fu_1551_p3 when (xor_ln1651_142_fu_1592_p2(0) = '1') else 
        pool_window_V_181_fu_1559_p3;
    select_ln65_143_fu_1618_p3 <= 
        select_ln65_141_fu_1578_p3 when (xor_ln1651_143_fu_1612_p2(0) = '1') else 
        select_ln65_142_fu_1598_p3;
    select_ln65_144_fu_1672_p3 <= 
        pool_window_V_182_fu_1630_p3 when (xor_ln1651_144_fu_1666_p2(0) = '1') else 
        pool_window_V_183_fu_1638_p3;
    select_ln65_145_fu_1692_p3 <= 
        pool_window_V_184_fu_1645_p3 when (xor_ln1651_145_fu_1686_p2(0) = '1') else 
        pool_window_V_185_fu_1653_p3;
    select_ln65_146_fu_1712_p3 <= 
        select_ln65_144_fu_1672_p3 when (xor_ln1651_146_fu_1706_p2(0) = '1') else 
        select_ln65_145_fu_1692_p3;
    select_ln65_147_fu_1766_p3 <= 
        pool_window_V_186_fu_1724_p3 when (xor_ln1651_147_fu_1760_p2(0) = '1') else 
        pool_window_V_187_fu_1732_p3;
    select_ln65_148_fu_1786_p3 <= 
        pool_window_V_188_fu_1739_p3 when (xor_ln1651_148_fu_1780_p2(0) = '1') else 
        pool_window_V_189_fu_1747_p3;
    select_ln65_149_fu_1806_p3 <= 
        select_ln65_147_fu_1766_p3 when (xor_ln1651_149_fu_1800_p2(0) = '1') else 
        select_ln65_148_fu_1786_p3;
    select_ln65_150_fu_1860_p3 <= 
        pool_window_V_190_fu_1818_p3 when (xor_ln1651_150_fu_1854_p2(0) = '1') else 
        pool_window_V_191_fu_1826_p3;
    select_ln65_151_fu_1880_p3 <= 
        pool_window_V_192_fu_1833_p3 when (xor_ln1651_151_fu_1874_p2(0) = '1') else 
        pool_window_V_193_fu_1841_p3;
    select_ln65_152_fu_1900_p3 <= 
        select_ln65_150_fu_1860_p3 when (xor_ln1651_152_fu_1894_p2(0) = '1') else 
        select_ln65_151_fu_1880_p3;
    select_ln65_153_fu_1954_p3 <= 
        pool_window_V_194_fu_1912_p3 when (xor_ln1651_153_fu_1948_p2(0) = '1') else 
        pool_window_V_195_fu_1920_p3;
    select_ln65_154_fu_1974_p3 <= 
        pool_window_V_196_fu_1927_p3 when (xor_ln1651_154_fu_1968_p2(0) = '1') else 
        pool_window_V_197_fu_1935_p3;
    select_ln65_155_fu_1994_p3 <= 
        select_ln65_153_fu_1954_p3 when (xor_ln1651_155_fu_1988_p2(0) = '1') else 
        select_ln65_154_fu_1974_p3;
    select_ln65_156_fu_2048_p3 <= 
        pool_window_V_198_fu_2006_p3 when (xor_ln1651_156_fu_2042_p2(0) = '1') else 
        pool_window_V_199_fu_2014_p3;
    select_ln65_157_fu_2068_p3 <= 
        pool_window_V_200_fu_2021_p3 when (xor_ln1651_157_fu_2062_p2(0) = '1') else 
        pool_window_V_201_fu_2029_p3;
    select_ln65_158_fu_2088_p3 <= 
        select_ln65_156_fu_2048_p3 when (xor_ln1651_158_fu_2082_p2(0) = '1') else 
        select_ln65_157_fu_2068_p3;
    select_ln65_159_fu_2142_p3 <= 
        pool_window_V_202_fu_2100_p3 when (xor_ln1651_159_fu_2136_p2(0) = '1') else 
        pool_window_V_203_fu_2108_p3;
    select_ln65_160_fu_2162_p3 <= 
        pool_window_V_204_fu_2115_p3 when (xor_ln1651_160_fu_2156_p2(0) = '1') else 
        pool_window_V_205_fu_2123_p3;
    select_ln65_161_fu_2182_p3 <= 
        select_ln65_159_fu_2142_p3 when (xor_ln1651_161_fu_2176_p2(0) = '1') else 
        select_ln65_160_fu_2162_p3;
    select_ln65_162_fu_2236_p3 <= 
        pool_window_V_206_fu_2194_p3 when (xor_ln1651_162_fu_2230_p2(0) = '1') else 
        pool_window_V_207_fu_2202_p3;
    select_ln65_163_fu_2256_p3 <= 
        pool_window_V_208_fu_2209_p3 when (xor_ln1651_163_fu_2250_p2(0) = '1') else 
        pool_window_V_209_fu_2217_p3;
    select_ln65_164_fu_2276_p3 <= 
        select_ln65_162_fu_2236_p3 when (xor_ln1651_164_fu_2270_p2(0) = '1') else 
        select_ln65_163_fu_2256_p3;
    select_ln65_165_fu_2330_p3 <= 
        pool_window_V_210_fu_2288_p3 when (xor_ln1651_165_fu_2324_p2(0) = '1') else 
        pool_window_V_211_fu_2296_p3;
    select_ln65_166_fu_2350_p3 <= 
        pool_window_V_212_fu_2303_p3 when (xor_ln1651_166_fu_2344_p2(0) = '1') else 
        pool_window_V_213_fu_2311_p3;
    select_ln65_167_fu_2370_p3 <= 
        select_ln65_165_fu_2330_p3 when (xor_ln1651_167_fu_2364_p2(0) = '1') else 
        select_ln65_166_fu_2350_p3;
    select_ln65_168_fu_2424_p3 <= 
        pool_window_V_214_fu_2382_p3 when (xor_ln1651_168_fu_2418_p2(0) = '1') else 
        pool_window_V_215_fu_2390_p3;
    select_ln65_169_fu_2444_p3 <= 
        pool_window_V_216_fu_2397_p3 when (xor_ln1651_169_fu_2438_p2(0) = '1') else 
        pool_window_V_217_fu_2405_p3;
    select_ln65_170_fu_2464_p3 <= 
        select_ln65_168_fu_2424_p3 when (xor_ln1651_170_fu_2458_p2(0) = '1') else 
        select_ln65_169_fu_2444_p3;
    select_ln65_171_fu_2518_p3 <= 
        pool_window_V_218_fu_2476_p3 when (xor_ln1651_171_fu_2512_p2(0) = '1') else 
        pool_window_V_219_fu_2484_p3;
    select_ln65_172_fu_2538_p3 <= 
        pool_window_V_220_fu_2491_p3 when (xor_ln1651_172_fu_2532_p2(0) = '1') else 
        pool_window_V_221_fu_2499_p3;
    select_ln65_173_fu_2558_p3 <= 
        select_ln65_171_fu_2518_p3 when (xor_ln1651_173_fu_2552_p2(0) = '1') else 
        select_ln65_172_fu_2538_p3;
    select_ln65_fu_1108_p3 <= 
        pool_window_V_fu_1066_p3 when (xor_ln1651_fu_1102_p2(0) = '1') else 
        pool_window_V_159_fu_1074_p3;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln247_fu_413_p1 <= layer4_out_dout(6 - 1 downto 0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0 <= layer4_out_dout(59 downto 54);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0 <= layer4_out_dout(53 downto 48);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0 <= layer4_out_dout(47 downto 42);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0 <= layer4_out_dout(41 downto 36);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0 <= layer4_out_dout(35 downto 30);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0 <= layer4_out_dout(29 downto 24);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0 <= layer4_out_dout(23 downto 18);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0 <= layer4_out_dout(17 downto 12);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0 <= layer4_out_dout(11 downto 6);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1651_127_fu_1122_p2 <= (icmp_ln1651_127_fu_1116_p2 xor ap_const_lv1_1);
    xor_ln1651_128_fu_1142_p2 <= (icmp_ln1651_128_fu_1136_p2 xor ap_const_lv1_1);
    xor_ln1651_129_fu_1196_p2 <= (icmp_ln1651_129_fu_1190_p2 xor ap_const_lv1_1);
    xor_ln1651_130_fu_1216_p2 <= (icmp_ln1651_130_fu_1210_p2 xor ap_const_lv1_1);
    xor_ln1651_131_fu_1236_p2 <= (icmp_ln1651_131_fu_1230_p2 xor ap_const_lv1_1);
    xor_ln1651_132_fu_1290_p2 <= (icmp_ln1651_132_fu_1284_p2 xor ap_const_lv1_1);
    xor_ln1651_133_fu_1310_p2 <= (icmp_ln1651_133_fu_1304_p2 xor ap_const_lv1_1);
    xor_ln1651_134_fu_1330_p2 <= (icmp_ln1651_134_fu_1324_p2 xor ap_const_lv1_1);
    xor_ln1651_135_fu_1384_p2 <= (icmp_ln1651_135_fu_1378_p2 xor ap_const_lv1_1);
    xor_ln1651_136_fu_1404_p2 <= (icmp_ln1651_136_fu_1398_p2 xor ap_const_lv1_1);
    xor_ln1651_137_fu_1424_p2 <= (icmp_ln1651_137_fu_1418_p2 xor ap_const_lv1_1);
    xor_ln1651_138_fu_1478_p2 <= (icmp_ln1651_138_fu_1472_p2 xor ap_const_lv1_1);
    xor_ln1651_139_fu_1498_p2 <= (icmp_ln1651_139_fu_1492_p2 xor ap_const_lv1_1);
    xor_ln1651_140_fu_1518_p2 <= (icmp_ln1651_140_fu_1512_p2 xor ap_const_lv1_1);
    xor_ln1651_141_fu_1572_p2 <= (icmp_ln1651_141_fu_1566_p2 xor ap_const_lv1_1);
    xor_ln1651_142_fu_1592_p2 <= (icmp_ln1651_142_fu_1586_p2 xor ap_const_lv1_1);
    xor_ln1651_143_fu_1612_p2 <= (icmp_ln1651_143_fu_1606_p2 xor ap_const_lv1_1);
    xor_ln1651_144_fu_1666_p2 <= (icmp_ln1651_144_fu_1660_p2 xor ap_const_lv1_1);
    xor_ln1651_145_fu_1686_p2 <= (icmp_ln1651_145_fu_1680_p2 xor ap_const_lv1_1);
    xor_ln1651_146_fu_1706_p2 <= (icmp_ln1651_146_fu_1700_p2 xor ap_const_lv1_1);
    xor_ln1651_147_fu_1760_p2 <= (icmp_ln1651_147_fu_1754_p2 xor ap_const_lv1_1);
    xor_ln1651_148_fu_1780_p2 <= (icmp_ln1651_148_fu_1774_p2 xor ap_const_lv1_1);
    xor_ln1651_149_fu_1800_p2 <= (icmp_ln1651_149_fu_1794_p2 xor ap_const_lv1_1);
    xor_ln1651_150_fu_1854_p2 <= (icmp_ln1651_150_fu_1848_p2 xor ap_const_lv1_1);
    xor_ln1651_151_fu_1874_p2 <= (icmp_ln1651_151_fu_1868_p2 xor ap_const_lv1_1);
    xor_ln1651_152_fu_1894_p2 <= (icmp_ln1651_152_fu_1888_p2 xor ap_const_lv1_1);
    xor_ln1651_153_fu_1948_p2 <= (icmp_ln1651_153_fu_1942_p2 xor ap_const_lv1_1);
    xor_ln1651_154_fu_1968_p2 <= (icmp_ln1651_154_fu_1962_p2 xor ap_const_lv1_1);
    xor_ln1651_155_fu_1988_p2 <= (icmp_ln1651_155_fu_1982_p2 xor ap_const_lv1_1);
    xor_ln1651_156_fu_2042_p2 <= (icmp_ln1651_156_fu_2036_p2 xor ap_const_lv1_1);
    xor_ln1651_157_fu_2062_p2 <= (icmp_ln1651_157_fu_2056_p2 xor ap_const_lv1_1);
    xor_ln1651_158_fu_2082_p2 <= (icmp_ln1651_158_fu_2076_p2 xor ap_const_lv1_1);
    xor_ln1651_159_fu_2136_p2 <= (icmp_ln1651_159_fu_2130_p2 xor ap_const_lv1_1);
    xor_ln1651_160_fu_2156_p2 <= (icmp_ln1651_160_fu_2150_p2 xor ap_const_lv1_1);
    xor_ln1651_161_fu_2176_p2 <= (icmp_ln1651_161_fu_2170_p2 xor ap_const_lv1_1);
    xor_ln1651_162_fu_2230_p2 <= (icmp_ln1651_162_fu_2224_p2 xor ap_const_lv1_1);
    xor_ln1651_163_fu_2250_p2 <= (icmp_ln1651_163_fu_2244_p2 xor ap_const_lv1_1);
    xor_ln1651_164_fu_2270_p2 <= (icmp_ln1651_164_fu_2264_p2 xor ap_const_lv1_1);
    xor_ln1651_165_fu_2324_p2 <= (icmp_ln1651_165_fu_2318_p2 xor ap_const_lv1_1);
    xor_ln1651_166_fu_2344_p2 <= (icmp_ln1651_166_fu_2338_p2 xor ap_const_lv1_1);
    xor_ln1651_167_fu_2364_p2 <= (icmp_ln1651_167_fu_2358_p2 xor ap_const_lv1_1);
    xor_ln1651_168_fu_2418_p2 <= (icmp_ln1651_168_fu_2412_p2 xor ap_const_lv1_1);
    xor_ln1651_169_fu_2438_p2 <= (icmp_ln1651_169_fu_2432_p2 xor ap_const_lv1_1);
    xor_ln1651_170_fu_2458_p2 <= (icmp_ln1651_170_fu_2452_p2 xor ap_const_lv1_1);
    xor_ln1651_171_fu_2512_p2 <= (icmp_ln1651_171_fu_2506_p2 xor ap_const_lv1_1);
    xor_ln1651_172_fu_2532_p2 <= (icmp_ln1651_172_fu_2526_p2 xor ap_const_lv1_1);
    xor_ln1651_173_fu_2552_p2 <= (icmp_ln1651_173_fu_2546_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_1102_p2 <= (icmp_ln1651_fu_1096_p2 xor ap_const_lv1_1);
    zext_ln184_7_fu_1250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_7_fu_1242_p3),16));
    zext_ln184_8_fu_1344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_8_fu_1336_p3),16));
    zext_ln184_9_fu_1438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_9_fu_1430_p3),16));
    zext_ln184_fu_1156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_fu_1148_p3),16));
    zext_ln837_29_fu_1626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_143_fu_1618_p3),16));
    zext_ln837_30_fu_1720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_146_fu_1712_p3),16));
    zext_ln837_31_fu_1814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_149_fu_1806_p3),16));
    zext_ln837_32_fu_1908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_152_fu_1900_p3),16));
    zext_ln837_33_fu_2002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_155_fu_1994_p3),16));
    zext_ln837_34_fu_2096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_158_fu_2088_p3),16));
    zext_ln837_35_fu_2190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_161_fu_2182_p3),16));
    zext_ln837_36_fu_2284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_164_fu_2276_p3),16));
    zext_ln837_37_fu_2378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_167_fu_2370_p3),16));
    zext_ln837_38_fu_2472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_170_fu_2464_p3),16));
    zext_ln837_fu_1532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_140_fu_1524_p3),16));
end behav;
