--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
E:/labsolutions/VHDL/lab3/lab3.ise -intstyle ise -e 3 -s 4 -xml loopback
loopback.ncd -o loopback.twr loopback.pcf -ucf loopback.ucf

Design file:              loopback.ncd
Physical constraint file: loopback.pcf
Device,package,speed:     xc3s500e,pq208,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_my_dcm_CLKFX_BUF = PERIOD TIMEGRP 
"Inst_my_dcm_CLKFX_BUF" TS_clk / 1.1         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_my_dcm_CLKFX_BUF_0 = PERIOD TIMEGRP 
"Inst_my_dcm_CLKFX_BUF_0" TS_clk /         1.1 HIGH 50%;

 7303 paths analyzed, 1099 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  14.487ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 7.5 ns AFTER COMP "clk";

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.094ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|          N/A|     15.936ns|            0|            0|            0|         7303|
| TS_Inst_my_dcm_CLKFX_BUF      |     18.182ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_Inst_my_dcm_CLKFX_BUF_0    |     18.182ns|     14.487ns|          N/A|            0|            0|         7303|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |    5.810(R)|clk55MHz          |   0.000|
leds<1>     |    5.479(R)|clk55MHz          |   0.000|
leds<2>     |    5.481(R)|clk55MHz          |   0.000|
leds<3>     |    5.485(R)|clk55MHz          |   0.000|
leds<4>     |    5.812(R)|clk55MHz          |   0.000|
leds<5>     |    5.481(R)|clk55MHz          |   0.000|
leds<6>     |    5.742(R)|clk55MHz          |   0.000|
leds<7>     |    5.751(R)|clk55MHz          |   0.000|
rs232_tx    |    7.094(R)|clk55MHz          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.487|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = OUT 7.5 ns AFTER COMP "clk";
Bus Skew: 1.615 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
leds<0>                                        |        5.810|        0.331|
leds<1>                                        |        5.479|        0.000|
leds<2>                                        |        5.481|        0.002|
leds<3>                                        |        5.485|        0.006|
leds<4>                                        |        5.812|        0.333|
leds<5>                                        |        5.481|        0.002|
leds<6>                                        |        5.742|        0.263|
leds<7>                                        |        5.751|        0.272|
rs232_tx                                       |        7.094|        1.615|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 7312 paths, 0 nets, and 1376 connections

Design statistics:
   Minimum period:  14.487ns   (Maximum frequency:  69.027MHz)
   Minimum output required time after clock:   7.094ns


Analysis completed Fri Mar 26 16:03:23 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 101 MB



