Pipeline

In this example We consider Register bank which consista of 2 source and 1 destination registers each of 4 bits,and 16 registers.
ALU which performs 12 different operations


1) Archtecture


![pipelineassignmenmt](https://user-images.githubusercontent.com/60061035/161613675-ac59082c-9866-43f7-936e-b841871ff248.png)



2) state diagram


![Pipeline_state](https://user-images.githubusercontent.com/60061035/161613774-43c074c5-a98f-4adf-8377-ad015fe2910a.png)

