==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source opt.tcl
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k2mm A 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k2mm B 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k2mm C 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k2mm D 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo k2mm E_out 
INFO: [HLS 200-1510] Running: set_directive_pipeline k2mm/lprd_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline k2mm/lpwr_2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm C 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm E_out 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm buff_A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm buff_B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm buff_C 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm buff_D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm buff_E_out 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm tmp1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 k2mm tmp2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 k2mm/lprd_2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 k2mm/lpwr_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline k2mm/lp2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 k2mm/lp2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 k2mm/lp8 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 293.344 MB.
INFO: [HLS 200-10] Analyzing design file 'src/k2mm.c' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:1:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:2:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:3:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:4:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.72 seconds. Elapsed time: 2.16 seconds; current allocated memory: 296.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 668 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 617 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 603 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 603 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,422 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,452 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,128 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,795 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,826 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,870 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/hls_prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:1:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:2:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:3:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:4:9)
INFO: [HLS 214-291] Loop 'lp3' is marked as complete unroll implied by the pipeline pragma (src/k2mm.c:29:15)
INFO: [HLS 214-188] Unrolling loop 'lpwr_2' (src/k2mm.c:51:17) in function 'k2mm' partially with a factor of 2 (src/k2mm.c:5:0)
INFO: [HLS 214-188] Unrolling loop 'lp8' (src/k2mm.c:44:14) in function 'k2mm' partially with a factor of 2 (src/k2mm.c:5:0)
INFO: [HLS 214-186] Unrolling loop 'lp3' (src/k2mm.c:29:15) in function 'k2mm' completely with a factor of 64 (src/k2mm.c:5:0)
INFO: [HLS 214-188] Unrolling loop 'lprd_2' (src/k2mm.c:16:17) in function 'k2mm' partially with a factor of 2 (src/k2mm.c:5:0)
INFO: [HLS 214-248] Applying array_partition to 'buff_A': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:7:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_B': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:8:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_C': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:9:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_D': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:10:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_E_out': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:11:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp1': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:12:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp2': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:13:11)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:5:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:5:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:5:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:5:0)
INFO: [HLS 214-248] Applying array_partition to 'E_out': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< lp5> at src/k2mm.c:36:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< lp8> at src/k2mm.c:44:14 
INFO: [HLS 214-291] Loop 'lp6' is marked as complete unroll implied by the pipeline pragma (src/k2mm.c:37:15)
INFO: [HLS 214-186] Unrolling loop 'lp6' (src/k2mm.c:37:15) in function 'k2mm' completely with a factor of 64 (src/k2mm.c:5:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buff_B_0' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:24:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buff_B_1' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:24:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buff_C_0' due to pipeline pragma (src/k2mm.c:9:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buff_C_1' due to pipeline pragma (src/k2mm.c:9:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_B_0': Complete partitioning on dimension 1. (src/k2mm.c:8:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_B_1': Complete partitioning on dimension 1. (src/k2mm.c:8:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_C_0': Complete partitioning on dimension 1. (src/k2mm.c:9:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_C_1': Complete partitioning on dimension 1. (src/k2mm.c:9:11)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'E_out_0' (src/k2mm.c:5:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'E_out_1' (src/k2mm.c:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.13 seconds. CPU system time: 0.48 seconds. Elapsed time: 10.23 seconds; current allocated memory: 298.672 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.672 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 304.129 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 306.172 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 338.480 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'lprd_1'(src/k2mm.c:15:13) and 'lprd_2'(src/k2mm.c:16:17) in function 'k2mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp1'(src/k2mm.c:27:10) and 'lp2'(src/k2mm.c:28:14) in function 'k2mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp4'(src/k2mm.c:35:10) and 'lp5'(src/k2mm.c:36:14) in function 'k2mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp7'(src/k2mm.c:43:10) and 'lp8'(src/k2mm.c:44:14) in function 'k2mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lpwr_1'(src/k2mm.c:50:13) and 'lpwr_2'(src/k2mm.c:51:17) in function 'k2mm' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'lprd_1' (src/k2mm.c:15:13) in function 'k2mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp1' (src/k2mm.c:27:10) in function 'k2mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp4' (src/k2mm.c:35:10) in function 'k2mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp7' (src/k2mm.c:43:10) in function 'k2mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lpwr_1' (src/k2mm.c:50:13) in function 'k2mm'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 381.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'k2mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lprd_1_lprd_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lprd_1_lprd_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 389.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 389.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lp1_lp2'.
WARNING: [HLS 200-885] The II Violation in module 'k2mm_Pipeline_lp1_lp2' (loop 'lp1_lp2'): Unable to schedule 'load' operation 32 bit ('buff_A_load_16', src/k2mm.c:30) on array 'buff_A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buff_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 266, loop 'lp1_lp2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 395.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 395.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lp4_lp5'.
WARNING: [HLS 200-885] The II Violation in module 'k2mm_Pipeline_lp4_lp5' (loop 'lp4_lp5'): Unable to schedule 'load' operation 32 bit ('mux_case_0141_32', src/k2mm.c:38) on array 'tmp1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 263, loop 'lp4_lp5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 402.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 403.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm_Pipeline_lp7_lp8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp7_lp8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'lp7_lp8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 404.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 404.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr_1_lpwr_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr_1_lpwr_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 404.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 405.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 406.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 407.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k2mm_Pipeline_lprd_1_lprd_2' pipeline 'lprd_1_lprd_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k2mm_Pipeline_lprd_1_lprd_2' is 9644 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm_Pipeline_lprd_1_lprd_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 412.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k2mm_Pipeline_lp1_lp2' pipeline 'lp1_lp2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k2mm_Pipeline_lp1_lp2' is 100447 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm_Pipeline_lp1_lp2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 445.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k2mm_Pipeline_lp4_lp5' pipeline 'lp4_lp5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k2mm_Pipeline_lp4_lp5' is 99490 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm_Pipeline_lp4_lp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 475.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm_Pipeline_lp7_lp8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k2mm_Pipeline_lp7_lp8' pipeline 'lp7_lp8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm_Pipeline_lp7_lp8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 489.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k2mm_Pipeline_lpwr_1_lpwr_2' pipeline 'lpwr_1_lpwr_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm_Pipeline_lpwr_1_lpwr_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 489.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/E_out_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/E_out_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'k2mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'k2mm' is 5074 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm'.
INFO: [RTMG 210-278] Implementing memory 'k2mm_buff_A_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2mm_buff_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2mm_buff_D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2mm_tmp2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 507.727 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.25 seconds; current allocated memory: 518.527 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 532.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for k2mm.
INFO: [VLOG 209-307] Generating Verilog RTL for k2mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.03 seconds. CPU system time: 1.59 seconds. Elapsed time: 27.88 seconds; current allocated memory: 239.691 MB.
INFO: [HLS 200-1510] Running: close_project 
