INFO: [v++ 60-1548] Creating build summary session with primary output C:/hls_projects/compress/compress\compress.hlscompile_summary, at 03/09/24 10:34:53
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir C:/hls_projects/compress/compress -config C:/hls_projects/compress/hls_config.cfg -cmdlineconfig C:/hls_projects/compress/compress/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'shrey' on host 'magnus' (Windows NT_amd64 version 6.2) on Sat Mar 09 10:34:55 -0800 2024
INFO: [HLS 200-10] In directory 'C:/hls_projects/compress'
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/compress/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir C:/hls_projects/compress/compress 
INFO: [HLS 200-1510] Running: open_project C:/hls_projects/compress/compress -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini C:/hls_projects/compress/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\hls_projects\compress\compress.cpp' at C:/hls_projects/compress/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/hls_projects/compress/compress.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\hls_projects\compress\compress.h' at C:/hls_projects/compress/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/hls_projects/compress/compress.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\hls_projects\compress\compress_test.cpp' at C:/hls_projects/compress/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/hls_projects/compress/compress_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=compress' at C:/hls_projects/compress/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at C:/hls_projects/compress/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' at C:/hls_projects/compress/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.ip.version=1.0.0' at C:/hls_projects/compress/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at C:/hls_projects/compress/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_alignment_byte_size=8' at C:/hls_projects/compress/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_max_widen_bitwidth=512' at C:/hls_projects/compress/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_max_write_burst_length=32' at C:/hls_projects/compress/hls_config.cfg(14)
INFO: [HLS 200-1510] Running: apply_ini C:/hls_projects/compress/compress/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/compress/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 158.957 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/hls_projects/compress/compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.229 seconds; current allocated memory: 161.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,201 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,415 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,979 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,977 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,977 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,662 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,648 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,648 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,648 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,687 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,668 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,652 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,652 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,652 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,664 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,663 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'compress_label3' (C:/hls_projects/compress/compress.cpp:137:19) in function 'compress': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (C:/hls_projects/compress/compress.cpp:72:0)
INFO: [HLS 214-186] Unrolling loop 'compress_label3' (C:/hls_projects/compress/compress.cpp:137:19) in function 'compress' completely with a factor of 16 (C:/hls_projects/compress/compress.cpp:72:0)
INFO: [HLS 214-186] Unrolling loop 'compress_label4' (C:/hls_projects/compress/compress.cpp:130:19) in function 'compress' completely with a factor of 8 (C:/hls_projects/compress/compress.cpp:72:0)
INFO: [HLS 214-359] Unrolling loop 'compress_label2' (C:/hls_projects/compress/compress.cpp:111:18) in function 'compress': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (C:/hls_projects/compress/compress.cpp:72:0)
INFO: [HLS 214-186] Unrolling loop 'compress_label2' (C:/hls_projects/compress/compress.cpp:111:18) in function 'compress' completely with a factor of 16 (C:/hls_projects/compress/compress.cpp:72:0)
INFO: [HLS 214-359] Unrolling loop 'permute_label1' (C:/hls_projects/compress/compress.cpp:61:18) in function 'permute': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (C:/hls_projects/compress/compress.cpp:55:0)
INFO: [HLS 214-186] Unrolling loop 'permute_label1' (C:/hls_projects/compress/compress.cpp:61:18) in function 'permute' completely with a factor of 16 (C:/hls_projects/compress/compress.cpp:55:0)
INFO: [HLS 214-359] Unrolling loop 'permute_label0' (C:/hls_projects/compress/compress.cpp:57:18) in function 'permute': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (C:/hls_projects/compress/compress.cpp:55:0)
INFO: [HLS 214-186] Unrolling loop 'permute_label0' (C:/hls_projects/compress/compress.cpp:57:18) in function 'permute' completely with a factor of 16 (C:/hls_projects/compress/compress.cpp:55:0)
INFO: [HLS 214-248] Applying array_partition to 'state': Complete partitioning on dimension 1. (C:/hls_projects/compress/compress.cpp:89:11)
INFO: [HLS 214-248] Applying array_partition to 'block': Complete partitioning on dimension 1. (C:/hls_projects/compress/compress.cpp:109:11)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 has been inferred on bundle 'data0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/hls_projects/compress/compress.cpp:90:7)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 64 has been inferred on bundle 'data1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/hls_projects/compress/compress.cpp:113:13)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 64 has been inferred on bundle 'data2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/hls_projects/compress/compress.cpp:141:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.111 seconds; current allocated memory: 164.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 164.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 170.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 172.590 MB.
INFO: [XFORM 203-602] Inlining function 'permute' into 'compress' (C:/hls_projects/compress/compress.cpp:117) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 194.625 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 206.629 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compress' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rotate_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 210.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 211.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'round_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 213.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 214.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 215.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 215.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rotate_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rotate_right'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 217.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'round_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'round_function'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 220.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/chaining_value' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/counter' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_len' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/flags' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_r' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'compress' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'chaining_value', 'block_words', 'counter', 'block_len', 'flags', 'out_r' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compress'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.868 seconds; current allocated memory: 226.969 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 232.805 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 239.125 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for compress.
INFO: [VLOG 209-307] Generating Verilog RTL for compress.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.066 seconds; current allocated memory: 80.414 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 20.465 seconds; peak allocated memory: 239.230 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Mar  9 10:35:15 2024...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 24s
