Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: passthru.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "passthru.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "passthru"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : passthru
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\tfranklin9\projects\1553\core_1553\ipcore_dir\clock_module.v" into library work
Parsing module <clock_module>.
Analyzing Verilog file "C:\Users\tfranklin9\projects\1553\simple_passthrough\passthru.v" into library work
Parsing module <passthru>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <passthru>.

Elaborating module <clock_module>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=12.0,CLKFX_DIVIDE=6,CLKFX_MULTIPLY=2,CLKIN_DIVIDE_BY_2="TRUE",CLKIN_PERIOD=20.833,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:413 - "C:\Users\tfranklin9\projects\1553\simple_passthrough\passthru.v" Line 58: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\tfranklin9\projects\1553\simple_passthrough\passthru.v" Line 66: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\tfranklin9\projects\1553\simple_passthrough\passthru.v" Line 74: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\tfranklin9\projects\1553\simple_passthrough\passthru.v" Line 82: Result of 11-bit expression is truncated to fit in 10-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <passthru>.
    Related source file is "C:\Users\tfranklin9\projects\1553\simple_passthrough\passthru.v".
    Found 10-bit register for signal <led2>.
    Found 10-bit register for signal <cnt3>.
    Found 10-bit register for signal <led3>.
    Found 10-bit register for signal <cnt2>.
    Found 10-bit adder for signal <cnt2[9]_GND_1_o_add_0_OUT> created at line 58.
    Found 10-bit adder for signal <led2_cnt[9]_GND_1_o_add_3_OUT> created at line 66.
    Found 10-bit adder for signal <cnt3[9]_GND_1_o_add_6_OUT> created at line 74.
    Found 10-bit adder for signal <led3_cnt[9]_GND_1_o_add_9_OUT> created at line 82.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
Unit <passthru> synthesized.

Synthesizing Unit <clock_module>.
    Related source file is "C:\Users\tfranklin9\projects\1553\core_1553\ipcore_dir\clock_module.v".
    Summary:
	no macro.
Unit <clock_module> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 4
# Registers                                            : 4
 10-bit register                                       : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <passthru>.
The following registers are absorbed into counter <cnt3>: 1 register on signal <cnt3>.
The following registers are absorbed into counter <cnt2>: 1 register on signal <cnt2>.
The following registers are absorbed into counter <led2_cnt>: 1 register on signal <led2_cnt>.
The following registers are absorbed into counter <led3_cnt>: 1 register on signal <led3_cnt>.
Unit <passthru> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 10-bit up counter                                     : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <passthru> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block passthru, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : passthru.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 129
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 36
#      LUT3                        : 5
#      LUT5                        : 3
#      LUT6                        : 2
#      MUXCY                       : 36
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 40
#      FDC                         : 20
#      FDCE                        : 20
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 40
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 34
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              40  out of  30064     0%  
 Number of Slice LUTs:                   51  out of  15032     0%  
    Number used as Logic:                51  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     51
   Number with an unused Flip Flop:      11  out of     51    21%  
   Number with an unused LUT:             0  out of     51     0%  
   Number of fully used LUT-FF pairs:    40  out of     51    78%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    186    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fxclk                              | DCM_SP:CLKDV           | 20    |
fxclk                              | DCM_SP:CLKFX           | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.402ns (Maximum Frequency: 713.097MHz)
   Minimum input arrival time before clock: 4.376ns
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: 5.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fxclk'
  Clock period: 1.402ns (frequency: 713.097MHz)
  Total number of paths / destination ports: 424 / 60
-------------------------------------------------------------------------
Delay:               4.207ns (Levels of Logic = 2)
  Source:            cnt3_5 (FF)
  Destination:       led3_cnt_4 (FF)
  Source Clock:      fxclk rising 0.3X
  Destination Clock: fxclk rising 0.3X

  Data Path: cnt3_5 to led3_cnt_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.156  cnt3_5 (cnt3_5)
     LUT5:I0->O            5   0.254   0.841  GND_1_o_GND_1_o_equal_9_o<9>_SW0 (N6)
     LUT6:I5->O            6   0.254   0.875  GND_1_o_GND_1_o_equal_9_o<9> (GND_1_o_GND_1_o_equal_9_o)
     FDCE:CE                   0.302          led3_cnt_4
    ----------------------------------------
    Total                      4.207ns (1.335ns logic, 2.872ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fxclk'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              4.376ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       led2_cnt_0 (FF)
  Destination Clock: fxclk rising 0.1X

  Data Path: reset_n to led2_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  reset_n_IBUF (reset_n_IBUF)
     INV:I->O             40   0.255   1.653  reset_n_inv1_INV_0 (reset_n_inv)
     FDCE:CLR                  0.459          led2_cnt_0
    ----------------------------------------
    Total                      4.376ns (2.042ns logic, 2.334ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fxclk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            led3_cnt_3 (FF)
  Destination:       led3<3> (PAD)
  Source Clock:      fxclk rising 0.3X

  Data Path: led3_cnt_3 to led3<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   0.765  led3_cnt_3 (led3_cnt_3)
     OBUF:I->O                 2.912          led3_3_OBUF (led3<3>)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               5.005ns (Levels of Logic = 2)
  Source:            rxa_p (PAD)
  Destination:       led1<7> (PAD)

  Data Path: rxa_p to led1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  rxa_p_IBUF (txa_p_OBUF)
     OBUF:I->O                 2.912          led1_7_OBUF (led1<7>)
    ----------------------------------------
    Total                      5.005ns (4.240ns logic, 0.765ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fxclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fxclk          |    4.207|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.59 secs
 
--> 

Total memory usage is 282512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

