// Seed: 1534925758
module module_0 (
    input wire id_0,
    input tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6,
    input uwire id_7,
    output tri0 id_8
);
  logic id_10;
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    input tri0 id_2,
    input tri0 id_3,
    output logic id_4,
    output wor id_5,
    output wor id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    output supply0 id_10
);
  always @(posedge -1 == id_3 or posedge id_2) force id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_0,
      id_9,
      id_7,
      id_2,
      id_10,
      id_8,
      id_0
  );
  initial begin : LABEL_0
    id_1 = #id_12 -1;
    id_4 = #id_13 id_7;
  end
endmodule
