# axi_master
This repository contains SystemVerilog implementation for Master Interface of AMBA AXI4 protocol.
