// Seed: 2386644964
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri0 id_3
);
  assign id_5 = 1;
  assign module_2.type_28 = 0;
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    output tri id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wire id_5,
    input wor id_6,
    input wor id_7
);
  assign id_1 = 1'h0;
  xnor primCall (id_0, id_2, id_3, id_7, id_6, id_4);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input wand id_7,
    output tri0 id_8,
    input tri id_9,
    input uwire id_10,
    output tri0 id_11,
    output wor id_12,
    input tri0 id_13,
    input wand id_14,
    input supply0 id_15,
    input wor id_16,
    output wor id_17,
    output wand id_18,
    input tri0 id_19,
    input supply1 id_20
    , id_23,
    output tri1 id_21
);
  assign id_11 = id_23;
  tri0 id_24 = 1;
  assign id_23 = 1;
  assign id_8  = id_3 == 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_13,
      id_13
  );
endmodule
