
11242zhongqidazuoye.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b10  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08009cf8  08009cf8  0000acf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a144  0800a144  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a144  0800a144  0000b144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a14c  0800a14c  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a14c  0800a14c  0000b14c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a150  0800a150  0000b150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a154  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000520  200001d8  0800a32c  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f8  0800a32c  0000c6f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000105af  00000000  00000000  0000c201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002df1  00000000  00000000  0001c7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f78  00000000  00000000  0001f5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000beb  00000000  00000000  00020520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c278  00000000  00000000  0002110b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013c89  00000000  00000000  0003d383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0a6d  00000000  00000000  0005100c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f1a79  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052fc  00000000  00000000  000f1abc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000f6db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001d8 	.word	0x200001d8
 8000204:	00000000 	.word	0x00000000
 8000208:	08009ce0 	.word	0x08009ce0

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001dc 	.word	0x200001dc
 8000224:	08009ce0 	.word	0x08009ce0

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_frsub>:
 8000b60:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b64:	e002      	b.n	8000b6c <__addsf3>
 8000b66:	bf00      	nop

08000b68 <__aeabi_fsub>:
 8000b68:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b6c <__addsf3>:
 8000b6c:	0042      	lsls	r2, r0, #1
 8000b6e:	bf1f      	itttt	ne
 8000b70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b74:	ea92 0f03 	teqne	r2, r3
 8000b78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b80:	d06a      	beq.n	8000c58 <__addsf3+0xec>
 8000b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8a:	bfc1      	itttt	gt
 8000b8c:	18d2      	addgt	r2, r2, r3
 8000b8e:	4041      	eorgt	r1, r0
 8000b90:	4048      	eorgt	r0, r1
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	bfb8      	it	lt
 8000b96:	425b      	neglt	r3, r3
 8000b98:	2b19      	cmp	r3, #25
 8000b9a:	bf88      	it	hi
 8000b9c:	4770      	bxhi	lr
 8000b9e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bb6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bba:	bf18      	it	ne
 8000bbc:	4249      	negne	r1, r1
 8000bbe:	ea92 0f03 	teq	r2, r3
 8000bc2:	d03f      	beq.n	8000c44 <__addsf3+0xd8>
 8000bc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bcc:	eb10 000c 	adds.w	r0, r0, ip
 8000bd0:	f1c3 0320 	rsb	r3, r3, #32
 8000bd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bdc:	d502      	bpl.n	8000be4 <__addsf3+0x78>
 8000bde:	4249      	negs	r1, r1
 8000be0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be8:	d313      	bcc.n	8000c12 <__addsf3+0xa6>
 8000bea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bee:	d306      	bcc.n	8000bfe <__addsf3+0x92>
 8000bf0:	0840      	lsrs	r0, r0, #1
 8000bf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bf6:	f102 0201 	add.w	r2, r2, #1
 8000bfa:	2afe      	cmp	r2, #254	@ 0xfe
 8000bfc:	d251      	bcs.n	8000ca2 <__addsf3+0x136>
 8000bfe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	ea40 0003 	orr.w	r0, r0, r3
 8000c10:	4770      	bx	lr
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	eb40 0000 	adc.w	r0, r0, r0
 8000c18:	3a01      	subs	r2, #1
 8000c1a:	bf28      	it	cs
 8000c1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c20:	d2ed      	bcs.n	8000bfe <__addsf3+0x92>
 8000c22:	fab0 fc80 	clz	ip, r0
 8000c26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c32:	bfaa      	itet	ge
 8000c34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c38:	4252      	neglt	r2, r2
 8000c3a:	4318      	orrge	r0, r3
 8000c3c:	bfbc      	itt	lt
 8000c3e:	40d0      	lsrlt	r0, r2
 8000c40:	4318      	orrlt	r0, r3
 8000c42:	4770      	bx	lr
 8000c44:	f092 0f00 	teq	r2, #0
 8000c48:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c4c:	bf06      	itte	eq
 8000c4e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c52:	3201      	addeq	r2, #1
 8000c54:	3b01      	subne	r3, #1
 8000c56:	e7b5      	b.n	8000bc4 <__addsf3+0x58>
 8000c58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c60:	bf18      	it	ne
 8000c62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c66:	d021      	beq.n	8000cac <__addsf3+0x140>
 8000c68:	ea92 0f03 	teq	r2, r3
 8000c6c:	d004      	beq.n	8000c78 <__addsf3+0x10c>
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	bf08      	it	eq
 8000c74:	4608      	moveq	r0, r1
 8000c76:	4770      	bx	lr
 8000c78:	ea90 0f01 	teq	r0, r1
 8000c7c:	bf1c      	itt	ne
 8000c7e:	2000      	movne	r0, #0
 8000c80:	4770      	bxne	lr
 8000c82:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c86:	d104      	bne.n	8000c92 <__addsf3+0x126>
 8000c88:	0040      	lsls	r0, r0, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c90:	4770      	bx	lr
 8000c92:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c96:	bf3c      	itt	cc
 8000c98:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c9c:	4770      	bxcc	lr
 8000c9e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ca2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ca6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000caa:	4770      	bx	lr
 8000cac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb0:	bf16      	itet	ne
 8000cb2:	4608      	movne	r0, r1
 8000cb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb8:	4601      	movne	r1, r0
 8000cba:	0242      	lsls	r2, r0, #9
 8000cbc:	bf06      	itte	eq
 8000cbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc2:	ea90 0f01 	teqeq	r0, r1
 8000cc6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_ui2f>:
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e004      	b.n	8000cdc <__aeabi_i2f+0x8>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_i2f>:
 8000cd4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd8:	bf48      	it	mi
 8000cda:	4240      	negmi	r0, r0
 8000cdc:	ea5f 0c00 	movs.w	ip, r0
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce8:	4601      	mov	r1, r0
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	e01c      	b.n	8000d2a <__aeabi_l2f+0x2a>

08000cf0 <__aeabi_ul2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e00a      	b.n	8000d14 <__aeabi_l2f+0x14>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_l2f>:
 8000d00:	ea50 0201 	orrs.w	r2, r0, r1
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__aeabi_l2f+0x14>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	ea5f 0c01 	movs.w	ip, r1
 8000d18:	bf02      	ittt	eq
 8000d1a:	4684      	moveq	ip, r0
 8000d1c:	4601      	moveq	r1, r0
 8000d1e:	2000      	moveq	r0, #0
 8000d20:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d24:	bf08      	it	eq
 8000d26:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d2e:	fabc f28c 	clz	r2, ip
 8000d32:	3a08      	subs	r2, #8
 8000d34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d38:	db10      	blt.n	8000d5c <__aeabi_l2f+0x5c>
 8000d3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d3e:	4463      	add	r3, ip
 8000d40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	f020 0001 	biceq.w	r0, r0, #1
 8000d5a:	4770      	bx	lr
 8000d5c:	f102 0220 	add.w	r2, r2, #32
 8000d60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d64:	f1c2 0220 	rsb	r2, r2, #32
 8000d68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d70:	eb43 0002 	adc.w	r0, r3, r2
 8000d74:	bf08      	it	eq
 8000d76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_fmul>:
 8000d7c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d84:	bf1e      	ittt	ne
 8000d86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8a:	ea92 0f0c 	teqne	r2, ip
 8000d8e:	ea93 0f0c 	teqne	r3, ip
 8000d92:	d06f      	beq.n	8000e74 <__aeabi_fmul+0xf8>
 8000d94:	441a      	add	r2, r3
 8000d96:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9a:	0240      	lsls	r0, r0, #9
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da2:	d01e      	beq.n	8000de2 <__aeabi_fmul+0x66>
 8000da4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000da8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db0:	fba0 3101 	umull	r3, r1, r0, r1
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000db8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dbc:	bf3e      	ittt	cc
 8000dbe:	0049      	lslcc	r1, r1, #1
 8000dc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc4:	005b      	lslcc	r3, r3, #1
 8000dc6:	ea40 0001 	orr.w	r0, r0, r1
 8000dca:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dce:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd0:	d81d      	bhi.n	8000e0e <__aeabi_fmul+0x92>
 8000dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dda:	bf08      	it	eq
 8000ddc:	f020 0001 	biceq.w	r0, r0, #1
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dea:	bf08      	it	eq
 8000dec:	0249      	lsleq	r1, r1, #9
 8000dee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000df6:	3a7f      	subs	r2, #127	@ 0x7f
 8000df8:	bfc2      	ittt	gt
 8000dfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e02:	4770      	bxgt	lr
 8000e04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	3a01      	subs	r2, #1
 8000e0e:	dc5d      	bgt.n	8000ecc <__aeabi_fmul+0x150>
 8000e10:	f112 0f19 	cmn.w	r2, #25
 8000e14:	bfdc      	itt	le
 8000e16:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e1a:	4770      	bxle	lr
 8000e1c:	f1c2 0200 	rsb	r2, r2, #0
 8000e20:	0041      	lsls	r1, r0, #1
 8000e22:	fa21 f102 	lsr.w	r1, r1, r2
 8000e26:	f1c2 0220 	rsb	r2, r2, #32
 8000e2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e32:	f140 0000 	adc.w	r0, r0, #0
 8000e36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3a:	bf08      	it	eq
 8000e3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e40:	4770      	bx	lr
 8000e42:	f092 0f00 	teq	r2, #0
 8000e46:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0040      	lsleq	r0, r0, #1
 8000e4e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e52:	3a01      	subeq	r2, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fmul+0xce>
 8000e56:	ea40 000c 	orr.w	r0, r0, ip
 8000e5a:	f093 0f00 	teq	r3, #0
 8000e5e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0049      	lsleq	r1, r1, #1
 8000e66:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e6a:	3b01      	subeq	r3, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fmul+0xe6>
 8000e6e:	ea41 010c 	orr.w	r1, r1, ip
 8000e72:	e78f      	b.n	8000d94 <__aeabi_fmul+0x18>
 8000e74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	bf18      	it	ne
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d00a      	beq.n	8000e9a <__aeabi_fmul+0x11e>
 8000e84:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e88:	bf18      	it	ne
 8000e8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e8e:	d1d8      	bne.n	8000e42 <__aeabi_fmul+0xc6>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	4770      	bx	lr
 8000e9a:	f090 0f00 	teq	r0, #0
 8000e9e:	bf17      	itett	ne
 8000ea0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ea4:	4608      	moveq	r0, r1
 8000ea6:	f091 0f00 	teqne	r1, #0
 8000eaa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eae:	d014      	beq.n	8000eda <__aeabi_fmul+0x15e>
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	d101      	bne.n	8000eba <__aeabi_fmul+0x13e>
 8000eb6:	0242      	lsls	r2, r0, #9
 8000eb8:	d10f      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000eba:	ea93 0f0c 	teq	r3, ip
 8000ebe:	d103      	bne.n	8000ec8 <__aeabi_fmul+0x14c>
 8000ec0:	024b      	lsls	r3, r1, #9
 8000ec2:	bf18      	it	ne
 8000ec4:	4608      	movne	r0, r1
 8000ec6:	d108      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ed4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed8:	4770      	bx	lr
 8000eda:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ede:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_fdiv>:
 8000ee4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ee8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eec:	bf1e      	ittt	ne
 8000eee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef2:	ea92 0f0c 	teqne	r2, ip
 8000ef6:	ea93 0f0c 	teqne	r3, ip
 8000efa:	d069      	beq.n	8000fd0 <__aeabi_fdiv+0xec>
 8000efc:	eba2 0203 	sub.w	r2, r2, r3
 8000f00:	ea80 0c01 	eor.w	ip, r0, r1
 8000f04:	0249      	lsls	r1, r1, #9
 8000f06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0a:	d037      	beq.n	8000f7c <__aeabi_fdiv+0x98>
 8000f0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f18:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	bf38      	it	cc
 8000f20:	005b      	lslcc	r3, r3, #1
 8000f22:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f26:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	bf24      	itt	cs
 8000f2e:	1a5b      	subcs	r3, r3, r1
 8000f30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f38:	bf24      	itt	cs
 8000f3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f46:	bf24      	itt	cs
 8000f48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	bf18      	it	ne
 8000f62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f66:	d1e0      	bne.n	8000f2a <__aeabi_fdiv+0x46>
 8000f68:	2afd      	cmp	r2, #253	@ 0xfd
 8000f6a:	f63f af50 	bhi.w	8000e0e <__aeabi_fmul+0x92>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f74:	bf08      	it	eq
 8000f76:	f020 0001 	biceq.w	r0, r0, #1
 8000f7a:	4770      	bx	lr
 8000f7c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f84:	327f      	adds	r2, #127	@ 0x7f
 8000f86:	bfc2      	ittt	gt
 8000f88:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f90:	4770      	bxgt	lr
 8000f92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	3a01      	subs	r2, #1
 8000f9c:	e737      	b.n	8000e0e <__aeabi_fmul+0x92>
 8000f9e:	f092 0f00 	teq	r2, #0
 8000fa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fa6:	bf02      	ittt	eq
 8000fa8:	0040      	lsleq	r0, r0, #1
 8000faa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fae:	3a01      	subeq	r2, #1
 8000fb0:	d0f9      	beq.n	8000fa6 <__aeabi_fdiv+0xc2>
 8000fb2:	ea40 000c 	orr.w	r0, r0, ip
 8000fb6:	f093 0f00 	teq	r3, #0
 8000fba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fbe:	bf02      	ittt	eq
 8000fc0:	0049      	lsleq	r1, r1, #1
 8000fc2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fc6:	3b01      	subeq	r3, #1
 8000fc8:	d0f9      	beq.n	8000fbe <__aeabi_fdiv+0xda>
 8000fca:	ea41 010c 	orr.w	r1, r1, ip
 8000fce:	e795      	b.n	8000efc <__aeabi_fdiv+0x18>
 8000fd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd4:	ea92 0f0c 	teq	r2, ip
 8000fd8:	d108      	bne.n	8000fec <__aeabi_fdiv+0x108>
 8000fda:	0242      	lsls	r2, r0, #9
 8000fdc:	f47f af7d 	bne.w	8000eda <__aeabi_fmul+0x15e>
 8000fe0:	ea93 0f0c 	teq	r3, ip
 8000fe4:	f47f af70 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e776      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	d104      	bne.n	8000ffc <__aeabi_fdiv+0x118>
 8000ff2:	024b      	lsls	r3, r1, #9
 8000ff4:	f43f af4c 	beq.w	8000e90 <__aeabi_fmul+0x114>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e76e      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000ffc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001000:	bf18      	it	ne
 8001002:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001006:	d1ca      	bne.n	8000f9e <__aeabi_fdiv+0xba>
 8001008:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800100c:	f47f af5c 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8001010:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001014:	f47f af3c 	bne.w	8000e90 <__aeabi_fmul+0x114>
 8001018:	e75f      	b.n	8000eda <__aeabi_fmul+0x15e>
 800101a:	bf00      	nop

0800101c <__gesf2>:
 800101c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8001020:	e006      	b.n	8001030 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__lesf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	e002      	b.n	8001030 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__cmpsf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001034:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001038:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800103c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001040:	bf18      	it	ne
 8001042:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001046:	d011      	beq.n	800106c <__cmpsf2+0x40>
 8001048:	b001      	add	sp, #4
 800104a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800104e:	bf18      	it	ne
 8001050:	ea90 0f01 	teqne	r0, r1
 8001054:	bf58      	it	pl
 8001056:	ebb2 0003 	subspl.w	r0, r2, r3
 800105a:	bf88      	it	hi
 800105c:	17c8      	asrhi	r0, r1, #31
 800105e:	bf38      	it	cc
 8001060:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001064:	bf18      	it	ne
 8001066:	f040 0001 	orrne.w	r0, r0, #1
 800106a:	4770      	bx	lr
 800106c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001070:	d102      	bne.n	8001078 <__cmpsf2+0x4c>
 8001072:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001076:	d105      	bne.n	8001084 <__cmpsf2+0x58>
 8001078:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800107c:	d1e4      	bne.n	8001048 <__cmpsf2+0x1c>
 800107e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001082:	d0e1      	beq.n	8001048 <__cmpsf2+0x1c>
 8001084:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__aeabi_cfrcmple>:
 800108c:	4684      	mov	ip, r0
 800108e:	4608      	mov	r0, r1
 8001090:	4661      	mov	r1, ip
 8001092:	e7ff      	b.n	8001094 <__aeabi_cfcmpeq>

08001094 <__aeabi_cfcmpeq>:
 8001094:	b50f      	push	{r0, r1, r2, r3, lr}
 8001096:	f7ff ffc9 	bl	800102c <__cmpsf2>
 800109a:	2800      	cmp	r0, #0
 800109c:	bf48      	it	mi
 800109e:	f110 0f00 	cmnmi.w	r0, #0
 80010a2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010a4 <__aeabi_fcmpeq>:
 80010a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a8:	f7ff fff4 	bl	8001094 <__aeabi_cfcmpeq>
 80010ac:	bf0c      	ite	eq
 80010ae:	2001      	moveq	r0, #1
 80010b0:	2000      	movne	r0, #0
 80010b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b6:	bf00      	nop

080010b8 <__aeabi_fcmplt>:
 80010b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010bc:	f7ff ffea 	bl	8001094 <__aeabi_cfcmpeq>
 80010c0:	bf34      	ite	cc
 80010c2:	2001      	movcc	r0, #1
 80010c4:	2000      	movcs	r0, #0
 80010c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ca:	bf00      	nop

080010cc <__aeabi_fcmple>:
 80010cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d0:	f7ff ffe0 	bl	8001094 <__aeabi_cfcmpeq>
 80010d4:	bf94      	ite	ls
 80010d6:	2001      	movls	r0, #1
 80010d8:	2000      	movhi	r0, #0
 80010da:	f85d fb08 	ldr.w	pc, [sp], #8
 80010de:	bf00      	nop

080010e0 <__aeabi_fcmpge>:
 80010e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e4:	f7ff ffd2 	bl	800108c <__aeabi_cfrcmple>
 80010e8:	bf94      	ite	ls
 80010ea:	2001      	movls	r0, #1
 80010ec:	2000      	movhi	r0, #0
 80010ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f2:	bf00      	nop

080010f4 <__aeabi_fcmpgt>:
 80010f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f8:	f7ff ffc8 	bl	800108c <__aeabi_cfrcmple>
 80010fc:	bf34      	ite	cc
 80010fe:	2001      	movcc	r0, #1
 8001100:	2000      	movcs	r0, #0
 8001102:	f85d fb08 	ldr.w	pc, [sp], #8
 8001106:	bf00      	nop

08001108 <__aeabi_f2iz>:
 8001108:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800110c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001110:	d30f      	bcc.n	8001132 <__aeabi_f2iz+0x2a>
 8001112:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001116:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800111a:	d90d      	bls.n	8001138 <__aeabi_f2iz+0x30>
 800111c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001120:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001124:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001128:	fa23 f002 	lsr.w	r0, r3, r2
 800112c:	bf18      	it	ne
 800112e:	4240      	negne	r0, r0
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2iz+0x3a>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d105      	bne.n	800114e <__aeabi_f2iz+0x46>
 8001142:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001146:	bf08      	it	eq
 8001148:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800114c:	4770      	bx	lr
 800114e:	f04f 0000 	mov.w	r0, #0
 8001152:	4770      	bx	lr

08001154 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800115a:	1d3b      	adds	r3, r7, #4
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001164:	4b20      	ldr	r3, [pc, #128]	@ (80011e8 <MX_ADC1_Init+0x94>)
 8001166:	4a21      	ldr	r2, [pc, #132]	@ (80011ec <MX_ADC1_Init+0x98>)
 8001168:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800116a:	4b1f      	ldr	r3, [pc, #124]	@ (80011e8 <MX_ADC1_Init+0x94>)
 800116c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001170:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001172:	4b1d      	ldr	r3, [pc, #116]	@ (80011e8 <MX_ADC1_Init+0x94>)
 8001174:	2201      	movs	r2, #1
 8001176:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001178:	4b1b      	ldr	r3, [pc, #108]	@ (80011e8 <MX_ADC1_Init+0x94>)
 800117a:	2200      	movs	r2, #0
 800117c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800117e:	4b1a      	ldr	r3, [pc, #104]	@ (80011e8 <MX_ADC1_Init+0x94>)
 8001180:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001184:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001186:	4b18      	ldr	r3, [pc, #96]	@ (80011e8 <MX_ADC1_Init+0x94>)
 8001188:	2200      	movs	r2, #0
 800118a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 800118c:	4b16      	ldr	r3, [pc, #88]	@ (80011e8 <MX_ADC1_Init+0x94>)
 800118e:	2202      	movs	r2, #2
 8001190:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001192:	4815      	ldr	r0, [pc, #84]	@ (80011e8 <MX_ADC1_Init+0x94>)
 8001194:	f001 f88a 	bl	80022ac <HAL_ADC_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800119e:	f000 fc79 	bl	8001a94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011a2:	2301      	movs	r3, #1
 80011a4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011a6:	2301      	movs	r3, #1
 80011a8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80011aa:	2307      	movs	r3, #7
 80011ac:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	4619      	mov	r1, r3
 80011b2:	480d      	ldr	r0, [pc, #52]	@ (80011e8 <MX_ADC1_Init+0x94>)
 80011b4:	f001 fb26 	bl	8002804 <HAL_ADC_ConfigChannel>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80011be:	f000 fc69 	bl	8001a94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80011c2:	2310      	movs	r3, #16
 80011c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80011c6:	2302      	movs	r3, #2
 80011c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	4619      	mov	r1, r3
 80011ce:	4806      	ldr	r0, [pc, #24]	@ (80011e8 <MX_ADC1_Init+0x94>)
 80011d0:	f001 fb18 	bl	8002804 <HAL_ADC_ConfigChannel>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80011da:	f000 fc5b 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011de:	bf00      	nop
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200001f4 	.word	0x200001f4
 80011ec:	40012400 	.word	0x40012400

080011f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b088      	sub	sp, #32
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f8:	f107 0310 	add.w	r3, r7, #16
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a2c      	ldr	r2, [pc, #176]	@ (80012bc <HAL_ADC_MspInit+0xcc>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d151      	bne.n	80012b4 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001210:	4b2b      	ldr	r3, [pc, #172]	@ (80012c0 <HAL_ADC_MspInit+0xd0>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	4a2a      	ldr	r2, [pc, #168]	@ (80012c0 <HAL_ADC_MspInit+0xd0>)
 8001216:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800121a:	6193      	str	r3, [r2, #24]
 800121c:	4b28      	ldr	r3, [pc, #160]	@ (80012c0 <HAL_ADC_MspInit+0xd0>)
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001228:	4b25      	ldr	r3, [pc, #148]	@ (80012c0 <HAL_ADC_MspInit+0xd0>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	4a24      	ldr	r2, [pc, #144]	@ (80012c0 <HAL_ADC_MspInit+0xd0>)
 800122e:	f043 0304 	orr.w	r3, r3, #4
 8001232:	6193      	str	r3, [r2, #24]
 8001234:	4b22      	ldr	r3, [pc, #136]	@ (80012c0 <HAL_ADC_MspInit+0xd0>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	f003 0304 	and.w	r3, r3, #4
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001240:	2302      	movs	r3, #2
 8001242:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001244:	2303      	movs	r3, #3
 8001246:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f107 0310 	add.w	r3, r7, #16
 800124c:	4619      	mov	r1, r3
 800124e:	481d      	ldr	r0, [pc, #116]	@ (80012c4 <HAL_ADC_MspInit+0xd4>)
 8001250:	f002 fb36 	bl	80038c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001254:	4b1c      	ldr	r3, [pc, #112]	@ (80012c8 <HAL_ADC_MspInit+0xd8>)
 8001256:	4a1d      	ldr	r2, [pc, #116]	@ (80012cc <HAL_ADC_MspInit+0xdc>)
 8001258:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800125a:	4b1b      	ldr	r3, [pc, #108]	@ (80012c8 <HAL_ADC_MspInit+0xd8>)
 800125c:	2200      	movs	r2, #0
 800125e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001260:	4b19      	ldr	r3, [pc, #100]	@ (80012c8 <HAL_ADC_MspInit+0xd8>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001266:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <HAL_ADC_MspInit+0xd8>)
 8001268:	2280      	movs	r2, #128	@ 0x80
 800126a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800126c:	4b16      	ldr	r3, [pc, #88]	@ (80012c8 <HAL_ADC_MspInit+0xd8>)
 800126e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001272:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001274:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <HAL_ADC_MspInit+0xd8>)
 8001276:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800127a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800127c:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <HAL_ADC_MspInit+0xd8>)
 800127e:	2220      	movs	r2, #32
 8001280:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001282:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <HAL_ADC_MspInit+0xd8>)
 8001284:	2200      	movs	r2, #0
 8001286:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001288:	480f      	ldr	r0, [pc, #60]	@ (80012c8 <HAL_ADC_MspInit+0xd8>)
 800128a:	f001 fe95 	bl	8002fb8 <HAL_DMA_Init>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001294:	f000 fbfe 	bl	8001a94 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4a0b      	ldr	r2, [pc, #44]	@ (80012c8 <HAL_ADC_MspInit+0xd8>)
 800129c:	621a      	str	r2, [r3, #32]
 800129e:	4a0a      	ldr	r2, [pc, #40]	@ (80012c8 <HAL_ADC_MspInit+0xd8>)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2100      	movs	r1, #0
 80012a8:	2012      	movs	r0, #18
 80012aa:	f001 fe4a 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80012ae:	2012      	movs	r0, #18
 80012b0:	f001 fe63 	bl	8002f7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80012b4:	bf00      	nop
 80012b6:	3720      	adds	r7, #32
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	40012400 	.word	0x40012400
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40010800 	.word	0x40010800
 80012c8:	20000224 	.word	0x20000224
 80012cc:	40020008 	.word	0x40020008

080012d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012d6:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <MX_DMA_Init+0x58>)
 80012d8:	695b      	ldr	r3, [r3, #20]
 80012da:	4a13      	ldr	r2, [pc, #76]	@ (8001328 <MX_DMA_Init+0x58>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	6153      	str	r3, [r2, #20]
 80012e2:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <MX_DMA_Init+0x58>)
 80012e4:	695b      	ldr	r3, [r3, #20]
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	607b      	str	r3, [r7, #4]
 80012ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80012ee:	2200      	movs	r2, #0
 80012f0:	2100      	movs	r1, #0
 80012f2:	200b      	movs	r0, #11
 80012f4:	f001 fe25 	bl	8002f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80012f8:	200b      	movs	r0, #11
 80012fa:	f001 fe3e 	bl	8002f7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80012fe:	2200      	movs	r2, #0
 8001300:	2100      	movs	r1, #0
 8001302:	200e      	movs	r0, #14
 8001304:	f001 fe1d 	bl	8002f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001308:	200e      	movs	r0, #14
 800130a:	f001 fe36 	bl	8002f7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800130e:	2200      	movs	r2, #0
 8001310:	2100      	movs	r1, #0
 8001312:	200f      	movs	r0, #15
 8001314:	f001 fe15 	bl	8002f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001318:	200f      	movs	r0, #15
 800131a:	f001 fe2e 	bl	8002f7a <HAL_NVIC_EnableIRQ>

}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40021000 	.word	0x40021000

0800132c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001332:	f107 0310 	add.w	r3, r7, #16
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001340:	4b35      	ldr	r3, [pc, #212]	@ (8001418 <MX_GPIO_Init+0xec>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	4a34      	ldr	r2, [pc, #208]	@ (8001418 <MX_GPIO_Init+0xec>)
 8001346:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800134a:	6193      	str	r3, [r2, #24]
 800134c:	4b32      	ldr	r3, [pc, #200]	@ (8001418 <MX_GPIO_Init+0xec>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001358:	4b2f      	ldr	r3, [pc, #188]	@ (8001418 <MX_GPIO_Init+0xec>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	4a2e      	ldr	r2, [pc, #184]	@ (8001418 <MX_GPIO_Init+0xec>)
 800135e:	f043 0304 	orr.w	r3, r3, #4
 8001362:	6193      	str	r3, [r2, #24]
 8001364:	4b2c      	ldr	r3, [pc, #176]	@ (8001418 <MX_GPIO_Init+0xec>)
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	f003 0304 	and.w	r3, r3, #4
 800136c:	60bb      	str	r3, [r7, #8]
 800136e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001370:	4b29      	ldr	r3, [pc, #164]	@ (8001418 <MX_GPIO_Init+0xec>)
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	4a28      	ldr	r2, [pc, #160]	@ (8001418 <MX_GPIO_Init+0xec>)
 8001376:	f043 0308 	orr.w	r3, r3, #8
 800137a:	6193      	str	r3, [r2, #24]
 800137c:	4b26      	ldr	r3, [pc, #152]	@ (8001418 <MX_GPIO_Init+0xec>)
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	f003 0308 	and.w	r3, r3, #8
 8001384:	607b      	str	r3, [r7, #4]
 8001386:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001388:	2201      	movs	r2, #1
 800138a:	2120      	movs	r1, #32
 800138c:	4823      	ldr	r0, [pc, #140]	@ (800141c <MX_GPIO_Init+0xf0>)
 800138e:	f002 fc2b 	bl	8003be8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 8001392:	2200      	movs	r2, #0
 8001394:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001398:	4821      	ldr	r0, [pc, #132]	@ (8001420 <MX_GPIO_Init+0xf4>)
 800139a:	f002 fc25 	bl	8003be8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY1_Pin KEY0_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY0_Pin;
 800139e:	2318      	movs	r3, #24
 80013a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013a2:	4b20      	ldr	r3, [pc, #128]	@ (8001424 <MX_GPIO_Init+0xf8>)
 80013a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013aa:	f107 0310 	add.w	r3, r7, #16
 80013ae:	4619      	mov	r1, r3
 80013b0:	481a      	ldr	r0, [pc, #104]	@ (800141c <MX_GPIO_Init+0xf0>)
 80013b2:	f002 fa85 	bl	80038c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80013b6:	2320      	movs	r3, #32
 80013b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ba:	2301      	movs	r3, #1
 80013bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	2302      	movs	r3, #2
 80013c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80013c6:	f107 0310 	add.w	r3, r7, #16
 80013ca:	4619      	mov	r1, r3
 80013cc:	4813      	ldr	r0, [pc, #76]	@ (800141c <MX_GPIO_Init+0xf0>)
 80013ce:	f002 fa77 	bl	80038c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BEEP_Pin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 80013d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d8:	2301      	movs	r3, #1
 80013da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e0:	2302      	movs	r3, #2
 80013e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 80013e4:	f107 0310 	add.w	r3, r7, #16
 80013e8:	4619      	mov	r1, r3
 80013ea:	480d      	ldr	r0, [pc, #52]	@ (8001420 <MX_GPIO_Init+0xf4>)
 80013ec:	f002 fa68 	bl	80038c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80013f0:	2200      	movs	r2, #0
 80013f2:	2100      	movs	r1, #0
 80013f4:	2009      	movs	r0, #9
 80013f6:	f001 fda4 	bl	8002f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80013fa:	2009      	movs	r0, #9
 80013fc:	f001 fdbd 	bl	8002f7a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 8001400:	2200      	movs	r2, #0
 8001402:	2101      	movs	r1, #1
 8001404:	200a      	movs	r0, #10
 8001406:	f001 fd9c 	bl	8002f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800140a:	200a      	movs	r0, #10
 800140c:	f001 fdb5 	bl	8002f7a <HAL_NVIC_EnableIRQ>

}
 8001410:	bf00      	nop
 8001412:	3720      	adds	r7, #32
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40021000 	.word	0x40021000
 800141c:	40011800 	.word	0x40011800
 8001420:	40010c00 	.word	0x40010c00
 8001424:	10110000 	.word	0x10110000

08001428 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800142c:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <MX_IWDG_Init+0x2c>)
 800142e:	4a0a      	ldr	r2, [pc, #40]	@ (8001458 <MX_IWDG_Init+0x30>)
 8001430:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8001432:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <MX_IWDG_Init+0x2c>)
 8001434:	2204      	movs	r2, #4
 8001436:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 209;
 8001438:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <MX_IWDG_Init+0x2c>)
 800143a:	22d1      	movs	r2, #209	@ 0xd1
 800143c:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800143e:	4805      	ldr	r0, [pc, #20]	@ (8001454 <MX_IWDG_Init+0x2c>)
 8001440:	f002 fc1c 	bl	8003c7c <HAL_IWDG_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_IWDG_Init+0x26>
  {
    Error_Handler();
 800144a:	f000 fb23 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000268 	.word	0x20000268
 8001458:	40003000 	.word	0x40003000

0800145c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file , char* ptr , int len)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1 , (uint8_t *)ptr , len , HAL_MAX_DELAY);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	b29a      	uxth	r2, r3
 800146c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001470:	68b9      	ldr	r1, [r7, #8]
 8001472:	4804      	ldr	r0, [pc, #16]	@ (8001484 <_write+0x28>)
 8001474:	f004 fa7e 	bl	8005974 <HAL_UART_Transmit>
	return len;
 8001478:	687b      	ldr	r3, [r7, #4]
}
 800147a:	4618      	mov	r0, r3
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200004d8 	.word	0x200004d8

08001488 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001488:	b5b0      	push	{r4, r5, r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800148e:	f000 fe87 	bl	80021a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001492:	f000 fa3f 	bl	8001914 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001496:	f7ff ff49 	bl	800132c <MX_GPIO_Init>
  MX_DMA_Init();
 800149a:	f7ff ff19 	bl	80012d0 <MX_DMA_Init>
  MX_ADC1_Init();
 800149e:	f7ff fe59 	bl	8001154 <MX_ADC1_Init>
  MX_IWDG_Init();
 80014a2:	f7ff ffc1 	bl	8001428 <MX_IWDG_Init>
  MX_TIM3_Init();
 80014a6:	f000 fc4f 	bl	8001d48 <MX_TIM3_Init>
  MX_TIM6_Init();
 80014aa:	f000 fcc5 	bl	8001e38 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 80014ae:	f000 fd79 	bl	8001fa4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 80014b2:	4846      	ldr	r0, [pc, #280]	@ (80015cc <main+0x144>)
 80014b4:	f001 fba0 	bl	8002bf8 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1 , (uint32_t *)adc_buf , 2);   /* 0  1  */
 80014b8:	2202      	movs	r2, #2
 80014ba:	4945      	ldr	r1, [pc, #276]	@ (80015d0 <main+0x148>)
 80014bc:	4843      	ldr	r0, [pc, #268]	@ (80015cc <main+0x144>)
 80014be:	f000 ffdf 	bl	8002480 <HAL_ADC_Start_DMA>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1 , (uint8_t *)rx_buffer , MAX_RECEIVE_SIZE);
 80014c2:	22c8      	movs	r2, #200	@ 0xc8
 80014c4:	4943      	ldr	r1, [pc, #268]	@ (80015d4 <main+0x14c>)
 80014c6:	4844      	ldr	r0, [pc, #272]	@ (80015d8 <main+0x150>)
 80014c8:	f004 fadf 	bl	8005a8a <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_TIM_PWM_Start(&htim3 , TIM_CHANNEL_2);
 80014cc:	2104      	movs	r1, #4
 80014ce:	4843      	ldr	r0, [pc, #268]	@ (80015dc <main+0x154>)
 80014d0:	f003 face 	bl	8004a70 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 80014d4:	4842      	ldr	r0, [pc, #264]	@ (80015e0 <main+0x158>)
 80014d6:	f003 fa13 	bl	8004900 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(key0_pressed == 1)
 80014da:	4b42      	ldr	r3, [pc, #264]	@ (80015e4 <main+0x15c>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d10c      	bne.n	80014fe <main+0x76>
	  {
		  emergency_flag = 1;
 80014e4:	4b40      	ldr	r3, [pc, #256]	@ (80015e8 <main+0x160>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	701a      	strb	r2, [r3, #0]
		  printf("[EMERGENCY] STOPPED!!\r\n");
 80014ea:	4840      	ldr	r0, [pc, #256]	@ (80015ec <main+0x164>)
 80014ec:	f006 f814 	bl	8007518 <puts>
		  HAL_TIM_PWM_Stop(&htim3 , TIM_CHANNEL_2);
 80014f0:	2104      	movs	r1, #4
 80014f2:	483a      	ldr	r0, [pc, #232]	@ (80015dc <main+0x154>)
 80014f4:	f003 fb76 	bl	8004be4 <HAL_TIM_PWM_Stop>
		  key0_pressed = 0;
 80014f8:	4b3a      	ldr	r3, [pc, #232]	@ (80015e4 <main+0x15c>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	701a      	strb	r2, [r3, #0]
	  }


	  if(key1_pressed == 1)
 80014fe:	4b3c      	ldr	r3, [pc, #240]	@ (80015f0 <main+0x168>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	b2db      	uxtb	r3, r3
 8001504:	2b01      	cmp	r3, #1
 8001506:	d10a      	bne.n	800151e <main+0x96>
	  {
		  printf("System booting......\r\n");
 8001508:	483a      	ldr	r0, [pc, #232]	@ (80015f4 <main+0x16c>)
 800150a:	f006 f805 	bl	8007518 <puts>
		  HAL_Delay(100);
 800150e:	2064      	movs	r0, #100	@ 0x64
 8001510:	f000 fea8 	bl	8002264 <HAL_Delay>
		  HAL_NVIC_SystemReset();
 8001514:	f001 fd3f 	bl	8002f96 <HAL_NVIC_SystemReset>
		  key1_pressed = 0;
 8001518:	4b35      	ldr	r3, [pc, #212]	@ (80015f0 <main+0x168>)
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
	  }


	  if(emergency_flag == 1)
 800151e:	4b32      	ldr	r3, [pc, #200]	@ (80015e8 <main+0x160>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	b2db      	uxtb	r3, r3
 8001524:	2b01      	cmp	r3, #1
 8001526:	d111      	bne.n	800154c <main+0xc4>
	  {
		  HAL_GPIO_WritePin(GPIOE, LED1_Pin, GPIO_PIN_RESET);
 8001528:	2200      	movs	r2, #0
 800152a:	2120      	movs	r1, #32
 800152c:	4832      	ldr	r0, [pc, #200]	@ (80015f8 <main+0x170>)
 800152e:	f002 fb5b 	bl	8003be8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, BEEP_Pin, GPIO_PIN_SET);
 8001532:	2201      	movs	r2, #1
 8001534:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001538:	4830      	ldr	r0, [pc, #192]	@ (80015fc <main+0x174>)
 800153a:	f002 fb55 	bl	8003be8 <HAL_GPIO_WritePin>

		  HAL_IWDG_Refresh(&hiwdg);
 800153e:	4830      	ldr	r0, [pc, #192]	@ (8001600 <main+0x178>)
 8001540:	f002 fbe0 	bl	8003d04 <HAL_IWDG_Refresh>
		  temp_flag = 1;
 8001544:	4b2f      	ldr	r3, [pc, #188]	@ (8001604 <main+0x17c>)
 8001546:	2201      	movs	r2, #1
 8001548:	701a      	strb	r2, [r3, #0]
		  continue;
 800154a:	e19d      	b.n	8001888 <main+0x400>
	  }

	  else if(emergency_flag == 0 && temp_flag == 1)
 800154c:	4b26      	ldr	r3, [pc, #152]	@ (80015e8 <main+0x160>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2b00      	cmp	r3, #0
 8001554:	d112      	bne.n	800157c <main+0xf4>
 8001556:	4b2b      	ldr	r3, [pc, #172]	@ (8001604 <main+0x17c>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	2b01      	cmp	r3, #1
 800155e:	d10d      	bne.n	800157c <main+0xf4>
	  {
		  HAL_GPIO_WritePin(GPIOE, LED1_Pin, GPIO_PIN_SET);
 8001560:	2201      	movs	r2, #1
 8001562:	2120      	movs	r1, #32
 8001564:	4824      	ldr	r0, [pc, #144]	@ (80015f8 <main+0x170>)
 8001566:	f002 fb3f 	bl	8003be8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, BEEP_Pin, GPIO_PIN_RESET);
 800156a:	2200      	movs	r2, #0
 800156c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001570:	4822      	ldr	r0, [pc, #136]	@ (80015fc <main+0x174>)
 8001572:	f002 fb39 	bl	8003be8 <HAL_GPIO_WritePin>
		  temp_flag = 0;
 8001576:	4b23      	ldr	r3, [pc, #140]	@ (8001604 <main+0x17c>)
 8001578:	2200      	movs	r2, #0
 800157a:	701a      	strb	r2, [r3, #0]
	  }


	  if(HAL_GetTick() - pwm_time >= 1)
 800157c:	f000 fe68 	bl	8002250 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	4b21      	ldr	r3, [pc, #132]	@ (8001608 <main+0x180>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	429a      	cmp	r2, r3
 8001588:	d05b      	beq.n	8001642 <main+0x1ba>
	  {
		  if(pwm_vol >= 999)
 800158a:	4b20      	ldr	r3, [pc, #128]	@ (800160c <main+0x184>)
 800158c:	881b      	ldrh	r3, [r3, #0]
 800158e:	b29b      	uxth	r3, r3
 8001590:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8001594:	4293      	cmp	r3, r2
 8001596:	d903      	bls.n	80015a0 <main+0x118>
		  {
			  pwm_flag = 0;
 8001598:	4b1d      	ldr	r3, [pc, #116]	@ (8001610 <main+0x188>)
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
 800159e:	e007      	b.n	80015b0 <main+0x128>
		  }
		  else if(pwm_vol <= 0)
 80015a0:	4b1a      	ldr	r3, [pc, #104]	@ (800160c <main+0x184>)
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d102      	bne.n	80015b0 <main+0x128>
		  {
			  pwm_flag = 1;
 80015aa:	4b19      	ldr	r3, [pc, #100]	@ (8001610 <main+0x188>)
 80015ac:	2201      	movs	r2, #1
 80015ae:	701a      	strb	r2, [r3, #0]
		  }

		  if(pwm_flag == 1)
 80015b0:	4b17      	ldr	r3, [pc, #92]	@ (8001610 <main+0x188>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d12c      	bne.n	8001614 <main+0x18c>
		  {
			  pwm_vol ++;
 80015ba:	4b14      	ldr	r3, [pc, #80]	@ (800160c <main+0x184>)
 80015bc:	881b      	ldrh	r3, [r3, #0]
 80015be:	b29b      	uxth	r3, r3
 80015c0:	3301      	adds	r3, #1
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	4b11      	ldr	r3, [pc, #68]	@ (800160c <main+0x184>)
 80015c6:	801a      	strh	r2, [r3, #0]
 80015c8:	e030      	b.n	800162c <main+0x1a4>
 80015ca:	bf00      	nop
 80015cc:	200001f4 	.word	0x200001f4
 80015d0:	2000027c 	.word	0x2000027c
 80015d4:	20000298 	.word	0x20000298
 80015d8:	200004d8 	.word	0x200004d8
 80015dc:	20000448 	.word	0x20000448
 80015e0:	20000490 	.word	0x20000490
 80015e4:	20000379 	.word	0x20000379
 80015e8:	20000370 	.word	0x20000370
 80015ec:	08009cf8 	.word	0x08009cf8
 80015f0:	2000037a 	.word	0x2000037a
 80015f4:	08009d10 	.word	0x08009d10
 80015f8:	40011800 	.word	0x40011800
 80015fc:	40010c00 	.word	0x40010c00
 8001600:	20000268 	.word	0x20000268
 8001604:	20000378 	.word	0x20000378
 8001608:	20000278 	.word	0x20000278
 800160c:	20000276 	.word	0x20000276
 8001610:	20000274 	.word	0x20000274
		  }
		  else if(pwm_flag == 0)
 8001614:	4b9d      	ldr	r3, [pc, #628]	@ (800188c <main+0x404>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d106      	bne.n	800162c <main+0x1a4>
		  {
			  pwm_vol --;
 800161e:	4b9c      	ldr	r3, [pc, #624]	@ (8001890 <main+0x408>)
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	b29b      	uxth	r3, r3
 8001624:	3b01      	subs	r3, #1
 8001626:	b29a      	uxth	r2, r3
 8001628:	4b99      	ldr	r3, [pc, #612]	@ (8001890 <main+0x408>)
 800162a:	801a      	strh	r2, [r3, #0]
		  }
		  pwm_time = HAL_GetTick();
 800162c:	f000 fe10 	bl	8002250 <HAL_GetTick>
 8001630:	4603      	mov	r3, r0
 8001632:	4a98      	ldr	r2, [pc, #608]	@ (8001894 <main+0x40c>)
 8001634:	6013      	str	r3, [r2, #0]

		  __HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_2 , pwm_vol);
 8001636:	4b96      	ldr	r3, [pc, #600]	@ (8001890 <main+0x408>)
 8001638:	881b      	ldrh	r3, [r3, #0]
 800163a:	b29a      	uxth	r2, r3
 800163c:	4b96      	ldr	r3, [pc, #600]	@ (8001898 <main+0x410>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	639a      	str	r2, [r3, #56]	@ 0x38
	  }


	  if(HAL_GetTick() - adc_get_time >= 10)
 8001642:	f000 fe05 	bl	8002250 <HAL_GetTick>
 8001646:	4602      	mov	r2, r0
 8001648:	4b94      	ldr	r3, [pc, #592]	@ (800189c <main+0x414>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	2b09      	cmp	r3, #9
 8001650:	d940      	bls.n	80016d4 <main+0x24c>
	  {
		  if(adc_sum_ready == 10)
 8001652:	4b93      	ldr	r3, [pc, #588]	@ (80018a0 <main+0x418>)
 8001654:	881b      	ldrh	r3, [r3, #0]
 8001656:	b29b      	uxth	r3, r3
 8001658:	2b0a      	cmp	r3, #10
 800165a:	d11d      	bne.n	8001698 <main+0x210>
		  {
			  adc_temp_vol = adc_vol_sum / 10;
 800165c:	4b91      	ldr	r3, [pc, #580]	@ (80018a4 <main+0x41c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a91      	ldr	r2, [pc, #580]	@ (80018a8 <main+0x420>)
 8001662:	fba2 2303 	umull	r2, r3, r2, r3
 8001666:	08db      	lsrs	r3, r3, #3
 8001668:	b29a      	uxth	r2, r3
 800166a:	4b90      	ldr	r3, [pc, #576]	@ (80018ac <main+0x424>)
 800166c:	801a      	strh	r2, [r3, #0]
			  adc_temp_tem = adc_tem_sum / 10;
 800166e:	4b90      	ldr	r3, [pc, #576]	@ (80018b0 <main+0x428>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a8d      	ldr	r2, [pc, #564]	@ (80018a8 <main+0x420>)
 8001674:	fba2 2303 	umull	r2, r3, r2, r3
 8001678:	08db      	lsrs	r3, r3, #3
 800167a:	b29a      	uxth	r2, r3
 800167c:	4b8d      	ldr	r3, [pc, #564]	@ (80018b4 <main+0x42c>)
 800167e:	801a      	strh	r2, [r3, #0]
			  adc_vol_sum = 0;
 8001680:	4b88      	ldr	r3, [pc, #544]	@ (80018a4 <main+0x41c>)
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
			  adc_tem_sum = 0;
 8001686:	4b8a      	ldr	r3, [pc, #552]	@ (80018b0 <main+0x428>)
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
			  adc_sum_ready = 0;
 800168c:	4b84      	ldr	r3, [pc, #528]	@ (80018a0 <main+0x418>)
 800168e:	2200      	movs	r2, #0
 8001690:	801a      	strh	r2, [r3, #0]
			  adc_print_ready = 1;
 8001692:	4b89      	ldr	r3, [pc, #548]	@ (80018b8 <main+0x430>)
 8001694:	2201      	movs	r2, #1
 8001696:	701a      	strb	r2, [r3, #0]
		  }

		adc_vol_sum +=  adc_buf[0];
 8001698:	4b88      	ldr	r3, [pc, #544]	@ (80018bc <main+0x434>)
 800169a:	881b      	ldrh	r3, [r3, #0]
 800169c:	b29b      	uxth	r3, r3
 800169e:	461a      	mov	r2, r3
 80016a0:	4b80      	ldr	r3, [pc, #512]	@ (80018a4 <main+0x41c>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4413      	add	r3, r2
 80016a6:	4a7f      	ldr	r2, [pc, #508]	@ (80018a4 <main+0x41c>)
 80016a8:	6013      	str	r3, [r2, #0]
		adc_tem_sum += adc_buf[1];
 80016aa:	4b84      	ldr	r3, [pc, #528]	@ (80018bc <main+0x434>)
 80016ac:	885b      	ldrh	r3, [r3, #2]
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	461a      	mov	r2, r3
 80016b2:	4b7f      	ldr	r3, [pc, #508]	@ (80018b0 <main+0x428>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4413      	add	r3, r2
 80016b8:	4a7d      	ldr	r2, [pc, #500]	@ (80018b0 <main+0x428>)
 80016ba:	6013      	str	r3, [r2, #0]
		adc_sum_ready += 1;
 80016bc:	4b78      	ldr	r3, [pc, #480]	@ (80018a0 <main+0x418>)
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	3301      	adds	r3, #1
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	4b76      	ldr	r3, [pc, #472]	@ (80018a0 <main+0x418>)
 80016c8:	801a      	strh	r2, [r3, #0]

		adc_get_time = HAL_GetTick();
 80016ca:	f000 fdc1 	bl	8002250 <HAL_GetTick>
 80016ce:	4603      	mov	r3, r0
 80016d0:	4a72      	ldr	r2, [pc, #456]	@ (800189c <main+0x414>)
 80016d2:	6013      	str	r3, [r2, #0]
	  }


	  if(Report_Flag == 1)
 80016d4:	4b7a      	ldr	r3, [pc, #488]	@ (80018c0 <main+0x438>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d158      	bne.n	8001790 <main+0x308>
	  {
		  if(adc_print_ready == 1)
 80016de:	4b76      	ldr	r3, [pc, #472]	@ (80018b8 <main+0x430>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d150      	bne.n	800178a <main+0x302>
		  {

			  adc_vol = (float)adc_temp_vol * 3.3f / 4096.0f;
 80016e8:	4b70      	ldr	r3, [pc, #448]	@ (80018ac <main+0x424>)
 80016ea:	881b      	ldrh	r3, [r3, #0]
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff faec 	bl	8000ccc <__aeabi_ui2f>
 80016f4:	4603      	mov	r3, r0
 80016f6:	4973      	ldr	r1, [pc, #460]	@ (80018c4 <main+0x43c>)
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff fb3f 	bl	8000d7c <__aeabi_fmul>
 80016fe:	4603      	mov	r3, r0
 8001700:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff fbed 	bl	8000ee4 <__aeabi_fdiv>
 800170a:	4603      	mov	r3, r0
 800170c:	461a      	mov	r2, r3
 800170e:	4b6e      	ldr	r3, [pc, #440]	@ (80018c8 <main+0x440>)
 8001710:	601a      	str	r2, [r3, #0]


			  adc_tem = (1.43f - (float)adc_temp_tem * 3.3f / 4096.0f) / 0.0043f + 25.0f;
 8001712:	4b68      	ldr	r3, [pc, #416]	@ (80018b4 <main+0x42c>)
 8001714:	881b      	ldrh	r3, [r3, #0]
 8001716:	b29b      	uxth	r3, r3
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff fad7 	bl	8000ccc <__aeabi_ui2f>
 800171e:	4603      	mov	r3, r0
 8001720:	4968      	ldr	r1, [pc, #416]	@ (80018c4 <main+0x43c>)
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff fb2a 	bl	8000d7c <__aeabi_fmul>
 8001728:	4603      	mov	r3, r0
 800172a:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff fbd8 	bl	8000ee4 <__aeabi_fdiv>
 8001734:	4603      	mov	r3, r0
 8001736:	4619      	mov	r1, r3
 8001738:	4864      	ldr	r0, [pc, #400]	@ (80018cc <main+0x444>)
 800173a:	f7ff fa15 	bl	8000b68 <__aeabi_fsub>
 800173e:	4603      	mov	r3, r0
 8001740:	4963      	ldr	r1, [pc, #396]	@ (80018d0 <main+0x448>)
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff fbce 	bl	8000ee4 <__aeabi_fdiv>
 8001748:	4603      	mov	r3, r0
 800174a:	4962      	ldr	r1, [pc, #392]	@ (80018d4 <main+0x44c>)
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fa0d 	bl	8000b6c <__addsf3>
 8001752:	4603      	mov	r3, r0
 8001754:	461a      	mov	r2, r3
 8001756:	4b60      	ldr	r3, [pc, #384]	@ (80018d8 <main+0x450>)
 8001758:	601a      	str	r2, [r3, #0]

			  printf("V : %.2f , T : %.2f\r\n" , adc_vol , adc_tem);
 800175a:	4b5b      	ldr	r3, [pc, #364]	@ (80018c8 <main+0x440>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4618      	mov	r0, r3
 8001760:	f7fe fece 	bl	8000500 <__aeabi_f2d>
 8001764:	4604      	mov	r4, r0
 8001766:	460d      	mov	r5, r1
 8001768:	4b5b      	ldr	r3, [pc, #364]	@ (80018d8 <main+0x450>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4618      	mov	r0, r3
 800176e:	f7fe fec7 	bl	8000500 <__aeabi_f2d>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	e9cd 2300 	strd	r2, r3, [sp]
 800177a:	4622      	mov	r2, r4
 800177c:	462b      	mov	r3, r5
 800177e:	4857      	ldr	r0, [pc, #348]	@ (80018dc <main+0x454>)
 8001780:	f005 fe62 	bl	8007448 <iprintf>
			  adc_print_ready = 0;
 8001784:	4b4c      	ldr	r3, [pc, #304]	@ (80018b8 <main+0x430>)
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
		  }
		  Report_Flag = 0;
 800178a:	4b4d      	ldr	r3, [pc, #308]	@ (80018c0 <main+0x438>)
 800178c:	2200      	movs	r2, #0
 800178e:	701a      	strb	r2, [r3, #0]
	  }


	  if(rx_flag == 1)
 8001790:	4b53      	ldr	r3, [pc, #332]	@ (80018e0 <main+0x458>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b01      	cmp	r3, #1
 8001798:	d128      	bne.n	80017ec <main+0x364>
	  {
		  printf("Debug: %s\r\n", processing_buffer);
 800179a:	4952      	ldr	r1, [pc, #328]	@ (80018e4 <main+0x45c>)
 800179c:	4852      	ldr	r0, [pc, #328]	@ (80018e8 <main+0x460>)
 800179e:	f005 fe53 	bl	8007448 <iprintf>
		if (sscanf((char *)processing_buffer, "set:%d", &temp_val) == 1)
 80017a2:	4a52      	ldr	r2, [pc, #328]	@ (80018ec <main+0x464>)
 80017a4:	4952      	ldr	r1, [pc, #328]	@ (80018f0 <main+0x468>)
 80017a6:	484f      	ldr	r0, [pc, #316]	@ (80018e4 <main+0x45c>)
 80017a8:	f005 fd1a 	bl	80071e0 <siscanf>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d114      	bne.n	80017dc <main+0x354>
		{

			  if(temp_val > 0 && temp_val < 4095)
 80017b2:	4b4e      	ldr	r3, [pc, #312]	@ (80018ec <main+0x464>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	dd10      	ble.n	80017dc <main+0x354>
 80017ba:	4b4c      	ldr	r3, [pc, #304]	@ (80018ec <main+0x464>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80017c2:	4293      	cmp	r3, r2
 80017c4:	dc0a      	bgt.n	80017dc <main+0x354>
			  {

			      warning_limit = (uint32_t)temp_val;
 80017c6:	4b49      	ldr	r3, [pc, #292]	@ (80018ec <main+0x464>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	461a      	mov	r2, r3
 80017cc:	4b49      	ldr	r3, [pc, #292]	@ (80018f4 <main+0x46c>)
 80017ce:	601a      	str	r2, [r3, #0]

			      printf("Limit updated to: %lu\r\n", (unsigned long)warning_limit);
 80017d0:	4b48      	ldr	r3, [pc, #288]	@ (80018f4 <main+0x46c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4619      	mov	r1, r3
 80017d6:	4848      	ldr	r0, [pc, #288]	@ (80018f8 <main+0x470>)
 80017d8:	f005 fe36 	bl	8007448 <iprintf>
			  }
	    }
		memset((void *)rx_buffer, 0, MAX_RECEIVE_SIZE);
 80017dc:	22c8      	movs	r2, #200	@ 0xc8
 80017de:	2100      	movs	r1, #0
 80017e0:	4846      	ldr	r0, [pc, #280]	@ (80018fc <main+0x474>)
 80017e2:	f005 fea1 	bl	8007528 <memset>
		rx_flag = 0;
 80017e6:	4b3e      	ldr	r3, [pc, #248]	@ (80018e0 <main+0x458>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	701a      	strb	r2, [r3, #0]

	  }


	  if(HAL_GetTick() - light_warning_time >= 100) /*5Hz*/
 80017ec:	f000 fd30 	bl	8002250 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	4b43      	ldr	r3, [pc, #268]	@ (8001900 <main+0x478>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	2b63      	cmp	r3, #99	@ 0x63
 80017fa:	d917      	bls.n	800182c <main+0x3a4>
	  {
		  if((int)(adc_vol * 1000) > (int)warning_limit)
 80017fc:	4b32      	ldr	r3, [pc, #200]	@ (80018c8 <main+0x440>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4940      	ldr	r1, [pc, #256]	@ (8001904 <main+0x47c>)
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff faba 	bl	8000d7c <__aeabi_fmul>
 8001808:	4603      	mov	r3, r0
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff fc7c 	bl	8001108 <__aeabi_f2iz>
 8001810:	4603      	mov	r3, r0
 8001812:	4a38      	ldr	r2, [pc, #224]	@ (80018f4 <main+0x46c>)
 8001814:	6812      	ldr	r2, [r2, #0]
 8001816:	4293      	cmp	r3, r2
 8001818:	dd03      	ble.n	8001822 <main+0x39a>
		  {
			  HAL_GPIO_TogglePin(GPIOE , GPIO_PIN_5);
 800181a:	2120      	movs	r1, #32
 800181c:	483a      	ldr	r0, [pc, #232]	@ (8001908 <main+0x480>)
 800181e:	f002 f9fb 	bl	8003c18 <HAL_GPIO_TogglePin>
		  }
		  light_warning_time = HAL_GetTick();
 8001822:	f000 fd15 	bl	8002250 <HAL_GetTick>
 8001826:	4603      	mov	r3, r0
 8001828:	4a35      	ldr	r2, [pc, #212]	@ (8001900 <main+0x478>)
 800182a:	6013      	str	r3, [r2, #0]
	  }


	  if(adc_tem > 32.0)
 800182c:	4b2a      	ldr	r3, [pc, #168]	@ (80018d8 <main+0x450>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f04f 4184 	mov.w	r1, #1107296256	@ 0x42000000
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fc5d 	bl	80010f4 <__aeabi_fcmpgt>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d006      	beq.n	800184e <main+0x3c6>
	  {
		  HAL_GPIO_WritePin(GPIOB , GPIO_PIN_8 , GPIO_PIN_SET);
 8001840:	2201      	movs	r2, #1
 8001842:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001846:	4831      	ldr	r0, [pc, #196]	@ (800190c <main+0x484>)
 8001848:	f002 f9ce 	bl	8003be8 <HAL_GPIO_WritePin>
 800184c:	e019      	b.n	8001882 <main+0x3fa>
	  }

	  else if(adc_tem > 0.0 && adc_tem <= 32.0)
 800184e:	4b22      	ldr	r3, [pc, #136]	@ (80018d8 <main+0x450>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f04f 0100 	mov.w	r1, #0
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff fc4c 	bl	80010f4 <__aeabi_fcmpgt>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d00f      	beq.n	8001882 <main+0x3fa>
 8001862:	4b1d      	ldr	r3, [pc, #116]	@ (80018d8 <main+0x450>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f04f 4184 	mov.w	r1, #1107296256	@ 0x42000000
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff fc2e 	bl	80010cc <__aeabi_fcmple>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d005      	beq.n	8001882 <main+0x3fa>
	  {
		  HAL_GPIO_WritePin(GPIOB , GPIO_PIN_8 , GPIO_PIN_RESET);
 8001876:	2200      	movs	r2, #0
 8001878:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800187c:	4823      	ldr	r0, [pc, #140]	@ (800190c <main+0x484>)
 800187e:	f002 f9b3 	bl	8003be8 <HAL_GPIO_WritePin>
	  }


	  HAL_IWDG_Refresh(&hiwdg);
 8001882:	4823      	ldr	r0, [pc, #140]	@ (8001910 <main+0x488>)
 8001884:	f002 fa3e 	bl	8003d04 <HAL_IWDG_Refresh>
	  if(key0_pressed == 1)
 8001888:	e627      	b.n	80014da <main+0x52>
 800188a:	bf00      	nop
 800188c:	20000274 	.word	0x20000274
 8001890:	20000276 	.word	0x20000276
 8001894:	20000278 	.word	0x20000278
 8001898:	20000448 	.word	0x20000448
 800189c:	20000280 	.word	0x20000280
 80018a0:	20000290 	.word	0x20000290
 80018a4:	20000288 	.word	0x20000288
 80018a8:	cccccccd 	.word	0xcccccccd
 80018ac:	20000292 	.word	0x20000292
 80018b0:	2000028c 	.word	0x2000028c
 80018b4:	20000294 	.word	0x20000294
 80018b8:	20000285 	.word	0x20000285
 80018bc:	2000027c 	.word	0x2000027c
 80018c0:	20000284 	.word	0x20000284
 80018c4:	40533333 	.word	0x40533333
 80018c8:	2000036c 	.word	0x2000036c
 80018cc:	3fb70a3d 	.word	0x3fb70a3d
 80018d0:	3b8ce704 	.word	0x3b8ce704
 80018d4:	41c80000 	.word	0x41c80000
 80018d8:	20000368 	.word	0x20000368
 80018dc:	08009d28 	.word	0x08009d28
 80018e0:	20000360 	.word	0x20000360
 80018e4:	2000037c 	.word	0x2000037c
 80018e8:	08009d40 	.word	0x08009d40
 80018ec:	20000374 	.word	0x20000374
 80018f0:	08009d4c 	.word	0x08009d4c
 80018f4:	20000000 	.word	0x20000000
 80018f8:	08009d54 	.word	0x08009d54
 80018fc:	20000298 	.word	0x20000298
 8001900:	20000364 	.word	0x20000364
 8001904:	447a0000 	.word	0x447a0000
 8001908:	40011800 	.word	0x40011800
 800190c:	40010c00 	.word	0x40010c00
 8001910:	20000268 	.word	0x20000268

08001914 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b096      	sub	sp, #88	@ 0x58
 8001918:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800191a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800191e:	2228      	movs	r2, #40	@ 0x28
 8001920:	2100      	movs	r1, #0
 8001922:	4618      	mov	r0, r3
 8001924:	f005 fe00 	bl	8007528 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001928:	f107 031c 	add.w	r3, r7, #28
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001938:	1d3b      	adds	r3, r7, #4
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]
 8001944:	611a      	str	r2, [r3, #16]
 8001946:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001948:	2309      	movs	r3, #9
 800194a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800194c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001950:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001952:	2300      	movs	r3, #0
 8001954:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001956:	2301      	movs	r3, #1
 8001958:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800195a:	2301      	movs	r3, #1
 800195c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800195e:	2302      	movs	r3, #2
 8001960:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001962:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001966:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001968:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800196c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800196e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001972:	4618      	mov	r0, r3
 8001974:	f002 f9d6 	bl	8003d24 <HAL_RCC_OscConfig>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800197e:	f000 f889 	bl	8001a94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001982:	230f      	movs	r3, #15
 8001984:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001986:	2302      	movs	r3, #2
 8001988:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800198a:	2300      	movs	r3, #0
 800198c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800198e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001992:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001994:	2300      	movs	r3, #0
 8001996:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001998:	f107 031c 	add.w	r3, r7, #28
 800199c:	2102      	movs	r1, #2
 800199e:	4618      	mov	r0, r3
 80019a0:	f002 fc42 	bl	8004228 <HAL_RCC_ClockConfig>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80019aa:	f000 f873 	bl	8001a94 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80019ae:	2302      	movs	r3, #2
 80019b0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80019b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019b6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019b8:	1d3b      	adds	r3, r7, #4
 80019ba:	4618      	mov	r0, r3
 80019bc:	f002 fdc2 	bl	8004544 <HAL_RCCEx_PeriphCLKConfig>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80019c6:	f000 f865 	bl	8001a94 <Error_Handler>
  }
}
 80019ca:	bf00      	nop
 80019cc:	3758      	adds	r7, #88	@ 0x58
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
	...

080019d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM6)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a05      	ldr	r2, [pc, #20]	@ (80019f8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d102      	bne.n	80019ec <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		Report_Flag = 1;
 80019e6:	4b05      	ldr	r3, [pc, #20]	@ (80019fc <HAL_TIM_PeriodElapsedCallback+0x28>)
 80019e8:	2201      	movs	r2, #1
 80019ea:	701a      	strb	r2, [r3, #0]
	}
}
 80019ec:	bf00      	nop
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bc80      	pop	{r7}
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40001000 	.word	0x40001000
 80019fc:	20000284 	.word	0x20000284

08001a00 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart , uint16_t Size)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	460b      	mov	r3, r1
 8001a0a:	807b      	strh	r3, [r7, #2]
	if(huart -> Instance == USART1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a0d      	ldr	r2, [pc, #52]	@ (8001a48 <HAL_UARTEx_RxEventCallback+0x48>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d10f      	bne.n	8001a36 <HAL_UARTEx_RxEventCallback+0x36>
	{
		if(Size < MAX_RECEIVE_SIZE)
 8001a16:	887b      	ldrh	r3, [r7, #2]
 8001a18:	2bc7      	cmp	r3, #199	@ 0xc7
 8001a1a:	d809      	bhi.n	8001a30 <HAL_UARTEx_RxEventCallback+0x30>
		{
			memcpy((void *)processing_buffer , (void *)rx_buffer , Size);
 8001a1c:	887b      	ldrh	r3, [r7, #2]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	490a      	ldr	r1, [pc, #40]	@ (8001a4c <HAL_UARTEx_RxEventCallback+0x4c>)
 8001a22:	480b      	ldr	r0, [pc, #44]	@ (8001a50 <HAL_UARTEx_RxEventCallback+0x50>)
 8001a24:	f005 fe0e 	bl	8007644 <memcpy>
			processing_buffer[Size] = '\0';
 8001a28:	887b      	ldrh	r3, [r7, #2]
 8001a2a:	4a09      	ldr	r2, [pc, #36]	@ (8001a50 <HAL_UARTEx_RxEventCallback+0x50>)
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	54d1      	strb	r1, [r2, r3]

		}
		rx_flag = 1;
 8001a30:	4b08      	ldr	r3, [pc, #32]	@ (8001a54 <HAL_UARTEx_RxEventCallback+0x54>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	701a      	strb	r2, [r3, #0]
	}

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1 , (uint8_t *)rx_buffer , MAX_RECEIVE_SIZE);
 8001a36:	22c8      	movs	r2, #200	@ 0xc8
 8001a38:	4904      	ldr	r1, [pc, #16]	@ (8001a4c <HAL_UARTEx_RxEventCallback+0x4c>)
 8001a3a:	4807      	ldr	r0, [pc, #28]	@ (8001a58 <HAL_UARTEx_RxEventCallback+0x58>)
 8001a3c:	f004 f825 	bl	8005a8a <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40013800 	.word	0x40013800
 8001a4c:	20000298 	.word	0x20000298
 8001a50:	2000037c 	.word	0x2000037c
 8001a54:	20000360 	.word	0x20000360
 8001a58:	200004d8 	.word	0x200004d8

08001a5c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == KEY0_Pin)
 8001a66:	88fb      	ldrh	r3, [r7, #6]
 8001a68:	2b10      	cmp	r3, #16
 8001a6a:	d103      	bne.n	8001a74 <HAL_GPIO_EXTI_Callback+0x18>
	{
		key0_pressed = 1;
 8001a6c:	4b07      	ldr	r3, [pc, #28]	@ (8001a8c <HAL_GPIO_EXTI_Callback+0x30>)
 8001a6e:	2201      	movs	r2, #1
 8001a70:	701a      	strb	r2, [r3, #0]

	else if(GPIO_Pin == KEY1_Pin)
	{
		key1_pressed = 1;
	}
}
 8001a72:	e005      	b.n	8001a80 <HAL_GPIO_EXTI_Callback+0x24>
	else if(GPIO_Pin == KEY1_Pin)
 8001a74:	88fb      	ldrh	r3, [r7, #6]
 8001a76:	2b08      	cmp	r3, #8
 8001a78:	d102      	bne.n	8001a80 <HAL_GPIO_EXTI_Callback+0x24>
		key1_pressed = 1;
 8001a7a:	4b05      	ldr	r3, [pc, #20]	@ (8001a90 <HAL_GPIO_EXTI_Callback+0x34>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	701a      	strb	r2, [r3, #0]
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	20000379 	.word	0x20000379
 8001a90:	2000037a 	.word	0x2000037a

08001a94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a98:	b672      	cpsid	i
}
 8001a9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a9c:	bf00      	nop
 8001a9e:	e7fd      	b.n	8001a9c <Error_Handler+0x8>

08001aa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001aa6:	4b15      	ldr	r3, [pc, #84]	@ (8001afc <HAL_MspInit+0x5c>)
 8001aa8:	699b      	ldr	r3, [r3, #24]
 8001aaa:	4a14      	ldr	r2, [pc, #80]	@ (8001afc <HAL_MspInit+0x5c>)
 8001aac:	f043 0301 	orr.w	r3, r3, #1
 8001ab0:	6193      	str	r3, [r2, #24]
 8001ab2:	4b12      	ldr	r3, [pc, #72]	@ (8001afc <HAL_MspInit+0x5c>)
 8001ab4:	699b      	ldr	r3, [r3, #24]
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	60bb      	str	r3, [r7, #8]
 8001abc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001abe:	4b0f      	ldr	r3, [pc, #60]	@ (8001afc <HAL_MspInit+0x5c>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	4a0e      	ldr	r2, [pc, #56]	@ (8001afc <HAL_MspInit+0x5c>)
 8001ac4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ac8:	61d3      	str	r3, [r2, #28]
 8001aca:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <HAL_MspInit+0x5c>)
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ad2:	607b      	str	r3, [r7, #4]
 8001ad4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b00 <HAL_MspInit+0x60>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	60fb      	str	r3, [r7, #12]
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	4a04      	ldr	r2, [pc, #16]	@ (8001b00 <HAL_MspInit+0x60>)
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001af2:	bf00      	nop
 8001af4:	3714      	adds	r7, #20
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr
 8001afc:	40021000 	.word	0x40021000
 8001b00:	40010000 	.word	0x40010000

08001b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <NMI_Handler+0x4>

08001b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <HardFault_Handler+0x4>

08001b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <MemManage_Handler+0x4>

08001b1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <BusFault_Handler+0x4>

08001b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <UsageFault_Handler+0x4>

08001b2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr

08001b44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr

08001b50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b54:	f000 fb6a 	bl	800222c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b58:	bf00      	nop
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 8001b60:	2008      	movs	r0, #8
 8001b62:	f002 f873 	bl	8003c4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY0_Pin);
 8001b6e:	2010      	movs	r0, #16
 8001b70:	f002 f86c 	bl	8003c4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001b74:	bf00      	nop
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b7c:	4802      	ldr	r0, [pc, #8]	@ (8001b88 <DMA1_Channel1_IRQHandler+0x10>)
 8001b7e:	f001 fc35 	bl	80033ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20000224 	.word	0x20000224

08001b8c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001b90:	4802      	ldr	r0, [pc, #8]	@ (8001b9c <DMA1_Channel4_IRQHandler+0x10>)
 8001b92:	f001 fc2b 	bl	80033ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000520 	.word	0x20000520

08001ba0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001ba4:	4802      	ldr	r0, [pc, #8]	@ (8001bb0 <DMA1_Channel5_IRQHandler+0x10>)
 8001ba6:	f001 fc21 	bl	80033ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000564 	.word	0x20000564

08001bb4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001bb8:	4802      	ldr	r0, [pc, #8]	@ (8001bc4 <ADC1_2_IRQHandler+0x10>)
 8001bba:	f000 fd3f 	bl	800263c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	200001f4 	.word	0x200001f4

08001bc8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001bcc:	4802      	ldr	r0, [pc, #8]	@ (8001bd8 <USART1_IRQHandler+0x10>)
 8001bce:	f003 ffb5 	bl	8005b3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	200004d8 	.word	0x200004d8

08001bdc <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001be0:	4802      	ldr	r0, [pc, #8]	@ (8001bec <TIM6_IRQHandler+0x10>)
 8001be2:	f003 f86f 	bl	8004cc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000490 	.word	0x20000490

08001bf0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  return 1;
 8001bf4:	2301      	movs	r3, #1
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bc80      	pop	{r7}
 8001bfc:	4770      	bx	lr

08001bfe <_kill>:

int _kill(int pid, int sig)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b082      	sub	sp, #8
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
 8001c06:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c08:	f005 fccc 	bl	80075a4 <__errno>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2216      	movs	r2, #22
 8001c10:	601a      	str	r2, [r3, #0]
  return -1;
 8001c12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <_exit>:

void _exit (int status)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b082      	sub	sp, #8
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c26:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f7ff ffe7 	bl	8001bfe <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c30:	bf00      	nop
 8001c32:	e7fd      	b.n	8001c30 <_exit+0x12>

08001c34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c40:	2300      	movs	r3, #0
 8001c42:	617b      	str	r3, [r7, #20]
 8001c44:	e00a      	b.n	8001c5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c46:	f3af 8000 	nop.w
 8001c4a:	4601      	mov	r1, r0
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	1c5a      	adds	r2, r3, #1
 8001c50:	60ba      	str	r2, [r7, #8]
 8001c52:	b2ca      	uxtb	r2, r1
 8001c54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	dbf0      	blt.n	8001c46 <_read+0x12>
  }

  return len;
 8001c64:	687b      	ldr	r3, [r7, #4]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <_close>:
  }
  return len;
}

int _close(int file)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr

08001c84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c94:	605a      	str	r2, [r3, #4]
  return 0;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bc80      	pop	{r7}
 8001ca0:	4770      	bx	lr

08001ca2 <_isatty>:

int _isatty(int file)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001caa:	2301      	movs	r3, #1
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bc80      	pop	{r7}
 8001cb4:	4770      	bx	lr

08001cb6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b085      	sub	sp, #20
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	60f8      	str	r0, [r7, #12]
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3714      	adds	r7, #20
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bc80      	pop	{r7}
 8001ccc:	4770      	bx	lr
	...

08001cd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cd8:	4a14      	ldr	r2, [pc, #80]	@ (8001d2c <_sbrk+0x5c>)
 8001cda:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <_sbrk+0x60>)
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce4:	4b13      	ldr	r3, [pc, #76]	@ (8001d34 <_sbrk+0x64>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d102      	bne.n	8001cf2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cec:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <_sbrk+0x64>)
 8001cee:	4a12      	ldr	r2, [pc, #72]	@ (8001d38 <_sbrk+0x68>)
 8001cf0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cf2:	4b10      	ldr	r3, [pc, #64]	@ (8001d34 <_sbrk+0x64>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d207      	bcs.n	8001d10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d00:	f005 fc50 	bl	80075a4 <__errno>
 8001d04:	4603      	mov	r3, r0
 8001d06:	220c      	movs	r2, #12
 8001d08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d0e:	e009      	b.n	8001d24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d10:	4b08      	ldr	r3, [pc, #32]	@ (8001d34 <_sbrk+0x64>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d16:	4b07      	ldr	r3, [pc, #28]	@ (8001d34 <_sbrk+0x64>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	4a05      	ldr	r2, [pc, #20]	@ (8001d34 <_sbrk+0x64>)
 8001d20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d22:	68fb      	ldr	r3, [r7, #12]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3718      	adds	r7, #24
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20010000 	.word	0x20010000
 8001d30:	00000400 	.word	0x00000400
 8001d34:	20000444 	.word	0x20000444
 8001d38:	200006f8 	.word	0x200006f8

08001d3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d40:	bf00      	nop
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr

08001d48 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08e      	sub	sp, #56	@ 0x38
 8001d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d5c:	f107 0320 	add.w	r3, r7, #32
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d66:	1d3b      	adds	r3, r7, #4
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
 8001d74:	615a      	str	r2, [r3, #20]
 8001d76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d78:	4b2d      	ldr	r3, [pc, #180]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001d7a:	4a2e      	ldr	r2, [pc, #184]	@ (8001e34 <MX_TIM3_Init+0xec>)
 8001d7c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001d7e:	4b2c      	ldr	r3, [pc, #176]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001d80:	2247      	movs	r2, #71	@ 0x47
 8001d82:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d84:	4b2a      	ldr	r3, [pc, #168]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001d8a:	4b29      	ldr	r3, [pc, #164]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001d8c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d90:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d92:	4b27      	ldr	r3, [pc, #156]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d98:	4b25      	ldr	r3, [pc, #148]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d9e:	4824      	ldr	r0, [pc, #144]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001da0:	f002 fd5e 	bl	8004860 <HAL_TIM_Base_Init>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001daa:	f7ff fe73 	bl	8001a94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001db2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001db4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001db8:	4619      	mov	r1, r3
 8001dba:	481d      	ldr	r0, [pc, #116]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001dbc:	f003 f934 	bl	8005028 <HAL_TIM_ConfigClockSource>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001dc6:	f7ff fe65 	bl	8001a94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001dca:	4819      	ldr	r0, [pc, #100]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001dcc:	f002 fdf8 	bl	80049c0 <HAL_TIM_PWM_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001dd6:	f7ff fe5d 	bl	8001a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dde:	2300      	movs	r3, #0
 8001de0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001de2:	f107 0320 	add.w	r3, r7, #32
 8001de6:	4619      	mov	r1, r3
 8001de8:	4811      	ldr	r0, [pc, #68]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001dea:	f003 fcf5 	bl	80057d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001df4:	f7ff fe4e 	bl	8001a94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001df8:	2360      	movs	r3, #96	@ 0x60
 8001dfa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 499;
 8001dfc:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8001e00:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e0a:	1d3b      	adds	r3, r7, #4
 8001e0c:	2204      	movs	r2, #4
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4807      	ldr	r0, [pc, #28]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001e12:	f003 f847 	bl	8004ea4 <HAL_TIM_PWM_ConfigChannel>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001e1c:	f7ff fe3a 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e20:	4803      	ldr	r0, [pc, #12]	@ (8001e30 <MX_TIM3_Init+0xe8>)
 8001e22:	f000 f879 	bl	8001f18 <HAL_TIM_MspPostInit>

}
 8001e26:	bf00      	nop
 8001e28:	3738      	adds	r7, #56	@ 0x38
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000448 	.word	0x20000448
 8001e34:	40000400 	.word	0x40000400

08001e38 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e3e:	463b      	mov	r3, r7
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001e46:	4b15      	ldr	r3, [pc, #84]	@ (8001e9c <MX_TIM6_Init+0x64>)
 8001e48:	4a15      	ldr	r2, [pc, #84]	@ (8001ea0 <MX_TIM6_Init+0x68>)
 8001e4a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7199;
 8001e4c:	4b13      	ldr	r3, [pc, #76]	@ (8001e9c <MX_TIM6_Init+0x64>)
 8001e4e:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001e52:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e54:	4b11      	ldr	r3, [pc, #68]	@ (8001e9c <MX_TIM6_Init+0x64>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8001e5a:	4b10      	ldr	r3, [pc, #64]	@ (8001e9c <MX_TIM6_Init+0x64>)
 8001e5c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001e60:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e62:	4b0e      	ldr	r3, [pc, #56]	@ (8001e9c <MX_TIM6_Init+0x64>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e68:	480c      	ldr	r0, [pc, #48]	@ (8001e9c <MX_TIM6_Init+0x64>)
 8001e6a:	f002 fcf9 	bl	8004860 <HAL_TIM_Base_Init>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001e74:	f7ff fe0e 	bl	8001a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e80:	463b      	mov	r3, r7
 8001e82:	4619      	mov	r1, r3
 8001e84:	4805      	ldr	r0, [pc, #20]	@ (8001e9c <MX_TIM6_Init+0x64>)
 8001e86:	f003 fca7 	bl	80057d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001e90:	f7ff fe00 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e94:	bf00      	nop
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20000490 	.word	0x20000490
 8001ea0:	40001000 	.word	0x40001000

08001ea4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a16      	ldr	r2, [pc, #88]	@ (8001f0c <HAL_TIM_Base_MspInit+0x68>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d10c      	bne.n	8001ed0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001eb6:	4b16      	ldr	r3, [pc, #88]	@ (8001f10 <HAL_TIM_Base_MspInit+0x6c>)
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	4a15      	ldr	r2, [pc, #84]	@ (8001f10 <HAL_TIM_Base_MspInit+0x6c>)
 8001ebc:	f043 0302 	orr.w	r3, r3, #2
 8001ec0:	61d3      	str	r3, [r2, #28]
 8001ec2:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <HAL_TIM_Base_MspInit+0x6c>)
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001ece:	e018      	b.n	8001f02 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM6)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a0f      	ldr	r2, [pc, #60]	@ (8001f14 <HAL_TIM_Base_MspInit+0x70>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d113      	bne.n	8001f02 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001eda:	4b0d      	ldr	r3, [pc, #52]	@ (8001f10 <HAL_TIM_Base_MspInit+0x6c>)
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	4a0c      	ldr	r2, [pc, #48]	@ (8001f10 <HAL_TIM_Base_MspInit+0x6c>)
 8001ee0:	f043 0310 	orr.w	r3, r3, #16
 8001ee4:	61d3      	str	r3, [r2, #28]
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f10 <HAL_TIM_Base_MspInit+0x6c>)
 8001ee8:	69db      	ldr	r3, [r3, #28]
 8001eea:	f003 0310 	and.w	r3, r3, #16
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 3, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2103      	movs	r1, #3
 8001ef6:	2036      	movs	r0, #54	@ 0x36
 8001ef8:	f001 f823 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001efc:	2036      	movs	r0, #54	@ 0x36
 8001efe:	f001 f83c 	bl	8002f7a <HAL_NVIC_EnableIRQ>
}
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40000400 	.word	0x40000400
 8001f10:	40021000 	.word	0x40021000
 8001f14:	40001000 	.word	0x40001000

08001f18 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b088      	sub	sp, #32
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f20:	f107 030c 	add.w	r3, r7, #12
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
 8001f2c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a18      	ldr	r2, [pc, #96]	@ (8001f94 <HAL_TIM_MspPostInit+0x7c>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d129      	bne.n	8001f8c <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f38:	4b17      	ldr	r3, [pc, #92]	@ (8001f98 <HAL_TIM_MspPostInit+0x80>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	4a16      	ldr	r2, [pc, #88]	@ (8001f98 <HAL_TIM_MspPostInit+0x80>)
 8001f3e:	f043 0308 	orr.w	r3, r3, #8
 8001f42:	6193      	str	r3, [r2, #24]
 8001f44:	4b14      	ldr	r3, [pc, #80]	@ (8001f98 <HAL_TIM_MspPostInit+0x80>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	f003 0308 	and.w	r3, r3, #8
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001f50:	2320      	movs	r3, #32
 8001f52:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f54:	2302      	movs	r3, #2
 8001f56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f5c:	f107 030c 	add.w	r3, r7, #12
 8001f60:	4619      	mov	r1, r3
 8001f62:	480e      	ldr	r0, [pc, #56]	@ (8001f9c <HAL_TIM_MspPostInit+0x84>)
 8001f64:	f001 fcac 	bl	80038c0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001f68:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa0 <HAL_TIM_MspPostInit+0x88>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	61fb      	str	r3, [r7, #28]
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001f74:	61fb      	str	r3, [r7, #28]
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001f7c:	61fb      	str	r3, [r7, #28]
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f84:	61fb      	str	r3, [r7, #28]
 8001f86:	4a06      	ldr	r2, [pc, #24]	@ (8001fa0 <HAL_TIM_MspPostInit+0x88>)
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001f8c:	bf00      	nop
 8001f8e:	3720      	adds	r7, #32
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40000400 	.word	0x40000400
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	40010c00 	.word	0x40010c00
 8001fa0:	40010000 	.word	0x40010000

08001fa4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fa8:	4b11      	ldr	r3, [pc, #68]	@ (8001ff0 <MX_USART1_UART_Init+0x4c>)
 8001faa:	4a12      	ldr	r2, [pc, #72]	@ (8001ff4 <MX_USART1_UART_Init+0x50>)
 8001fac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fae:	4b10      	ldr	r3, [pc, #64]	@ (8001ff0 <MX_USART1_UART_Init+0x4c>)
 8001fb0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff0 <MX_USART1_UART_Init+0x4c>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff0 <MX_USART1_UART_Init+0x4c>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff0 <MX_USART1_UART_Init+0x4c>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fc8:	4b09      	ldr	r3, [pc, #36]	@ (8001ff0 <MX_USART1_UART_Init+0x4c>)
 8001fca:	220c      	movs	r2, #12
 8001fcc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fce:	4b08      	ldr	r3, [pc, #32]	@ (8001ff0 <MX_USART1_UART_Init+0x4c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fd4:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <MX_USART1_UART_Init+0x4c>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fda:	4805      	ldr	r0, [pc, #20]	@ (8001ff0 <MX_USART1_UART_Init+0x4c>)
 8001fdc:	f003 fc7a 	bl	80058d4 <HAL_UART_Init>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001fe6:	f7ff fd55 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	200004d8 	.word	0x200004d8
 8001ff4:	40013800 	.word	0x40013800

08001ff8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b088      	sub	sp, #32
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002000:	f107 0310 	add.w	r3, r7, #16
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a49      	ldr	r2, [pc, #292]	@ (8002138 <HAL_UART_MspInit+0x140>)
 8002014:	4293      	cmp	r3, r2
 8002016:	f040 808b 	bne.w	8002130 <HAL_UART_MspInit+0x138>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800201a:	4b48      	ldr	r3, [pc, #288]	@ (800213c <HAL_UART_MspInit+0x144>)
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	4a47      	ldr	r2, [pc, #284]	@ (800213c <HAL_UART_MspInit+0x144>)
 8002020:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002024:	6193      	str	r3, [r2, #24]
 8002026:	4b45      	ldr	r3, [pc, #276]	@ (800213c <HAL_UART_MspInit+0x144>)
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800202e:	60fb      	str	r3, [r7, #12]
 8002030:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002032:	4b42      	ldr	r3, [pc, #264]	@ (800213c <HAL_UART_MspInit+0x144>)
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	4a41      	ldr	r2, [pc, #260]	@ (800213c <HAL_UART_MspInit+0x144>)
 8002038:	f043 0304 	orr.w	r3, r3, #4
 800203c:	6193      	str	r3, [r2, #24]
 800203e:	4b3f      	ldr	r3, [pc, #252]	@ (800213c <HAL_UART_MspInit+0x144>)
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	f003 0304 	and.w	r3, r3, #4
 8002046:	60bb      	str	r3, [r7, #8]
 8002048:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800204a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800204e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002050:	2302      	movs	r3, #2
 8002052:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002054:	2303      	movs	r3, #3
 8002056:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002058:	f107 0310 	add.w	r3, r7, #16
 800205c:	4619      	mov	r1, r3
 800205e:	4838      	ldr	r0, [pc, #224]	@ (8002140 <HAL_UART_MspInit+0x148>)
 8002060:	f001 fc2e 	bl	80038c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002064:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002068:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800206a:	2300      	movs	r3, #0
 800206c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206e:	2300      	movs	r3, #0
 8002070:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002072:	f107 0310 	add.w	r3, r7, #16
 8002076:	4619      	mov	r1, r3
 8002078:	4831      	ldr	r0, [pc, #196]	@ (8002140 <HAL_UART_MspInit+0x148>)
 800207a:	f001 fc21 	bl	80038c0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800207e:	4b31      	ldr	r3, [pc, #196]	@ (8002144 <HAL_UART_MspInit+0x14c>)
 8002080:	4a31      	ldr	r2, [pc, #196]	@ (8002148 <HAL_UART_MspInit+0x150>)
 8002082:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002084:	4b2f      	ldr	r3, [pc, #188]	@ (8002144 <HAL_UART_MspInit+0x14c>)
 8002086:	2210      	movs	r2, #16
 8002088:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800208a:	4b2e      	ldr	r3, [pc, #184]	@ (8002144 <HAL_UART_MspInit+0x14c>)
 800208c:	2200      	movs	r2, #0
 800208e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002090:	4b2c      	ldr	r3, [pc, #176]	@ (8002144 <HAL_UART_MspInit+0x14c>)
 8002092:	2280      	movs	r2, #128	@ 0x80
 8002094:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002096:	4b2b      	ldr	r3, [pc, #172]	@ (8002144 <HAL_UART_MspInit+0x14c>)
 8002098:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800209c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800209e:	4b29      	ldr	r3, [pc, #164]	@ (8002144 <HAL_UART_MspInit+0x14c>)
 80020a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020a4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80020a6:	4b27      	ldr	r3, [pc, #156]	@ (8002144 <HAL_UART_MspInit+0x14c>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80020ac:	4b25      	ldr	r3, [pc, #148]	@ (8002144 <HAL_UART_MspInit+0x14c>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80020b2:	4824      	ldr	r0, [pc, #144]	@ (8002144 <HAL_UART_MspInit+0x14c>)
 80020b4:	f000 ff80 	bl	8002fb8 <HAL_DMA_Init>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80020be:	f7ff fce9 	bl	8001a94 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a1f      	ldr	r2, [pc, #124]	@ (8002144 <HAL_UART_MspInit+0x14c>)
 80020c6:	639a      	str	r2, [r3, #56]	@ 0x38
 80020c8:	4a1e      	ldr	r2, [pc, #120]	@ (8002144 <HAL_UART_MspInit+0x14c>)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80020ce:	4b1f      	ldr	r3, [pc, #124]	@ (800214c <HAL_UART_MspInit+0x154>)
 80020d0:	4a1f      	ldr	r2, [pc, #124]	@ (8002150 <HAL_UART_MspInit+0x158>)
 80020d2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020d4:	4b1d      	ldr	r3, [pc, #116]	@ (800214c <HAL_UART_MspInit+0x154>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020da:	4b1c      	ldr	r3, [pc, #112]	@ (800214c <HAL_UART_MspInit+0x154>)
 80020dc:	2200      	movs	r2, #0
 80020de:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020e0:	4b1a      	ldr	r3, [pc, #104]	@ (800214c <HAL_UART_MspInit+0x154>)
 80020e2:	2280      	movs	r2, #128	@ 0x80
 80020e4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80020e6:	4b19      	ldr	r3, [pc, #100]	@ (800214c <HAL_UART_MspInit+0x154>)
 80020e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020ec:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80020ee:	4b17      	ldr	r3, [pc, #92]	@ (800214c <HAL_UART_MspInit+0x154>)
 80020f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020f4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80020f6:	4b15      	ldr	r3, [pc, #84]	@ (800214c <HAL_UART_MspInit+0x154>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80020fc:	4b13      	ldr	r3, [pc, #76]	@ (800214c <HAL_UART_MspInit+0x154>)
 80020fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002102:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002104:	4811      	ldr	r0, [pc, #68]	@ (800214c <HAL_UART_MspInit+0x154>)
 8002106:	f000 ff57 	bl	8002fb8 <HAL_DMA_Init>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <HAL_UART_MspInit+0x11c>
    {
      Error_Handler();
 8002110:	f7ff fcc0 	bl	8001a94 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a0d      	ldr	r2, [pc, #52]	@ (800214c <HAL_UART_MspInit+0x154>)
 8002118:	63da      	str	r2, [r3, #60]	@ 0x3c
 800211a:	4a0c      	ldr	r2, [pc, #48]	@ (800214c <HAL_UART_MspInit+0x154>)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8002120:	2200      	movs	r2, #0
 8002122:	2102      	movs	r1, #2
 8002124:	2025      	movs	r0, #37	@ 0x25
 8002126:	f000 ff0c 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800212a:	2025      	movs	r0, #37	@ 0x25
 800212c:	f000 ff25 	bl	8002f7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002130:	bf00      	nop
 8002132:	3720      	adds	r7, #32
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40013800 	.word	0x40013800
 800213c:	40021000 	.word	0x40021000
 8002140:	40010800 	.word	0x40010800
 8002144:	20000520 	.word	0x20000520
 8002148:	40020044 	.word	0x40020044
 800214c:	20000564 	.word	0x20000564
 8002150:	40020058 	.word	0x40020058

08002154 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002154:	f7ff fdf2 	bl	8001d3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002158:	480b      	ldr	r0, [pc, #44]	@ (8002188 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800215a:	490c      	ldr	r1, [pc, #48]	@ (800218c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800215c:	4a0c      	ldr	r2, [pc, #48]	@ (8002190 <LoopFillZerobss+0x16>)
  movs r3, #0
 800215e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002160:	e002      	b.n	8002168 <LoopCopyDataInit>

08002162 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002162:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002164:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002166:	3304      	adds	r3, #4

08002168 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002168:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800216a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800216c:	d3f9      	bcc.n	8002162 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800216e:	4a09      	ldr	r2, [pc, #36]	@ (8002194 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002170:	4c09      	ldr	r4, [pc, #36]	@ (8002198 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002172:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002174:	e001      	b.n	800217a <LoopFillZerobss>

08002176 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002176:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002178:	3204      	adds	r2, #4

0800217a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800217a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800217c:	d3fb      	bcc.n	8002176 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800217e:	f005 fa17 	bl	80075b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002182:	f7ff f981 	bl	8001488 <main>
  bx lr
 8002186:	4770      	bx	lr
  ldr r0, =_sdata
 8002188:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800218c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002190:	0800a154 	.word	0x0800a154
  ldr r2, =_sbss
 8002194:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002198:	200006f8 	.word	0x200006f8

0800219c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800219c:	e7fe      	b.n	800219c <ADC3_IRQHandler>
	...

080021a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021a4:	4b08      	ldr	r3, [pc, #32]	@ (80021c8 <HAL_Init+0x28>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a07      	ldr	r2, [pc, #28]	@ (80021c8 <HAL_Init+0x28>)
 80021aa:	f043 0310 	orr.w	r3, r3, #16
 80021ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021b0:	2003      	movs	r0, #3
 80021b2:	f000 febb 	bl	8002f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021b6:	200f      	movs	r0, #15
 80021b8:	f000 f808 	bl	80021cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021bc:	f7ff fc70 	bl	8001aa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40022000 	.word	0x40022000

080021cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021d4:	4b12      	ldr	r3, [pc, #72]	@ (8002220 <HAL_InitTick+0x54>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4b12      	ldr	r3, [pc, #72]	@ (8002224 <HAL_InitTick+0x58>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	4619      	mov	r1, r3
 80021de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 fed7 	bl	8002f9e <HAL_SYSTICK_Config>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e00e      	b.n	8002218 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2b0f      	cmp	r3, #15
 80021fe:	d80a      	bhi.n	8002216 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002200:	2200      	movs	r2, #0
 8002202:	6879      	ldr	r1, [r7, #4]
 8002204:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002208:	f000 fe9b 	bl	8002f42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800220c:	4a06      	ldr	r2, [pc, #24]	@ (8002228 <HAL_InitTick+0x5c>)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002212:	2300      	movs	r3, #0
 8002214:	e000      	b.n	8002218 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
}
 8002218:	4618      	mov	r0, r3
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	20000004 	.word	0x20000004
 8002224:	2000000c 	.word	0x2000000c
 8002228:	20000008 	.word	0x20000008

0800222c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002230:	4b05      	ldr	r3, [pc, #20]	@ (8002248 <HAL_IncTick+0x1c>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	461a      	mov	r2, r3
 8002236:	4b05      	ldr	r3, [pc, #20]	@ (800224c <HAL_IncTick+0x20>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4413      	add	r3, r2
 800223c:	4a03      	ldr	r2, [pc, #12]	@ (800224c <HAL_IncTick+0x20>)
 800223e:	6013      	str	r3, [r2, #0]
}
 8002240:	bf00      	nop
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr
 8002248:	2000000c 	.word	0x2000000c
 800224c:	200005a8 	.word	0x200005a8

08002250 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  return uwTick;
 8002254:	4b02      	ldr	r3, [pc, #8]	@ (8002260 <HAL_GetTick+0x10>)
 8002256:	681b      	ldr	r3, [r3, #0]
}
 8002258:	4618      	mov	r0, r3
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr
 8002260:	200005a8 	.word	0x200005a8

08002264 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800226c:	f7ff fff0 	bl	8002250 <HAL_GetTick>
 8002270:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800227c:	d005      	beq.n	800228a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800227e:	4b0a      	ldr	r3, [pc, #40]	@ (80022a8 <HAL_Delay+0x44>)
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	461a      	mov	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	4413      	add	r3, r2
 8002288:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800228a:	bf00      	nop
 800228c:	f7ff ffe0 	bl	8002250 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	429a      	cmp	r2, r3
 800229a:	d8f7      	bhi.n	800228c <HAL_Delay+0x28>
  {
  }
}
 800229c:	bf00      	nop
 800229e:	bf00      	nop
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	2000000c 	.word	0x2000000c

080022ac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b4:	2300      	movs	r3, #0
 80022b6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80022b8:	2300      	movs	r3, #0
 80022ba:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80022bc:	2300      	movs	r3, #0
 80022be:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e0ce      	b.n	800246c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d109      	bne.n	80022f0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f7fe ff80 	bl	80011f0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f000 fbd9 	bl	8002aa8 <ADC_ConversionStop_Disable>
 80022f6:	4603      	mov	r3, r0
 80022f8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022fe:	f003 0310 	and.w	r3, r3, #16
 8002302:	2b00      	cmp	r3, #0
 8002304:	f040 80a9 	bne.w	800245a <HAL_ADC_Init+0x1ae>
 8002308:	7dfb      	ldrb	r3, [r7, #23]
 800230a:	2b00      	cmp	r3, #0
 800230c:	f040 80a5 	bne.w	800245a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002314:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002318:	f023 0302 	bic.w	r3, r3, #2
 800231c:	f043 0202 	orr.w	r2, r3, #2
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4951      	ldr	r1, [pc, #324]	@ (8002474 <HAL_ADC_Init+0x1c8>)
 800232e:	428b      	cmp	r3, r1
 8002330:	d10a      	bne.n	8002348 <HAL_ADC_Init+0x9c>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800233a:	d002      	beq.n	8002342 <HAL_ADC_Init+0x96>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69db      	ldr	r3, [r3, #28]
 8002340:	e004      	b.n	800234c <HAL_ADC_Init+0xa0>
 8002342:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002346:	e001      	b.n	800234c <HAL_ADC_Init+0xa0>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800234c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	7b1b      	ldrb	r3, [r3, #12]
 8002352:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002354:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002356:	68ba      	ldr	r2, [r7, #8]
 8002358:	4313      	orrs	r3, r2
 800235a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002364:	d003      	beq.n	800236e <HAL_ADC_Init+0xc2>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d102      	bne.n	8002374 <HAL_ADC_Init+0xc8>
 800236e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002372:	e000      	b.n	8002376 <HAL_ADC_Init+0xca>
 8002374:	2300      	movs	r3, #0
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	4313      	orrs	r3, r2
 800237a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	7d1b      	ldrb	r3, [r3, #20]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d119      	bne.n	80023b8 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	7b1b      	ldrb	r3, [r3, #12]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d109      	bne.n	80023a0 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	3b01      	subs	r3, #1
 8002392:	035a      	lsls	r2, r3, #13
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800239c:	613b      	str	r3, [r7, #16]
 800239e:	e00b      	b.n	80023b8 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a4:	f043 0220 	orr.w	r2, r3, #32
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b0:	f043 0201 	orr.w	r2, r3, #1
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689a      	ldr	r2, [r3, #8]
 80023d2:	4b29      	ldr	r3, [pc, #164]	@ (8002478 <HAL_ADC_Init+0x1cc>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	6812      	ldr	r2, [r2, #0]
 80023da:	68b9      	ldr	r1, [r7, #8]
 80023dc:	430b      	orrs	r3, r1
 80023de:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023e8:	d003      	beq.n	80023f2 <HAL_ADC_Init+0x146>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d104      	bne.n	80023fc <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	051b      	lsls	r3, r3, #20
 80023fa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002402:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	430a      	orrs	r2, r1
 800240e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689a      	ldr	r2, [r3, #8]
 8002416:	4b19      	ldr	r3, [pc, #100]	@ (800247c <HAL_ADC_Init+0x1d0>)
 8002418:	4013      	ands	r3, r2
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	429a      	cmp	r2, r3
 800241e:	d10b      	bne.n	8002438 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242a:	f023 0303 	bic.w	r3, r3, #3
 800242e:	f043 0201 	orr.w	r2, r3, #1
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002436:	e018      	b.n	800246a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243c:	f023 0312 	bic.w	r3, r3, #18
 8002440:	f043 0210 	orr.w	r2, r3, #16
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800244c:	f043 0201 	orr.w	r2, r3, #1
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002458:	e007      	b.n	800246a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800245e:	f043 0210 	orr.w	r2, r3, #16
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800246a:	7dfb      	ldrb	r3, [r7, #23]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3718      	adds	r7, #24
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40013c00 	.word	0x40013c00
 8002478:	ffe1f7fd 	.word	0xffe1f7fd
 800247c:	ff1f0efe 	.word	0xff1f0efe

08002480 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800248c:	2300      	movs	r3, #0
 800248e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a64      	ldr	r2, [pc, #400]	@ (8002628 <HAL_ADC_Start_DMA+0x1a8>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d004      	beq.n	80024a4 <HAL_ADC_Start_DMA+0x24>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a63      	ldr	r2, [pc, #396]	@ (800262c <HAL_ADC_Start_DMA+0x1ac>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d106      	bne.n	80024b2 <HAL_ADC_Start_DMA+0x32>
 80024a4:	4b60      	ldr	r3, [pc, #384]	@ (8002628 <HAL_ADC_Start_DMA+0x1a8>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f040 80b3 	bne.w	8002618 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d101      	bne.n	80024c0 <HAL_ADC_Start_DMA+0x40>
 80024bc:	2302      	movs	r3, #2
 80024be:	e0ae      	b.n	800261e <HAL_ADC_Start_DMA+0x19e>
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f000 fa93 	bl	80029f4 <ADC_Enable>
 80024ce:	4603      	mov	r3, r0
 80024d0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80024d2:	7dfb      	ldrb	r3, [r7, #23]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f040 809a 	bne.w	800260e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024de:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80024e2:	f023 0301 	bic.w	r3, r3, #1
 80024e6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a4e      	ldr	r2, [pc, #312]	@ (800262c <HAL_ADC_Start_DMA+0x1ac>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d105      	bne.n	8002504 <HAL_ADC_Start_DMA+0x84>
 80024f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002628 <HAL_ADC_Start_DMA+0x1a8>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d115      	bne.n	8002530 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002508:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800251a:	2b00      	cmp	r3, #0
 800251c:	d026      	beq.n	800256c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002522:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002526:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800252e:	e01d      	b.n	800256c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002534:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a39      	ldr	r2, [pc, #228]	@ (8002628 <HAL_ADC_Start_DMA+0x1a8>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d004      	beq.n	8002550 <HAL_ADC_Start_DMA+0xd0>
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a38      	ldr	r2, [pc, #224]	@ (800262c <HAL_ADC_Start_DMA+0x1ac>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d10d      	bne.n	800256c <HAL_ADC_Start_DMA+0xec>
 8002550:	4b35      	ldr	r3, [pc, #212]	@ (8002628 <HAL_ADC_Start_DMA+0x1a8>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002558:	2b00      	cmp	r3, #0
 800255a:	d007      	beq.n	800256c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002560:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002564:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002570:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d006      	beq.n	8002586 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800257c:	f023 0206 	bic.w	r2, r3, #6
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002584:	e002      	b.n	800258c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6a1b      	ldr	r3, [r3, #32]
 8002598:	4a25      	ldr	r2, [pc, #148]	@ (8002630 <HAL_ADC_Start_DMA+0x1b0>)
 800259a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	4a24      	ldr	r2, [pc, #144]	@ (8002634 <HAL_ADC_Start_DMA+0x1b4>)
 80025a2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	4a23      	ldr	r2, [pc, #140]	@ (8002638 <HAL_ADC_Start_DMA+0x1b8>)
 80025aa:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f06f 0202 	mvn.w	r2, #2
 80025b4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025c4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6a18      	ldr	r0, [r3, #32]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	334c      	adds	r3, #76	@ 0x4c
 80025d0:	4619      	mov	r1, r3
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f000 fd65 	bl	80030a4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80025e4:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80025e8:	d108      	bne.n	80025fc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80025f8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80025fa:	e00f      	b.n	800261c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800260a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800260c:	e006      	b.n	800261c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002616:	e001      	b.n	800261c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800261c:	7dfb      	ldrb	r3, [r7, #23]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	40012400 	.word	0x40012400
 800262c:	40012800 	.word	0x40012800
 8002630:	08002b2b 	.word	0x08002b2b
 8002634:	08002ba7 	.word	0x08002ba7
 8002638:	08002bc3 	.word	0x08002bc3

0800263c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	f003 0320 	and.w	r3, r3, #32
 800265a:	2b00      	cmp	r3, #0
 800265c:	d03e      	beq.n	80026dc <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d039      	beq.n	80026dc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266c:	f003 0310 	and.w	r3, r3, #16
 8002670:	2b00      	cmp	r3, #0
 8002672:	d105      	bne.n	8002680 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002678:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800268a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800268e:	d11d      	bne.n	80026cc <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002694:	2b00      	cmp	r3, #0
 8002696:	d119      	bne.n	80026cc <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f022 0220 	bic.w	r2, r2, #32
 80026a6:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d105      	bne.n	80026cc <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c4:	f043 0201 	orr.w	r2, r3, #1
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f874 	bl	80027ba <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f06f 0212 	mvn.w	r2, #18
 80026da:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d04d      	beq.n	8002782 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d048      	beq.n	8002782 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f4:	f003 0310 	and.w	r3, r3, #16
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d105      	bne.n	8002708 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002700:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002712:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002716:	d012      	beq.n	800273e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002722:	2b00      	cmp	r3, #0
 8002724:	d125      	bne.n	8002772 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002730:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002734:	d11d      	bne.n	8002772 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800273a:	2b00      	cmp	r3, #0
 800273c:	d119      	bne.n	8002772 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800274c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002752:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800275e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002762:	2b00      	cmp	r3, #0
 8002764:	d105      	bne.n	8002772 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800276a:	f043 0201 	orr.w	r2, r3, #1
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 faee 	bl	8002d54 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f06f 020c 	mvn.w	r2, #12
 8002780:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002788:	2b00      	cmp	r3, #0
 800278a:	d012      	beq.n	80027b2 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00d      	beq.n	80027b2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800279a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 f81b 	bl	80027de <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f06f 0201 	mvn.w	r2, #1
 80027b0:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80027b2:	bf00      	nop
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80027c2:	bf00      	nop
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bc80      	pop	{r7}
 80027ca:	4770      	bx	lr

080027cc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80027d4:	bf00      	nop
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	bc80      	pop	{r7}
 80027dc:	4770      	bx	lr

080027de <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80027e6:	bf00      	nop
 80027e8:	370c      	adds	r7, #12
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr
	...

08002804 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800280e:	2300      	movs	r3, #0
 8002810:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002812:	2300      	movs	r3, #0
 8002814:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800281c:	2b01      	cmp	r3, #1
 800281e:	d101      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x20>
 8002820:	2302      	movs	r3, #2
 8002822:	e0dc      	b.n	80029de <HAL_ADC_ConfigChannel+0x1da>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	2b06      	cmp	r3, #6
 8002832:	d81c      	bhi.n	800286e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	4613      	mov	r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	4413      	add	r3, r2
 8002844:	3b05      	subs	r3, #5
 8002846:	221f      	movs	r2, #31
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	43db      	mvns	r3, r3
 800284e:	4019      	ands	r1, r3
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	6818      	ldr	r0, [r3, #0]
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	4613      	mov	r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	4413      	add	r3, r2
 800285e:	3b05      	subs	r3, #5
 8002860:	fa00 f203 	lsl.w	r2, r0, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	635a      	str	r2, [r3, #52]	@ 0x34
 800286c:	e03c      	b.n	80028e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2b0c      	cmp	r3, #12
 8002874:	d81c      	bhi.n	80028b0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	4613      	mov	r3, r2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	4413      	add	r3, r2
 8002886:	3b23      	subs	r3, #35	@ 0x23
 8002888:	221f      	movs	r2, #31
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	43db      	mvns	r3, r3
 8002890:	4019      	ands	r1, r3
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	6818      	ldr	r0, [r3, #0]
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	4613      	mov	r3, r2
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	4413      	add	r3, r2
 80028a0:	3b23      	subs	r3, #35	@ 0x23
 80028a2:	fa00 f203 	lsl.w	r2, r0, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	430a      	orrs	r2, r1
 80028ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80028ae:	e01b      	b.n	80028e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	4613      	mov	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	4413      	add	r3, r2
 80028c0:	3b41      	subs	r3, #65	@ 0x41
 80028c2:	221f      	movs	r2, #31
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	4019      	ands	r1, r3
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	6818      	ldr	r0, [r3, #0]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	4613      	mov	r3, r2
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	4413      	add	r3, r2
 80028da:	3b41      	subs	r3, #65	@ 0x41
 80028dc:	fa00 f203 	lsl.w	r2, r0, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	430a      	orrs	r2, r1
 80028e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2b09      	cmp	r3, #9
 80028ee:	d91c      	bls.n	800292a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68d9      	ldr	r1, [r3, #12]
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	4613      	mov	r3, r2
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	4413      	add	r3, r2
 8002900:	3b1e      	subs	r3, #30
 8002902:	2207      	movs	r2, #7
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	43db      	mvns	r3, r3
 800290a:	4019      	ands	r1, r3
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	6898      	ldr	r0, [r3, #8]
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4613      	mov	r3, r2
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	4413      	add	r3, r2
 800291a:	3b1e      	subs	r3, #30
 800291c:	fa00 f203 	lsl.w	r2, r0, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	430a      	orrs	r2, r1
 8002926:	60da      	str	r2, [r3, #12]
 8002928:	e019      	b.n	800295e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6919      	ldr	r1, [r3, #16]
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	4613      	mov	r3, r2
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	4413      	add	r3, r2
 800293a:	2207      	movs	r2, #7
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	4019      	ands	r1, r3
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	6898      	ldr	r0, [r3, #8]
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	4613      	mov	r3, r2
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	4413      	add	r3, r2
 8002952:	fa00 f203 	lsl.w	r2, r0, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	430a      	orrs	r2, r1
 800295c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2b10      	cmp	r3, #16
 8002964:	d003      	beq.n	800296e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800296a:	2b11      	cmp	r3, #17
 800296c:	d132      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a1d      	ldr	r2, [pc, #116]	@ (80029e8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d125      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d126      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002994:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2b10      	cmp	r3, #16
 800299c:	d11a      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800299e:	4b13      	ldr	r3, [pc, #76]	@ (80029ec <HAL_ADC_ConfigChannel+0x1e8>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a13      	ldr	r2, [pc, #76]	@ (80029f0 <HAL_ADC_ConfigChannel+0x1ec>)
 80029a4:	fba2 2303 	umull	r2, r3, r2, r3
 80029a8:	0c9a      	lsrs	r2, r3, #18
 80029aa:	4613      	mov	r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4413      	add	r3, r2
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029b4:	e002      	b.n	80029bc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	3b01      	subs	r3, #1
 80029ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1f9      	bne.n	80029b6 <HAL_ADC_ConfigChannel+0x1b2>
 80029c2:	e007      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	f043 0220 	orr.w	r2, r3, #32
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80029dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3714      	adds	r7, #20
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr
 80029e8:	40012400 	.word	0x40012400
 80029ec:	20000004 	.word	0x20000004
 80029f0:	431bde83 	.word	0x431bde83

080029f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d040      	beq.n	8002a94 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f042 0201 	orr.w	r2, r2, #1
 8002a20:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a22:	4b1f      	ldr	r3, [pc, #124]	@ (8002aa0 <ADC_Enable+0xac>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a1f      	ldr	r2, [pc, #124]	@ (8002aa4 <ADC_Enable+0xb0>)
 8002a28:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2c:	0c9b      	lsrs	r3, r3, #18
 8002a2e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a30:	e002      	b.n	8002a38 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	3b01      	subs	r3, #1
 8002a36:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1f9      	bne.n	8002a32 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a3e:	f7ff fc07 	bl	8002250 <HAL_GetTick>
 8002a42:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a44:	e01f      	b.n	8002a86 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a46:	f7ff fc03 	bl	8002250 <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d918      	bls.n	8002a86 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d011      	beq.n	8002a86 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a66:	f043 0210 	orr.w	r2, r3, #16
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a72:	f043 0201 	orr.w	r2, r3, #1
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e007      	b.n	8002a96 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 0301 	and.w	r3, r3, #1
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d1d8      	bne.n	8002a46 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000004 	.word	0x20000004
 8002aa4:	431bde83 	.word	0x431bde83

08002aa8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d12e      	bne.n	8002b20 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689a      	ldr	r2, [r3, #8]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f022 0201 	bic.w	r2, r2, #1
 8002ad0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ad2:	f7ff fbbd 	bl	8002250 <HAL_GetTick>
 8002ad6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ad8:	e01b      	b.n	8002b12 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ada:	f7ff fbb9 	bl	8002250 <HAL_GetTick>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d914      	bls.n	8002b12 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d10d      	bne.n	8002b12 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002afa:	f043 0210 	orr.w	r2, r3, #16
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b06:	f043 0201 	orr.w	r2, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e007      	b.n	8002b22 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 0301 	and.w	r3, r3, #1
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d0dc      	beq.n	8002ada <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b084      	sub	sp, #16
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b36:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b3c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d127      	bne.n	8002b94 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b48:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002b5a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002b5e:	d115      	bne.n	8002b8c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d111      	bne.n	8002b8c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d105      	bne.n	8002b8c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b84:	f043 0201 	orr.w	r2, r3, #1
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f7ff fe14 	bl	80027ba <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002b92:	e004      	b.n	8002b9e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6a1b      	ldr	r3, [r3, #32]
 8002b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	4798      	blx	r3
}
 8002b9e:	bf00      	nop
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b084      	sub	sp, #16
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002bb4:	68f8      	ldr	r0, [r7, #12]
 8002bb6:	f7ff fe09 	bl	80027cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bba:	bf00      	nop
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b084      	sub	sp, #16
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bce:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bd4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be0:	f043 0204 	orr.w	r2, r3, #4
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f7ff fe01 	bl	80027f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bee:	bf00      	nop
 8002bf0:	3710      	adds	r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
	...

08002bf8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002bf8:	b590      	push	{r4, r7, lr}
 8002bfa:	b087      	sub	sp, #28
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c00:	2300      	movs	r3, #0
 8002c02:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002c04:	2300      	movs	r3, #0
 8002c06:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d101      	bne.n	8002c16 <HAL_ADCEx_Calibration_Start+0x1e>
 8002c12:	2302      	movs	r3, #2
 8002c14:	e097      	b.n	8002d46 <HAL_ADCEx_Calibration_Start+0x14e>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7ff ff42 	bl	8002aa8 <ADC_ConversionStop_Disable>
 8002c24:	4603      	mov	r3, r0
 8002c26:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f7ff fee3 	bl	80029f4 <ADC_Enable>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002c32:	7dfb      	ldrb	r3, [r7, #23]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f040 8081 	bne.w	8002d3c <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c3e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c42:	f023 0302 	bic.w	r3, r3, #2
 8002c46:	f043 0202 	orr.w	r2, r3, #2
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002c4e:	4b40      	ldr	r3, [pc, #256]	@ (8002d50 <HAL_ADCEx_Calibration_Start+0x158>)
 8002c50:	681c      	ldr	r4, [r3, #0]
 8002c52:	2002      	movs	r0, #2
 8002c54:	f001 fd2c 	bl	80046b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002c5e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002c60:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002c62:	e002      	b.n	8002c6a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1f9      	bne.n	8002c64 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f042 0208 	orr.w	r2, r2, #8
 8002c7e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002c80:	f7ff fae6 	bl	8002250 <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002c86:	e01b      	b.n	8002cc0 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002c88:	f7ff fae2 	bl	8002250 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b0a      	cmp	r3, #10
 8002c94:	d914      	bls.n	8002cc0 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f003 0308 	and.w	r3, r3, #8
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d00d      	beq.n	8002cc0 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca8:	f023 0312 	bic.w	r3, r3, #18
 8002cac:	f043 0210 	orr.w	r2, r3, #16
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e042      	b.n	8002d46 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f003 0308 	and.w	r3, r3, #8
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1dc      	bne.n	8002c88 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f042 0204 	orr.w	r2, r2, #4
 8002cdc:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002cde:	f7ff fab7 	bl	8002250 <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002ce4:	e01b      	b.n	8002d1e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002ce6:	f7ff fab3 	bl	8002250 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b0a      	cmp	r3, #10
 8002cf2:	d914      	bls.n	8002d1e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f003 0304 	and.w	r3, r3, #4
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d00d      	beq.n	8002d1e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d06:	f023 0312 	bic.w	r3, r3, #18
 8002d0a:	f043 0210 	orr.w	r2, r3, #16
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e013      	b.n	8002d46 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 0304 	and.w	r3, r3, #4
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1dc      	bne.n	8002ce6 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d30:	f023 0303 	bic.w	r3, r3, #3
 8002d34:	f043 0201 	orr.w	r2, r3, #1
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d44:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	371c      	adds	r7, #28
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd90      	pop	{r4, r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	20000004 	.word	0x20000004

08002d54 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr
	...

08002d68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b085      	sub	sp, #20
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f003 0307 	and.w	r3, r3, #7
 8002d76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d78:	4b0c      	ldr	r3, [pc, #48]	@ (8002dac <__NVIC_SetPriorityGrouping+0x44>)
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d7e:	68ba      	ldr	r2, [r7, #8]
 8002d80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d84:	4013      	ands	r3, r2
 8002d86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d9a:	4a04      	ldr	r2, [pc, #16]	@ (8002dac <__NVIC_SetPriorityGrouping+0x44>)
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	60d3      	str	r3, [r2, #12]
}
 8002da0:	bf00      	nop
 8002da2:	3714      	adds	r7, #20
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bc80      	pop	{r7}
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	e000ed00 	.word	0xe000ed00

08002db0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002db4:	4b04      	ldr	r3, [pc, #16]	@ (8002dc8 <__NVIC_GetPriorityGrouping+0x18>)
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	0a1b      	lsrs	r3, r3, #8
 8002dba:	f003 0307 	and.w	r3, r3, #7
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bc80      	pop	{r7}
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	e000ed00 	.word	0xe000ed00

08002dcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	db0b      	blt.n	8002df6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dde:	79fb      	ldrb	r3, [r7, #7]
 8002de0:	f003 021f 	and.w	r2, r3, #31
 8002de4:	4906      	ldr	r1, [pc, #24]	@ (8002e00 <__NVIC_EnableIRQ+0x34>)
 8002de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dea:	095b      	lsrs	r3, r3, #5
 8002dec:	2001      	movs	r0, #1
 8002dee:	fa00 f202 	lsl.w	r2, r0, r2
 8002df2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr
 8002e00:	e000e100 	.word	0xe000e100

08002e04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	6039      	str	r1, [r7, #0]
 8002e0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	db0a      	blt.n	8002e2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	b2da      	uxtb	r2, r3
 8002e1c:	490c      	ldr	r1, [pc, #48]	@ (8002e50 <__NVIC_SetPriority+0x4c>)
 8002e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e22:	0112      	lsls	r2, r2, #4
 8002e24:	b2d2      	uxtb	r2, r2
 8002e26:	440b      	add	r3, r1
 8002e28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e2c:	e00a      	b.n	8002e44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	b2da      	uxtb	r2, r3
 8002e32:	4908      	ldr	r1, [pc, #32]	@ (8002e54 <__NVIC_SetPriority+0x50>)
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	f003 030f 	and.w	r3, r3, #15
 8002e3a:	3b04      	subs	r3, #4
 8002e3c:	0112      	lsls	r2, r2, #4
 8002e3e:	b2d2      	uxtb	r2, r2
 8002e40:	440b      	add	r3, r1
 8002e42:	761a      	strb	r2, [r3, #24]
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bc80      	pop	{r7}
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	e000e100 	.word	0xe000e100
 8002e54:	e000ed00 	.word	0xe000ed00

08002e58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b089      	sub	sp, #36	@ 0x24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	f1c3 0307 	rsb	r3, r3, #7
 8002e72:	2b04      	cmp	r3, #4
 8002e74:	bf28      	it	cs
 8002e76:	2304      	movcs	r3, #4
 8002e78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	2b06      	cmp	r3, #6
 8002e80:	d902      	bls.n	8002e88 <NVIC_EncodePriority+0x30>
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	3b03      	subs	r3, #3
 8002e86:	e000      	b.n	8002e8a <NVIC_EncodePriority+0x32>
 8002e88:	2300      	movs	r3, #0
 8002e8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	fa02 f303 	lsl.w	r3, r2, r3
 8002e96:	43da      	mvns	r2, r3
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	401a      	ands	r2, r3
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ea0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eaa:	43d9      	mvns	r1, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb0:	4313      	orrs	r3, r2
         );
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3724      	adds	r7, #36	@ 0x24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr

08002ebc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002ec0:	f3bf 8f4f 	dsb	sy
}
 8002ec4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002ec6:	4b06      	ldr	r3, [pc, #24]	@ (8002ee0 <__NVIC_SystemReset+0x24>)
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002ece:	4904      	ldr	r1, [pc, #16]	@ (8002ee0 <__NVIC_SystemReset+0x24>)
 8002ed0:	4b04      	ldr	r3, [pc, #16]	@ (8002ee4 <__NVIC_SystemReset+0x28>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002ed6:	f3bf 8f4f 	dsb	sy
}
 8002eda:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002edc:	bf00      	nop
 8002ede:	e7fd      	b.n	8002edc <__NVIC_SystemReset+0x20>
 8002ee0:	e000ed00 	.word	0xe000ed00
 8002ee4:	05fa0004 	.word	0x05fa0004

08002ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ef8:	d301      	bcc.n	8002efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002efa:	2301      	movs	r3, #1
 8002efc:	e00f      	b.n	8002f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002efe:	4a0a      	ldr	r2, [pc, #40]	@ (8002f28 <SysTick_Config+0x40>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	3b01      	subs	r3, #1
 8002f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f06:	210f      	movs	r1, #15
 8002f08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f0c:	f7ff ff7a 	bl	8002e04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f10:	4b05      	ldr	r3, [pc, #20]	@ (8002f28 <SysTick_Config+0x40>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f16:	4b04      	ldr	r3, [pc, #16]	@ (8002f28 <SysTick_Config+0x40>)
 8002f18:	2207      	movs	r2, #7
 8002f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	e000e010 	.word	0xe000e010

08002f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f7ff ff17 	bl	8002d68 <__NVIC_SetPriorityGrouping>
}
 8002f3a:	bf00      	nop
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b086      	sub	sp, #24
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	4603      	mov	r3, r0
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	607a      	str	r2, [r7, #4]
 8002f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f54:	f7ff ff2c 	bl	8002db0 <__NVIC_GetPriorityGrouping>
 8002f58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	68b9      	ldr	r1, [r7, #8]
 8002f5e:	6978      	ldr	r0, [r7, #20]
 8002f60:	f7ff ff7a 	bl	8002e58 <NVIC_EncodePriority>
 8002f64:	4602      	mov	r2, r0
 8002f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f6a:	4611      	mov	r1, r2
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff ff49 	bl	8002e04 <__NVIC_SetPriority>
}
 8002f72:	bf00      	nop
 8002f74:	3718      	adds	r7, #24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b082      	sub	sp, #8
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	4603      	mov	r3, r0
 8002f82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7ff ff1f 	bl	8002dcc <__NVIC_EnableIRQ>
}
 8002f8e:	bf00      	nop
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8002f9a:	f7ff ff8f 	bl	8002ebc <__NVIC_SystemReset>

08002f9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b082      	sub	sp, #8
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7ff ff9e 	bl	8002ee8 <SysTick_Config>
 8002fac:	4603      	mov	r3, r0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
	...

08002fb8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b085      	sub	sp, #20
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e059      	b.n	8003082 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	4b2d      	ldr	r3, [pc, #180]	@ (800308c <HAL_DMA_Init+0xd4>)
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d80f      	bhi.n	8002ffa <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	461a      	mov	r2, r3
 8002fe0:	4b2b      	ldr	r3, [pc, #172]	@ (8003090 <HAL_DMA_Init+0xd8>)
 8002fe2:	4413      	add	r3, r2
 8002fe4:	4a2b      	ldr	r2, [pc, #172]	@ (8003094 <HAL_DMA_Init+0xdc>)
 8002fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fea:	091b      	lsrs	r3, r3, #4
 8002fec:	009a      	lsls	r2, r3, #2
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a28      	ldr	r2, [pc, #160]	@ (8003098 <HAL_DMA_Init+0xe0>)
 8002ff6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002ff8:	e00e      	b.n	8003018 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	461a      	mov	r2, r3
 8003000:	4b26      	ldr	r3, [pc, #152]	@ (800309c <HAL_DMA_Init+0xe4>)
 8003002:	4413      	add	r3, r2
 8003004:	4a23      	ldr	r2, [pc, #140]	@ (8003094 <HAL_DMA_Init+0xdc>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	091b      	lsrs	r3, r3, #4
 800300c:	009a      	lsls	r2, r3, #2
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a22      	ldr	r2, [pc, #136]	@ (80030a0 <HAL_DMA_Init+0xe8>)
 8003016:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2202      	movs	r2, #2
 800301c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800302e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003032:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800303c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003048:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003054:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	69db      	ldr	r3, [r3, #28]
 800305a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	4313      	orrs	r3, r2
 8003060:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3714      	adds	r7, #20
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr
 800308c:	40020407 	.word	0x40020407
 8003090:	bffdfff8 	.word	0xbffdfff8
 8003094:	cccccccd 	.word	0xcccccccd
 8003098:	40020000 	.word	0x40020000
 800309c:	bffdfbf8 	.word	0xbffdfbf8
 80030a0:	40020400 	.word	0x40020400

080030a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
 80030b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030b2:	2300      	movs	r3, #0
 80030b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d101      	bne.n	80030c4 <HAL_DMA_Start_IT+0x20>
 80030c0:	2302      	movs	r3, #2
 80030c2:	e04b      	b.n	800315c <HAL_DMA_Start_IT+0xb8>
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d13a      	bne.n	800314e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2202      	movs	r2, #2
 80030dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 0201 	bic.w	r2, r2, #1
 80030f4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	68b9      	ldr	r1, [r7, #8]
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f000 fbb1 	bl	8003864 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003106:	2b00      	cmp	r3, #0
 8003108:	d008      	beq.n	800311c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f042 020e 	orr.w	r2, r2, #14
 8003118:	601a      	str	r2, [r3, #0]
 800311a:	e00f      	b.n	800313c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 0204 	bic.w	r2, r2, #4
 800312a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f042 020a 	orr.w	r2, r2, #10
 800313a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f042 0201 	orr.w	r2, r2, #1
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	e005      	b.n	800315a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003156:	2302      	movs	r3, #2
 8003158:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800315a:	7dfb      	ldrb	r3, [r7, #23]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3718      	adds	r7, #24
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800316c:	2300      	movs	r3, #0
 800316e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003176:	b2db      	uxtb	r3, r3
 8003178:	2b02      	cmp	r3, #2
 800317a:	d008      	beq.n	800318e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2204      	movs	r2, #4
 8003180:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e020      	b.n	80031d0 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 020e 	bic.w	r2, r2, #14
 800319c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 0201 	bic.w	r2, r2, #1
 80031ac:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b6:	2101      	movs	r1, #1
 80031b8:	fa01 f202 	lsl.w	r2, r1, r2
 80031bc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80031ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3714      	adds	r7, #20
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bc80      	pop	{r7}
 80031d8:	4770      	bx	lr
	...

080031dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031e4:	2300      	movs	r3, #0
 80031e6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d005      	beq.n	8003200 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2204      	movs	r2, #4
 80031f8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	73fb      	strb	r3, [r7, #15]
 80031fe:	e0d6      	b.n	80033ae <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 020e 	bic.w	r2, r2, #14
 800320e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 0201 	bic.w	r2, r2, #1
 800321e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	461a      	mov	r2, r3
 8003226:	4b64      	ldr	r3, [pc, #400]	@ (80033b8 <HAL_DMA_Abort_IT+0x1dc>)
 8003228:	429a      	cmp	r2, r3
 800322a:	d958      	bls.n	80032de <HAL_DMA_Abort_IT+0x102>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a62      	ldr	r2, [pc, #392]	@ (80033bc <HAL_DMA_Abort_IT+0x1e0>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d04f      	beq.n	80032d6 <HAL_DMA_Abort_IT+0xfa>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a61      	ldr	r2, [pc, #388]	@ (80033c0 <HAL_DMA_Abort_IT+0x1e4>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d048      	beq.n	80032d2 <HAL_DMA_Abort_IT+0xf6>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a5f      	ldr	r2, [pc, #380]	@ (80033c4 <HAL_DMA_Abort_IT+0x1e8>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d040      	beq.n	80032cc <HAL_DMA_Abort_IT+0xf0>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a5e      	ldr	r2, [pc, #376]	@ (80033c8 <HAL_DMA_Abort_IT+0x1ec>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d038      	beq.n	80032c6 <HAL_DMA_Abort_IT+0xea>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a5c      	ldr	r2, [pc, #368]	@ (80033cc <HAL_DMA_Abort_IT+0x1f0>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d030      	beq.n	80032c0 <HAL_DMA_Abort_IT+0xe4>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a5b      	ldr	r2, [pc, #364]	@ (80033d0 <HAL_DMA_Abort_IT+0x1f4>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d028      	beq.n	80032ba <HAL_DMA_Abort_IT+0xde>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a52      	ldr	r2, [pc, #328]	@ (80033b8 <HAL_DMA_Abort_IT+0x1dc>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d020      	beq.n	80032b4 <HAL_DMA_Abort_IT+0xd8>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a57      	ldr	r2, [pc, #348]	@ (80033d4 <HAL_DMA_Abort_IT+0x1f8>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d019      	beq.n	80032b0 <HAL_DMA_Abort_IT+0xd4>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a55      	ldr	r2, [pc, #340]	@ (80033d8 <HAL_DMA_Abort_IT+0x1fc>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d012      	beq.n	80032ac <HAL_DMA_Abort_IT+0xd0>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a54      	ldr	r2, [pc, #336]	@ (80033dc <HAL_DMA_Abort_IT+0x200>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d00a      	beq.n	80032a6 <HAL_DMA_Abort_IT+0xca>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a52      	ldr	r2, [pc, #328]	@ (80033e0 <HAL_DMA_Abort_IT+0x204>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d102      	bne.n	80032a0 <HAL_DMA_Abort_IT+0xc4>
 800329a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800329e:	e01b      	b.n	80032d8 <HAL_DMA_Abort_IT+0xfc>
 80032a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80032a4:	e018      	b.n	80032d8 <HAL_DMA_Abort_IT+0xfc>
 80032a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032aa:	e015      	b.n	80032d8 <HAL_DMA_Abort_IT+0xfc>
 80032ac:	2310      	movs	r3, #16
 80032ae:	e013      	b.n	80032d8 <HAL_DMA_Abort_IT+0xfc>
 80032b0:	2301      	movs	r3, #1
 80032b2:	e011      	b.n	80032d8 <HAL_DMA_Abort_IT+0xfc>
 80032b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032b8:	e00e      	b.n	80032d8 <HAL_DMA_Abort_IT+0xfc>
 80032ba:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80032be:	e00b      	b.n	80032d8 <HAL_DMA_Abort_IT+0xfc>
 80032c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80032c4:	e008      	b.n	80032d8 <HAL_DMA_Abort_IT+0xfc>
 80032c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032ca:	e005      	b.n	80032d8 <HAL_DMA_Abort_IT+0xfc>
 80032cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032d0:	e002      	b.n	80032d8 <HAL_DMA_Abort_IT+0xfc>
 80032d2:	2310      	movs	r3, #16
 80032d4:	e000      	b.n	80032d8 <HAL_DMA_Abort_IT+0xfc>
 80032d6:	2301      	movs	r3, #1
 80032d8:	4a42      	ldr	r2, [pc, #264]	@ (80033e4 <HAL_DMA_Abort_IT+0x208>)
 80032da:	6053      	str	r3, [r2, #4]
 80032dc:	e057      	b.n	800338e <HAL_DMA_Abort_IT+0x1b2>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a36      	ldr	r2, [pc, #216]	@ (80033bc <HAL_DMA_Abort_IT+0x1e0>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d04f      	beq.n	8003388 <HAL_DMA_Abort_IT+0x1ac>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a34      	ldr	r2, [pc, #208]	@ (80033c0 <HAL_DMA_Abort_IT+0x1e4>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d048      	beq.n	8003384 <HAL_DMA_Abort_IT+0x1a8>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a33      	ldr	r2, [pc, #204]	@ (80033c4 <HAL_DMA_Abort_IT+0x1e8>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d040      	beq.n	800337e <HAL_DMA_Abort_IT+0x1a2>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a31      	ldr	r2, [pc, #196]	@ (80033c8 <HAL_DMA_Abort_IT+0x1ec>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d038      	beq.n	8003378 <HAL_DMA_Abort_IT+0x19c>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a30      	ldr	r2, [pc, #192]	@ (80033cc <HAL_DMA_Abort_IT+0x1f0>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d030      	beq.n	8003372 <HAL_DMA_Abort_IT+0x196>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a2e      	ldr	r2, [pc, #184]	@ (80033d0 <HAL_DMA_Abort_IT+0x1f4>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d028      	beq.n	800336c <HAL_DMA_Abort_IT+0x190>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a26      	ldr	r2, [pc, #152]	@ (80033b8 <HAL_DMA_Abort_IT+0x1dc>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d020      	beq.n	8003366 <HAL_DMA_Abort_IT+0x18a>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a2a      	ldr	r2, [pc, #168]	@ (80033d4 <HAL_DMA_Abort_IT+0x1f8>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d019      	beq.n	8003362 <HAL_DMA_Abort_IT+0x186>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a29      	ldr	r2, [pc, #164]	@ (80033d8 <HAL_DMA_Abort_IT+0x1fc>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d012      	beq.n	800335e <HAL_DMA_Abort_IT+0x182>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a27      	ldr	r2, [pc, #156]	@ (80033dc <HAL_DMA_Abort_IT+0x200>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d00a      	beq.n	8003358 <HAL_DMA_Abort_IT+0x17c>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a26      	ldr	r2, [pc, #152]	@ (80033e0 <HAL_DMA_Abort_IT+0x204>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d102      	bne.n	8003352 <HAL_DMA_Abort_IT+0x176>
 800334c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003350:	e01b      	b.n	800338a <HAL_DMA_Abort_IT+0x1ae>
 8003352:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003356:	e018      	b.n	800338a <HAL_DMA_Abort_IT+0x1ae>
 8003358:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800335c:	e015      	b.n	800338a <HAL_DMA_Abort_IT+0x1ae>
 800335e:	2310      	movs	r3, #16
 8003360:	e013      	b.n	800338a <HAL_DMA_Abort_IT+0x1ae>
 8003362:	2301      	movs	r3, #1
 8003364:	e011      	b.n	800338a <HAL_DMA_Abort_IT+0x1ae>
 8003366:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800336a:	e00e      	b.n	800338a <HAL_DMA_Abort_IT+0x1ae>
 800336c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003370:	e00b      	b.n	800338a <HAL_DMA_Abort_IT+0x1ae>
 8003372:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003376:	e008      	b.n	800338a <HAL_DMA_Abort_IT+0x1ae>
 8003378:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800337c:	e005      	b.n	800338a <HAL_DMA_Abort_IT+0x1ae>
 800337e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003382:	e002      	b.n	800338a <HAL_DMA_Abort_IT+0x1ae>
 8003384:	2310      	movs	r3, #16
 8003386:	e000      	b.n	800338a <HAL_DMA_Abort_IT+0x1ae>
 8003388:	2301      	movs	r3, #1
 800338a:	4a17      	ldr	r2, [pc, #92]	@ (80033e8 <HAL_DMA_Abort_IT+0x20c>)
 800338c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2201      	movs	r2, #1
 8003392:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	4798      	blx	r3
    } 
  }
  return status;
 80033ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40020080 	.word	0x40020080
 80033bc:	40020008 	.word	0x40020008
 80033c0:	4002001c 	.word	0x4002001c
 80033c4:	40020030 	.word	0x40020030
 80033c8:	40020044 	.word	0x40020044
 80033cc:	40020058 	.word	0x40020058
 80033d0:	4002006c 	.word	0x4002006c
 80033d4:	40020408 	.word	0x40020408
 80033d8:	4002041c 	.word	0x4002041c
 80033dc:	40020430 	.word	0x40020430
 80033e0:	40020444 	.word	0x40020444
 80033e4:	40020400 	.word	0x40020400
 80033e8:	40020000 	.word	0x40020000

080033ec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003408:	2204      	movs	r2, #4
 800340a:	409a      	lsls	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	4013      	ands	r3, r2
 8003410:	2b00      	cmp	r3, #0
 8003412:	f000 80f1 	beq.w	80035f8 <HAL_DMA_IRQHandler+0x20c>
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	2b00      	cmp	r3, #0
 800341e:	f000 80eb 	beq.w	80035f8 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0320 	and.w	r3, r3, #32
 800342c:	2b00      	cmp	r3, #0
 800342e:	d107      	bne.n	8003440 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0204 	bic.w	r2, r2, #4
 800343e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	461a      	mov	r2, r3
 8003446:	4b5f      	ldr	r3, [pc, #380]	@ (80035c4 <HAL_DMA_IRQHandler+0x1d8>)
 8003448:	429a      	cmp	r2, r3
 800344a:	d958      	bls.n	80034fe <HAL_DMA_IRQHandler+0x112>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a5d      	ldr	r2, [pc, #372]	@ (80035c8 <HAL_DMA_IRQHandler+0x1dc>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d04f      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x10a>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a5c      	ldr	r2, [pc, #368]	@ (80035cc <HAL_DMA_IRQHandler+0x1e0>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d048      	beq.n	80034f2 <HAL_DMA_IRQHandler+0x106>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a5a      	ldr	r2, [pc, #360]	@ (80035d0 <HAL_DMA_IRQHandler+0x1e4>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d040      	beq.n	80034ec <HAL_DMA_IRQHandler+0x100>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a59      	ldr	r2, [pc, #356]	@ (80035d4 <HAL_DMA_IRQHandler+0x1e8>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d038      	beq.n	80034e6 <HAL_DMA_IRQHandler+0xfa>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a57      	ldr	r2, [pc, #348]	@ (80035d8 <HAL_DMA_IRQHandler+0x1ec>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d030      	beq.n	80034e0 <HAL_DMA_IRQHandler+0xf4>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a56      	ldr	r2, [pc, #344]	@ (80035dc <HAL_DMA_IRQHandler+0x1f0>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d028      	beq.n	80034da <HAL_DMA_IRQHandler+0xee>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a4d      	ldr	r2, [pc, #308]	@ (80035c4 <HAL_DMA_IRQHandler+0x1d8>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d020      	beq.n	80034d4 <HAL_DMA_IRQHandler+0xe8>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a52      	ldr	r2, [pc, #328]	@ (80035e0 <HAL_DMA_IRQHandler+0x1f4>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d019      	beq.n	80034d0 <HAL_DMA_IRQHandler+0xe4>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a50      	ldr	r2, [pc, #320]	@ (80035e4 <HAL_DMA_IRQHandler+0x1f8>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d012      	beq.n	80034cc <HAL_DMA_IRQHandler+0xe0>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a4f      	ldr	r2, [pc, #316]	@ (80035e8 <HAL_DMA_IRQHandler+0x1fc>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d00a      	beq.n	80034c6 <HAL_DMA_IRQHandler+0xda>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a4d      	ldr	r2, [pc, #308]	@ (80035ec <HAL_DMA_IRQHandler+0x200>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d102      	bne.n	80034c0 <HAL_DMA_IRQHandler+0xd4>
 80034ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80034be:	e01b      	b.n	80034f8 <HAL_DMA_IRQHandler+0x10c>
 80034c0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80034c4:	e018      	b.n	80034f8 <HAL_DMA_IRQHandler+0x10c>
 80034c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80034ca:	e015      	b.n	80034f8 <HAL_DMA_IRQHandler+0x10c>
 80034cc:	2340      	movs	r3, #64	@ 0x40
 80034ce:	e013      	b.n	80034f8 <HAL_DMA_IRQHandler+0x10c>
 80034d0:	2304      	movs	r3, #4
 80034d2:	e011      	b.n	80034f8 <HAL_DMA_IRQHandler+0x10c>
 80034d4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80034d8:	e00e      	b.n	80034f8 <HAL_DMA_IRQHandler+0x10c>
 80034da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80034de:	e00b      	b.n	80034f8 <HAL_DMA_IRQHandler+0x10c>
 80034e0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80034e4:	e008      	b.n	80034f8 <HAL_DMA_IRQHandler+0x10c>
 80034e6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80034ea:	e005      	b.n	80034f8 <HAL_DMA_IRQHandler+0x10c>
 80034ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80034f0:	e002      	b.n	80034f8 <HAL_DMA_IRQHandler+0x10c>
 80034f2:	2340      	movs	r3, #64	@ 0x40
 80034f4:	e000      	b.n	80034f8 <HAL_DMA_IRQHandler+0x10c>
 80034f6:	2304      	movs	r3, #4
 80034f8:	4a3d      	ldr	r2, [pc, #244]	@ (80035f0 <HAL_DMA_IRQHandler+0x204>)
 80034fa:	6053      	str	r3, [r2, #4]
 80034fc:	e057      	b.n	80035ae <HAL_DMA_IRQHandler+0x1c2>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a31      	ldr	r2, [pc, #196]	@ (80035c8 <HAL_DMA_IRQHandler+0x1dc>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d04f      	beq.n	80035a8 <HAL_DMA_IRQHandler+0x1bc>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a2f      	ldr	r2, [pc, #188]	@ (80035cc <HAL_DMA_IRQHandler+0x1e0>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d048      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x1b8>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a2e      	ldr	r2, [pc, #184]	@ (80035d0 <HAL_DMA_IRQHandler+0x1e4>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d040      	beq.n	800359e <HAL_DMA_IRQHandler+0x1b2>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a2c      	ldr	r2, [pc, #176]	@ (80035d4 <HAL_DMA_IRQHandler+0x1e8>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d038      	beq.n	8003598 <HAL_DMA_IRQHandler+0x1ac>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a2b      	ldr	r2, [pc, #172]	@ (80035d8 <HAL_DMA_IRQHandler+0x1ec>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d030      	beq.n	8003592 <HAL_DMA_IRQHandler+0x1a6>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a29      	ldr	r2, [pc, #164]	@ (80035dc <HAL_DMA_IRQHandler+0x1f0>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d028      	beq.n	800358c <HAL_DMA_IRQHandler+0x1a0>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a21      	ldr	r2, [pc, #132]	@ (80035c4 <HAL_DMA_IRQHandler+0x1d8>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d020      	beq.n	8003586 <HAL_DMA_IRQHandler+0x19a>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a25      	ldr	r2, [pc, #148]	@ (80035e0 <HAL_DMA_IRQHandler+0x1f4>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d019      	beq.n	8003582 <HAL_DMA_IRQHandler+0x196>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a24      	ldr	r2, [pc, #144]	@ (80035e4 <HAL_DMA_IRQHandler+0x1f8>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d012      	beq.n	800357e <HAL_DMA_IRQHandler+0x192>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a22      	ldr	r2, [pc, #136]	@ (80035e8 <HAL_DMA_IRQHandler+0x1fc>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d00a      	beq.n	8003578 <HAL_DMA_IRQHandler+0x18c>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a21      	ldr	r2, [pc, #132]	@ (80035ec <HAL_DMA_IRQHandler+0x200>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d102      	bne.n	8003572 <HAL_DMA_IRQHandler+0x186>
 800356c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003570:	e01b      	b.n	80035aa <HAL_DMA_IRQHandler+0x1be>
 8003572:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003576:	e018      	b.n	80035aa <HAL_DMA_IRQHandler+0x1be>
 8003578:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800357c:	e015      	b.n	80035aa <HAL_DMA_IRQHandler+0x1be>
 800357e:	2340      	movs	r3, #64	@ 0x40
 8003580:	e013      	b.n	80035aa <HAL_DMA_IRQHandler+0x1be>
 8003582:	2304      	movs	r3, #4
 8003584:	e011      	b.n	80035aa <HAL_DMA_IRQHandler+0x1be>
 8003586:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800358a:	e00e      	b.n	80035aa <HAL_DMA_IRQHandler+0x1be>
 800358c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003590:	e00b      	b.n	80035aa <HAL_DMA_IRQHandler+0x1be>
 8003592:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003596:	e008      	b.n	80035aa <HAL_DMA_IRQHandler+0x1be>
 8003598:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800359c:	e005      	b.n	80035aa <HAL_DMA_IRQHandler+0x1be>
 800359e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80035a2:	e002      	b.n	80035aa <HAL_DMA_IRQHandler+0x1be>
 80035a4:	2340      	movs	r3, #64	@ 0x40
 80035a6:	e000      	b.n	80035aa <HAL_DMA_IRQHandler+0x1be>
 80035a8:	2304      	movs	r3, #4
 80035aa:	4a12      	ldr	r2, [pc, #72]	@ (80035f4 <HAL_DMA_IRQHandler+0x208>)
 80035ac:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 8136 	beq.w	8003824 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80035c0:	e130      	b.n	8003824 <HAL_DMA_IRQHandler+0x438>
 80035c2:	bf00      	nop
 80035c4:	40020080 	.word	0x40020080
 80035c8:	40020008 	.word	0x40020008
 80035cc:	4002001c 	.word	0x4002001c
 80035d0:	40020030 	.word	0x40020030
 80035d4:	40020044 	.word	0x40020044
 80035d8:	40020058 	.word	0x40020058
 80035dc:	4002006c 	.word	0x4002006c
 80035e0:	40020408 	.word	0x40020408
 80035e4:	4002041c 	.word	0x4002041c
 80035e8:	40020430 	.word	0x40020430
 80035ec:	40020444 	.word	0x40020444
 80035f0:	40020400 	.word	0x40020400
 80035f4:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fc:	2202      	movs	r2, #2
 80035fe:	409a      	lsls	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	4013      	ands	r3, r2
 8003604:	2b00      	cmp	r3, #0
 8003606:	f000 80dd 	beq.w	80037c4 <HAL_DMA_IRQHandler+0x3d8>
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	f000 80d7 	beq.w	80037c4 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0320 	and.w	r3, r3, #32
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10b      	bne.n	800363c <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f022 020a 	bic.w	r2, r2, #10
 8003632:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	461a      	mov	r2, r3
 8003642:	4b7b      	ldr	r3, [pc, #492]	@ (8003830 <HAL_DMA_IRQHandler+0x444>)
 8003644:	429a      	cmp	r2, r3
 8003646:	d958      	bls.n	80036fa <HAL_DMA_IRQHandler+0x30e>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a79      	ldr	r2, [pc, #484]	@ (8003834 <HAL_DMA_IRQHandler+0x448>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d04f      	beq.n	80036f2 <HAL_DMA_IRQHandler+0x306>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a78      	ldr	r2, [pc, #480]	@ (8003838 <HAL_DMA_IRQHandler+0x44c>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d048      	beq.n	80036ee <HAL_DMA_IRQHandler+0x302>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a76      	ldr	r2, [pc, #472]	@ (800383c <HAL_DMA_IRQHandler+0x450>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d040      	beq.n	80036e8 <HAL_DMA_IRQHandler+0x2fc>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a75      	ldr	r2, [pc, #468]	@ (8003840 <HAL_DMA_IRQHandler+0x454>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d038      	beq.n	80036e2 <HAL_DMA_IRQHandler+0x2f6>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a73      	ldr	r2, [pc, #460]	@ (8003844 <HAL_DMA_IRQHandler+0x458>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d030      	beq.n	80036dc <HAL_DMA_IRQHandler+0x2f0>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a72      	ldr	r2, [pc, #456]	@ (8003848 <HAL_DMA_IRQHandler+0x45c>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d028      	beq.n	80036d6 <HAL_DMA_IRQHandler+0x2ea>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a69      	ldr	r2, [pc, #420]	@ (8003830 <HAL_DMA_IRQHandler+0x444>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d020      	beq.n	80036d0 <HAL_DMA_IRQHandler+0x2e4>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a6e      	ldr	r2, [pc, #440]	@ (800384c <HAL_DMA_IRQHandler+0x460>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d019      	beq.n	80036cc <HAL_DMA_IRQHandler+0x2e0>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a6c      	ldr	r2, [pc, #432]	@ (8003850 <HAL_DMA_IRQHandler+0x464>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d012      	beq.n	80036c8 <HAL_DMA_IRQHandler+0x2dc>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a6b      	ldr	r2, [pc, #428]	@ (8003854 <HAL_DMA_IRQHandler+0x468>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d00a      	beq.n	80036c2 <HAL_DMA_IRQHandler+0x2d6>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a69      	ldr	r2, [pc, #420]	@ (8003858 <HAL_DMA_IRQHandler+0x46c>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d102      	bne.n	80036bc <HAL_DMA_IRQHandler+0x2d0>
 80036b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036ba:	e01b      	b.n	80036f4 <HAL_DMA_IRQHandler+0x308>
 80036bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036c0:	e018      	b.n	80036f4 <HAL_DMA_IRQHandler+0x308>
 80036c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036c6:	e015      	b.n	80036f4 <HAL_DMA_IRQHandler+0x308>
 80036c8:	2320      	movs	r3, #32
 80036ca:	e013      	b.n	80036f4 <HAL_DMA_IRQHandler+0x308>
 80036cc:	2302      	movs	r3, #2
 80036ce:	e011      	b.n	80036f4 <HAL_DMA_IRQHandler+0x308>
 80036d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80036d4:	e00e      	b.n	80036f4 <HAL_DMA_IRQHandler+0x308>
 80036d6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80036da:	e00b      	b.n	80036f4 <HAL_DMA_IRQHandler+0x308>
 80036dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036e0:	e008      	b.n	80036f4 <HAL_DMA_IRQHandler+0x308>
 80036e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036e6:	e005      	b.n	80036f4 <HAL_DMA_IRQHandler+0x308>
 80036e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036ec:	e002      	b.n	80036f4 <HAL_DMA_IRQHandler+0x308>
 80036ee:	2320      	movs	r3, #32
 80036f0:	e000      	b.n	80036f4 <HAL_DMA_IRQHandler+0x308>
 80036f2:	2302      	movs	r3, #2
 80036f4:	4a59      	ldr	r2, [pc, #356]	@ (800385c <HAL_DMA_IRQHandler+0x470>)
 80036f6:	6053      	str	r3, [r2, #4]
 80036f8:	e057      	b.n	80037aa <HAL_DMA_IRQHandler+0x3be>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a4d      	ldr	r2, [pc, #308]	@ (8003834 <HAL_DMA_IRQHandler+0x448>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d04f      	beq.n	80037a4 <HAL_DMA_IRQHandler+0x3b8>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a4b      	ldr	r2, [pc, #300]	@ (8003838 <HAL_DMA_IRQHandler+0x44c>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d048      	beq.n	80037a0 <HAL_DMA_IRQHandler+0x3b4>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a4a      	ldr	r2, [pc, #296]	@ (800383c <HAL_DMA_IRQHandler+0x450>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d040      	beq.n	800379a <HAL_DMA_IRQHandler+0x3ae>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a48      	ldr	r2, [pc, #288]	@ (8003840 <HAL_DMA_IRQHandler+0x454>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d038      	beq.n	8003794 <HAL_DMA_IRQHandler+0x3a8>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a47      	ldr	r2, [pc, #284]	@ (8003844 <HAL_DMA_IRQHandler+0x458>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d030      	beq.n	800378e <HAL_DMA_IRQHandler+0x3a2>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a45      	ldr	r2, [pc, #276]	@ (8003848 <HAL_DMA_IRQHandler+0x45c>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d028      	beq.n	8003788 <HAL_DMA_IRQHandler+0x39c>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a3d      	ldr	r2, [pc, #244]	@ (8003830 <HAL_DMA_IRQHandler+0x444>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d020      	beq.n	8003782 <HAL_DMA_IRQHandler+0x396>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a41      	ldr	r2, [pc, #260]	@ (800384c <HAL_DMA_IRQHandler+0x460>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d019      	beq.n	800377e <HAL_DMA_IRQHandler+0x392>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a40      	ldr	r2, [pc, #256]	@ (8003850 <HAL_DMA_IRQHandler+0x464>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d012      	beq.n	800377a <HAL_DMA_IRQHandler+0x38e>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a3e      	ldr	r2, [pc, #248]	@ (8003854 <HAL_DMA_IRQHandler+0x468>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d00a      	beq.n	8003774 <HAL_DMA_IRQHandler+0x388>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a3d      	ldr	r2, [pc, #244]	@ (8003858 <HAL_DMA_IRQHandler+0x46c>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d102      	bne.n	800376e <HAL_DMA_IRQHandler+0x382>
 8003768:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800376c:	e01b      	b.n	80037a6 <HAL_DMA_IRQHandler+0x3ba>
 800376e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003772:	e018      	b.n	80037a6 <HAL_DMA_IRQHandler+0x3ba>
 8003774:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003778:	e015      	b.n	80037a6 <HAL_DMA_IRQHandler+0x3ba>
 800377a:	2320      	movs	r3, #32
 800377c:	e013      	b.n	80037a6 <HAL_DMA_IRQHandler+0x3ba>
 800377e:	2302      	movs	r3, #2
 8003780:	e011      	b.n	80037a6 <HAL_DMA_IRQHandler+0x3ba>
 8003782:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003786:	e00e      	b.n	80037a6 <HAL_DMA_IRQHandler+0x3ba>
 8003788:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800378c:	e00b      	b.n	80037a6 <HAL_DMA_IRQHandler+0x3ba>
 800378e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003792:	e008      	b.n	80037a6 <HAL_DMA_IRQHandler+0x3ba>
 8003794:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003798:	e005      	b.n	80037a6 <HAL_DMA_IRQHandler+0x3ba>
 800379a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800379e:	e002      	b.n	80037a6 <HAL_DMA_IRQHandler+0x3ba>
 80037a0:	2320      	movs	r3, #32
 80037a2:	e000      	b.n	80037a6 <HAL_DMA_IRQHandler+0x3ba>
 80037a4:	2302      	movs	r3, #2
 80037a6:	4a2e      	ldr	r2, [pc, #184]	@ (8003860 <HAL_DMA_IRQHandler+0x474>)
 80037a8:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d034      	beq.n	8003824 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80037c2:	e02f      	b.n	8003824 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c8:	2208      	movs	r2, #8
 80037ca:	409a      	lsls	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	4013      	ands	r3, r2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d028      	beq.n	8003826 <HAL_DMA_IRQHandler+0x43a>
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	f003 0308 	and.w	r3, r3, #8
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d023      	beq.n	8003826 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f022 020e 	bic.w	r2, r2, #14
 80037ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f6:	2101      	movs	r1, #1
 80037f8:	fa01 f202 	lsl.w	r2, r1, r2
 80037fc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2201      	movs	r2, #1
 8003802:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003818:	2b00      	cmp	r3, #0
 800381a:	d004      	beq.n	8003826 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	4798      	blx	r3
    }
  }
  return;
 8003824:	bf00      	nop
 8003826:	bf00      	nop
}
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	40020080 	.word	0x40020080
 8003834:	40020008 	.word	0x40020008
 8003838:	4002001c 	.word	0x4002001c
 800383c:	40020030 	.word	0x40020030
 8003840:	40020044 	.word	0x40020044
 8003844:	40020058 	.word	0x40020058
 8003848:	4002006c 	.word	0x4002006c
 800384c:	40020408 	.word	0x40020408
 8003850:	4002041c 	.word	0x4002041c
 8003854:	40020430 	.word	0x40020430
 8003858:	40020444 	.word	0x40020444
 800385c:	40020400 	.word	0x40020400
 8003860:	40020000 	.word	0x40020000

08003864 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003864:	b480      	push	{r7}
 8003866:	b085      	sub	sp, #20
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
 8003870:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800387a:	2101      	movs	r1, #1
 800387c:	fa01 f202 	lsl.w	r2, r1, r2
 8003880:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	683a      	ldr	r2, [r7, #0]
 8003888:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	2b10      	cmp	r3, #16
 8003890:	d108      	bne.n	80038a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80038a2:	e007      	b.n	80038b4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	60da      	str	r2, [r3, #12]
}
 80038b4:	bf00      	nop
 80038b6:	3714      	adds	r7, #20
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bc80      	pop	{r7}
 80038bc:	4770      	bx	lr
	...

080038c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b08b      	sub	sp, #44	@ 0x2c
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038ca:	2300      	movs	r3, #0
 80038cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80038ce:	2300      	movs	r3, #0
 80038d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038d2:	e179      	b.n	8003bc8 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80038d4:	2201      	movs	r2, #1
 80038d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	69fa      	ldr	r2, [r7, #28]
 80038e4:	4013      	ands	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	f040 8168 	bne.w	8003bc2 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	4a96      	ldr	r2, [pc, #600]	@ (8003b50 <HAL_GPIO_Init+0x290>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d05e      	beq.n	80039ba <HAL_GPIO_Init+0xfa>
 80038fc:	4a94      	ldr	r2, [pc, #592]	@ (8003b50 <HAL_GPIO_Init+0x290>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d875      	bhi.n	80039ee <HAL_GPIO_Init+0x12e>
 8003902:	4a94      	ldr	r2, [pc, #592]	@ (8003b54 <HAL_GPIO_Init+0x294>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d058      	beq.n	80039ba <HAL_GPIO_Init+0xfa>
 8003908:	4a92      	ldr	r2, [pc, #584]	@ (8003b54 <HAL_GPIO_Init+0x294>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d86f      	bhi.n	80039ee <HAL_GPIO_Init+0x12e>
 800390e:	4a92      	ldr	r2, [pc, #584]	@ (8003b58 <HAL_GPIO_Init+0x298>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d052      	beq.n	80039ba <HAL_GPIO_Init+0xfa>
 8003914:	4a90      	ldr	r2, [pc, #576]	@ (8003b58 <HAL_GPIO_Init+0x298>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d869      	bhi.n	80039ee <HAL_GPIO_Init+0x12e>
 800391a:	4a90      	ldr	r2, [pc, #576]	@ (8003b5c <HAL_GPIO_Init+0x29c>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d04c      	beq.n	80039ba <HAL_GPIO_Init+0xfa>
 8003920:	4a8e      	ldr	r2, [pc, #568]	@ (8003b5c <HAL_GPIO_Init+0x29c>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d863      	bhi.n	80039ee <HAL_GPIO_Init+0x12e>
 8003926:	4a8e      	ldr	r2, [pc, #568]	@ (8003b60 <HAL_GPIO_Init+0x2a0>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d046      	beq.n	80039ba <HAL_GPIO_Init+0xfa>
 800392c:	4a8c      	ldr	r2, [pc, #560]	@ (8003b60 <HAL_GPIO_Init+0x2a0>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d85d      	bhi.n	80039ee <HAL_GPIO_Init+0x12e>
 8003932:	2b12      	cmp	r3, #18
 8003934:	d82a      	bhi.n	800398c <HAL_GPIO_Init+0xcc>
 8003936:	2b12      	cmp	r3, #18
 8003938:	d859      	bhi.n	80039ee <HAL_GPIO_Init+0x12e>
 800393a:	a201      	add	r2, pc, #4	@ (adr r2, 8003940 <HAL_GPIO_Init+0x80>)
 800393c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003940:	080039bb 	.word	0x080039bb
 8003944:	08003995 	.word	0x08003995
 8003948:	080039a7 	.word	0x080039a7
 800394c:	080039e9 	.word	0x080039e9
 8003950:	080039ef 	.word	0x080039ef
 8003954:	080039ef 	.word	0x080039ef
 8003958:	080039ef 	.word	0x080039ef
 800395c:	080039ef 	.word	0x080039ef
 8003960:	080039ef 	.word	0x080039ef
 8003964:	080039ef 	.word	0x080039ef
 8003968:	080039ef 	.word	0x080039ef
 800396c:	080039ef 	.word	0x080039ef
 8003970:	080039ef 	.word	0x080039ef
 8003974:	080039ef 	.word	0x080039ef
 8003978:	080039ef 	.word	0x080039ef
 800397c:	080039ef 	.word	0x080039ef
 8003980:	080039ef 	.word	0x080039ef
 8003984:	0800399d 	.word	0x0800399d
 8003988:	080039b1 	.word	0x080039b1
 800398c:	4a75      	ldr	r2, [pc, #468]	@ (8003b64 <HAL_GPIO_Init+0x2a4>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d013      	beq.n	80039ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003992:	e02c      	b.n	80039ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	623b      	str	r3, [r7, #32]
          break;
 800399a:	e029      	b.n	80039f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	3304      	adds	r3, #4
 80039a2:	623b      	str	r3, [r7, #32]
          break;
 80039a4:	e024      	b.n	80039f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	3308      	adds	r3, #8
 80039ac:	623b      	str	r3, [r7, #32]
          break;
 80039ae:	e01f      	b.n	80039f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	330c      	adds	r3, #12
 80039b6:	623b      	str	r3, [r7, #32]
          break;
 80039b8:	e01a      	b.n	80039f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d102      	bne.n	80039c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80039c2:	2304      	movs	r3, #4
 80039c4:	623b      	str	r3, [r7, #32]
          break;
 80039c6:	e013      	b.n	80039f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d105      	bne.n	80039dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039d0:	2308      	movs	r3, #8
 80039d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	69fa      	ldr	r2, [r7, #28]
 80039d8:	611a      	str	r2, [r3, #16]
          break;
 80039da:	e009      	b.n	80039f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039dc:	2308      	movs	r3, #8
 80039de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	69fa      	ldr	r2, [r7, #28]
 80039e4:	615a      	str	r2, [r3, #20]
          break;
 80039e6:	e003      	b.n	80039f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80039e8:	2300      	movs	r3, #0
 80039ea:	623b      	str	r3, [r7, #32]
          break;
 80039ec:	e000      	b.n	80039f0 <HAL_GPIO_Init+0x130>
          break;
 80039ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	2bff      	cmp	r3, #255	@ 0xff
 80039f4:	d801      	bhi.n	80039fa <HAL_GPIO_Init+0x13a>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	e001      	b.n	80039fe <HAL_GPIO_Init+0x13e>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	3304      	adds	r3, #4
 80039fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	2bff      	cmp	r3, #255	@ 0xff
 8003a04:	d802      	bhi.n	8003a0c <HAL_GPIO_Init+0x14c>
 8003a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	e002      	b.n	8003a12 <HAL_GPIO_Init+0x152>
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0e:	3b08      	subs	r3, #8
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	210f      	movs	r1, #15
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a20:	43db      	mvns	r3, r3
 8003a22:	401a      	ands	r2, r3
 8003a24:	6a39      	ldr	r1, [r7, #32]
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	fa01 f303 	lsl.w	r3, r1, r3
 8003a2c:	431a      	orrs	r2, r3
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f000 80c1 	beq.w	8003bc2 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a40:	4b49      	ldr	r3, [pc, #292]	@ (8003b68 <HAL_GPIO_Init+0x2a8>)
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	4a48      	ldr	r2, [pc, #288]	@ (8003b68 <HAL_GPIO_Init+0x2a8>)
 8003a46:	f043 0301 	orr.w	r3, r3, #1
 8003a4a:	6193      	str	r3, [r2, #24]
 8003a4c:	4b46      	ldr	r3, [pc, #280]	@ (8003b68 <HAL_GPIO_Init+0x2a8>)
 8003a4e:	699b      	ldr	r3, [r3, #24]
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	60bb      	str	r3, [r7, #8]
 8003a56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a58:	4a44      	ldr	r2, [pc, #272]	@ (8003b6c <HAL_GPIO_Init+0x2ac>)
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5c:	089b      	lsrs	r3, r3, #2
 8003a5e:	3302      	adds	r3, #2
 8003a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a68:	f003 0303 	and.w	r3, r3, #3
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	220f      	movs	r2, #15
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	43db      	mvns	r3, r3
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a3c      	ldr	r2, [pc, #240]	@ (8003b70 <HAL_GPIO_Init+0x2b0>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d01f      	beq.n	8003ac4 <HAL_GPIO_Init+0x204>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a3b      	ldr	r2, [pc, #236]	@ (8003b74 <HAL_GPIO_Init+0x2b4>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d019      	beq.n	8003ac0 <HAL_GPIO_Init+0x200>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a3a      	ldr	r2, [pc, #232]	@ (8003b78 <HAL_GPIO_Init+0x2b8>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d013      	beq.n	8003abc <HAL_GPIO_Init+0x1fc>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a39      	ldr	r2, [pc, #228]	@ (8003b7c <HAL_GPIO_Init+0x2bc>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d00d      	beq.n	8003ab8 <HAL_GPIO_Init+0x1f8>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a38      	ldr	r2, [pc, #224]	@ (8003b80 <HAL_GPIO_Init+0x2c0>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d007      	beq.n	8003ab4 <HAL_GPIO_Init+0x1f4>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a37      	ldr	r2, [pc, #220]	@ (8003b84 <HAL_GPIO_Init+0x2c4>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d101      	bne.n	8003ab0 <HAL_GPIO_Init+0x1f0>
 8003aac:	2305      	movs	r3, #5
 8003aae:	e00a      	b.n	8003ac6 <HAL_GPIO_Init+0x206>
 8003ab0:	2306      	movs	r3, #6
 8003ab2:	e008      	b.n	8003ac6 <HAL_GPIO_Init+0x206>
 8003ab4:	2304      	movs	r3, #4
 8003ab6:	e006      	b.n	8003ac6 <HAL_GPIO_Init+0x206>
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e004      	b.n	8003ac6 <HAL_GPIO_Init+0x206>
 8003abc:	2302      	movs	r3, #2
 8003abe:	e002      	b.n	8003ac6 <HAL_GPIO_Init+0x206>
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e000      	b.n	8003ac6 <HAL_GPIO_Init+0x206>
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ac8:	f002 0203 	and.w	r2, r2, #3
 8003acc:	0092      	lsls	r2, r2, #2
 8003ace:	4093      	lsls	r3, r2
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003ad6:	4925      	ldr	r1, [pc, #148]	@ (8003b6c <HAL_GPIO_Init+0x2ac>)
 8003ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ada:	089b      	lsrs	r3, r3, #2
 8003adc:	3302      	adds	r3, #2
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d006      	beq.n	8003afe <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003af0:	4b25      	ldr	r3, [pc, #148]	@ (8003b88 <HAL_GPIO_Init+0x2c8>)
 8003af2:	689a      	ldr	r2, [r3, #8]
 8003af4:	4924      	ldr	r1, [pc, #144]	@ (8003b88 <HAL_GPIO_Init+0x2c8>)
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	608b      	str	r3, [r1, #8]
 8003afc:	e006      	b.n	8003b0c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003afe:	4b22      	ldr	r3, [pc, #136]	@ (8003b88 <HAL_GPIO_Init+0x2c8>)
 8003b00:	689a      	ldr	r2, [r3, #8]
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	43db      	mvns	r3, r3
 8003b06:	4920      	ldr	r1, [pc, #128]	@ (8003b88 <HAL_GPIO_Init+0x2c8>)
 8003b08:	4013      	ands	r3, r2
 8003b0a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d006      	beq.n	8003b26 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b18:	4b1b      	ldr	r3, [pc, #108]	@ (8003b88 <HAL_GPIO_Init+0x2c8>)
 8003b1a:	68da      	ldr	r2, [r3, #12]
 8003b1c:	491a      	ldr	r1, [pc, #104]	@ (8003b88 <HAL_GPIO_Init+0x2c8>)
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	60cb      	str	r3, [r1, #12]
 8003b24:	e006      	b.n	8003b34 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003b26:	4b18      	ldr	r3, [pc, #96]	@ (8003b88 <HAL_GPIO_Init+0x2c8>)
 8003b28:	68da      	ldr	r2, [r3, #12]
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	43db      	mvns	r3, r3
 8003b2e:	4916      	ldr	r1, [pc, #88]	@ (8003b88 <HAL_GPIO_Init+0x2c8>)
 8003b30:	4013      	ands	r3, r2
 8003b32:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d025      	beq.n	8003b8c <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b40:	4b11      	ldr	r3, [pc, #68]	@ (8003b88 <HAL_GPIO_Init+0x2c8>)
 8003b42:	685a      	ldr	r2, [r3, #4]
 8003b44:	4910      	ldr	r1, [pc, #64]	@ (8003b88 <HAL_GPIO_Init+0x2c8>)
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	604b      	str	r3, [r1, #4]
 8003b4c:	e025      	b.n	8003b9a <HAL_GPIO_Init+0x2da>
 8003b4e:	bf00      	nop
 8003b50:	10320000 	.word	0x10320000
 8003b54:	10310000 	.word	0x10310000
 8003b58:	10220000 	.word	0x10220000
 8003b5c:	10210000 	.word	0x10210000
 8003b60:	10120000 	.word	0x10120000
 8003b64:	10110000 	.word	0x10110000
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	40010000 	.word	0x40010000
 8003b70:	40010800 	.word	0x40010800
 8003b74:	40010c00 	.word	0x40010c00
 8003b78:	40011000 	.word	0x40011000
 8003b7c:	40011400 	.word	0x40011400
 8003b80:	40011800 	.word	0x40011800
 8003b84:	40011c00 	.word	0x40011c00
 8003b88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b8c:	4b15      	ldr	r3, [pc, #84]	@ (8003be4 <HAL_GPIO_Init+0x324>)
 8003b8e:	685a      	ldr	r2, [r3, #4]
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	43db      	mvns	r3, r3
 8003b94:	4913      	ldr	r1, [pc, #76]	@ (8003be4 <HAL_GPIO_Init+0x324>)
 8003b96:	4013      	ands	r3, r2
 8003b98:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d006      	beq.n	8003bb4 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8003be4 <HAL_GPIO_Init+0x324>)
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	490e      	ldr	r1, [pc, #56]	@ (8003be4 <HAL_GPIO_Init+0x324>)
 8003bac:	69bb      	ldr	r3, [r7, #24]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	600b      	str	r3, [r1, #0]
 8003bb2:	e006      	b.n	8003bc2 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003be4 <HAL_GPIO_Init+0x324>)
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	43db      	mvns	r3, r3
 8003bbc:	4909      	ldr	r1, [pc, #36]	@ (8003be4 <HAL_GPIO_Init+0x324>)
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bce:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f47f ae7e 	bne.w	80038d4 <HAL_GPIO_Init+0x14>
  }
}
 8003bd8:	bf00      	nop
 8003bda:	bf00      	nop
 8003bdc:	372c      	adds	r7, #44	@ 0x2c
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bc80      	pop	{r7}
 8003be2:	4770      	bx	lr
 8003be4:	40010400 	.word	0x40010400

08003be8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	807b      	strh	r3, [r7, #2]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bf8:	787b      	ldrb	r3, [r7, #1]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bfe:	887a      	ldrh	r2, [r7, #2]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c04:	e003      	b.n	8003c0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c06:	887b      	ldrh	r3, [r7, #2]
 8003c08:	041a      	lsls	r2, r3, #16
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	611a      	str	r2, [r3, #16]
}
 8003c0e:	bf00      	nop
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr

08003c18 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	460b      	mov	r3, r1
 8003c22:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c2a:	887a      	ldrh	r2, [r7, #2]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	4013      	ands	r3, r2
 8003c30:	041a      	lsls	r2, r3, #16
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	43d9      	mvns	r1, r3
 8003c36:	887b      	ldrh	r3, [r7, #2]
 8003c38:	400b      	ands	r3, r1
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	611a      	str	r2, [r3, #16]
}
 8003c40:	bf00      	nop
 8003c42:	3714      	adds	r7, #20
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bc80      	pop	{r7}
 8003c48:	4770      	bx	lr
	...

08003c4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	4603      	mov	r3, r0
 8003c54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c56:	4b08      	ldr	r3, [pc, #32]	@ (8003c78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c58:	695a      	ldr	r2, [r3, #20]
 8003c5a:	88fb      	ldrh	r3, [r7, #6]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d006      	beq.n	8003c70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c62:	4a05      	ldr	r2, [pc, #20]	@ (8003c78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c64:	88fb      	ldrh	r3, [r7, #6]
 8003c66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c68:	88fb      	ldrh	r3, [r7, #6]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fd fef6 	bl	8001a5c <HAL_GPIO_EXTI_Callback>
  }
}
 8003c70:	bf00      	nop
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	40010400 	.word	0x40010400

08003c7c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d101      	bne.n	8003c8e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e036      	b.n	8003cfc <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8003c96:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f245 5255 	movw	r2, #21845	@ 0x5555
 8003ca0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	6852      	ldr	r2, [r2, #4]
 8003caa:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	6892      	ldr	r2, [r2, #8]
 8003cb4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003cb6:	f7fe facb 	bl	8002250 <HAL_GetTick>
 8003cba:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003cbc:	e011      	b.n	8003ce2 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003cbe:	f7fe fac7 	bl	8002250 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	f241 323c 	movw	r2, #4924	@ 0x133c
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d908      	bls.n	8003ce2 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e00c      	b.n	8003cfc <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f003 0303 	and.w	r3, r3, #3
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1e6      	bne.n	8003cbe <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8003cf8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8003d14:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003d16:	2300      	movs	r3, #0
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bc80      	pop	{r7}
 8003d20:	4770      	bx	lr
	...

08003d24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d101      	bne.n	8003d36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e272      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 8087 	beq.w	8003e52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d44:	4b92      	ldr	r3, [pc, #584]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f003 030c 	and.w	r3, r3, #12
 8003d4c:	2b04      	cmp	r3, #4
 8003d4e:	d00c      	beq.n	8003d6a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d50:	4b8f      	ldr	r3, [pc, #572]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f003 030c 	and.w	r3, r3, #12
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d112      	bne.n	8003d82 <HAL_RCC_OscConfig+0x5e>
 8003d5c:	4b8c      	ldr	r3, [pc, #560]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d68:	d10b      	bne.n	8003d82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d6a:	4b89      	ldr	r3, [pc, #548]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d06c      	beq.n	8003e50 <HAL_RCC_OscConfig+0x12c>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d168      	bne.n	8003e50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e24c      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d8a:	d106      	bne.n	8003d9a <HAL_RCC_OscConfig+0x76>
 8003d8c:	4b80      	ldr	r3, [pc, #512]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a7f      	ldr	r2, [pc, #508]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003d92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	e02e      	b.n	8003df8 <HAL_RCC_OscConfig+0xd4>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10c      	bne.n	8003dbc <HAL_RCC_OscConfig+0x98>
 8003da2:	4b7b      	ldr	r3, [pc, #492]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a7a      	ldr	r2, [pc, #488]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003da8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dac:	6013      	str	r3, [r2, #0]
 8003dae:	4b78      	ldr	r3, [pc, #480]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a77      	ldr	r2, [pc, #476]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003db4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003db8:	6013      	str	r3, [r2, #0]
 8003dba:	e01d      	b.n	8003df8 <HAL_RCC_OscConfig+0xd4>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dc4:	d10c      	bne.n	8003de0 <HAL_RCC_OscConfig+0xbc>
 8003dc6:	4b72      	ldr	r3, [pc, #456]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a71      	ldr	r2, [pc, #452]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003dcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dd0:	6013      	str	r3, [r2, #0]
 8003dd2:	4b6f      	ldr	r3, [pc, #444]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a6e      	ldr	r2, [pc, #440]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003dd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ddc:	6013      	str	r3, [r2, #0]
 8003dde:	e00b      	b.n	8003df8 <HAL_RCC_OscConfig+0xd4>
 8003de0:	4b6b      	ldr	r3, [pc, #428]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a6a      	ldr	r2, [pc, #424]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003de6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dea:	6013      	str	r3, [r2, #0]
 8003dec:	4b68      	ldr	r3, [pc, #416]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a67      	ldr	r2, [pc, #412]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003df2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003df6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d013      	beq.n	8003e28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e00:	f7fe fa26 	bl	8002250 <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e08:	f7fe fa22 	bl	8002250 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b64      	cmp	r3, #100	@ 0x64
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e200      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e1a:	4b5d      	ldr	r3, [pc, #372]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d0f0      	beq.n	8003e08 <HAL_RCC_OscConfig+0xe4>
 8003e26:	e014      	b.n	8003e52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e28:	f7fe fa12 	bl	8002250 <HAL_GetTick>
 8003e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e2e:	e008      	b.n	8003e42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e30:	f7fe fa0e 	bl	8002250 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b64      	cmp	r3, #100	@ 0x64
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e1ec      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e42:	4b53      	ldr	r3, [pc, #332]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1f0      	bne.n	8003e30 <HAL_RCC_OscConfig+0x10c>
 8003e4e:	e000      	b.n	8003e52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d063      	beq.n	8003f26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e5e:	4b4c      	ldr	r3, [pc, #304]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f003 030c 	and.w	r3, r3, #12
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00b      	beq.n	8003e82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e6a:	4b49      	ldr	r3, [pc, #292]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f003 030c 	and.w	r3, r3, #12
 8003e72:	2b08      	cmp	r3, #8
 8003e74:	d11c      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x18c>
 8003e76:	4b46      	ldr	r3, [pc, #280]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d116      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e82:	4b43      	ldr	r3, [pc, #268]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d005      	beq.n	8003e9a <HAL_RCC_OscConfig+0x176>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d001      	beq.n	8003e9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e1c0      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e9a:	4b3d      	ldr	r3, [pc, #244]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	4939      	ldr	r1, [pc, #228]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eae:	e03a      	b.n	8003f26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d020      	beq.n	8003efa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003eb8:	4b36      	ldr	r3, [pc, #216]	@ (8003f94 <HAL_RCC_OscConfig+0x270>)
 8003eba:	2201      	movs	r2, #1
 8003ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ebe:	f7fe f9c7 	bl	8002250 <HAL_GetTick>
 8003ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ec4:	e008      	b.n	8003ed8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ec6:	f7fe f9c3 	bl	8002250 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d901      	bls.n	8003ed8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e1a1      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed8:	4b2d      	ldr	r3, [pc, #180]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0302 	and.w	r3, r3, #2
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d0f0      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ee4:	4b2a      	ldr	r3, [pc, #168]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	00db      	lsls	r3, r3, #3
 8003ef2:	4927      	ldr	r1, [pc, #156]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	600b      	str	r3, [r1, #0]
 8003ef8:	e015      	b.n	8003f26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003efa:	4b26      	ldr	r3, [pc, #152]	@ (8003f94 <HAL_RCC_OscConfig+0x270>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f00:	f7fe f9a6 	bl	8002250 <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f08:	f7fe f9a2 	bl	8002250 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e180      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1f0      	bne.n	8003f08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0308 	and.w	r3, r3, #8
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d03a      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d019      	beq.n	8003f6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f3a:	4b17      	ldr	r3, [pc, #92]	@ (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f40:	f7fe f986 	bl	8002250 <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f48:	f7fe f982 	bl	8002250 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e160      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f90 <HAL_RCC_OscConfig+0x26c>)
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5e:	f003 0302 	and.w	r3, r3, #2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0f0      	beq.n	8003f48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f66:	2001      	movs	r0, #1
 8003f68:	f000 face 	bl	8004508 <RCC_Delay>
 8003f6c:	e01c      	b.n	8003fa8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003f98 <HAL_RCC_OscConfig+0x274>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f74:	f7fe f96c 	bl	8002250 <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f7a:	e00f      	b.n	8003f9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f7c:	f7fe f968 	bl	8002250 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d908      	bls.n	8003f9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e146      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
 8003f8e:	bf00      	nop
 8003f90:	40021000 	.word	0x40021000
 8003f94:	42420000 	.word	0x42420000
 8003f98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f9c:	4b92      	ldr	r3, [pc, #584]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa0:	f003 0302 	and.w	r3, r3, #2
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1e9      	bne.n	8003f7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0304 	and.w	r3, r3, #4
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f000 80a6 	beq.w	8004102 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fba:	4b8b      	ldr	r3, [pc, #556]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8003fbc:	69db      	ldr	r3, [r3, #28]
 8003fbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10d      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fc6:	4b88      	ldr	r3, [pc, #544]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8003fc8:	69db      	ldr	r3, [r3, #28]
 8003fca:	4a87      	ldr	r2, [pc, #540]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8003fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fd0:	61d3      	str	r3, [r2, #28]
 8003fd2:	4b85      	ldr	r3, [pc, #532]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8003fd4:	69db      	ldr	r3, [r3, #28]
 8003fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fda:	60bb      	str	r3, [r7, #8]
 8003fdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fe2:	4b82      	ldr	r3, [pc, #520]	@ (80041ec <HAL_RCC_OscConfig+0x4c8>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d118      	bne.n	8004020 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fee:	4b7f      	ldr	r3, [pc, #508]	@ (80041ec <HAL_RCC_OscConfig+0x4c8>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a7e      	ldr	r2, [pc, #504]	@ (80041ec <HAL_RCC_OscConfig+0x4c8>)
 8003ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ff8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ffa:	f7fe f929 	bl	8002250 <HAL_GetTick>
 8003ffe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004000:	e008      	b.n	8004014 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004002:	f7fe f925 	bl	8002250 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b64      	cmp	r3, #100	@ 0x64
 800400e:	d901      	bls.n	8004014 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e103      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004014:	4b75      	ldr	r3, [pc, #468]	@ (80041ec <HAL_RCC_OscConfig+0x4c8>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800401c:	2b00      	cmp	r3, #0
 800401e:	d0f0      	beq.n	8004002 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d106      	bne.n	8004036 <HAL_RCC_OscConfig+0x312>
 8004028:	4b6f      	ldr	r3, [pc, #444]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	4a6e      	ldr	r2, [pc, #440]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 800402e:	f043 0301 	orr.w	r3, r3, #1
 8004032:	6213      	str	r3, [r2, #32]
 8004034:	e02d      	b.n	8004092 <HAL_RCC_OscConfig+0x36e>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10c      	bne.n	8004058 <HAL_RCC_OscConfig+0x334>
 800403e:	4b6a      	ldr	r3, [pc, #424]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8004040:	6a1b      	ldr	r3, [r3, #32]
 8004042:	4a69      	ldr	r2, [pc, #420]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8004044:	f023 0301 	bic.w	r3, r3, #1
 8004048:	6213      	str	r3, [r2, #32]
 800404a:	4b67      	ldr	r3, [pc, #412]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	4a66      	ldr	r2, [pc, #408]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8004050:	f023 0304 	bic.w	r3, r3, #4
 8004054:	6213      	str	r3, [r2, #32]
 8004056:	e01c      	b.n	8004092 <HAL_RCC_OscConfig+0x36e>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	2b05      	cmp	r3, #5
 800405e:	d10c      	bne.n	800407a <HAL_RCC_OscConfig+0x356>
 8004060:	4b61      	ldr	r3, [pc, #388]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	4a60      	ldr	r2, [pc, #384]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8004066:	f043 0304 	orr.w	r3, r3, #4
 800406a:	6213      	str	r3, [r2, #32]
 800406c:	4b5e      	ldr	r3, [pc, #376]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	4a5d      	ldr	r2, [pc, #372]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8004072:	f043 0301 	orr.w	r3, r3, #1
 8004076:	6213      	str	r3, [r2, #32]
 8004078:	e00b      	b.n	8004092 <HAL_RCC_OscConfig+0x36e>
 800407a:	4b5b      	ldr	r3, [pc, #364]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	4a5a      	ldr	r2, [pc, #360]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8004080:	f023 0301 	bic.w	r3, r3, #1
 8004084:	6213      	str	r3, [r2, #32]
 8004086:	4b58      	ldr	r3, [pc, #352]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8004088:	6a1b      	ldr	r3, [r3, #32]
 800408a:	4a57      	ldr	r2, [pc, #348]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 800408c:	f023 0304 	bic.w	r3, r3, #4
 8004090:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d015      	beq.n	80040c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800409a:	f7fe f8d9 	bl	8002250 <HAL_GetTick>
 800409e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040a0:	e00a      	b.n	80040b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040a2:	f7fe f8d5 	bl	8002250 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e0b1      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040b8:	4b4b      	ldr	r3, [pc, #300]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0ee      	beq.n	80040a2 <HAL_RCC_OscConfig+0x37e>
 80040c4:	e014      	b.n	80040f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040c6:	f7fe f8c3 	bl	8002250 <HAL_GetTick>
 80040ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040cc:	e00a      	b.n	80040e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ce:	f7fe f8bf 	bl	8002250 <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040dc:	4293      	cmp	r3, r2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e09b      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040e4:	4b40      	ldr	r3, [pc, #256]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 80040e6:	6a1b      	ldr	r3, [r3, #32]
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d1ee      	bne.n	80040ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80040f0:	7dfb      	ldrb	r3, [r7, #23]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d105      	bne.n	8004102 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040f6:	4b3c      	ldr	r3, [pc, #240]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 80040f8:	69db      	ldr	r3, [r3, #28]
 80040fa:	4a3b      	ldr	r2, [pc, #236]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 80040fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004100:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 8087 	beq.w	800421a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800410c:	4b36      	ldr	r3, [pc, #216]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f003 030c 	and.w	r3, r3, #12
 8004114:	2b08      	cmp	r3, #8
 8004116:	d061      	beq.n	80041dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	69db      	ldr	r3, [r3, #28]
 800411c:	2b02      	cmp	r3, #2
 800411e:	d146      	bne.n	80041ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004120:	4b33      	ldr	r3, [pc, #204]	@ (80041f0 <HAL_RCC_OscConfig+0x4cc>)
 8004122:	2200      	movs	r2, #0
 8004124:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004126:	f7fe f893 	bl	8002250 <HAL_GetTick>
 800412a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800412c:	e008      	b.n	8004140 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800412e:	f7fe f88f 	bl	8002250 <HAL_GetTick>
 8004132:	4602      	mov	r2, r0
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	2b02      	cmp	r3, #2
 800413a:	d901      	bls.n	8004140 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e06d      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004140:	4b29      	ldr	r3, [pc, #164]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004148:	2b00      	cmp	r3, #0
 800414a:	d1f0      	bne.n	800412e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004154:	d108      	bne.n	8004168 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004156:	4b24      	ldr	r3, [pc, #144]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	4921      	ldr	r1, [pc, #132]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 8004164:	4313      	orrs	r3, r2
 8004166:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004168:	4b1f      	ldr	r3, [pc, #124]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a19      	ldr	r1, [r3, #32]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004178:	430b      	orrs	r3, r1
 800417a:	491b      	ldr	r1, [pc, #108]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 800417c:	4313      	orrs	r3, r2
 800417e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004180:	4b1b      	ldr	r3, [pc, #108]	@ (80041f0 <HAL_RCC_OscConfig+0x4cc>)
 8004182:	2201      	movs	r2, #1
 8004184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004186:	f7fe f863 	bl	8002250 <HAL_GetTick>
 800418a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800418c:	e008      	b.n	80041a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800418e:	f7fe f85f 	bl	8002250 <HAL_GetTick>
 8004192:	4602      	mov	r2, r0
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	1ad3      	subs	r3, r2, r3
 8004198:	2b02      	cmp	r3, #2
 800419a:	d901      	bls.n	80041a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	e03d      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041a0:	4b11      	ldr	r3, [pc, #68]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d0f0      	beq.n	800418e <HAL_RCC_OscConfig+0x46a>
 80041ac:	e035      	b.n	800421a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041ae:	4b10      	ldr	r3, [pc, #64]	@ (80041f0 <HAL_RCC_OscConfig+0x4cc>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b4:	f7fe f84c 	bl	8002250 <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041ba:	e008      	b.n	80041ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041bc:	f7fe f848 	bl	8002250 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e026      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041ce:	4b06      	ldr	r3, [pc, #24]	@ (80041e8 <HAL_RCC_OscConfig+0x4c4>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1f0      	bne.n	80041bc <HAL_RCC_OscConfig+0x498>
 80041da:	e01e      	b.n	800421a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	69db      	ldr	r3, [r3, #28]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d107      	bne.n	80041f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e019      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
 80041e8:	40021000 	.word	0x40021000
 80041ec:	40007000 	.word	0x40007000
 80041f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80041f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004224 <HAL_RCC_OscConfig+0x500>)
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	429a      	cmp	r2, r3
 8004206:	d106      	bne.n	8004216 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004212:	429a      	cmp	r2, r3
 8004214:	d001      	beq.n	800421a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e000      	b.n	800421c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800421a:	2300      	movs	r3, #0
}
 800421c:	4618      	mov	r0, r3
 800421e:	3718      	adds	r7, #24
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}
 8004224:	40021000 	.word	0x40021000

08004228 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d101      	bne.n	800423c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e0d0      	b.n	80043de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800423c:	4b6a      	ldr	r3, [pc, #424]	@ (80043e8 <HAL_RCC_ClockConfig+0x1c0>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0307 	and.w	r3, r3, #7
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	429a      	cmp	r2, r3
 8004248:	d910      	bls.n	800426c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800424a:	4b67      	ldr	r3, [pc, #412]	@ (80043e8 <HAL_RCC_ClockConfig+0x1c0>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f023 0207 	bic.w	r2, r3, #7
 8004252:	4965      	ldr	r1, [pc, #404]	@ (80043e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	4313      	orrs	r3, r2
 8004258:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800425a:	4b63      	ldr	r3, [pc, #396]	@ (80043e8 <HAL_RCC_ClockConfig+0x1c0>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0307 	and.w	r3, r3, #7
 8004262:	683a      	ldr	r2, [r7, #0]
 8004264:	429a      	cmp	r2, r3
 8004266:	d001      	beq.n	800426c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e0b8      	b.n	80043de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d020      	beq.n	80042ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	d005      	beq.n	8004290 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004284:	4b59      	ldr	r3, [pc, #356]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	4a58      	ldr	r2, [pc, #352]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 800428a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800428e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0308 	and.w	r3, r3, #8
 8004298:	2b00      	cmp	r3, #0
 800429a:	d005      	beq.n	80042a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800429c:	4b53      	ldr	r3, [pc, #332]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	4a52      	ldr	r2, [pc, #328]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 80042a2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80042a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042a8:	4b50      	ldr	r3, [pc, #320]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	494d      	ldr	r1, [pc, #308]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0301 	and.w	r3, r3, #1
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d040      	beq.n	8004348 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d107      	bne.n	80042de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ce:	4b47      	ldr	r3, [pc, #284]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d115      	bne.n	8004306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e07f      	b.n	80043de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d107      	bne.n	80042f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042e6:	4b41      	ldr	r3, [pc, #260]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d109      	bne.n	8004306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e073      	b.n	80043de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042f6:	4b3d      	ldr	r3, [pc, #244]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e06b      	b.n	80043de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004306:	4b39      	ldr	r3, [pc, #228]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	f023 0203 	bic.w	r2, r3, #3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	4936      	ldr	r1, [pc, #216]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 8004314:	4313      	orrs	r3, r2
 8004316:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004318:	f7fd ff9a 	bl	8002250 <HAL_GetTick>
 800431c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800431e:	e00a      	b.n	8004336 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004320:	f7fd ff96 	bl	8002250 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800432e:	4293      	cmp	r3, r2
 8004330:	d901      	bls.n	8004336 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e053      	b.n	80043de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004336:	4b2d      	ldr	r3, [pc, #180]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f003 020c 	and.w	r2, r3, #12
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	429a      	cmp	r2, r3
 8004346:	d1eb      	bne.n	8004320 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004348:	4b27      	ldr	r3, [pc, #156]	@ (80043e8 <HAL_RCC_ClockConfig+0x1c0>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0307 	and.w	r3, r3, #7
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	429a      	cmp	r2, r3
 8004354:	d210      	bcs.n	8004378 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004356:	4b24      	ldr	r3, [pc, #144]	@ (80043e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f023 0207 	bic.w	r2, r3, #7
 800435e:	4922      	ldr	r1, [pc, #136]	@ (80043e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	4313      	orrs	r3, r2
 8004364:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004366:	4b20      	ldr	r3, [pc, #128]	@ (80043e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0307 	and.w	r3, r3, #7
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	429a      	cmp	r2, r3
 8004372:	d001      	beq.n	8004378 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e032      	b.n	80043de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0304 	and.w	r3, r3, #4
 8004380:	2b00      	cmp	r3, #0
 8004382:	d008      	beq.n	8004396 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004384:	4b19      	ldr	r3, [pc, #100]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	4916      	ldr	r1, [pc, #88]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 8004392:	4313      	orrs	r3, r2
 8004394:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0308 	and.w	r3, r3, #8
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d009      	beq.n	80043b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043a2:	4b12      	ldr	r3, [pc, #72]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	00db      	lsls	r3, r3, #3
 80043b0:	490e      	ldr	r1, [pc, #56]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043b6:	f000 f821 	bl	80043fc <HAL_RCC_GetSysClockFreq>
 80043ba:	4602      	mov	r2, r0
 80043bc:	4b0b      	ldr	r3, [pc, #44]	@ (80043ec <HAL_RCC_ClockConfig+0x1c4>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	091b      	lsrs	r3, r3, #4
 80043c2:	f003 030f 	and.w	r3, r3, #15
 80043c6:	490a      	ldr	r1, [pc, #40]	@ (80043f0 <HAL_RCC_ClockConfig+0x1c8>)
 80043c8:	5ccb      	ldrb	r3, [r1, r3]
 80043ca:	fa22 f303 	lsr.w	r3, r2, r3
 80043ce:	4a09      	ldr	r2, [pc, #36]	@ (80043f4 <HAL_RCC_ClockConfig+0x1cc>)
 80043d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80043d2:	4b09      	ldr	r3, [pc, #36]	@ (80043f8 <HAL_RCC_ClockConfig+0x1d0>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fd fef8 	bl	80021cc <HAL_InitTick>

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	40022000 	.word	0x40022000
 80043ec:	40021000 	.word	0x40021000
 80043f0:	08009d78 	.word	0x08009d78
 80043f4:	20000004 	.word	0x20000004
 80043f8:	20000008 	.word	0x20000008

080043fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b087      	sub	sp, #28
 8004400:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004402:	2300      	movs	r3, #0
 8004404:	60fb      	str	r3, [r7, #12]
 8004406:	2300      	movs	r3, #0
 8004408:	60bb      	str	r3, [r7, #8]
 800440a:	2300      	movs	r3, #0
 800440c:	617b      	str	r3, [r7, #20]
 800440e:	2300      	movs	r3, #0
 8004410:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004412:	2300      	movs	r3, #0
 8004414:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004416:	4b1e      	ldr	r3, [pc, #120]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x94>)
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f003 030c 	and.w	r3, r3, #12
 8004422:	2b04      	cmp	r3, #4
 8004424:	d002      	beq.n	800442c <HAL_RCC_GetSysClockFreq+0x30>
 8004426:	2b08      	cmp	r3, #8
 8004428:	d003      	beq.n	8004432 <HAL_RCC_GetSysClockFreq+0x36>
 800442a:	e027      	b.n	800447c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800442c:	4b19      	ldr	r3, [pc, #100]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x98>)
 800442e:	613b      	str	r3, [r7, #16]
      break;
 8004430:	e027      	b.n	8004482 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	0c9b      	lsrs	r3, r3, #18
 8004436:	f003 030f 	and.w	r3, r3, #15
 800443a:	4a17      	ldr	r2, [pc, #92]	@ (8004498 <HAL_RCC_GetSysClockFreq+0x9c>)
 800443c:	5cd3      	ldrb	r3, [r2, r3]
 800443e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d010      	beq.n	800446c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800444a:	4b11      	ldr	r3, [pc, #68]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x94>)
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	0c5b      	lsrs	r3, r3, #17
 8004450:	f003 0301 	and.w	r3, r3, #1
 8004454:	4a11      	ldr	r2, [pc, #68]	@ (800449c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004456:	5cd3      	ldrb	r3, [r2, r3]
 8004458:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a0d      	ldr	r2, [pc, #52]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x98>)
 800445e:	fb03 f202 	mul.w	r2, r3, r2
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	fbb2 f3f3 	udiv	r3, r2, r3
 8004468:	617b      	str	r3, [r7, #20]
 800446a:	e004      	b.n	8004476 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a0c      	ldr	r2, [pc, #48]	@ (80044a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004470:	fb02 f303 	mul.w	r3, r2, r3
 8004474:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	613b      	str	r3, [r7, #16]
      break;
 800447a:	e002      	b.n	8004482 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800447c:	4b05      	ldr	r3, [pc, #20]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x98>)
 800447e:	613b      	str	r3, [r7, #16]
      break;
 8004480:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004482:	693b      	ldr	r3, [r7, #16]
}
 8004484:	4618      	mov	r0, r3
 8004486:	371c      	adds	r7, #28
 8004488:	46bd      	mov	sp, r7
 800448a:	bc80      	pop	{r7}
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40021000 	.word	0x40021000
 8004494:	007a1200 	.word	0x007a1200
 8004498:	08009d90 	.word	0x08009d90
 800449c:	08009da0 	.word	0x08009da0
 80044a0:	003d0900 	.word	0x003d0900

080044a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044a8:	4b02      	ldr	r3, [pc, #8]	@ (80044b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80044aa:	681b      	ldr	r3, [r3, #0]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bc80      	pop	{r7}
 80044b2:	4770      	bx	lr
 80044b4:	20000004 	.word	0x20000004

080044b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044bc:	f7ff fff2 	bl	80044a4 <HAL_RCC_GetHCLKFreq>
 80044c0:	4602      	mov	r2, r0
 80044c2:	4b05      	ldr	r3, [pc, #20]	@ (80044d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	0a1b      	lsrs	r3, r3, #8
 80044c8:	f003 0307 	and.w	r3, r3, #7
 80044cc:	4903      	ldr	r1, [pc, #12]	@ (80044dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80044ce:	5ccb      	ldrb	r3, [r1, r3]
 80044d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	40021000 	.word	0x40021000
 80044dc:	08009d88 	.word	0x08009d88

080044e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044e4:	f7ff ffde 	bl	80044a4 <HAL_RCC_GetHCLKFreq>
 80044e8:	4602      	mov	r2, r0
 80044ea:	4b05      	ldr	r3, [pc, #20]	@ (8004500 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	0adb      	lsrs	r3, r3, #11
 80044f0:	f003 0307 	and.w	r3, r3, #7
 80044f4:	4903      	ldr	r1, [pc, #12]	@ (8004504 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044f6:	5ccb      	ldrb	r3, [r1, r3]
 80044f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	40021000 	.word	0x40021000
 8004504:	08009d88 	.word	0x08009d88

08004508 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004508:	b480      	push	{r7}
 800450a:	b085      	sub	sp, #20
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004510:	4b0a      	ldr	r3, [pc, #40]	@ (800453c <RCC_Delay+0x34>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a0a      	ldr	r2, [pc, #40]	@ (8004540 <RCC_Delay+0x38>)
 8004516:	fba2 2303 	umull	r2, r3, r2, r3
 800451a:	0a5b      	lsrs	r3, r3, #9
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	fb02 f303 	mul.w	r3, r2, r3
 8004522:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004524:	bf00      	nop
  }
  while (Delay --);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	1e5a      	subs	r2, r3, #1
 800452a:	60fa      	str	r2, [r7, #12]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1f9      	bne.n	8004524 <RCC_Delay+0x1c>
}
 8004530:	bf00      	nop
 8004532:	bf00      	nop
 8004534:	3714      	adds	r7, #20
 8004536:	46bd      	mov	sp, r7
 8004538:	bc80      	pop	{r7}
 800453a:	4770      	bx	lr
 800453c:	20000004 	.word	0x20000004
 8004540:	10624dd3 	.word	0x10624dd3

08004544 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800454c:	2300      	movs	r3, #0
 800454e:	613b      	str	r3, [r7, #16]
 8004550:	2300      	movs	r3, #0
 8004552:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0301 	and.w	r3, r3, #1
 800455c:	2b00      	cmp	r3, #0
 800455e:	d07d      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004560:	2300      	movs	r3, #0
 8004562:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004564:	4b4f      	ldr	r3, [pc, #316]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004566:	69db      	ldr	r3, [r3, #28]
 8004568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10d      	bne.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004570:	4b4c      	ldr	r3, [pc, #304]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004572:	69db      	ldr	r3, [r3, #28]
 8004574:	4a4b      	ldr	r2, [pc, #300]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004576:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800457a:	61d3      	str	r3, [r2, #28]
 800457c:	4b49      	ldr	r3, [pc, #292]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800457e:	69db      	ldr	r3, [r3, #28]
 8004580:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004584:	60bb      	str	r3, [r7, #8]
 8004586:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004588:	2301      	movs	r3, #1
 800458a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800458c:	4b46      	ldr	r3, [pc, #280]	@ (80046a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004594:	2b00      	cmp	r3, #0
 8004596:	d118      	bne.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004598:	4b43      	ldr	r3, [pc, #268]	@ (80046a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a42      	ldr	r2, [pc, #264]	@ (80046a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800459e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045a4:	f7fd fe54 	bl	8002250 <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045aa:	e008      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045ac:	f7fd fe50 	bl	8002250 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b64      	cmp	r3, #100	@ 0x64
 80045b8:	d901      	bls.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e06d      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045be:	4b3a      	ldr	r3, [pc, #232]	@ (80046a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d0f0      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80045ca:	4b36      	ldr	r3, [pc, #216]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045d2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d02e      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d027      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80045e8:	4b2e      	ldr	r3, [pc, #184]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80045f2:	4b2e      	ldr	r3, [pc, #184]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80045f4:	2201      	movs	r2, #1
 80045f6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045f8:	4b2c      	ldr	r3, [pc, #176]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80045fe:	4a29      	ldr	r2, [pc, #164]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d014      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800460e:	f7fd fe1f 	bl	8002250 <HAL_GetTick>
 8004612:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004614:	e00a      	b.n	800462c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004616:	f7fd fe1b 	bl	8002250 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004624:	4293      	cmp	r3, r2
 8004626:	d901      	bls.n	800462c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e036      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800462c:	4b1d      	ldr	r3, [pc, #116]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800462e:	6a1b      	ldr	r3, [r3, #32]
 8004630:	f003 0302 	and.w	r3, r3, #2
 8004634:	2b00      	cmp	r3, #0
 8004636:	d0ee      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004638:	4b1a      	ldr	r3, [pc, #104]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800463a:	6a1b      	ldr	r3, [r3, #32]
 800463c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	4917      	ldr	r1, [pc, #92]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004646:	4313      	orrs	r3, r2
 8004648:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800464a:	7dfb      	ldrb	r3, [r7, #23]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d105      	bne.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004650:	4b14      	ldr	r3, [pc, #80]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004652:	69db      	ldr	r3, [r3, #28]
 8004654:	4a13      	ldr	r2, [pc, #76]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800465a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d008      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004668:	4b0e      	ldr	r3, [pc, #56]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	490b      	ldr	r1, [pc, #44]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004676:	4313      	orrs	r3, r2
 8004678:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0310 	and.w	r3, r3, #16
 8004682:	2b00      	cmp	r3, #0
 8004684:	d008      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004686:	4b07      	ldr	r3, [pc, #28]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	695b      	ldr	r3, [r3, #20]
 8004692:	4904      	ldr	r1, [pc, #16]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004694:	4313      	orrs	r3, r2
 8004696:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3718      	adds	r7, #24
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	40021000 	.word	0x40021000
 80046a8:	40007000 	.word	0x40007000
 80046ac:	42420440 	.word	0x42420440

080046b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b088      	sub	sp, #32
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80046b8:	2300      	movs	r3, #0
 80046ba:	617b      	str	r3, [r7, #20]
 80046bc:	2300      	movs	r3, #0
 80046be:	61fb      	str	r3, [r7, #28]
 80046c0:	2300      	movs	r3, #0
 80046c2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80046c4:	2300      	movs	r3, #0
 80046c6:	60fb      	str	r3, [r7, #12]
 80046c8:	2300      	movs	r3, #0
 80046ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	3b01      	subs	r3, #1
 80046d0:	2b0f      	cmp	r3, #15
 80046d2:	f200 80af 	bhi.w	8004834 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 80046d6:	a201      	add	r2, pc, #4	@ (adr r2, 80046dc <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 80046d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046dc:	080047b3 	.word	0x080047b3
 80046e0:	08004819 	.word	0x08004819
 80046e4:	08004835 	.word	0x08004835
 80046e8:	080047a3 	.word	0x080047a3
 80046ec:	08004835 	.word	0x08004835
 80046f0:	08004835 	.word	0x08004835
 80046f4:	08004835 	.word	0x08004835
 80046f8:	080047ab 	.word	0x080047ab
 80046fc:	08004835 	.word	0x08004835
 8004700:	08004835 	.word	0x08004835
 8004704:	08004835 	.word	0x08004835
 8004708:	08004835 	.word	0x08004835
 800470c:	08004835 	.word	0x08004835
 8004710:	08004835 	.word	0x08004835
 8004714:	08004835 	.word	0x08004835
 8004718:	0800471d 	.word	0x0800471d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800471c:	4b4a      	ldr	r3, [pc, #296]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004722:	4b49      	ldr	r3, [pc, #292]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800472a:	2b00      	cmp	r3, #0
 800472c:	f000 8084 	beq.w	8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	0c9b      	lsrs	r3, r3, #18
 8004734:	f003 030f 	and.w	r3, r3, #15
 8004738:	4a44      	ldr	r2, [pc, #272]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 800473a:	5cd3      	ldrb	r3, [r2, r3]
 800473c:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d015      	beq.n	8004774 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004748:	4b3f      	ldr	r3, [pc, #252]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	0c5b      	lsrs	r3, r3, #17
 800474e:	f003 0301 	and.w	r3, r3, #1
 8004752:	4a3f      	ldr	r2, [pc, #252]	@ (8004850 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8004754:	5cd3      	ldrb	r3, [r2, r3]
 8004756:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d00d      	beq.n	800477e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004762:	4a3c      	ldr	r2, [pc, #240]	@ (8004854 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	fbb2 f2f3 	udiv	r2, r2, r3
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	fb02 f303 	mul.w	r3, r2, r3
 8004770:	61fb      	str	r3, [r7, #28]
 8004772:	e004      	b.n	800477e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	4a38      	ldr	r2, [pc, #224]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8004778:	fb02 f303 	mul.w	r3, r2, r3
 800477c:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800477e:	4b32      	ldr	r3, [pc, #200]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004786:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800478a:	d102      	bne.n	8004792 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8004790:	e052      	b.n	8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	4a31      	ldr	r2, [pc, #196]	@ (800485c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8004798:	fba2 2303 	umull	r2, r3, r2, r3
 800479c:	085b      	lsrs	r3, r3, #1
 800479e:	61bb      	str	r3, [r7, #24]
      break;
 80047a0:	e04a      	b.n	8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80047a2:	f7ff fe2b 	bl	80043fc <HAL_RCC_GetSysClockFreq>
 80047a6:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80047a8:	e049      	b.n	800483e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80047aa:	f7ff fe27 	bl	80043fc <HAL_RCC_GetSysClockFreq>
 80047ae:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80047b0:	e045      	b.n	800483e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80047b2:	4b25      	ldr	r3, [pc, #148]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80047b4:	6a1b      	ldr	r3, [r3, #32]
 80047b6:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047c2:	d108      	bne.n	80047d6 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d003      	beq.n	80047d6 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 80047ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047d2:	61bb      	str	r3, [r7, #24]
 80047d4:	e01f      	b.n	8004816 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047e0:	d109      	bne.n	80047f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80047e2:	4b19      	ldr	r3, [pc, #100]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d003      	beq.n	80047f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 80047ee:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80047f2:	61bb      	str	r3, [r7, #24]
 80047f4:	e00f      	b.n	8004816 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004800:	d11c      	bne.n	800483c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8004802:	4b11      	ldr	r3, [pc, #68]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d016      	beq.n	800483c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 800480e:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004812:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8004814:	e012      	b.n	800483c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8004816:	e011      	b.n	800483c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004818:	f7ff fe62 	bl	80044e0 <HAL_RCC_GetPCLK2Freq>
 800481c:	4602      	mov	r2, r0
 800481e:	4b0a      	ldr	r3, [pc, #40]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	0b9b      	lsrs	r3, r3, #14
 8004824:	f003 0303 	and.w	r3, r3, #3
 8004828:	3301      	adds	r3, #1
 800482a:	005b      	lsls	r3, r3, #1
 800482c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004830:	61bb      	str	r3, [r7, #24]
      break;
 8004832:	e004      	b.n	800483e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8004834:	bf00      	nop
 8004836:	e002      	b.n	800483e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8004838:	bf00      	nop
 800483a:	e000      	b.n	800483e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 800483c:	bf00      	nop
    }
  }
  return (frequency);
 800483e:	69bb      	ldr	r3, [r7, #24]
}
 8004840:	4618      	mov	r0, r3
 8004842:	3720      	adds	r7, #32
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	40021000 	.word	0x40021000
 800484c:	08009da4 	.word	0x08009da4
 8004850:	08009db4 	.word	0x08009db4
 8004854:	007a1200 	.word	0x007a1200
 8004858:	003d0900 	.word	0x003d0900
 800485c:	aaaaaaab 	.word	0xaaaaaaab

08004860 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e041      	b.n	80048f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d106      	bne.n	800488c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7fd fb0c 	bl	8001ea4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	3304      	adds	r3, #4
 800489c:	4619      	mov	r1, r3
 800489e:	4610      	mov	r0, r2
 80048a0:	f000 fcae 	bl	8005200 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3708      	adds	r7, #8
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
	...

08004900 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b01      	cmp	r3, #1
 8004912:	d001      	beq.n	8004918 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e044      	b.n	80049a2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2202      	movs	r2, #2
 800491c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68da      	ldr	r2, [r3, #12]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f042 0201 	orr.w	r2, r2, #1
 800492e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a1d      	ldr	r2, [pc, #116]	@ (80049ac <HAL_TIM_Base_Start_IT+0xac>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d018      	beq.n	800496c <HAL_TIM_Base_Start_IT+0x6c>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a1c      	ldr	r2, [pc, #112]	@ (80049b0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d013      	beq.n	800496c <HAL_TIM_Base_Start_IT+0x6c>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800494c:	d00e      	beq.n	800496c <HAL_TIM_Base_Start_IT+0x6c>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a18      	ldr	r2, [pc, #96]	@ (80049b4 <HAL_TIM_Base_Start_IT+0xb4>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d009      	beq.n	800496c <HAL_TIM_Base_Start_IT+0x6c>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a16      	ldr	r2, [pc, #88]	@ (80049b8 <HAL_TIM_Base_Start_IT+0xb8>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d004      	beq.n	800496c <HAL_TIM_Base_Start_IT+0x6c>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a15      	ldr	r2, [pc, #84]	@ (80049bc <HAL_TIM_Base_Start_IT+0xbc>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d111      	bne.n	8004990 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f003 0307 	and.w	r3, r3, #7
 8004976:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2b06      	cmp	r3, #6
 800497c:	d010      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f042 0201 	orr.w	r2, r2, #1
 800498c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800498e:	e007      	b.n	80049a0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0201 	orr.w	r2, r2, #1
 800499e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049a0:	2300      	movs	r3, #0
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bc80      	pop	{r7}
 80049aa:	4770      	bx	lr
 80049ac:	40012c00 	.word	0x40012c00
 80049b0:	40013400 	.word	0x40013400
 80049b4:	40000400 	.word	0x40000400
 80049b8:	40000800 	.word	0x40000800
 80049bc:	40000c00 	.word	0x40000c00

080049c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e041      	b.n	8004a56 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d106      	bne.n	80049ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 f839 	bl	8004a5e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2202      	movs	r2, #2
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	3304      	adds	r3, #4
 80049fc:	4619      	mov	r1, r3
 80049fe:	4610      	mov	r0, r2
 8004a00:	f000 fbfe 	bl	8005200 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3708      	adds	r7, #8
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a5e:	b480      	push	{r7}
 8004a60:	b083      	sub	sp, #12
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a66:	bf00      	nop
 8004a68:	370c      	adds	r7, #12
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bc80      	pop	{r7}
 8004a6e:	4770      	bx	lr

08004a70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d109      	bne.n	8004a94 <HAL_TIM_PWM_Start+0x24>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	bf14      	ite	ne
 8004a8c:	2301      	movne	r3, #1
 8004a8e:	2300      	moveq	r3, #0
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	e022      	b.n	8004ada <HAL_TIM_PWM_Start+0x6a>
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	2b04      	cmp	r3, #4
 8004a98:	d109      	bne.n	8004aae <HAL_TIM_PWM_Start+0x3e>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	bf14      	ite	ne
 8004aa6:	2301      	movne	r3, #1
 8004aa8:	2300      	moveq	r3, #0
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	e015      	b.n	8004ada <HAL_TIM_PWM_Start+0x6a>
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	2b08      	cmp	r3, #8
 8004ab2:	d109      	bne.n	8004ac8 <HAL_TIM_PWM_Start+0x58>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	bf14      	ite	ne
 8004ac0:	2301      	movne	r3, #1
 8004ac2:	2300      	moveq	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	e008      	b.n	8004ada <HAL_TIM_PWM_Start+0x6a>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	bf14      	ite	ne
 8004ad4:	2301      	movne	r3, #1
 8004ad6:	2300      	moveq	r3, #0
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e072      	b.n	8004bc8 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d104      	bne.n	8004af2 <HAL_TIM_PWM_Start+0x82>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2202      	movs	r2, #2
 8004aec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004af0:	e013      	b.n	8004b1a <HAL_TIM_PWM_Start+0xaa>
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	2b04      	cmp	r3, #4
 8004af6:	d104      	bne.n	8004b02 <HAL_TIM_PWM_Start+0x92>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2202      	movs	r2, #2
 8004afc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b00:	e00b      	b.n	8004b1a <HAL_TIM_PWM_Start+0xaa>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b08      	cmp	r3, #8
 8004b06:	d104      	bne.n	8004b12 <HAL_TIM_PWM_Start+0xa2>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b10:	e003      	b.n	8004b1a <HAL_TIM_PWM_Start+0xaa>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2202      	movs	r2, #2
 8004b16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	6839      	ldr	r1, [r7, #0]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f000 fe34 	bl	8005790 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a28      	ldr	r2, [pc, #160]	@ (8004bd0 <HAL_TIM_PWM_Start+0x160>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d004      	beq.n	8004b3c <HAL_TIM_PWM_Start+0xcc>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a27      	ldr	r2, [pc, #156]	@ (8004bd4 <HAL_TIM_PWM_Start+0x164>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d101      	bne.n	8004b40 <HAL_TIM_PWM_Start+0xd0>
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e000      	b.n	8004b42 <HAL_TIM_PWM_Start+0xd2>
 8004b40:	2300      	movs	r3, #0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d007      	beq.n	8004b56 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b54:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a1d      	ldr	r2, [pc, #116]	@ (8004bd0 <HAL_TIM_PWM_Start+0x160>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d018      	beq.n	8004b92 <HAL_TIM_PWM_Start+0x122>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a1b      	ldr	r2, [pc, #108]	@ (8004bd4 <HAL_TIM_PWM_Start+0x164>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d013      	beq.n	8004b92 <HAL_TIM_PWM_Start+0x122>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b72:	d00e      	beq.n	8004b92 <HAL_TIM_PWM_Start+0x122>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a17      	ldr	r2, [pc, #92]	@ (8004bd8 <HAL_TIM_PWM_Start+0x168>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d009      	beq.n	8004b92 <HAL_TIM_PWM_Start+0x122>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a16      	ldr	r2, [pc, #88]	@ (8004bdc <HAL_TIM_PWM_Start+0x16c>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d004      	beq.n	8004b92 <HAL_TIM_PWM_Start+0x122>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a14      	ldr	r2, [pc, #80]	@ (8004be0 <HAL_TIM_PWM_Start+0x170>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d111      	bne.n	8004bb6 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f003 0307 	and.w	r3, r3, #7
 8004b9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2b06      	cmp	r3, #6
 8004ba2:	d010      	beq.n	8004bc6 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f042 0201 	orr.w	r2, r2, #1
 8004bb2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb4:	e007      	b.n	8004bc6 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f042 0201 	orr.w	r2, r2, #1
 8004bc4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3710      	adds	r7, #16
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	40012c00 	.word	0x40012c00
 8004bd4:	40013400 	.word	0x40013400
 8004bd8:	40000400 	.word	0x40000400
 8004bdc:	40000800 	.word	0x40000800
 8004be0:	40000c00 	.word	0x40000c00

08004be4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	6839      	ldr	r1, [r7, #0]
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f000 fdca 	bl	8005790 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a2e      	ldr	r2, [pc, #184]	@ (8004cbc <HAL_TIM_PWM_Stop+0xd8>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d004      	beq.n	8004c10 <HAL_TIM_PWM_Stop+0x2c>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a2d      	ldr	r2, [pc, #180]	@ (8004cc0 <HAL_TIM_PWM_Stop+0xdc>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d101      	bne.n	8004c14 <HAL_TIM_PWM_Stop+0x30>
 8004c10:	2301      	movs	r3, #1
 8004c12:	e000      	b.n	8004c16 <HAL_TIM_PWM_Stop+0x32>
 8004c14:	2300      	movs	r3, #0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d017      	beq.n	8004c4a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	6a1a      	ldr	r2, [r3, #32]
 8004c20:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004c24:	4013      	ands	r3, r2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d10f      	bne.n	8004c4a <HAL_TIM_PWM_Stop+0x66>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6a1a      	ldr	r2, [r3, #32]
 8004c30:	f240 4344 	movw	r3, #1092	@ 0x444
 8004c34:	4013      	ands	r3, r2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d107      	bne.n	8004c4a <HAL_TIM_PWM_Stop+0x66>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	6a1a      	ldr	r2, [r3, #32]
 8004c50:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004c54:	4013      	ands	r3, r2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d10f      	bne.n	8004c7a <HAL_TIM_PWM_Stop+0x96>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6a1a      	ldr	r2, [r3, #32]
 8004c60:	f240 4344 	movw	r3, #1092	@ 0x444
 8004c64:	4013      	ands	r3, r2
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d107      	bne.n	8004c7a <HAL_TIM_PWM_Stop+0x96>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f022 0201 	bic.w	r2, r2, #1
 8004c78:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d104      	bne.n	8004c8a <HAL_TIM_PWM_Stop+0xa6>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c88:	e013      	b.n	8004cb2 <HAL_TIM_PWM_Stop+0xce>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b04      	cmp	r3, #4
 8004c8e:	d104      	bne.n	8004c9a <HAL_TIM_PWM_Stop+0xb6>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c98:	e00b      	b.n	8004cb2 <HAL_TIM_PWM_Stop+0xce>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2b08      	cmp	r3, #8
 8004c9e:	d104      	bne.n	8004caa <HAL_TIM_PWM_Stop+0xc6>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ca8:	e003      	b.n	8004cb2 <HAL_TIM_PWM_Stop+0xce>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3708      	adds	r7, #8
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	40012c00 	.word	0x40012c00
 8004cc0:	40013400 	.word	0x40013400

08004cc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d020      	beq.n	8004d28 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f003 0302 	and.w	r3, r3, #2
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d01b      	beq.n	8004d28 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f06f 0202 	mvn.w	r2, #2
 8004cf8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	f003 0303 	and.w	r3, r3, #3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d003      	beq.n	8004d16 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 fa5a 	bl	80051c8 <HAL_TIM_IC_CaptureCallback>
 8004d14:	e005      	b.n	8004d22 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 fa4d 	bl	80051b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 fa5c 	bl	80051da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	f003 0304 	and.w	r3, r3, #4
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d020      	beq.n	8004d74 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f003 0304 	and.w	r3, r3, #4
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d01b      	beq.n	8004d74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f06f 0204 	mvn.w	r2, #4
 8004d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2202      	movs	r2, #2
 8004d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d003      	beq.n	8004d62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 fa34 	bl	80051c8 <HAL_TIM_IC_CaptureCallback>
 8004d60:	e005      	b.n	8004d6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 fa27 	bl	80051b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 fa36 	bl	80051da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	f003 0308 	and.w	r3, r3, #8
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d020      	beq.n	8004dc0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f003 0308 	and.w	r3, r3, #8
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d01b      	beq.n	8004dc0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f06f 0208 	mvn.w	r2, #8
 8004d90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2204      	movs	r2, #4
 8004d96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	69db      	ldr	r3, [r3, #28]
 8004d9e:	f003 0303 	and.w	r3, r3, #3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d003      	beq.n	8004dae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 fa0e 	bl	80051c8 <HAL_TIM_IC_CaptureCallback>
 8004dac:	e005      	b.n	8004dba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 fa01 	bl	80051b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 fa10 	bl	80051da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	f003 0310 	and.w	r3, r3, #16
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d020      	beq.n	8004e0c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f003 0310 	and.w	r3, r3, #16
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d01b      	beq.n	8004e0c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f06f 0210 	mvn.w	r2, #16
 8004ddc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2208      	movs	r2, #8
 8004de2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	69db      	ldr	r3, [r3, #28]
 8004dea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d003      	beq.n	8004dfa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 f9e8 	bl	80051c8 <HAL_TIM_IC_CaptureCallback>
 8004df8:	e005      	b.n	8004e06 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 f9db 	bl	80051b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 f9ea 	bl	80051da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00c      	beq.n	8004e30 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	f003 0301 	and.w	r3, r3, #1
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d007      	beq.n	8004e30 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f06f 0201 	mvn.w	r2, #1
 8004e28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f7fc fdd2 	bl	80019d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00c      	beq.n	8004e54 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d007      	beq.n	8004e54 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 fd37 	bl	80058c2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d00c      	beq.n	8004e78 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d007      	beq.n	8004e78 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 f9ba 	bl	80051ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f003 0320 	and.w	r3, r3, #32
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00c      	beq.n	8004e9c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f003 0320 	and.w	r3, r3, #32
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d007      	beq.n	8004e9c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f06f 0220 	mvn.w	r2, #32
 8004e94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 fd0a 	bl	80058b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e9c:	bf00      	nop
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b086      	sub	sp, #24
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d101      	bne.n	8004ec2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ebe:	2302      	movs	r3, #2
 8004ec0:	e0ae      	b.n	8005020 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2b0c      	cmp	r3, #12
 8004ece:	f200 809f 	bhi.w	8005010 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004ed2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ed8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ed8:	08004f0d 	.word	0x08004f0d
 8004edc:	08005011 	.word	0x08005011
 8004ee0:	08005011 	.word	0x08005011
 8004ee4:	08005011 	.word	0x08005011
 8004ee8:	08004f4d 	.word	0x08004f4d
 8004eec:	08005011 	.word	0x08005011
 8004ef0:	08005011 	.word	0x08005011
 8004ef4:	08005011 	.word	0x08005011
 8004ef8:	08004f8f 	.word	0x08004f8f
 8004efc:	08005011 	.word	0x08005011
 8004f00:	08005011 	.word	0x08005011
 8004f04:	08005011 	.word	0x08005011
 8004f08:	08004fcf 	.word	0x08004fcf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68b9      	ldr	r1, [r7, #8]
 8004f12:	4618      	mov	r0, r3
 8004f14:	f000 f9fa 	bl	800530c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	699a      	ldr	r2, [r3, #24]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f042 0208 	orr.w	r2, r2, #8
 8004f26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	699a      	ldr	r2, [r3, #24]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f022 0204 	bic.w	r2, r2, #4
 8004f36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	6999      	ldr	r1, [r3, #24]
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	691a      	ldr	r2, [r3, #16]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	430a      	orrs	r2, r1
 8004f48:	619a      	str	r2, [r3, #24]
      break;
 8004f4a:	e064      	b.n	8005016 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68b9      	ldr	r1, [r7, #8]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f000 fa4a 	bl	80053ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	699a      	ldr	r2, [r3, #24]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	699a      	ldr	r2, [r3, #24]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6999      	ldr	r1, [r3, #24]
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	021a      	lsls	r2, r3, #8
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	430a      	orrs	r2, r1
 8004f8a:	619a      	str	r2, [r3, #24]
      break;
 8004f8c:	e043      	b.n	8005016 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68b9      	ldr	r1, [r7, #8]
 8004f94:	4618      	mov	r0, r3
 8004f96:	f000 fa9d 	bl	80054d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	69da      	ldr	r2, [r3, #28]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f042 0208 	orr.w	r2, r2, #8
 8004fa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	69da      	ldr	r2, [r3, #28]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f022 0204 	bic.w	r2, r2, #4
 8004fb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	69d9      	ldr	r1, [r3, #28]
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	691a      	ldr	r2, [r3, #16]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	61da      	str	r2, [r3, #28]
      break;
 8004fcc:	e023      	b.n	8005016 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68b9      	ldr	r1, [r7, #8]
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f000 faf1 	bl	80055bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	69da      	ldr	r2, [r3, #28]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fe8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	69da      	ldr	r2, [r3, #28]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ff8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	69d9      	ldr	r1, [r3, #28]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	021a      	lsls	r2, r3, #8
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	430a      	orrs	r2, r1
 800500c:	61da      	str	r2, [r3, #28]
      break;
 800500e:	e002      	b.n	8005016 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	75fb      	strb	r3, [r7, #23]
      break;
 8005014:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800501e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005020:	4618      	mov	r0, r3
 8005022:	3718      	adds	r7, #24
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005032:	2300      	movs	r3, #0
 8005034:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800503c:	2b01      	cmp	r3, #1
 800503e:	d101      	bne.n	8005044 <HAL_TIM_ConfigClockSource+0x1c>
 8005040:	2302      	movs	r3, #2
 8005042:	e0b4      	b.n	80051ae <HAL_TIM_ConfigClockSource+0x186>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2202      	movs	r2, #2
 8005050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005062:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800506a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800507c:	d03e      	beq.n	80050fc <HAL_TIM_ConfigClockSource+0xd4>
 800507e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005082:	f200 8087 	bhi.w	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 8005086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800508a:	f000 8086 	beq.w	800519a <HAL_TIM_ConfigClockSource+0x172>
 800508e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005092:	d87f      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 8005094:	2b70      	cmp	r3, #112	@ 0x70
 8005096:	d01a      	beq.n	80050ce <HAL_TIM_ConfigClockSource+0xa6>
 8005098:	2b70      	cmp	r3, #112	@ 0x70
 800509a:	d87b      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 800509c:	2b60      	cmp	r3, #96	@ 0x60
 800509e:	d050      	beq.n	8005142 <HAL_TIM_ConfigClockSource+0x11a>
 80050a0:	2b60      	cmp	r3, #96	@ 0x60
 80050a2:	d877      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 80050a4:	2b50      	cmp	r3, #80	@ 0x50
 80050a6:	d03c      	beq.n	8005122 <HAL_TIM_ConfigClockSource+0xfa>
 80050a8:	2b50      	cmp	r3, #80	@ 0x50
 80050aa:	d873      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 80050ac:	2b40      	cmp	r3, #64	@ 0x40
 80050ae:	d058      	beq.n	8005162 <HAL_TIM_ConfigClockSource+0x13a>
 80050b0:	2b40      	cmp	r3, #64	@ 0x40
 80050b2:	d86f      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 80050b4:	2b30      	cmp	r3, #48	@ 0x30
 80050b6:	d064      	beq.n	8005182 <HAL_TIM_ConfigClockSource+0x15a>
 80050b8:	2b30      	cmp	r3, #48	@ 0x30
 80050ba:	d86b      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 80050bc:	2b20      	cmp	r3, #32
 80050be:	d060      	beq.n	8005182 <HAL_TIM_ConfigClockSource+0x15a>
 80050c0:	2b20      	cmp	r3, #32
 80050c2:	d867      	bhi.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d05c      	beq.n	8005182 <HAL_TIM_ConfigClockSource+0x15a>
 80050c8:	2b10      	cmp	r3, #16
 80050ca:	d05a      	beq.n	8005182 <HAL_TIM_ConfigClockSource+0x15a>
 80050cc:	e062      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050de:	f000 fb38 	bl	8005752 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80050f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	609a      	str	r2, [r3, #8]
      break;
 80050fa:	e04f      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800510c:	f000 fb21 	bl	8005752 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	689a      	ldr	r2, [r3, #8]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800511e:	609a      	str	r2, [r3, #8]
      break;
 8005120:	e03c      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800512e:	461a      	mov	r2, r3
 8005130:	f000 fa98 	bl	8005664 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2150      	movs	r1, #80	@ 0x50
 800513a:	4618      	mov	r0, r3
 800513c:	f000 faef 	bl	800571e <TIM_ITRx_SetConfig>
      break;
 8005140:	e02c      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800514e:	461a      	mov	r2, r3
 8005150:	f000 fab6 	bl	80056c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2160      	movs	r1, #96	@ 0x60
 800515a:	4618      	mov	r0, r3
 800515c:	f000 fadf 	bl	800571e <TIM_ITRx_SetConfig>
      break;
 8005160:	e01c      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800516e:	461a      	mov	r2, r3
 8005170:	f000 fa78 	bl	8005664 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2140      	movs	r1, #64	@ 0x40
 800517a:	4618      	mov	r0, r3
 800517c:	f000 facf 	bl	800571e <TIM_ITRx_SetConfig>
      break;
 8005180:	e00c      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4619      	mov	r1, r3
 800518c:	4610      	mov	r0, r2
 800518e:	f000 fac6 	bl	800571e <TIM_ITRx_SetConfig>
      break;
 8005192:	e003      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	73fb      	strb	r3, [r7, #15]
      break;
 8005198:	e000      	b.n	800519c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800519a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3710      	adds	r7, #16
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}

080051b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b083      	sub	sp, #12
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051be:	bf00      	nop
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bc80      	pop	{r7}
 80051c6:	4770      	bx	lr

080051c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bc80      	pop	{r7}
 80051d8:	4770      	bx	lr

080051da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051da:	b480      	push	{r7}
 80051dc:	b083      	sub	sp, #12
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051e2:	bf00      	nop
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bc80      	pop	{r7}
 80051ea:	4770      	bx	lr

080051ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051f4:	bf00      	nop
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bc80      	pop	{r7}
 80051fc:	4770      	bx	lr
	...

08005200 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a39      	ldr	r2, [pc, #228]	@ (80052f8 <TIM_Base_SetConfig+0xf8>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d013      	beq.n	8005240 <TIM_Base_SetConfig+0x40>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a38      	ldr	r2, [pc, #224]	@ (80052fc <TIM_Base_SetConfig+0xfc>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d00f      	beq.n	8005240 <TIM_Base_SetConfig+0x40>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005226:	d00b      	beq.n	8005240 <TIM_Base_SetConfig+0x40>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a35      	ldr	r2, [pc, #212]	@ (8005300 <TIM_Base_SetConfig+0x100>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d007      	beq.n	8005240 <TIM_Base_SetConfig+0x40>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	4a34      	ldr	r2, [pc, #208]	@ (8005304 <TIM_Base_SetConfig+0x104>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d003      	beq.n	8005240 <TIM_Base_SetConfig+0x40>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a33      	ldr	r2, [pc, #204]	@ (8005308 <TIM_Base_SetConfig+0x108>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d108      	bne.n	8005252 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005246:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	4313      	orrs	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a28      	ldr	r2, [pc, #160]	@ (80052f8 <TIM_Base_SetConfig+0xf8>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d013      	beq.n	8005282 <TIM_Base_SetConfig+0x82>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a27      	ldr	r2, [pc, #156]	@ (80052fc <TIM_Base_SetConfig+0xfc>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d00f      	beq.n	8005282 <TIM_Base_SetConfig+0x82>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005268:	d00b      	beq.n	8005282 <TIM_Base_SetConfig+0x82>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a24      	ldr	r2, [pc, #144]	@ (8005300 <TIM_Base_SetConfig+0x100>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d007      	beq.n	8005282 <TIM_Base_SetConfig+0x82>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a23      	ldr	r2, [pc, #140]	@ (8005304 <TIM_Base_SetConfig+0x104>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d003      	beq.n	8005282 <TIM_Base_SetConfig+0x82>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a22      	ldr	r2, [pc, #136]	@ (8005308 <TIM_Base_SetConfig+0x108>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d108      	bne.n	8005294 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005288:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	4313      	orrs	r3, r2
 8005292:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	4313      	orrs	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	689a      	ldr	r2, [r3, #8]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a0f      	ldr	r2, [pc, #60]	@ (80052f8 <TIM_Base_SetConfig+0xf8>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d003      	beq.n	80052c8 <TIM_Base_SetConfig+0xc8>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a0e      	ldr	r2, [pc, #56]	@ (80052fc <TIM_Base_SetConfig+0xfc>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d103      	bne.n	80052d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	691a      	ldr	r2, [r3, #16]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	f003 0301 	and.w	r3, r3, #1
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d005      	beq.n	80052ee <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	691b      	ldr	r3, [r3, #16]
 80052e6:	f023 0201 	bic.w	r2, r3, #1
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	611a      	str	r2, [r3, #16]
  }
}
 80052ee:	bf00      	nop
 80052f0:	3714      	adds	r7, #20
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bc80      	pop	{r7}
 80052f6:	4770      	bx	lr
 80052f8:	40012c00 	.word	0x40012c00
 80052fc:	40013400 	.word	0x40013400
 8005300:	40000400 	.word	0x40000400
 8005304:	40000800 	.word	0x40000800
 8005308:	40000c00 	.word	0x40000c00

0800530c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800530c:	b480      	push	{r7}
 800530e:	b087      	sub	sp, #28
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	f023 0201 	bic.w	r2, r3, #1
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800533a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f023 0303 	bic.w	r3, r3, #3
 8005342:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	4313      	orrs	r3, r2
 800534c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f023 0302 	bic.w	r3, r3, #2
 8005354:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	697a      	ldr	r2, [r7, #20]
 800535c:	4313      	orrs	r3, r2
 800535e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a20      	ldr	r2, [pc, #128]	@ (80053e4 <TIM_OC1_SetConfig+0xd8>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d003      	beq.n	8005370 <TIM_OC1_SetConfig+0x64>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a1f      	ldr	r2, [pc, #124]	@ (80053e8 <TIM_OC1_SetConfig+0xdc>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d10c      	bne.n	800538a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	f023 0308 	bic.w	r3, r3, #8
 8005376:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	697a      	ldr	r2, [r7, #20]
 800537e:	4313      	orrs	r3, r2
 8005380:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	f023 0304 	bic.w	r3, r3, #4
 8005388:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a15      	ldr	r2, [pc, #84]	@ (80053e4 <TIM_OC1_SetConfig+0xd8>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d003      	beq.n	800539a <TIM_OC1_SetConfig+0x8e>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a14      	ldr	r2, [pc, #80]	@ (80053e8 <TIM_OC1_SetConfig+0xdc>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d111      	bne.n	80053be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80053a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	693a      	ldr	r2, [r7, #16]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	699b      	ldr	r3, [r3, #24]
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	693a      	ldr	r2, [r7, #16]
 80053c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	68fa      	ldr	r2, [r7, #12]
 80053c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	621a      	str	r2, [r3, #32]
}
 80053d8:	bf00      	nop
 80053da:	371c      	adds	r7, #28
 80053dc:	46bd      	mov	sp, r7
 80053de:	bc80      	pop	{r7}
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	40012c00 	.word	0x40012c00
 80053e8:	40013400 	.word	0x40013400

080053ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b087      	sub	sp, #28
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a1b      	ldr	r3, [r3, #32]
 8005400:	f023 0210 	bic.w	r2, r3, #16
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	699b      	ldr	r3, [r3, #24]
 8005412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800541a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005422:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	021b      	lsls	r3, r3, #8
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	4313      	orrs	r3, r2
 800542e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	f023 0320 	bic.w	r3, r3, #32
 8005436:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	011b      	lsls	r3, r3, #4
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	4313      	orrs	r3, r2
 8005442:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a21      	ldr	r2, [pc, #132]	@ (80054cc <TIM_OC2_SetConfig+0xe0>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d003      	beq.n	8005454 <TIM_OC2_SetConfig+0x68>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a20      	ldr	r2, [pc, #128]	@ (80054d0 <TIM_OC2_SetConfig+0xe4>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d10d      	bne.n	8005470 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800545a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	011b      	lsls	r3, r3, #4
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	4313      	orrs	r3, r2
 8005466:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800546e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a16      	ldr	r2, [pc, #88]	@ (80054cc <TIM_OC2_SetConfig+0xe0>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d003      	beq.n	8005480 <TIM_OC2_SetConfig+0x94>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a15      	ldr	r2, [pc, #84]	@ (80054d0 <TIM_OC2_SetConfig+0xe4>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d113      	bne.n	80054a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005486:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800548e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	695b      	ldr	r3, [r3, #20]
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	4313      	orrs	r3, r2
 800549a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	699b      	ldr	r3, [r3, #24]
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	621a      	str	r2, [r3, #32]
}
 80054c2:	bf00      	nop
 80054c4:	371c      	adds	r7, #28
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bc80      	pop	{r7}
 80054ca:	4770      	bx	lr
 80054cc:	40012c00 	.word	0x40012c00
 80054d0:	40013400 	.word	0x40013400

080054d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b087      	sub	sp, #28
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a1b      	ldr	r3, [r3, #32]
 80054e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a1b      	ldr	r3, [r3, #32]
 80054e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	69db      	ldr	r3, [r3, #28]
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f023 0303 	bic.w	r3, r3, #3
 800550a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	68fa      	ldr	r2, [r7, #12]
 8005512:	4313      	orrs	r3, r2
 8005514:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800551c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	021b      	lsls	r3, r3, #8
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	4313      	orrs	r3, r2
 8005528:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a21      	ldr	r2, [pc, #132]	@ (80055b4 <TIM_OC3_SetConfig+0xe0>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d003      	beq.n	800553a <TIM_OC3_SetConfig+0x66>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a20      	ldr	r2, [pc, #128]	@ (80055b8 <TIM_OC3_SetConfig+0xe4>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d10d      	bne.n	8005556 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005540:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	021b      	lsls	r3, r3, #8
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	4313      	orrs	r3, r2
 800554c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005554:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a16      	ldr	r2, [pc, #88]	@ (80055b4 <TIM_OC3_SetConfig+0xe0>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d003      	beq.n	8005566 <TIM_OC3_SetConfig+0x92>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a15      	ldr	r2, [pc, #84]	@ (80055b8 <TIM_OC3_SetConfig+0xe4>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d113      	bne.n	800558e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800556c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005574:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	011b      	lsls	r3, r3, #4
 800557c:	693a      	ldr	r2, [r7, #16]
 800557e:	4313      	orrs	r3, r2
 8005580:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	699b      	ldr	r3, [r3, #24]
 8005586:	011b      	lsls	r3, r3, #4
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	4313      	orrs	r3, r2
 800558c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	693a      	ldr	r2, [r7, #16]
 8005592:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	685a      	ldr	r2, [r3, #4]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	621a      	str	r2, [r3, #32]
}
 80055a8:	bf00      	nop
 80055aa:	371c      	adds	r7, #28
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bc80      	pop	{r7}
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	40012c00 	.word	0x40012c00
 80055b8:	40013400 	.word	0x40013400

080055bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055bc:	b480      	push	{r7}
 80055be:	b087      	sub	sp, #28
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a1b      	ldr	r3, [r3, #32]
 80055d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	69db      	ldr	r3, [r3, #28]
 80055e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	021b      	lsls	r3, r3, #8
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005606:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	031b      	lsls	r3, r3, #12
 800560e:	693a      	ldr	r2, [r7, #16]
 8005610:	4313      	orrs	r3, r2
 8005612:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a11      	ldr	r2, [pc, #68]	@ (800565c <TIM_OC4_SetConfig+0xa0>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d003      	beq.n	8005624 <TIM_OC4_SetConfig+0x68>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4a10      	ldr	r2, [pc, #64]	@ (8005660 <TIM_OC4_SetConfig+0xa4>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d109      	bne.n	8005638 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800562a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	695b      	ldr	r3, [r3, #20]
 8005630:	019b      	lsls	r3, r3, #6
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	4313      	orrs	r3, r2
 8005636:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	697a      	ldr	r2, [r7, #20]
 800563c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68fa      	ldr	r2, [r7, #12]
 8005642:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	685a      	ldr	r2, [r3, #4]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	621a      	str	r2, [r3, #32]
}
 8005652:	bf00      	nop
 8005654:	371c      	adds	r7, #28
 8005656:	46bd      	mov	sp, r7
 8005658:	bc80      	pop	{r7}
 800565a:	4770      	bx	lr
 800565c:	40012c00 	.word	0x40012c00
 8005660:	40013400 	.word	0x40013400

08005664 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005664:	b480      	push	{r7}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6a1b      	ldr	r3, [r3, #32]
 8005674:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	f023 0201 	bic.w	r2, r3, #1
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800568e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	011b      	lsls	r3, r3, #4
 8005694:	693a      	ldr	r2, [r7, #16]
 8005696:	4313      	orrs	r3, r2
 8005698:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	f023 030a 	bic.w	r3, r3, #10
 80056a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	697a      	ldr	r2, [r7, #20]
 80056b4:	621a      	str	r2, [r3, #32]
}
 80056b6:	bf00      	nop
 80056b8:	371c      	adds	r7, #28
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bc80      	pop	{r7}
 80056be:	4770      	bx	lr

080056c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b087      	sub	sp, #28
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6a1b      	ldr	r3, [r3, #32]
 80056d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	f023 0210 	bic.w	r2, r3, #16
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80056ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	031b      	lsls	r3, r3, #12
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80056fc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	011b      	lsls	r3, r3, #4
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	4313      	orrs	r3, r2
 8005706:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	693a      	ldr	r2, [r7, #16]
 800570c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	697a      	ldr	r2, [r7, #20]
 8005712:	621a      	str	r2, [r3, #32]
}
 8005714:	bf00      	nop
 8005716:	371c      	adds	r7, #28
 8005718:	46bd      	mov	sp, r7
 800571a:	bc80      	pop	{r7}
 800571c:	4770      	bx	lr

0800571e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800571e:	b480      	push	{r7}
 8005720:	b085      	sub	sp, #20
 8005722:	af00      	add	r7, sp, #0
 8005724:	6078      	str	r0, [r7, #4]
 8005726:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005734:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005736:	683a      	ldr	r2, [r7, #0]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	4313      	orrs	r3, r2
 800573c:	f043 0307 	orr.w	r3, r3, #7
 8005740:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	68fa      	ldr	r2, [r7, #12]
 8005746:	609a      	str	r2, [r3, #8]
}
 8005748:	bf00      	nop
 800574a:	3714      	adds	r7, #20
 800574c:	46bd      	mov	sp, r7
 800574e:	bc80      	pop	{r7}
 8005750:	4770      	bx	lr

08005752 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005752:	b480      	push	{r7}
 8005754:	b087      	sub	sp, #28
 8005756:	af00      	add	r7, sp, #0
 8005758:	60f8      	str	r0, [r7, #12]
 800575a:	60b9      	str	r1, [r7, #8]
 800575c:	607a      	str	r2, [r7, #4]
 800575e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800576c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	021a      	lsls	r2, r3, #8
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	431a      	orrs	r2, r3
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	4313      	orrs	r3, r2
 800577a:	697a      	ldr	r2, [r7, #20]
 800577c:	4313      	orrs	r3, r2
 800577e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	609a      	str	r2, [r3, #8]
}
 8005786:	bf00      	nop
 8005788:	371c      	adds	r7, #28
 800578a:	46bd      	mov	sp, r7
 800578c:	bc80      	pop	{r7}
 800578e:	4770      	bx	lr

08005790 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	f003 031f 	and.w	r3, r3, #31
 80057a2:	2201      	movs	r2, #1
 80057a4:	fa02 f303 	lsl.w	r3, r2, r3
 80057a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6a1a      	ldr	r2, [r3, #32]
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	43db      	mvns	r3, r3
 80057b2:	401a      	ands	r2, r3
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6a1a      	ldr	r2, [r3, #32]
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f003 031f 	and.w	r3, r3, #31
 80057c2:	6879      	ldr	r1, [r7, #4]
 80057c4:	fa01 f303 	lsl.w	r3, r1, r3
 80057c8:	431a      	orrs	r2, r3
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	621a      	str	r2, [r3, #32]
}
 80057ce:	bf00      	nop
 80057d0:	371c      	adds	r7, #28
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bc80      	pop	{r7}
 80057d6:	4770      	bx	lr

080057d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d101      	bne.n	80057f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057ec:	2302      	movs	r3, #2
 80057ee:	e050      	b.n	8005892 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2202      	movs	r2, #2
 80057fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005816:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	4313      	orrs	r3, r2
 8005820:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a1b      	ldr	r2, [pc, #108]	@ (800589c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d018      	beq.n	8005866 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a19      	ldr	r2, [pc, #100]	@ (80058a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d013      	beq.n	8005866 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005846:	d00e      	beq.n	8005866 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a15      	ldr	r2, [pc, #84]	@ (80058a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d009      	beq.n	8005866 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a14      	ldr	r2, [pc, #80]	@ (80058a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d004      	beq.n	8005866 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a12      	ldr	r2, [pc, #72]	@ (80058ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d10c      	bne.n	8005880 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800586c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	68ba      	ldr	r2, [r7, #8]
 8005874:	4313      	orrs	r3, r2
 8005876:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68ba      	ldr	r2, [r7, #8]
 800587e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3714      	adds	r7, #20
 8005896:	46bd      	mov	sp, r7
 8005898:	bc80      	pop	{r7}
 800589a:	4770      	bx	lr
 800589c:	40012c00 	.word	0x40012c00
 80058a0:	40013400 	.word	0x40013400
 80058a4:	40000400 	.word	0x40000400
 80058a8:	40000800 	.word	0x40000800
 80058ac:	40000c00 	.word	0x40000c00

080058b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058b8:	bf00      	nop
 80058ba:	370c      	adds	r7, #12
 80058bc:	46bd      	mov	sp, r7
 80058be:	bc80      	pop	{r7}
 80058c0:	4770      	bx	lr

080058c2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058c2:	b480      	push	{r7}
 80058c4:	b083      	sub	sp, #12
 80058c6:	af00      	add	r7, sp, #0
 80058c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058ca:	bf00      	nop
 80058cc:	370c      	adds	r7, #12
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bc80      	pop	{r7}
 80058d2:	4770      	bx	lr

080058d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e042      	b.n	800596c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d106      	bne.n	8005900 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7fc fb7c 	bl	8001ff8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2224      	movs	r2, #36	@ 0x24
 8005904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68da      	ldr	r2, [r3, #12]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005916:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f000 ff79 	bl	8006810 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	691a      	ldr	r2, [r3, #16]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800592c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	695a      	ldr	r2, [r3, #20]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800593c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	68da      	ldr	r2, [r3, #12]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800594c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2220      	movs	r2, #32
 8005958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3708      	adds	r7, #8
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b08a      	sub	sp, #40	@ 0x28
 8005978:	af02      	add	r7, sp, #8
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	603b      	str	r3, [r7, #0]
 8005980:	4613      	mov	r3, r2
 8005982:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005984:	2300      	movs	r3, #0
 8005986:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800598e:	b2db      	uxtb	r3, r3
 8005990:	2b20      	cmp	r3, #32
 8005992:	d175      	bne.n	8005a80 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d002      	beq.n	80059a0 <HAL_UART_Transmit+0x2c>
 800599a:	88fb      	ldrh	r3, [r7, #6]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d101      	bne.n	80059a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e06e      	b.n	8005a82 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2221      	movs	r2, #33	@ 0x21
 80059ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059b2:	f7fc fc4d 	bl	8002250 <HAL_GetTick>
 80059b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	88fa      	ldrh	r2, [r7, #6]
 80059bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	88fa      	ldrh	r2, [r7, #6]
 80059c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059cc:	d108      	bne.n	80059e0 <HAL_UART_Transmit+0x6c>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d104      	bne.n	80059e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80059d6:	2300      	movs	r3, #0
 80059d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	61bb      	str	r3, [r7, #24]
 80059de:	e003      	b.n	80059e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059e4:	2300      	movs	r3, #0
 80059e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80059e8:	e02e      	b.n	8005a48 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	9300      	str	r3, [sp, #0]
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	2200      	movs	r2, #0
 80059f2:	2180      	movs	r1, #128	@ 0x80
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 fc55 	bl	80062a4 <UART_WaitOnFlagUntilTimeout>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d005      	beq.n	8005a0c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2220      	movs	r2, #32
 8005a04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e03a      	b.n	8005a82 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d10b      	bne.n	8005a2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	881b      	ldrh	r3, [r3, #0]
 8005a16:	461a      	mov	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	3302      	adds	r3, #2
 8005a26:	61bb      	str	r3, [r7, #24]
 8005a28:	e007      	b.n	8005a3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	781a      	ldrb	r2, [r3, #0]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	3301      	adds	r3, #1
 8005a38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	3b01      	subs	r3, #1
 8005a42:	b29a      	uxth	r2, r3
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1cb      	bne.n	80059ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	9300      	str	r3, [sp, #0]
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	2140      	movs	r1, #64	@ 0x40
 8005a5c:	68f8      	ldr	r0, [r7, #12]
 8005a5e:	f000 fc21 	bl	80062a4 <UART_WaitOnFlagUntilTimeout>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d005      	beq.n	8005a74 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2220      	movs	r2, #32
 8005a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e006      	b.n	8005a82 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2220      	movs	r2, #32
 8005a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	e000      	b.n	8005a82 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005a80:	2302      	movs	r3, #2
  }
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3720      	adds	r7, #32
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}

08005a8a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a8a:	b580      	push	{r7, lr}
 8005a8c:	b08c      	sub	sp, #48	@ 0x30
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	60f8      	str	r0, [r7, #12]
 8005a92:	60b9      	str	r1, [r7, #8]
 8005a94:	4613      	mov	r3, r2
 8005a96:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	2b20      	cmp	r3, #32
 8005aa2:	d146      	bne.n	8005b32 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d002      	beq.n	8005ab0 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005aaa:	88fb      	ldrh	r3, [r7, #6]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d101      	bne.n	8005ab4 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e03f      	b.n	8005b34 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005ac0:	88fb      	ldrh	r3, [r7, #6]
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	68b9      	ldr	r1, [r7, #8]
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f000 fc46 	bl	8006358 <UART_Start_Receive_DMA>
 8005acc:	4603      	mov	r3, r0
 8005ace:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d125      	bne.n	8005b26 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ada:	2300      	movs	r3, #0
 8005adc:	613b      	str	r3, [r7, #16]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	613b      	str	r3, [r7, #16]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	613b      	str	r3, [r7, #16]
 8005aee:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	330c      	adds	r3, #12
 8005af6:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	e853 3f00 	ldrex	r3, [r3]
 8005afe:	617b      	str	r3, [r7, #20]
   return(result);
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	f043 0310 	orr.w	r3, r3, #16
 8005b06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	330c      	adds	r3, #12
 8005b0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b10:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b12:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b14:	6a39      	ldr	r1, [r7, #32]
 8005b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b18:	e841 2300 	strex	r3, r2, [r1]
 8005b1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1e5      	bne.n	8005af0 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8005b24:	e002      	b.n	8005b2c <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8005b2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005b30:	e000      	b.n	8005b34 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8005b32:	2302      	movs	r3, #2
  }
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3730      	adds	r7, #48	@ 0x30
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b0ba      	sub	sp, #232	@ 0xe8
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005b62:	2300      	movs	r3, #0
 8005b64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b72:	f003 030f 	and.w	r3, r3, #15
 8005b76:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005b7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d10f      	bne.n	8005ba2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b86:	f003 0320 	and.w	r3, r3, #32
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d009      	beq.n	8005ba2 <HAL_UART_IRQHandler+0x66>
 8005b8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b92:	f003 0320 	and.w	r3, r3, #32
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d003      	beq.n	8005ba2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 fd7a 	bl	8006694 <UART_Receive_IT>
      return;
 8005ba0:	e25b      	b.n	800605a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ba2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f000 80de 	beq.w	8005d68 <HAL_UART_IRQHandler+0x22c>
 8005bac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bb0:	f003 0301 	and.w	r3, r3, #1
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d106      	bne.n	8005bc6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005bb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bbc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 80d1 	beq.w	8005d68 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bca:	f003 0301 	and.w	r3, r3, #1
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d00b      	beq.n	8005bea <HAL_UART_IRQHandler+0xae>
 8005bd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d005      	beq.n	8005bea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005be2:	f043 0201 	orr.w	r2, r3, #1
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bee:	f003 0304 	and.w	r3, r3, #4
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00b      	beq.n	8005c0e <HAL_UART_IRQHandler+0xd2>
 8005bf6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d005      	beq.n	8005c0e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c06:	f043 0202 	orr.w	r2, r3, #2
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00b      	beq.n	8005c32 <HAL_UART_IRQHandler+0xf6>
 8005c1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d005      	beq.n	8005c32 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c2a:	f043 0204 	orr.w	r2, r3, #4
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c36:	f003 0308 	and.w	r3, r3, #8
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d011      	beq.n	8005c62 <HAL_UART_IRQHandler+0x126>
 8005c3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c42:	f003 0320 	and.w	r3, r3, #32
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d105      	bne.n	8005c56 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c4e:	f003 0301 	and.w	r3, r3, #1
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d005      	beq.n	8005c62 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c5a:	f043 0208 	orr.w	r2, r3, #8
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	f000 81f2 	beq.w	8006050 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c70:	f003 0320 	and.w	r3, r3, #32
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d008      	beq.n	8005c8a <HAL_UART_IRQHandler+0x14e>
 8005c78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c7c:	f003 0320 	and.w	r3, r3, #32
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d002      	beq.n	8005c8a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 fd05 	bl	8006694 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	695b      	ldr	r3, [r3, #20]
 8005c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	bf14      	ite	ne
 8005c98:	2301      	movne	r3, #1
 8005c9a:	2300      	moveq	r3, #0
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ca6:	f003 0308 	and.w	r3, r3, #8
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d103      	bne.n	8005cb6 <HAL_UART_IRQHandler+0x17a>
 8005cae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d04f      	beq.n	8005d56 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f000 fc0f 	bl	80064da <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d041      	beq.n	8005d4e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	3314      	adds	r3, #20
 8005cd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005cd8:	e853 3f00 	ldrex	r3, [r3]
 8005cdc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005ce0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ce4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ce8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	3314      	adds	r3, #20
 8005cf2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005cf6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005cfa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005d02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005d06:	e841 2300 	strex	r3, r2, [r1]
 8005d0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005d0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1d9      	bne.n	8005cca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d013      	beq.n	8005d46 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d22:	4a7e      	ldr	r2, [pc, #504]	@ (8005f1c <HAL_UART_IRQHandler+0x3e0>)
 8005d24:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7fd fa56 	bl	80031dc <HAL_DMA_Abort_IT>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d016      	beq.n	8005d64 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005d40:	4610      	mov	r0, r2
 8005d42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d44:	e00e      	b.n	8005d64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 f9a5 	bl	8006096 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d4c:	e00a      	b.n	8005d64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f9a1 	bl	8006096 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d54:	e006      	b.n	8005d64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 f99d 	bl	8006096 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005d62:	e175      	b.n	8006050 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d64:	bf00      	nop
    return;
 8005d66:	e173      	b.n	8006050 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	f040 814f 	bne.w	8006010 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d76:	f003 0310 	and.w	r3, r3, #16
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	f000 8148 	beq.w	8006010 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005d80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d84:	f003 0310 	and.w	r3, r3, #16
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f000 8141 	beq.w	8006010 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d8e:	2300      	movs	r3, #0
 8005d90:	60bb      	str	r3, [r7, #8]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	60bb      	str	r3, [r7, #8]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	60bb      	str	r3, [r7, #8]
 8005da2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	695b      	ldr	r3, [r3, #20]
 8005daa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	f000 80b6 	beq.w	8005f20 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005dc0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	f000 8145 	beq.w	8006054 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005dce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	f080 813e 	bcs.w	8006054 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005dde:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005de4:	699b      	ldr	r3, [r3, #24]
 8005de6:	2b20      	cmp	r3, #32
 8005de8:	f000 8088 	beq.w	8005efc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	330c      	adds	r3, #12
 8005df2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005dfa:	e853 3f00 	ldrex	r3, [r3]
 8005dfe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005e02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e0a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	330c      	adds	r3, #12
 8005e14:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005e18:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e20:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005e24:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005e28:	e841 2300 	strex	r3, r2, [r1]
 8005e2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005e30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1d9      	bne.n	8005dec <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	3314      	adds	r3, #20
 8005e3e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e42:	e853 3f00 	ldrex	r3, [r3]
 8005e46:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005e48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e4a:	f023 0301 	bic.w	r3, r3, #1
 8005e4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	3314      	adds	r3, #20
 8005e58:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005e5c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005e60:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e62:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005e64:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005e68:	e841 2300 	strex	r3, r2, [r1]
 8005e6c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005e6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d1e1      	bne.n	8005e38 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	3314      	adds	r3, #20
 8005e7a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e7e:	e853 3f00 	ldrex	r3, [r3]
 8005e82:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005e84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	3314      	adds	r3, #20
 8005e94:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005e98:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005e9a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005e9e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005ea0:	e841 2300 	strex	r3, r2, [r1]
 8005ea4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005ea6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1e3      	bne.n	8005e74 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2220      	movs	r2, #32
 8005eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	330c      	adds	r3, #12
 8005ec0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ec4:	e853 3f00 	ldrex	r3, [r3]
 8005ec8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005eca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ecc:	f023 0310 	bic.w	r3, r3, #16
 8005ed0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	330c      	adds	r3, #12
 8005eda:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005ede:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005ee0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ee4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ee6:	e841 2300 	strex	r3, r2, [r1]
 8005eea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005eec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d1e3      	bne.n	8005eba <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f7fd f934 	bl	8003164 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	4619      	mov	r1, r3
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f7fb fd74 	bl	8001a00 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f18:	e09c      	b.n	8006054 <HAL_UART_IRQHandler+0x518>
 8005f1a:	bf00      	nop
 8005f1c:	0800659f 	.word	0x0800659f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	1ad3      	subs	r3, r2, r3
 8005f2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	f000 808e 	beq.w	8006058 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005f3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f000 8089 	beq.w	8006058 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	330c      	adds	r3, #12
 8005f4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f50:	e853 3f00 	ldrex	r3, [r3]
 8005f54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	330c      	adds	r3, #12
 8005f66:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005f6a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005f6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f72:	e841 2300 	strex	r3, r2, [r1]
 8005f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1e3      	bne.n	8005f46 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	3314      	adds	r3, #20
 8005f84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f88:	e853 3f00 	ldrex	r3, [r3]
 8005f8c:	623b      	str	r3, [r7, #32]
   return(result);
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	f023 0301 	bic.w	r3, r3, #1
 8005f94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	3314      	adds	r3, #20
 8005f9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005fa2:	633a      	str	r2, [r7, #48]	@ 0x30
 8005fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005faa:	e841 2300 	strex	r3, r2, [r1]
 8005fae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1e3      	bne.n	8005f7e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2220      	movs	r2, #32
 8005fba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	330c      	adds	r3, #12
 8005fca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	e853 3f00 	ldrex	r3, [r3]
 8005fd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f023 0310 	bic.w	r3, r3, #16
 8005fda:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	330c      	adds	r3, #12
 8005fe4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005fe8:	61fa      	str	r2, [r7, #28]
 8005fea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fec:	69b9      	ldr	r1, [r7, #24]
 8005fee:	69fa      	ldr	r2, [r7, #28]
 8005ff0:	e841 2300 	strex	r3, r2, [r1]
 8005ff4:	617b      	str	r3, [r7, #20]
   return(result);
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1e3      	bne.n	8005fc4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2202      	movs	r2, #2
 8006000:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006002:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006006:	4619      	mov	r1, r3
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f7fb fcf9 	bl	8001a00 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800600e:	e023      	b.n	8006058 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006010:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006014:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006018:	2b00      	cmp	r3, #0
 800601a:	d009      	beq.n	8006030 <HAL_UART_IRQHandler+0x4f4>
 800601c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006020:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006024:	2b00      	cmp	r3, #0
 8006026:	d003      	beq.n	8006030 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 facc 	bl	80065c6 <UART_Transmit_IT>
    return;
 800602e:	e014      	b.n	800605a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006038:	2b00      	cmp	r3, #0
 800603a:	d00e      	beq.n	800605a <HAL_UART_IRQHandler+0x51e>
 800603c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006044:	2b00      	cmp	r3, #0
 8006046:	d008      	beq.n	800605a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 fb0b 	bl	8006664 <UART_EndTransmit_IT>
    return;
 800604e:	e004      	b.n	800605a <HAL_UART_IRQHandler+0x51e>
    return;
 8006050:	bf00      	nop
 8006052:	e002      	b.n	800605a <HAL_UART_IRQHandler+0x51e>
      return;
 8006054:	bf00      	nop
 8006056:	e000      	b.n	800605a <HAL_UART_IRQHandler+0x51e>
      return;
 8006058:	bf00      	nop
  }
}
 800605a:	37e8      	adds	r7, #232	@ 0xe8
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006068:	bf00      	nop
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	bc80      	pop	{r7}
 8006070:	4770      	bx	lr

08006072 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006072:	b480      	push	{r7}
 8006074:	b083      	sub	sp, #12
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800607a:	bf00      	nop
 800607c:	370c      	adds	r7, #12
 800607e:	46bd      	mov	sp, r7
 8006080:	bc80      	pop	{r7}
 8006082:	4770      	bx	lr

08006084 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800608c:	bf00      	nop
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	bc80      	pop	{r7}
 8006094:	4770      	bx	lr

08006096 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006096:	b480      	push	{r7}
 8006098:	b083      	sub	sp, #12
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800609e:	bf00      	nop
 80060a0:	370c      	adds	r7, #12
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bc80      	pop	{r7}
 80060a6:	4770      	bx	lr

080060a8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b09c      	sub	sp, #112	@ 0x70
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0320 	and.w	r3, r3, #32
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d172      	bne.n	80061aa <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80060c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060c6:	2200      	movs	r2, #0
 80060c8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	330c      	adds	r3, #12
 80060d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060d4:	e853 3f00 	ldrex	r3, [r3]
 80060d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80060da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80060e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	330c      	adds	r3, #12
 80060e8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80060ea:	65ba      	str	r2, [r7, #88]	@ 0x58
 80060ec:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80060f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80060f2:	e841 2300 	strex	r3, r2, [r1]
 80060f6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80060f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1e5      	bne.n	80060ca <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	3314      	adds	r3, #20
 8006104:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006108:	e853 3f00 	ldrex	r3, [r3]
 800610c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800610e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006110:	f023 0301 	bic.w	r3, r3, #1
 8006114:	667b      	str	r3, [r7, #100]	@ 0x64
 8006116:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	3314      	adds	r3, #20
 800611c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800611e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006120:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006122:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006124:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006126:	e841 2300 	strex	r3, r2, [r1]
 800612a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800612c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800612e:	2b00      	cmp	r3, #0
 8006130:	d1e5      	bne.n	80060fe <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006132:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3314      	adds	r3, #20
 8006138:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800613a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800613c:	e853 3f00 	ldrex	r3, [r3]
 8006140:	623b      	str	r3, [r7, #32]
   return(result);
 8006142:	6a3b      	ldr	r3, [r7, #32]
 8006144:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006148:	663b      	str	r3, [r7, #96]	@ 0x60
 800614a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	3314      	adds	r3, #20
 8006150:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006152:	633a      	str	r2, [r7, #48]	@ 0x30
 8006154:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006156:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006158:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800615a:	e841 2300 	strex	r3, r2, [r1]
 800615e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1e5      	bne.n	8006132 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006166:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006168:	2220      	movs	r2, #32
 800616a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800616e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006172:	2b01      	cmp	r3, #1
 8006174:	d119      	bne.n	80061aa <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006176:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	330c      	adds	r3, #12
 800617c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	e853 3f00 	ldrex	r3, [r3]
 8006184:	60fb      	str	r3, [r7, #12]
   return(result);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f023 0310 	bic.w	r3, r3, #16
 800618c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800618e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	330c      	adds	r3, #12
 8006194:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006196:	61fa      	str	r2, [r7, #28]
 8006198:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619a:	69b9      	ldr	r1, [r7, #24]
 800619c:	69fa      	ldr	r2, [r7, #28]
 800619e:	e841 2300 	strex	r3, r2, [r1]
 80061a2:	617b      	str	r3, [r7, #20]
   return(result);
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d1e5      	bne.n	8006176 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061ac:	2200      	movs	r2, #0
 80061ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d106      	bne.n	80061c6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061ba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061bc:	4619      	mov	r1, r3
 80061be:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80061c0:	f7fb fc1e 	bl	8001a00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80061c4:	e002      	b.n	80061cc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80061c6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80061c8:	f7ff ff53 	bl	8006072 <HAL_UART_RxCpltCallback>
}
 80061cc:	bf00      	nop
 80061ce:	3770      	adds	r7, #112	@ 0x70
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2201      	movs	r2, #1
 80061e6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d108      	bne.n	8006202 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061f4:	085b      	lsrs	r3, r3, #1
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	4619      	mov	r1, r3
 80061fa:	68f8      	ldr	r0, [r7, #12]
 80061fc:	f7fb fc00 	bl	8001a00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006200:	e002      	b.n	8006208 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	f7ff ff3e 	bl	8006084 <HAL_UART_RxHalfCpltCallback>
}
 8006208:	bf00      	nop
 800620a:	3710      	adds	r7, #16
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006218:	2300      	movs	r3, #0
 800621a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006220:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800622c:	2b00      	cmp	r3, #0
 800622e:	bf14      	ite	ne
 8006230:	2301      	movne	r3, #1
 8006232:	2300      	moveq	r3, #0
 8006234:	b2db      	uxtb	r3, r3
 8006236:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800623e:	b2db      	uxtb	r3, r3
 8006240:	2b21      	cmp	r3, #33	@ 0x21
 8006242:	d108      	bne.n	8006256 <UART_DMAError+0x46>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d005      	beq.n	8006256 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	2200      	movs	r2, #0
 800624e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006250:	68b8      	ldr	r0, [r7, #8]
 8006252:	f000 f91b 	bl	800648c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006260:	2b00      	cmp	r3, #0
 8006262:	bf14      	ite	ne
 8006264:	2301      	movne	r3, #1
 8006266:	2300      	moveq	r3, #0
 8006268:	b2db      	uxtb	r3, r3
 800626a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b22      	cmp	r3, #34	@ 0x22
 8006276:	d108      	bne.n	800628a <UART_DMAError+0x7a>
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d005      	beq.n	800628a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	2200      	movs	r2, #0
 8006282:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006284:	68b8      	ldr	r0, [r7, #8]
 8006286:	f000 f928 	bl	80064da <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800628e:	f043 0210 	orr.w	r2, r3, #16
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006296:	68b8      	ldr	r0, [r7, #8]
 8006298:	f7ff fefd 	bl	8006096 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800629c:	bf00      	nop
 800629e:	3710      	adds	r7, #16
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b086      	sub	sp, #24
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	603b      	str	r3, [r7, #0]
 80062b0:	4613      	mov	r3, r2
 80062b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062b4:	e03b      	b.n	800632e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062bc:	d037      	beq.n	800632e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062be:	f7fb ffc7 	bl	8002250 <HAL_GetTick>
 80062c2:	4602      	mov	r2, r0
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	6a3a      	ldr	r2, [r7, #32]
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d302      	bcc.n	80062d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80062ce:	6a3b      	ldr	r3, [r7, #32]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e03a      	b.n	800634e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	f003 0304 	and.w	r3, r3, #4
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d023      	beq.n	800632e <UART_WaitOnFlagUntilTimeout+0x8a>
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	2b80      	cmp	r3, #128	@ 0x80
 80062ea:	d020      	beq.n	800632e <UART_WaitOnFlagUntilTimeout+0x8a>
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	2b40      	cmp	r3, #64	@ 0x40
 80062f0:	d01d      	beq.n	800632e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f003 0308 	and.w	r3, r3, #8
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	d116      	bne.n	800632e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006300:	2300      	movs	r3, #0
 8006302:	617b      	str	r3, [r7, #20]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	617b      	str	r3, [r7, #20]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	617b      	str	r3, [r7, #20]
 8006314:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	f000 f8df 	bl	80064da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2208      	movs	r2, #8
 8006320:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e00f      	b.n	800634e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	4013      	ands	r3, r2
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	429a      	cmp	r2, r3
 800633c:	bf0c      	ite	eq
 800633e:	2301      	moveq	r3, #1
 8006340:	2300      	movne	r3, #0
 8006342:	b2db      	uxtb	r3, r3
 8006344:	461a      	mov	r2, r3
 8006346:	79fb      	ldrb	r3, [r7, #7]
 8006348:	429a      	cmp	r2, r3
 800634a:	d0b4      	beq.n	80062b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3718      	adds	r7, #24
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
	...

08006358 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b098      	sub	sp, #96	@ 0x60
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	4613      	mov	r3, r2
 8006364:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006366:	68ba      	ldr	r2, [r7, #8]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	88fa      	ldrh	r2, [r7, #6]
 8006370:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2222      	movs	r2, #34	@ 0x22
 800637c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006384:	4a3e      	ldr	r2, [pc, #248]	@ (8006480 <UART_Start_Receive_DMA+0x128>)
 8006386:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800638c:	4a3d      	ldr	r2, [pc, #244]	@ (8006484 <UART_Start_Receive_DMA+0x12c>)
 800638e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006394:	4a3c      	ldr	r2, [pc, #240]	@ (8006488 <UART_Start_Receive_DMA+0x130>)
 8006396:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800639c:	2200      	movs	r2, #0
 800639e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80063a0:	f107 0308 	add.w	r3, r7, #8
 80063a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	3304      	adds	r3, #4
 80063b0:	4619      	mov	r1, r3
 80063b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	88fb      	ldrh	r3, [r7, #6]
 80063b8:	f7fc fe74 	bl	80030a4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80063bc:	2300      	movs	r3, #0
 80063be:	613b      	str	r3, [r7, #16]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	613b      	str	r3, [r7, #16]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	613b      	str	r3, [r7, #16]
 80063d0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d019      	beq.n	800640e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	330c      	adds	r3, #12
 80063e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063e4:	e853 3f00 	ldrex	r3, [r3]
 80063e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80063ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	330c      	adds	r3, #12
 80063f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80063fa:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80063fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fe:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006400:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006402:	e841 2300 	strex	r3, r2, [r1]
 8006406:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800640a:	2b00      	cmp	r3, #0
 800640c:	d1e5      	bne.n	80063da <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	3314      	adds	r3, #20
 8006414:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006418:	e853 3f00 	ldrex	r3, [r3]
 800641c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800641e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006420:	f043 0301 	orr.w	r3, r3, #1
 8006424:	657b      	str	r3, [r7, #84]	@ 0x54
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	3314      	adds	r3, #20
 800642c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800642e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006430:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006432:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006434:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006436:	e841 2300 	strex	r3, r2, [r1]
 800643a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800643c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800643e:	2b00      	cmp	r3, #0
 8006440:	d1e5      	bne.n	800640e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	3314      	adds	r3, #20
 8006448:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800644a:	69bb      	ldr	r3, [r7, #24]
 800644c:	e853 3f00 	ldrex	r3, [r3]
 8006450:	617b      	str	r3, [r7, #20]
   return(result);
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006458:	653b      	str	r3, [r7, #80]	@ 0x50
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	3314      	adds	r3, #20
 8006460:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006462:	627a      	str	r2, [r7, #36]	@ 0x24
 8006464:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006466:	6a39      	ldr	r1, [r7, #32]
 8006468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800646a:	e841 2300 	strex	r3, r2, [r1]
 800646e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1e5      	bne.n	8006442 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3760      	adds	r7, #96	@ 0x60
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	080060a9 	.word	0x080060a9
 8006484:	080061d5 	.word	0x080061d5
 8006488:	08006211 	.word	0x08006211

0800648c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800648c:	b480      	push	{r7}
 800648e:	b089      	sub	sp, #36	@ 0x24
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	330c      	adds	r3, #12
 800649a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	e853 3f00 	ldrex	r3, [r3]
 80064a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80064aa:	61fb      	str	r3, [r7, #28]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	330c      	adds	r3, #12
 80064b2:	69fa      	ldr	r2, [r7, #28]
 80064b4:	61ba      	str	r2, [r7, #24]
 80064b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b8:	6979      	ldr	r1, [r7, #20]
 80064ba:	69ba      	ldr	r2, [r7, #24]
 80064bc:	e841 2300 	strex	r3, r2, [r1]
 80064c0:	613b      	str	r3, [r7, #16]
   return(result);
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1e5      	bne.n	8006494 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2220      	movs	r2, #32
 80064cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80064d0:	bf00      	nop
 80064d2:	3724      	adds	r7, #36	@ 0x24
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bc80      	pop	{r7}
 80064d8:	4770      	bx	lr

080064da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064da:	b480      	push	{r7}
 80064dc:	b095      	sub	sp, #84	@ 0x54
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	330c      	adds	r3, #12
 80064e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ec:	e853 3f00 	ldrex	r3, [r3]
 80064f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80064f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	330c      	adds	r3, #12
 8006500:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006502:	643a      	str	r2, [r7, #64]	@ 0x40
 8006504:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006506:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006508:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800650a:	e841 2300 	strex	r3, r2, [r1]
 800650e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006512:	2b00      	cmp	r3, #0
 8006514:	d1e5      	bne.n	80064e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	3314      	adds	r3, #20
 800651c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800651e:	6a3b      	ldr	r3, [r7, #32]
 8006520:	e853 3f00 	ldrex	r3, [r3]
 8006524:	61fb      	str	r3, [r7, #28]
   return(result);
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	f023 0301 	bic.w	r3, r3, #1
 800652c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	3314      	adds	r3, #20
 8006534:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006536:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006538:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800653a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800653c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800653e:	e841 2300 	strex	r3, r2, [r1]
 8006542:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1e5      	bne.n	8006516 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800654e:	2b01      	cmp	r3, #1
 8006550:	d119      	bne.n	8006586 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	330c      	adds	r3, #12
 8006558:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	e853 3f00 	ldrex	r3, [r3]
 8006560:	60bb      	str	r3, [r7, #8]
   return(result);
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	f023 0310 	bic.w	r3, r3, #16
 8006568:	647b      	str	r3, [r7, #68]	@ 0x44
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	330c      	adds	r3, #12
 8006570:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006572:	61ba      	str	r2, [r7, #24]
 8006574:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006576:	6979      	ldr	r1, [r7, #20]
 8006578:	69ba      	ldr	r2, [r7, #24]
 800657a:	e841 2300 	strex	r3, r2, [r1]
 800657e:	613b      	str	r3, [r7, #16]
   return(result);
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d1e5      	bne.n	8006552 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2220      	movs	r2, #32
 800658a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006594:	bf00      	nop
 8006596:	3754      	adds	r7, #84	@ 0x54
 8006598:	46bd      	mov	sp, r7
 800659a:	bc80      	pop	{r7}
 800659c:	4770      	bx	lr

0800659e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b084      	sub	sp, #16
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065aa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2200      	movs	r2, #0
 80065b0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2200      	movs	r2, #0
 80065b6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065b8:	68f8      	ldr	r0, [r7, #12]
 80065ba:	f7ff fd6c 	bl	8006096 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065be:	bf00      	nop
 80065c0:	3710      	adds	r7, #16
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}

080065c6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80065c6:	b480      	push	{r7}
 80065c8:	b085      	sub	sp, #20
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065d4:	b2db      	uxtb	r3, r3
 80065d6:	2b21      	cmp	r3, #33	@ 0x21
 80065d8:	d13e      	bne.n	8006658 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065e2:	d114      	bne.n	800660e <UART_Transmit_IT+0x48>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	691b      	ldr	r3, [r3, #16]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d110      	bne.n	800660e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a1b      	ldr	r3, [r3, #32]
 80065f0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	881b      	ldrh	r3, [r3, #0]
 80065f6:	461a      	mov	r2, r3
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006600:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a1b      	ldr	r3, [r3, #32]
 8006606:	1c9a      	adds	r2, r3, #2
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	621a      	str	r2, [r3, #32]
 800660c:	e008      	b.n	8006620 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a1b      	ldr	r3, [r3, #32]
 8006612:	1c59      	adds	r1, r3, #1
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	6211      	str	r1, [r2, #32]
 8006618:	781a      	ldrb	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006624:	b29b      	uxth	r3, r3
 8006626:	3b01      	subs	r3, #1
 8006628:	b29b      	uxth	r3, r3
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	4619      	mov	r1, r3
 800662e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006630:	2b00      	cmp	r3, #0
 8006632:	d10f      	bne.n	8006654 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68da      	ldr	r2, [r3, #12]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006642:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68da      	ldr	r2, [r3, #12]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006652:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006654:	2300      	movs	r3, #0
 8006656:	e000      	b.n	800665a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006658:	2302      	movs	r3, #2
  }
}
 800665a:	4618      	mov	r0, r3
 800665c:	3714      	adds	r7, #20
 800665e:	46bd      	mov	sp, r7
 8006660:	bc80      	pop	{r7}
 8006662:	4770      	bx	lr

08006664 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68da      	ldr	r2, [r3, #12]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800667a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2220      	movs	r2, #32
 8006680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f7ff fceb 	bl	8006060 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	3708      	adds	r7, #8
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}

08006694 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b08c      	sub	sp, #48	@ 0x30
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	2b22      	cmp	r3, #34	@ 0x22
 80066a6:	f040 80ae 	bne.w	8006806 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066b2:	d117      	bne.n	80066e4 <UART_Receive_IT+0x50>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d113      	bne.n	80066e4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80066bc:	2300      	movs	r3, #0
 80066be:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066dc:	1c9a      	adds	r2, r3, #2
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80066e2:	e026      	b.n	8006732 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80066ea:	2300      	movs	r3, #0
 80066ec:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066f6:	d007      	beq.n	8006708 <UART_Receive_IT+0x74>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10a      	bne.n	8006716 <UART_Receive_IT+0x82>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	691b      	ldr	r3, [r3, #16]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d106      	bne.n	8006716 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	b2da      	uxtb	r2, r3
 8006710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006712:	701a      	strb	r2, [r3, #0]
 8006714:	e008      	b.n	8006728 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	b2db      	uxtb	r3, r3
 800671e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006722:	b2da      	uxtb	r2, r3
 8006724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006726:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672c:	1c5a      	adds	r2, r3, #1
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006736:	b29b      	uxth	r3, r3
 8006738:	3b01      	subs	r3, #1
 800673a:	b29b      	uxth	r3, r3
 800673c:	687a      	ldr	r2, [r7, #4]
 800673e:	4619      	mov	r1, r3
 8006740:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006742:	2b00      	cmp	r3, #0
 8006744:	d15d      	bne.n	8006802 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	68da      	ldr	r2, [r3, #12]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f022 0220 	bic.w	r2, r2, #32
 8006754:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68da      	ldr	r2, [r3, #12]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006764:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	695a      	ldr	r2, [r3, #20]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f022 0201 	bic.w	r2, r2, #1
 8006774:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2220      	movs	r2, #32
 800677a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006788:	2b01      	cmp	r3, #1
 800678a:	d135      	bne.n	80067f8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	330c      	adds	r3, #12
 8006798:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	e853 3f00 	ldrex	r3, [r3]
 80067a0:	613b      	str	r3, [r7, #16]
   return(result);
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	f023 0310 	bic.w	r3, r3, #16
 80067a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	330c      	adds	r3, #12
 80067b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067b2:	623a      	str	r2, [r7, #32]
 80067b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b6:	69f9      	ldr	r1, [r7, #28]
 80067b8:	6a3a      	ldr	r2, [r7, #32]
 80067ba:	e841 2300 	strex	r3, r2, [r1]
 80067be:	61bb      	str	r3, [r7, #24]
   return(result);
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1e5      	bne.n	8006792 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f003 0310 	and.w	r3, r3, #16
 80067d0:	2b10      	cmp	r3, #16
 80067d2:	d10a      	bne.n	80067ea <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80067d4:	2300      	movs	r3, #0
 80067d6:	60fb      	str	r3, [r7, #12]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	60fb      	str	r3, [r7, #12]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	60fb      	str	r3, [r7, #12]
 80067e8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067ee:	4619      	mov	r1, r3
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f7fb f905 	bl	8001a00 <HAL_UARTEx_RxEventCallback>
 80067f6:	e002      	b.n	80067fe <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f7ff fc3a 	bl	8006072 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80067fe:	2300      	movs	r3, #0
 8006800:	e002      	b.n	8006808 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006802:	2300      	movs	r3, #0
 8006804:	e000      	b.n	8006808 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006806:	2302      	movs	r3, #2
  }
}
 8006808:	4618      	mov	r0, r3
 800680a:	3730      	adds	r7, #48	@ 0x30
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	68da      	ldr	r2, [r3, #12]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	430a      	orrs	r2, r1
 800682c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	689a      	ldr	r2, [r3, #8]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	691b      	ldr	r3, [r3, #16]
 8006836:	431a      	orrs	r2, r3
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	695b      	ldr	r3, [r3, #20]
 800683c:	4313      	orrs	r3, r2
 800683e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800684a:	f023 030c 	bic.w	r3, r3, #12
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	6812      	ldr	r2, [r2, #0]
 8006852:	68b9      	ldr	r1, [r7, #8]
 8006854:	430b      	orrs	r3, r1
 8006856:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	699a      	ldr	r2, [r3, #24]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	430a      	orrs	r2, r1
 800686c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a2c      	ldr	r2, [pc, #176]	@ (8006924 <UART_SetConfig+0x114>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d103      	bne.n	8006880 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006878:	f7fd fe32 	bl	80044e0 <HAL_RCC_GetPCLK2Freq>
 800687c:	60f8      	str	r0, [r7, #12]
 800687e:	e002      	b.n	8006886 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006880:	f7fd fe1a 	bl	80044b8 <HAL_RCC_GetPCLK1Freq>
 8006884:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006886:	68fa      	ldr	r2, [r7, #12]
 8006888:	4613      	mov	r3, r2
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	4413      	add	r3, r2
 800688e:	009a      	lsls	r2, r3, #2
 8006890:	441a      	add	r2, r3
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	fbb2 f3f3 	udiv	r3, r2, r3
 800689c:	4a22      	ldr	r2, [pc, #136]	@ (8006928 <UART_SetConfig+0x118>)
 800689e:	fba2 2303 	umull	r2, r3, r2, r3
 80068a2:	095b      	lsrs	r3, r3, #5
 80068a4:	0119      	lsls	r1, r3, #4
 80068a6:	68fa      	ldr	r2, [r7, #12]
 80068a8:	4613      	mov	r3, r2
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	4413      	add	r3, r2
 80068ae:	009a      	lsls	r2, r3, #2
 80068b0:	441a      	add	r2, r3
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80068bc:	4b1a      	ldr	r3, [pc, #104]	@ (8006928 <UART_SetConfig+0x118>)
 80068be:	fba3 0302 	umull	r0, r3, r3, r2
 80068c2:	095b      	lsrs	r3, r3, #5
 80068c4:	2064      	movs	r0, #100	@ 0x64
 80068c6:	fb00 f303 	mul.w	r3, r0, r3
 80068ca:	1ad3      	subs	r3, r2, r3
 80068cc:	011b      	lsls	r3, r3, #4
 80068ce:	3332      	adds	r3, #50	@ 0x32
 80068d0:	4a15      	ldr	r2, [pc, #84]	@ (8006928 <UART_SetConfig+0x118>)
 80068d2:	fba2 2303 	umull	r2, r3, r2, r3
 80068d6:	095b      	lsrs	r3, r3, #5
 80068d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80068dc:	4419      	add	r1, r3
 80068de:	68fa      	ldr	r2, [r7, #12]
 80068e0:	4613      	mov	r3, r2
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	4413      	add	r3, r2
 80068e6:	009a      	lsls	r2, r3, #2
 80068e8:	441a      	add	r2, r3
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80068f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006928 <UART_SetConfig+0x118>)
 80068f6:	fba3 0302 	umull	r0, r3, r3, r2
 80068fa:	095b      	lsrs	r3, r3, #5
 80068fc:	2064      	movs	r0, #100	@ 0x64
 80068fe:	fb00 f303 	mul.w	r3, r0, r3
 8006902:	1ad3      	subs	r3, r2, r3
 8006904:	011b      	lsls	r3, r3, #4
 8006906:	3332      	adds	r3, #50	@ 0x32
 8006908:	4a07      	ldr	r2, [pc, #28]	@ (8006928 <UART_SetConfig+0x118>)
 800690a:	fba2 2303 	umull	r2, r3, r2, r3
 800690e:	095b      	lsrs	r3, r3, #5
 8006910:	f003 020f 	and.w	r2, r3, #15
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	440a      	add	r2, r1
 800691a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800691c:	bf00      	nop
 800691e:	3710      	adds	r7, #16
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}
 8006924:	40013800 	.word	0x40013800
 8006928:	51eb851f 	.word	0x51eb851f

0800692c <__cvt>:
 800692c:	2b00      	cmp	r3, #0
 800692e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006932:	461d      	mov	r5, r3
 8006934:	bfbb      	ittet	lt
 8006936:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800693a:	461d      	movlt	r5, r3
 800693c:	2300      	movge	r3, #0
 800693e:	232d      	movlt	r3, #45	@ 0x2d
 8006940:	b088      	sub	sp, #32
 8006942:	4614      	mov	r4, r2
 8006944:	bfb8      	it	lt
 8006946:	4614      	movlt	r4, r2
 8006948:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800694a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800694c:	7013      	strb	r3, [r2, #0]
 800694e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006950:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006954:	f023 0820 	bic.w	r8, r3, #32
 8006958:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800695c:	d005      	beq.n	800696a <__cvt+0x3e>
 800695e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006962:	d100      	bne.n	8006966 <__cvt+0x3a>
 8006964:	3601      	adds	r6, #1
 8006966:	2302      	movs	r3, #2
 8006968:	e000      	b.n	800696c <__cvt+0x40>
 800696a:	2303      	movs	r3, #3
 800696c:	aa07      	add	r2, sp, #28
 800696e:	9204      	str	r2, [sp, #16]
 8006970:	aa06      	add	r2, sp, #24
 8006972:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006976:	e9cd 3600 	strd	r3, r6, [sp]
 800697a:	4622      	mov	r2, r4
 800697c:	462b      	mov	r3, r5
 800697e:	f000 fef7 	bl	8007770 <_dtoa_r>
 8006982:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006986:	4607      	mov	r7, r0
 8006988:	d119      	bne.n	80069be <__cvt+0x92>
 800698a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800698c:	07db      	lsls	r3, r3, #31
 800698e:	d50e      	bpl.n	80069ae <__cvt+0x82>
 8006990:	eb00 0906 	add.w	r9, r0, r6
 8006994:	2200      	movs	r2, #0
 8006996:	2300      	movs	r3, #0
 8006998:	4620      	mov	r0, r4
 800699a:	4629      	mov	r1, r5
 800699c:	f7fa f870 	bl	8000a80 <__aeabi_dcmpeq>
 80069a0:	b108      	cbz	r0, 80069a6 <__cvt+0x7a>
 80069a2:	f8cd 901c 	str.w	r9, [sp, #28]
 80069a6:	2230      	movs	r2, #48	@ 0x30
 80069a8:	9b07      	ldr	r3, [sp, #28]
 80069aa:	454b      	cmp	r3, r9
 80069ac:	d31e      	bcc.n	80069ec <__cvt+0xc0>
 80069ae:	4638      	mov	r0, r7
 80069b0:	9b07      	ldr	r3, [sp, #28]
 80069b2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80069b4:	1bdb      	subs	r3, r3, r7
 80069b6:	6013      	str	r3, [r2, #0]
 80069b8:	b008      	add	sp, #32
 80069ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069be:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80069c2:	eb00 0906 	add.w	r9, r0, r6
 80069c6:	d1e5      	bne.n	8006994 <__cvt+0x68>
 80069c8:	7803      	ldrb	r3, [r0, #0]
 80069ca:	2b30      	cmp	r3, #48	@ 0x30
 80069cc:	d10a      	bne.n	80069e4 <__cvt+0xb8>
 80069ce:	2200      	movs	r2, #0
 80069d0:	2300      	movs	r3, #0
 80069d2:	4620      	mov	r0, r4
 80069d4:	4629      	mov	r1, r5
 80069d6:	f7fa f853 	bl	8000a80 <__aeabi_dcmpeq>
 80069da:	b918      	cbnz	r0, 80069e4 <__cvt+0xb8>
 80069dc:	f1c6 0601 	rsb	r6, r6, #1
 80069e0:	f8ca 6000 	str.w	r6, [sl]
 80069e4:	f8da 3000 	ldr.w	r3, [sl]
 80069e8:	4499      	add	r9, r3
 80069ea:	e7d3      	b.n	8006994 <__cvt+0x68>
 80069ec:	1c59      	adds	r1, r3, #1
 80069ee:	9107      	str	r1, [sp, #28]
 80069f0:	701a      	strb	r2, [r3, #0]
 80069f2:	e7d9      	b.n	80069a8 <__cvt+0x7c>

080069f4 <__exponent>:
 80069f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069f6:	2900      	cmp	r1, #0
 80069f8:	bfb6      	itet	lt
 80069fa:	232d      	movlt	r3, #45	@ 0x2d
 80069fc:	232b      	movge	r3, #43	@ 0x2b
 80069fe:	4249      	neglt	r1, r1
 8006a00:	2909      	cmp	r1, #9
 8006a02:	7002      	strb	r2, [r0, #0]
 8006a04:	7043      	strb	r3, [r0, #1]
 8006a06:	dd29      	ble.n	8006a5c <__exponent+0x68>
 8006a08:	f10d 0307 	add.w	r3, sp, #7
 8006a0c:	461d      	mov	r5, r3
 8006a0e:	270a      	movs	r7, #10
 8006a10:	fbb1 f6f7 	udiv	r6, r1, r7
 8006a14:	461a      	mov	r2, r3
 8006a16:	fb07 1416 	mls	r4, r7, r6, r1
 8006a1a:	3430      	adds	r4, #48	@ 0x30
 8006a1c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006a20:	460c      	mov	r4, r1
 8006a22:	2c63      	cmp	r4, #99	@ 0x63
 8006a24:	4631      	mov	r1, r6
 8006a26:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006a2a:	dcf1      	bgt.n	8006a10 <__exponent+0x1c>
 8006a2c:	3130      	adds	r1, #48	@ 0x30
 8006a2e:	1e94      	subs	r4, r2, #2
 8006a30:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006a34:	4623      	mov	r3, r4
 8006a36:	1c41      	adds	r1, r0, #1
 8006a38:	42ab      	cmp	r3, r5
 8006a3a:	d30a      	bcc.n	8006a52 <__exponent+0x5e>
 8006a3c:	f10d 0309 	add.w	r3, sp, #9
 8006a40:	1a9b      	subs	r3, r3, r2
 8006a42:	42ac      	cmp	r4, r5
 8006a44:	bf88      	it	hi
 8006a46:	2300      	movhi	r3, #0
 8006a48:	3302      	adds	r3, #2
 8006a4a:	4403      	add	r3, r0
 8006a4c:	1a18      	subs	r0, r3, r0
 8006a4e:	b003      	add	sp, #12
 8006a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a52:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006a56:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006a5a:	e7ed      	b.n	8006a38 <__exponent+0x44>
 8006a5c:	2330      	movs	r3, #48	@ 0x30
 8006a5e:	3130      	adds	r1, #48	@ 0x30
 8006a60:	7083      	strb	r3, [r0, #2]
 8006a62:	70c1      	strb	r1, [r0, #3]
 8006a64:	1d03      	adds	r3, r0, #4
 8006a66:	e7f1      	b.n	8006a4c <__exponent+0x58>

08006a68 <_printf_float>:
 8006a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a6c:	b091      	sub	sp, #68	@ 0x44
 8006a6e:	460c      	mov	r4, r1
 8006a70:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006a74:	4616      	mov	r6, r2
 8006a76:	461f      	mov	r7, r3
 8006a78:	4605      	mov	r5, r0
 8006a7a:	f000 fdc1 	bl	8007600 <_localeconv_r>
 8006a7e:	6803      	ldr	r3, [r0, #0]
 8006a80:	4618      	mov	r0, r3
 8006a82:	9308      	str	r3, [sp, #32]
 8006a84:	f7f9 fbd0 	bl	8000228 <strlen>
 8006a88:	2300      	movs	r3, #0
 8006a8a:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a8c:	f8d8 3000 	ldr.w	r3, [r8]
 8006a90:	9009      	str	r0, [sp, #36]	@ 0x24
 8006a92:	3307      	adds	r3, #7
 8006a94:	f023 0307 	bic.w	r3, r3, #7
 8006a98:	f103 0208 	add.w	r2, r3, #8
 8006a9c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006aa0:	f8d4 b000 	ldr.w	fp, [r4]
 8006aa4:	f8c8 2000 	str.w	r2, [r8]
 8006aa8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006aac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006ab0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ab2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006ab6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006aba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006abe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006ac2:	4b9c      	ldr	r3, [pc, #624]	@ (8006d34 <_printf_float+0x2cc>)
 8006ac4:	f7fa f80e 	bl	8000ae4 <__aeabi_dcmpun>
 8006ac8:	bb70      	cbnz	r0, 8006b28 <_printf_float+0xc0>
 8006aca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ace:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ad2:	4b98      	ldr	r3, [pc, #608]	@ (8006d34 <_printf_float+0x2cc>)
 8006ad4:	f7f9 ffe8 	bl	8000aa8 <__aeabi_dcmple>
 8006ad8:	bb30      	cbnz	r0, 8006b28 <_printf_float+0xc0>
 8006ada:	2200      	movs	r2, #0
 8006adc:	2300      	movs	r3, #0
 8006ade:	4640      	mov	r0, r8
 8006ae0:	4649      	mov	r1, r9
 8006ae2:	f7f9 ffd7 	bl	8000a94 <__aeabi_dcmplt>
 8006ae6:	b110      	cbz	r0, 8006aee <_printf_float+0x86>
 8006ae8:	232d      	movs	r3, #45	@ 0x2d
 8006aea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006aee:	4a92      	ldr	r2, [pc, #584]	@ (8006d38 <_printf_float+0x2d0>)
 8006af0:	4b92      	ldr	r3, [pc, #584]	@ (8006d3c <_printf_float+0x2d4>)
 8006af2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006af6:	bf8c      	ite	hi
 8006af8:	4690      	movhi	r8, r2
 8006afa:	4698      	movls	r8, r3
 8006afc:	2303      	movs	r3, #3
 8006afe:	f04f 0900 	mov.w	r9, #0
 8006b02:	6123      	str	r3, [r4, #16]
 8006b04:	f02b 0304 	bic.w	r3, fp, #4
 8006b08:	6023      	str	r3, [r4, #0]
 8006b0a:	4633      	mov	r3, r6
 8006b0c:	4621      	mov	r1, r4
 8006b0e:	4628      	mov	r0, r5
 8006b10:	9700      	str	r7, [sp, #0]
 8006b12:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006b14:	f000 f9d4 	bl	8006ec0 <_printf_common>
 8006b18:	3001      	adds	r0, #1
 8006b1a:	f040 8090 	bne.w	8006c3e <_printf_float+0x1d6>
 8006b1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b22:	b011      	add	sp, #68	@ 0x44
 8006b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b28:	4642      	mov	r2, r8
 8006b2a:	464b      	mov	r3, r9
 8006b2c:	4640      	mov	r0, r8
 8006b2e:	4649      	mov	r1, r9
 8006b30:	f7f9 ffd8 	bl	8000ae4 <__aeabi_dcmpun>
 8006b34:	b148      	cbz	r0, 8006b4a <_printf_float+0xe2>
 8006b36:	464b      	mov	r3, r9
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	bfb8      	it	lt
 8006b3c:	232d      	movlt	r3, #45	@ 0x2d
 8006b3e:	4a80      	ldr	r2, [pc, #512]	@ (8006d40 <_printf_float+0x2d8>)
 8006b40:	bfb8      	it	lt
 8006b42:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006b46:	4b7f      	ldr	r3, [pc, #508]	@ (8006d44 <_printf_float+0x2dc>)
 8006b48:	e7d3      	b.n	8006af2 <_printf_float+0x8a>
 8006b4a:	6863      	ldr	r3, [r4, #4]
 8006b4c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006b50:	1c5a      	adds	r2, r3, #1
 8006b52:	d13f      	bne.n	8006bd4 <_printf_float+0x16c>
 8006b54:	2306      	movs	r3, #6
 8006b56:	6063      	str	r3, [r4, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006b5e:	6023      	str	r3, [r4, #0]
 8006b60:	9206      	str	r2, [sp, #24]
 8006b62:	aa0e      	add	r2, sp, #56	@ 0x38
 8006b64:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006b68:	aa0d      	add	r2, sp, #52	@ 0x34
 8006b6a:	9203      	str	r2, [sp, #12]
 8006b6c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006b70:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006b74:	6863      	ldr	r3, [r4, #4]
 8006b76:	4642      	mov	r2, r8
 8006b78:	9300      	str	r3, [sp, #0]
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	464b      	mov	r3, r9
 8006b7e:	910a      	str	r1, [sp, #40]	@ 0x28
 8006b80:	f7ff fed4 	bl	800692c <__cvt>
 8006b84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b86:	4680      	mov	r8, r0
 8006b88:	2947      	cmp	r1, #71	@ 0x47
 8006b8a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006b8c:	d128      	bne.n	8006be0 <_printf_float+0x178>
 8006b8e:	1cc8      	adds	r0, r1, #3
 8006b90:	db02      	blt.n	8006b98 <_printf_float+0x130>
 8006b92:	6863      	ldr	r3, [r4, #4]
 8006b94:	4299      	cmp	r1, r3
 8006b96:	dd40      	ble.n	8006c1a <_printf_float+0x1b2>
 8006b98:	f1aa 0a02 	sub.w	sl, sl, #2
 8006b9c:	fa5f fa8a 	uxtb.w	sl, sl
 8006ba0:	4652      	mov	r2, sl
 8006ba2:	3901      	subs	r1, #1
 8006ba4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006ba8:	910d      	str	r1, [sp, #52]	@ 0x34
 8006baa:	f7ff ff23 	bl	80069f4 <__exponent>
 8006bae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006bb0:	4681      	mov	r9, r0
 8006bb2:	1813      	adds	r3, r2, r0
 8006bb4:	2a01      	cmp	r2, #1
 8006bb6:	6123      	str	r3, [r4, #16]
 8006bb8:	dc02      	bgt.n	8006bc0 <_printf_float+0x158>
 8006bba:	6822      	ldr	r2, [r4, #0]
 8006bbc:	07d2      	lsls	r2, r2, #31
 8006bbe:	d501      	bpl.n	8006bc4 <_printf_float+0x15c>
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	6123      	str	r3, [r4, #16]
 8006bc4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d09e      	beq.n	8006b0a <_printf_float+0xa2>
 8006bcc:	232d      	movs	r3, #45	@ 0x2d
 8006bce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bd2:	e79a      	b.n	8006b0a <_printf_float+0xa2>
 8006bd4:	2947      	cmp	r1, #71	@ 0x47
 8006bd6:	d1bf      	bne.n	8006b58 <_printf_float+0xf0>
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d1bd      	bne.n	8006b58 <_printf_float+0xf0>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e7ba      	b.n	8006b56 <_printf_float+0xee>
 8006be0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006be4:	d9dc      	bls.n	8006ba0 <_printf_float+0x138>
 8006be6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006bea:	d118      	bne.n	8006c1e <_printf_float+0x1b6>
 8006bec:	2900      	cmp	r1, #0
 8006bee:	6863      	ldr	r3, [r4, #4]
 8006bf0:	dd0b      	ble.n	8006c0a <_printf_float+0x1a2>
 8006bf2:	6121      	str	r1, [r4, #16]
 8006bf4:	b913      	cbnz	r3, 8006bfc <_printf_float+0x194>
 8006bf6:	6822      	ldr	r2, [r4, #0]
 8006bf8:	07d0      	lsls	r0, r2, #31
 8006bfa:	d502      	bpl.n	8006c02 <_printf_float+0x19a>
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	440b      	add	r3, r1
 8006c00:	6123      	str	r3, [r4, #16]
 8006c02:	f04f 0900 	mov.w	r9, #0
 8006c06:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006c08:	e7dc      	b.n	8006bc4 <_printf_float+0x15c>
 8006c0a:	b913      	cbnz	r3, 8006c12 <_printf_float+0x1aa>
 8006c0c:	6822      	ldr	r2, [r4, #0]
 8006c0e:	07d2      	lsls	r2, r2, #31
 8006c10:	d501      	bpl.n	8006c16 <_printf_float+0x1ae>
 8006c12:	3302      	adds	r3, #2
 8006c14:	e7f4      	b.n	8006c00 <_printf_float+0x198>
 8006c16:	2301      	movs	r3, #1
 8006c18:	e7f2      	b.n	8006c00 <_printf_float+0x198>
 8006c1a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006c1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c20:	4299      	cmp	r1, r3
 8006c22:	db05      	blt.n	8006c30 <_printf_float+0x1c8>
 8006c24:	6823      	ldr	r3, [r4, #0]
 8006c26:	6121      	str	r1, [r4, #16]
 8006c28:	07d8      	lsls	r0, r3, #31
 8006c2a:	d5ea      	bpl.n	8006c02 <_printf_float+0x19a>
 8006c2c:	1c4b      	adds	r3, r1, #1
 8006c2e:	e7e7      	b.n	8006c00 <_printf_float+0x198>
 8006c30:	2900      	cmp	r1, #0
 8006c32:	bfcc      	ite	gt
 8006c34:	2201      	movgt	r2, #1
 8006c36:	f1c1 0202 	rsble	r2, r1, #2
 8006c3a:	4413      	add	r3, r2
 8006c3c:	e7e0      	b.n	8006c00 <_printf_float+0x198>
 8006c3e:	6823      	ldr	r3, [r4, #0]
 8006c40:	055a      	lsls	r2, r3, #21
 8006c42:	d407      	bmi.n	8006c54 <_printf_float+0x1ec>
 8006c44:	6923      	ldr	r3, [r4, #16]
 8006c46:	4642      	mov	r2, r8
 8006c48:	4631      	mov	r1, r6
 8006c4a:	4628      	mov	r0, r5
 8006c4c:	47b8      	blx	r7
 8006c4e:	3001      	adds	r0, #1
 8006c50:	d12b      	bne.n	8006caa <_printf_float+0x242>
 8006c52:	e764      	b.n	8006b1e <_printf_float+0xb6>
 8006c54:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c58:	f240 80dc 	bls.w	8006e14 <_printf_float+0x3ac>
 8006c5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c60:	2200      	movs	r2, #0
 8006c62:	2300      	movs	r3, #0
 8006c64:	f7f9 ff0c 	bl	8000a80 <__aeabi_dcmpeq>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	d033      	beq.n	8006cd4 <_printf_float+0x26c>
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	4631      	mov	r1, r6
 8006c70:	4628      	mov	r0, r5
 8006c72:	4a35      	ldr	r2, [pc, #212]	@ (8006d48 <_printf_float+0x2e0>)
 8006c74:	47b8      	blx	r7
 8006c76:	3001      	adds	r0, #1
 8006c78:	f43f af51 	beq.w	8006b1e <_printf_float+0xb6>
 8006c7c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006c80:	4543      	cmp	r3, r8
 8006c82:	db02      	blt.n	8006c8a <_printf_float+0x222>
 8006c84:	6823      	ldr	r3, [r4, #0]
 8006c86:	07d8      	lsls	r0, r3, #31
 8006c88:	d50f      	bpl.n	8006caa <_printf_float+0x242>
 8006c8a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006c8e:	4631      	mov	r1, r6
 8006c90:	4628      	mov	r0, r5
 8006c92:	47b8      	blx	r7
 8006c94:	3001      	adds	r0, #1
 8006c96:	f43f af42 	beq.w	8006b1e <_printf_float+0xb6>
 8006c9a:	f04f 0900 	mov.w	r9, #0
 8006c9e:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006ca2:	f104 0a1a 	add.w	sl, r4, #26
 8006ca6:	45c8      	cmp	r8, r9
 8006ca8:	dc09      	bgt.n	8006cbe <_printf_float+0x256>
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	079b      	lsls	r3, r3, #30
 8006cae:	f100 8102 	bmi.w	8006eb6 <_printf_float+0x44e>
 8006cb2:	68e0      	ldr	r0, [r4, #12]
 8006cb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cb6:	4298      	cmp	r0, r3
 8006cb8:	bfb8      	it	lt
 8006cba:	4618      	movlt	r0, r3
 8006cbc:	e731      	b.n	8006b22 <_printf_float+0xba>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	4652      	mov	r2, sl
 8006cc2:	4631      	mov	r1, r6
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	47b8      	blx	r7
 8006cc8:	3001      	adds	r0, #1
 8006cca:	f43f af28 	beq.w	8006b1e <_printf_float+0xb6>
 8006cce:	f109 0901 	add.w	r9, r9, #1
 8006cd2:	e7e8      	b.n	8006ca6 <_printf_float+0x23e>
 8006cd4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	dc38      	bgt.n	8006d4c <_printf_float+0x2e4>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	4631      	mov	r1, r6
 8006cde:	4628      	mov	r0, r5
 8006ce0:	4a19      	ldr	r2, [pc, #100]	@ (8006d48 <_printf_float+0x2e0>)
 8006ce2:	47b8      	blx	r7
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	f43f af1a 	beq.w	8006b1e <_printf_float+0xb6>
 8006cea:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006cee:	ea59 0303 	orrs.w	r3, r9, r3
 8006cf2:	d102      	bne.n	8006cfa <_printf_float+0x292>
 8006cf4:	6823      	ldr	r3, [r4, #0]
 8006cf6:	07d9      	lsls	r1, r3, #31
 8006cf8:	d5d7      	bpl.n	8006caa <_printf_float+0x242>
 8006cfa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006cfe:	4631      	mov	r1, r6
 8006d00:	4628      	mov	r0, r5
 8006d02:	47b8      	blx	r7
 8006d04:	3001      	adds	r0, #1
 8006d06:	f43f af0a 	beq.w	8006b1e <_printf_float+0xb6>
 8006d0a:	f04f 0a00 	mov.w	sl, #0
 8006d0e:	f104 0b1a 	add.w	fp, r4, #26
 8006d12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d14:	425b      	negs	r3, r3
 8006d16:	4553      	cmp	r3, sl
 8006d18:	dc01      	bgt.n	8006d1e <_printf_float+0x2b6>
 8006d1a:	464b      	mov	r3, r9
 8006d1c:	e793      	b.n	8006c46 <_printf_float+0x1de>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	465a      	mov	r2, fp
 8006d22:	4631      	mov	r1, r6
 8006d24:	4628      	mov	r0, r5
 8006d26:	47b8      	blx	r7
 8006d28:	3001      	adds	r0, #1
 8006d2a:	f43f aef8 	beq.w	8006b1e <_printf_float+0xb6>
 8006d2e:	f10a 0a01 	add.w	sl, sl, #1
 8006d32:	e7ee      	b.n	8006d12 <_printf_float+0x2aa>
 8006d34:	7fefffff 	.word	0x7fefffff
 8006d38:	08009dba 	.word	0x08009dba
 8006d3c:	08009db6 	.word	0x08009db6
 8006d40:	08009dc2 	.word	0x08009dc2
 8006d44:	08009dbe 	.word	0x08009dbe
 8006d48:	08009e9c 	.word	0x08009e9c
 8006d4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d4e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006d52:	4553      	cmp	r3, sl
 8006d54:	bfa8      	it	ge
 8006d56:	4653      	movge	r3, sl
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	4699      	mov	r9, r3
 8006d5c:	dc36      	bgt.n	8006dcc <_printf_float+0x364>
 8006d5e:	f04f 0b00 	mov.w	fp, #0
 8006d62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d66:	f104 021a 	add.w	r2, r4, #26
 8006d6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d6c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d6e:	eba3 0309 	sub.w	r3, r3, r9
 8006d72:	455b      	cmp	r3, fp
 8006d74:	dc31      	bgt.n	8006dda <_printf_float+0x372>
 8006d76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d78:	459a      	cmp	sl, r3
 8006d7a:	dc3a      	bgt.n	8006df2 <_printf_float+0x38a>
 8006d7c:	6823      	ldr	r3, [r4, #0]
 8006d7e:	07da      	lsls	r2, r3, #31
 8006d80:	d437      	bmi.n	8006df2 <_printf_float+0x38a>
 8006d82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d84:	ebaa 0903 	sub.w	r9, sl, r3
 8006d88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d8a:	ebaa 0303 	sub.w	r3, sl, r3
 8006d8e:	4599      	cmp	r9, r3
 8006d90:	bfa8      	it	ge
 8006d92:	4699      	movge	r9, r3
 8006d94:	f1b9 0f00 	cmp.w	r9, #0
 8006d98:	dc33      	bgt.n	8006e02 <_printf_float+0x39a>
 8006d9a:	f04f 0800 	mov.w	r8, #0
 8006d9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006da2:	f104 0b1a 	add.w	fp, r4, #26
 8006da6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006da8:	ebaa 0303 	sub.w	r3, sl, r3
 8006dac:	eba3 0309 	sub.w	r3, r3, r9
 8006db0:	4543      	cmp	r3, r8
 8006db2:	f77f af7a 	ble.w	8006caa <_printf_float+0x242>
 8006db6:	2301      	movs	r3, #1
 8006db8:	465a      	mov	r2, fp
 8006dba:	4631      	mov	r1, r6
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	47b8      	blx	r7
 8006dc0:	3001      	adds	r0, #1
 8006dc2:	f43f aeac 	beq.w	8006b1e <_printf_float+0xb6>
 8006dc6:	f108 0801 	add.w	r8, r8, #1
 8006dca:	e7ec      	b.n	8006da6 <_printf_float+0x33e>
 8006dcc:	4642      	mov	r2, r8
 8006dce:	4631      	mov	r1, r6
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	47b8      	blx	r7
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	d1c2      	bne.n	8006d5e <_printf_float+0x2f6>
 8006dd8:	e6a1      	b.n	8006b1e <_printf_float+0xb6>
 8006dda:	2301      	movs	r3, #1
 8006ddc:	4631      	mov	r1, r6
 8006dde:	4628      	mov	r0, r5
 8006de0:	920a      	str	r2, [sp, #40]	@ 0x28
 8006de2:	47b8      	blx	r7
 8006de4:	3001      	adds	r0, #1
 8006de6:	f43f ae9a 	beq.w	8006b1e <_printf_float+0xb6>
 8006dea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006dec:	f10b 0b01 	add.w	fp, fp, #1
 8006df0:	e7bb      	b.n	8006d6a <_printf_float+0x302>
 8006df2:	4631      	mov	r1, r6
 8006df4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006df8:	4628      	mov	r0, r5
 8006dfa:	47b8      	blx	r7
 8006dfc:	3001      	adds	r0, #1
 8006dfe:	d1c0      	bne.n	8006d82 <_printf_float+0x31a>
 8006e00:	e68d      	b.n	8006b1e <_printf_float+0xb6>
 8006e02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e04:	464b      	mov	r3, r9
 8006e06:	4631      	mov	r1, r6
 8006e08:	4628      	mov	r0, r5
 8006e0a:	4442      	add	r2, r8
 8006e0c:	47b8      	blx	r7
 8006e0e:	3001      	adds	r0, #1
 8006e10:	d1c3      	bne.n	8006d9a <_printf_float+0x332>
 8006e12:	e684      	b.n	8006b1e <_printf_float+0xb6>
 8006e14:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006e18:	f1ba 0f01 	cmp.w	sl, #1
 8006e1c:	dc01      	bgt.n	8006e22 <_printf_float+0x3ba>
 8006e1e:	07db      	lsls	r3, r3, #31
 8006e20:	d536      	bpl.n	8006e90 <_printf_float+0x428>
 8006e22:	2301      	movs	r3, #1
 8006e24:	4642      	mov	r2, r8
 8006e26:	4631      	mov	r1, r6
 8006e28:	4628      	mov	r0, r5
 8006e2a:	47b8      	blx	r7
 8006e2c:	3001      	adds	r0, #1
 8006e2e:	f43f ae76 	beq.w	8006b1e <_printf_float+0xb6>
 8006e32:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006e36:	4631      	mov	r1, r6
 8006e38:	4628      	mov	r0, r5
 8006e3a:	47b8      	blx	r7
 8006e3c:	3001      	adds	r0, #1
 8006e3e:	f43f ae6e 	beq.w	8006b1e <_printf_float+0xb6>
 8006e42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e46:	2200      	movs	r2, #0
 8006e48:	2300      	movs	r3, #0
 8006e4a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006e4e:	f7f9 fe17 	bl	8000a80 <__aeabi_dcmpeq>
 8006e52:	b9c0      	cbnz	r0, 8006e86 <_printf_float+0x41e>
 8006e54:	4653      	mov	r3, sl
 8006e56:	f108 0201 	add.w	r2, r8, #1
 8006e5a:	4631      	mov	r1, r6
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	47b8      	blx	r7
 8006e60:	3001      	adds	r0, #1
 8006e62:	d10c      	bne.n	8006e7e <_printf_float+0x416>
 8006e64:	e65b      	b.n	8006b1e <_printf_float+0xb6>
 8006e66:	2301      	movs	r3, #1
 8006e68:	465a      	mov	r2, fp
 8006e6a:	4631      	mov	r1, r6
 8006e6c:	4628      	mov	r0, r5
 8006e6e:	47b8      	blx	r7
 8006e70:	3001      	adds	r0, #1
 8006e72:	f43f ae54 	beq.w	8006b1e <_printf_float+0xb6>
 8006e76:	f108 0801 	add.w	r8, r8, #1
 8006e7a:	45d0      	cmp	r8, sl
 8006e7c:	dbf3      	blt.n	8006e66 <_printf_float+0x3fe>
 8006e7e:	464b      	mov	r3, r9
 8006e80:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006e84:	e6e0      	b.n	8006c48 <_printf_float+0x1e0>
 8006e86:	f04f 0800 	mov.w	r8, #0
 8006e8a:	f104 0b1a 	add.w	fp, r4, #26
 8006e8e:	e7f4      	b.n	8006e7a <_printf_float+0x412>
 8006e90:	2301      	movs	r3, #1
 8006e92:	4642      	mov	r2, r8
 8006e94:	e7e1      	b.n	8006e5a <_printf_float+0x3f2>
 8006e96:	2301      	movs	r3, #1
 8006e98:	464a      	mov	r2, r9
 8006e9a:	4631      	mov	r1, r6
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	47b8      	blx	r7
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	f43f ae3c 	beq.w	8006b1e <_printf_float+0xb6>
 8006ea6:	f108 0801 	add.w	r8, r8, #1
 8006eaa:	68e3      	ldr	r3, [r4, #12]
 8006eac:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006eae:	1a5b      	subs	r3, r3, r1
 8006eb0:	4543      	cmp	r3, r8
 8006eb2:	dcf0      	bgt.n	8006e96 <_printf_float+0x42e>
 8006eb4:	e6fd      	b.n	8006cb2 <_printf_float+0x24a>
 8006eb6:	f04f 0800 	mov.w	r8, #0
 8006eba:	f104 0919 	add.w	r9, r4, #25
 8006ebe:	e7f4      	b.n	8006eaa <_printf_float+0x442>

08006ec0 <_printf_common>:
 8006ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ec4:	4616      	mov	r6, r2
 8006ec6:	4698      	mov	r8, r3
 8006ec8:	688a      	ldr	r2, [r1, #8]
 8006eca:	690b      	ldr	r3, [r1, #16]
 8006ecc:	4607      	mov	r7, r0
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	bfb8      	it	lt
 8006ed2:	4613      	movlt	r3, r2
 8006ed4:	6033      	str	r3, [r6, #0]
 8006ed6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006eda:	460c      	mov	r4, r1
 8006edc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ee0:	b10a      	cbz	r2, 8006ee6 <_printf_common+0x26>
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	6033      	str	r3, [r6, #0]
 8006ee6:	6823      	ldr	r3, [r4, #0]
 8006ee8:	0699      	lsls	r1, r3, #26
 8006eea:	bf42      	ittt	mi
 8006eec:	6833      	ldrmi	r3, [r6, #0]
 8006eee:	3302      	addmi	r3, #2
 8006ef0:	6033      	strmi	r3, [r6, #0]
 8006ef2:	6825      	ldr	r5, [r4, #0]
 8006ef4:	f015 0506 	ands.w	r5, r5, #6
 8006ef8:	d106      	bne.n	8006f08 <_printf_common+0x48>
 8006efa:	f104 0a19 	add.w	sl, r4, #25
 8006efe:	68e3      	ldr	r3, [r4, #12]
 8006f00:	6832      	ldr	r2, [r6, #0]
 8006f02:	1a9b      	subs	r3, r3, r2
 8006f04:	42ab      	cmp	r3, r5
 8006f06:	dc2b      	bgt.n	8006f60 <_printf_common+0xa0>
 8006f08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006f0c:	6822      	ldr	r2, [r4, #0]
 8006f0e:	3b00      	subs	r3, #0
 8006f10:	bf18      	it	ne
 8006f12:	2301      	movne	r3, #1
 8006f14:	0692      	lsls	r2, r2, #26
 8006f16:	d430      	bmi.n	8006f7a <_printf_common+0xba>
 8006f18:	4641      	mov	r1, r8
 8006f1a:	4638      	mov	r0, r7
 8006f1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006f20:	47c8      	blx	r9
 8006f22:	3001      	adds	r0, #1
 8006f24:	d023      	beq.n	8006f6e <_printf_common+0xae>
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	6922      	ldr	r2, [r4, #16]
 8006f2a:	f003 0306 	and.w	r3, r3, #6
 8006f2e:	2b04      	cmp	r3, #4
 8006f30:	bf14      	ite	ne
 8006f32:	2500      	movne	r5, #0
 8006f34:	6833      	ldreq	r3, [r6, #0]
 8006f36:	f04f 0600 	mov.w	r6, #0
 8006f3a:	bf08      	it	eq
 8006f3c:	68e5      	ldreq	r5, [r4, #12]
 8006f3e:	f104 041a 	add.w	r4, r4, #26
 8006f42:	bf08      	it	eq
 8006f44:	1aed      	subeq	r5, r5, r3
 8006f46:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006f4a:	bf08      	it	eq
 8006f4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f50:	4293      	cmp	r3, r2
 8006f52:	bfc4      	itt	gt
 8006f54:	1a9b      	subgt	r3, r3, r2
 8006f56:	18ed      	addgt	r5, r5, r3
 8006f58:	42b5      	cmp	r5, r6
 8006f5a:	d11a      	bne.n	8006f92 <_printf_common+0xd2>
 8006f5c:	2000      	movs	r0, #0
 8006f5e:	e008      	b.n	8006f72 <_printf_common+0xb2>
 8006f60:	2301      	movs	r3, #1
 8006f62:	4652      	mov	r2, sl
 8006f64:	4641      	mov	r1, r8
 8006f66:	4638      	mov	r0, r7
 8006f68:	47c8      	blx	r9
 8006f6a:	3001      	adds	r0, #1
 8006f6c:	d103      	bne.n	8006f76 <_printf_common+0xb6>
 8006f6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f76:	3501      	adds	r5, #1
 8006f78:	e7c1      	b.n	8006efe <_printf_common+0x3e>
 8006f7a:	2030      	movs	r0, #48	@ 0x30
 8006f7c:	18e1      	adds	r1, r4, r3
 8006f7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006f82:	1c5a      	adds	r2, r3, #1
 8006f84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006f88:	4422      	add	r2, r4
 8006f8a:	3302      	adds	r3, #2
 8006f8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006f90:	e7c2      	b.n	8006f18 <_printf_common+0x58>
 8006f92:	2301      	movs	r3, #1
 8006f94:	4622      	mov	r2, r4
 8006f96:	4641      	mov	r1, r8
 8006f98:	4638      	mov	r0, r7
 8006f9a:	47c8      	blx	r9
 8006f9c:	3001      	adds	r0, #1
 8006f9e:	d0e6      	beq.n	8006f6e <_printf_common+0xae>
 8006fa0:	3601      	adds	r6, #1
 8006fa2:	e7d9      	b.n	8006f58 <_printf_common+0x98>

08006fa4 <_printf_i>:
 8006fa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fa8:	7e0f      	ldrb	r7, [r1, #24]
 8006faa:	4691      	mov	r9, r2
 8006fac:	2f78      	cmp	r7, #120	@ 0x78
 8006fae:	4680      	mov	r8, r0
 8006fb0:	460c      	mov	r4, r1
 8006fb2:	469a      	mov	sl, r3
 8006fb4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006fb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006fba:	d807      	bhi.n	8006fcc <_printf_i+0x28>
 8006fbc:	2f62      	cmp	r7, #98	@ 0x62
 8006fbe:	d80a      	bhi.n	8006fd6 <_printf_i+0x32>
 8006fc0:	2f00      	cmp	r7, #0
 8006fc2:	f000 80d1 	beq.w	8007168 <_printf_i+0x1c4>
 8006fc6:	2f58      	cmp	r7, #88	@ 0x58
 8006fc8:	f000 80b8 	beq.w	800713c <_printf_i+0x198>
 8006fcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006fd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006fd4:	e03a      	b.n	800704c <_printf_i+0xa8>
 8006fd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006fda:	2b15      	cmp	r3, #21
 8006fdc:	d8f6      	bhi.n	8006fcc <_printf_i+0x28>
 8006fde:	a101      	add	r1, pc, #4	@ (adr r1, 8006fe4 <_printf_i+0x40>)
 8006fe0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fe4:	0800703d 	.word	0x0800703d
 8006fe8:	08007051 	.word	0x08007051
 8006fec:	08006fcd 	.word	0x08006fcd
 8006ff0:	08006fcd 	.word	0x08006fcd
 8006ff4:	08006fcd 	.word	0x08006fcd
 8006ff8:	08006fcd 	.word	0x08006fcd
 8006ffc:	08007051 	.word	0x08007051
 8007000:	08006fcd 	.word	0x08006fcd
 8007004:	08006fcd 	.word	0x08006fcd
 8007008:	08006fcd 	.word	0x08006fcd
 800700c:	08006fcd 	.word	0x08006fcd
 8007010:	0800714f 	.word	0x0800714f
 8007014:	0800707b 	.word	0x0800707b
 8007018:	08007109 	.word	0x08007109
 800701c:	08006fcd 	.word	0x08006fcd
 8007020:	08006fcd 	.word	0x08006fcd
 8007024:	08007171 	.word	0x08007171
 8007028:	08006fcd 	.word	0x08006fcd
 800702c:	0800707b 	.word	0x0800707b
 8007030:	08006fcd 	.word	0x08006fcd
 8007034:	08006fcd 	.word	0x08006fcd
 8007038:	08007111 	.word	0x08007111
 800703c:	6833      	ldr	r3, [r6, #0]
 800703e:	1d1a      	adds	r2, r3, #4
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	6032      	str	r2, [r6, #0]
 8007044:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007048:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800704c:	2301      	movs	r3, #1
 800704e:	e09c      	b.n	800718a <_printf_i+0x1e6>
 8007050:	6833      	ldr	r3, [r6, #0]
 8007052:	6820      	ldr	r0, [r4, #0]
 8007054:	1d19      	adds	r1, r3, #4
 8007056:	6031      	str	r1, [r6, #0]
 8007058:	0606      	lsls	r6, r0, #24
 800705a:	d501      	bpl.n	8007060 <_printf_i+0xbc>
 800705c:	681d      	ldr	r5, [r3, #0]
 800705e:	e003      	b.n	8007068 <_printf_i+0xc4>
 8007060:	0645      	lsls	r5, r0, #25
 8007062:	d5fb      	bpl.n	800705c <_printf_i+0xb8>
 8007064:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007068:	2d00      	cmp	r5, #0
 800706a:	da03      	bge.n	8007074 <_printf_i+0xd0>
 800706c:	232d      	movs	r3, #45	@ 0x2d
 800706e:	426d      	negs	r5, r5
 8007070:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007074:	230a      	movs	r3, #10
 8007076:	4858      	ldr	r0, [pc, #352]	@ (80071d8 <_printf_i+0x234>)
 8007078:	e011      	b.n	800709e <_printf_i+0xfa>
 800707a:	6821      	ldr	r1, [r4, #0]
 800707c:	6833      	ldr	r3, [r6, #0]
 800707e:	0608      	lsls	r0, r1, #24
 8007080:	f853 5b04 	ldr.w	r5, [r3], #4
 8007084:	d402      	bmi.n	800708c <_printf_i+0xe8>
 8007086:	0649      	lsls	r1, r1, #25
 8007088:	bf48      	it	mi
 800708a:	b2ad      	uxthmi	r5, r5
 800708c:	2f6f      	cmp	r7, #111	@ 0x6f
 800708e:	6033      	str	r3, [r6, #0]
 8007090:	bf14      	ite	ne
 8007092:	230a      	movne	r3, #10
 8007094:	2308      	moveq	r3, #8
 8007096:	4850      	ldr	r0, [pc, #320]	@ (80071d8 <_printf_i+0x234>)
 8007098:	2100      	movs	r1, #0
 800709a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800709e:	6866      	ldr	r6, [r4, #4]
 80070a0:	2e00      	cmp	r6, #0
 80070a2:	60a6      	str	r6, [r4, #8]
 80070a4:	db05      	blt.n	80070b2 <_printf_i+0x10e>
 80070a6:	6821      	ldr	r1, [r4, #0]
 80070a8:	432e      	orrs	r6, r5
 80070aa:	f021 0104 	bic.w	r1, r1, #4
 80070ae:	6021      	str	r1, [r4, #0]
 80070b0:	d04b      	beq.n	800714a <_printf_i+0x1a6>
 80070b2:	4616      	mov	r6, r2
 80070b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80070b8:	fb03 5711 	mls	r7, r3, r1, r5
 80070bc:	5dc7      	ldrb	r7, [r0, r7]
 80070be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80070c2:	462f      	mov	r7, r5
 80070c4:	42bb      	cmp	r3, r7
 80070c6:	460d      	mov	r5, r1
 80070c8:	d9f4      	bls.n	80070b4 <_printf_i+0x110>
 80070ca:	2b08      	cmp	r3, #8
 80070cc:	d10b      	bne.n	80070e6 <_printf_i+0x142>
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	07df      	lsls	r7, r3, #31
 80070d2:	d508      	bpl.n	80070e6 <_printf_i+0x142>
 80070d4:	6923      	ldr	r3, [r4, #16]
 80070d6:	6861      	ldr	r1, [r4, #4]
 80070d8:	4299      	cmp	r1, r3
 80070da:	bfde      	ittt	le
 80070dc:	2330      	movle	r3, #48	@ 0x30
 80070de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80070e2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80070e6:	1b92      	subs	r2, r2, r6
 80070e8:	6122      	str	r2, [r4, #16]
 80070ea:	464b      	mov	r3, r9
 80070ec:	4621      	mov	r1, r4
 80070ee:	4640      	mov	r0, r8
 80070f0:	f8cd a000 	str.w	sl, [sp]
 80070f4:	aa03      	add	r2, sp, #12
 80070f6:	f7ff fee3 	bl	8006ec0 <_printf_common>
 80070fa:	3001      	adds	r0, #1
 80070fc:	d14a      	bne.n	8007194 <_printf_i+0x1f0>
 80070fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007102:	b004      	add	sp, #16
 8007104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007108:	6823      	ldr	r3, [r4, #0]
 800710a:	f043 0320 	orr.w	r3, r3, #32
 800710e:	6023      	str	r3, [r4, #0]
 8007110:	2778      	movs	r7, #120	@ 0x78
 8007112:	4832      	ldr	r0, [pc, #200]	@ (80071dc <_printf_i+0x238>)
 8007114:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007118:	6823      	ldr	r3, [r4, #0]
 800711a:	6831      	ldr	r1, [r6, #0]
 800711c:	061f      	lsls	r7, r3, #24
 800711e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007122:	d402      	bmi.n	800712a <_printf_i+0x186>
 8007124:	065f      	lsls	r7, r3, #25
 8007126:	bf48      	it	mi
 8007128:	b2ad      	uxthmi	r5, r5
 800712a:	6031      	str	r1, [r6, #0]
 800712c:	07d9      	lsls	r1, r3, #31
 800712e:	bf44      	itt	mi
 8007130:	f043 0320 	orrmi.w	r3, r3, #32
 8007134:	6023      	strmi	r3, [r4, #0]
 8007136:	b11d      	cbz	r5, 8007140 <_printf_i+0x19c>
 8007138:	2310      	movs	r3, #16
 800713a:	e7ad      	b.n	8007098 <_printf_i+0xf4>
 800713c:	4826      	ldr	r0, [pc, #152]	@ (80071d8 <_printf_i+0x234>)
 800713e:	e7e9      	b.n	8007114 <_printf_i+0x170>
 8007140:	6823      	ldr	r3, [r4, #0]
 8007142:	f023 0320 	bic.w	r3, r3, #32
 8007146:	6023      	str	r3, [r4, #0]
 8007148:	e7f6      	b.n	8007138 <_printf_i+0x194>
 800714a:	4616      	mov	r6, r2
 800714c:	e7bd      	b.n	80070ca <_printf_i+0x126>
 800714e:	6833      	ldr	r3, [r6, #0]
 8007150:	6825      	ldr	r5, [r4, #0]
 8007152:	1d18      	adds	r0, r3, #4
 8007154:	6961      	ldr	r1, [r4, #20]
 8007156:	6030      	str	r0, [r6, #0]
 8007158:	062e      	lsls	r6, r5, #24
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	d501      	bpl.n	8007162 <_printf_i+0x1be>
 800715e:	6019      	str	r1, [r3, #0]
 8007160:	e002      	b.n	8007168 <_printf_i+0x1c4>
 8007162:	0668      	lsls	r0, r5, #25
 8007164:	d5fb      	bpl.n	800715e <_printf_i+0x1ba>
 8007166:	8019      	strh	r1, [r3, #0]
 8007168:	2300      	movs	r3, #0
 800716a:	4616      	mov	r6, r2
 800716c:	6123      	str	r3, [r4, #16]
 800716e:	e7bc      	b.n	80070ea <_printf_i+0x146>
 8007170:	6833      	ldr	r3, [r6, #0]
 8007172:	2100      	movs	r1, #0
 8007174:	1d1a      	adds	r2, r3, #4
 8007176:	6032      	str	r2, [r6, #0]
 8007178:	681e      	ldr	r6, [r3, #0]
 800717a:	6862      	ldr	r2, [r4, #4]
 800717c:	4630      	mov	r0, r6
 800717e:	f000 fa53 	bl	8007628 <memchr>
 8007182:	b108      	cbz	r0, 8007188 <_printf_i+0x1e4>
 8007184:	1b80      	subs	r0, r0, r6
 8007186:	6060      	str	r0, [r4, #4]
 8007188:	6863      	ldr	r3, [r4, #4]
 800718a:	6123      	str	r3, [r4, #16]
 800718c:	2300      	movs	r3, #0
 800718e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007192:	e7aa      	b.n	80070ea <_printf_i+0x146>
 8007194:	4632      	mov	r2, r6
 8007196:	4649      	mov	r1, r9
 8007198:	4640      	mov	r0, r8
 800719a:	6923      	ldr	r3, [r4, #16]
 800719c:	47d0      	blx	sl
 800719e:	3001      	adds	r0, #1
 80071a0:	d0ad      	beq.n	80070fe <_printf_i+0x15a>
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	079b      	lsls	r3, r3, #30
 80071a6:	d413      	bmi.n	80071d0 <_printf_i+0x22c>
 80071a8:	68e0      	ldr	r0, [r4, #12]
 80071aa:	9b03      	ldr	r3, [sp, #12]
 80071ac:	4298      	cmp	r0, r3
 80071ae:	bfb8      	it	lt
 80071b0:	4618      	movlt	r0, r3
 80071b2:	e7a6      	b.n	8007102 <_printf_i+0x15e>
 80071b4:	2301      	movs	r3, #1
 80071b6:	4632      	mov	r2, r6
 80071b8:	4649      	mov	r1, r9
 80071ba:	4640      	mov	r0, r8
 80071bc:	47d0      	blx	sl
 80071be:	3001      	adds	r0, #1
 80071c0:	d09d      	beq.n	80070fe <_printf_i+0x15a>
 80071c2:	3501      	adds	r5, #1
 80071c4:	68e3      	ldr	r3, [r4, #12]
 80071c6:	9903      	ldr	r1, [sp, #12]
 80071c8:	1a5b      	subs	r3, r3, r1
 80071ca:	42ab      	cmp	r3, r5
 80071cc:	dcf2      	bgt.n	80071b4 <_printf_i+0x210>
 80071ce:	e7eb      	b.n	80071a8 <_printf_i+0x204>
 80071d0:	2500      	movs	r5, #0
 80071d2:	f104 0619 	add.w	r6, r4, #25
 80071d6:	e7f5      	b.n	80071c4 <_printf_i+0x220>
 80071d8:	08009dc6 	.word	0x08009dc6
 80071dc:	08009dd7 	.word	0x08009dd7

080071e0 <siscanf>:
 80071e0:	b40e      	push	{r1, r2, r3}
 80071e2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80071e6:	b570      	push	{r4, r5, r6, lr}
 80071e8:	2500      	movs	r5, #0
 80071ea:	b09d      	sub	sp, #116	@ 0x74
 80071ec:	ac21      	add	r4, sp, #132	@ 0x84
 80071ee:	f854 6b04 	ldr.w	r6, [r4], #4
 80071f2:	f8ad 2014 	strh.w	r2, [sp, #20]
 80071f6:	951b      	str	r5, [sp, #108]	@ 0x6c
 80071f8:	9002      	str	r0, [sp, #8]
 80071fa:	9006      	str	r0, [sp, #24]
 80071fc:	f7f9 f814 	bl	8000228 <strlen>
 8007200:	4b0b      	ldr	r3, [pc, #44]	@ (8007230 <siscanf+0x50>)
 8007202:	9003      	str	r0, [sp, #12]
 8007204:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007206:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800720a:	9007      	str	r0, [sp, #28]
 800720c:	4809      	ldr	r0, [pc, #36]	@ (8007234 <siscanf+0x54>)
 800720e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007212:	4632      	mov	r2, r6
 8007214:	4623      	mov	r3, r4
 8007216:	a902      	add	r1, sp, #8
 8007218:	6800      	ldr	r0, [r0, #0]
 800721a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800721c:	9514      	str	r5, [sp, #80]	@ 0x50
 800721e:	9401      	str	r4, [sp, #4]
 8007220:	f001 f91c 	bl	800845c <__ssvfiscanf_r>
 8007224:	b01d      	add	sp, #116	@ 0x74
 8007226:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800722a:	b003      	add	sp, #12
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	0800725b 	.word	0x0800725b
 8007234:	2000001c 	.word	0x2000001c

08007238 <__sread>:
 8007238:	b510      	push	{r4, lr}
 800723a:	460c      	mov	r4, r1
 800723c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007240:	f000 f98c 	bl	800755c <_read_r>
 8007244:	2800      	cmp	r0, #0
 8007246:	bfab      	itete	ge
 8007248:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800724a:	89a3      	ldrhlt	r3, [r4, #12]
 800724c:	181b      	addge	r3, r3, r0
 800724e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007252:	bfac      	ite	ge
 8007254:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007256:	81a3      	strhlt	r3, [r4, #12]
 8007258:	bd10      	pop	{r4, pc}

0800725a <__seofread>:
 800725a:	2000      	movs	r0, #0
 800725c:	4770      	bx	lr

0800725e <__swrite>:
 800725e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007262:	461f      	mov	r7, r3
 8007264:	898b      	ldrh	r3, [r1, #12]
 8007266:	4605      	mov	r5, r0
 8007268:	05db      	lsls	r3, r3, #23
 800726a:	460c      	mov	r4, r1
 800726c:	4616      	mov	r6, r2
 800726e:	d505      	bpl.n	800727c <__swrite+0x1e>
 8007270:	2302      	movs	r3, #2
 8007272:	2200      	movs	r2, #0
 8007274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007278:	f000 f95e 	bl	8007538 <_lseek_r>
 800727c:	89a3      	ldrh	r3, [r4, #12]
 800727e:	4632      	mov	r2, r6
 8007280:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007284:	81a3      	strh	r3, [r4, #12]
 8007286:	4628      	mov	r0, r5
 8007288:	463b      	mov	r3, r7
 800728a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800728e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007292:	f000 b975 	b.w	8007580 <_write_r>

08007296 <__sseek>:
 8007296:	b510      	push	{r4, lr}
 8007298:	460c      	mov	r4, r1
 800729a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800729e:	f000 f94b 	bl	8007538 <_lseek_r>
 80072a2:	1c43      	adds	r3, r0, #1
 80072a4:	89a3      	ldrh	r3, [r4, #12]
 80072a6:	bf15      	itete	ne
 80072a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80072aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80072ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80072b2:	81a3      	strheq	r3, [r4, #12]
 80072b4:	bf18      	it	ne
 80072b6:	81a3      	strhne	r3, [r4, #12]
 80072b8:	bd10      	pop	{r4, pc}

080072ba <__sclose>:
 80072ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072be:	f000 b9a3 	b.w	8007608 <_close_r>
	...

080072c4 <std>:
 80072c4:	2300      	movs	r3, #0
 80072c6:	b510      	push	{r4, lr}
 80072c8:	4604      	mov	r4, r0
 80072ca:	e9c0 3300 	strd	r3, r3, [r0]
 80072ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072d2:	6083      	str	r3, [r0, #8]
 80072d4:	8181      	strh	r1, [r0, #12]
 80072d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80072d8:	81c2      	strh	r2, [r0, #14]
 80072da:	6183      	str	r3, [r0, #24]
 80072dc:	4619      	mov	r1, r3
 80072de:	2208      	movs	r2, #8
 80072e0:	305c      	adds	r0, #92	@ 0x5c
 80072e2:	f000 f921 	bl	8007528 <memset>
 80072e6:	4b0d      	ldr	r3, [pc, #52]	@ (800731c <std+0x58>)
 80072e8:	6224      	str	r4, [r4, #32]
 80072ea:	6263      	str	r3, [r4, #36]	@ 0x24
 80072ec:	4b0c      	ldr	r3, [pc, #48]	@ (8007320 <std+0x5c>)
 80072ee:	62a3      	str	r3, [r4, #40]	@ 0x28
 80072f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007324 <std+0x60>)
 80072f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80072f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007328 <std+0x64>)
 80072f6:	6323      	str	r3, [r4, #48]	@ 0x30
 80072f8:	4b0c      	ldr	r3, [pc, #48]	@ (800732c <std+0x68>)
 80072fa:	429c      	cmp	r4, r3
 80072fc:	d006      	beq.n	800730c <std+0x48>
 80072fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007302:	4294      	cmp	r4, r2
 8007304:	d002      	beq.n	800730c <std+0x48>
 8007306:	33d0      	adds	r3, #208	@ 0xd0
 8007308:	429c      	cmp	r4, r3
 800730a:	d105      	bne.n	8007318 <std+0x54>
 800730c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007314:	f000 b970 	b.w	80075f8 <__retarget_lock_init_recursive>
 8007318:	bd10      	pop	{r4, pc}
 800731a:	bf00      	nop
 800731c:	08007239 	.word	0x08007239
 8007320:	0800725f 	.word	0x0800725f
 8007324:	08007297 	.word	0x08007297
 8007328:	080072bb 	.word	0x080072bb
 800732c:	200005ac 	.word	0x200005ac

08007330 <stdio_exit_handler>:
 8007330:	4a02      	ldr	r2, [pc, #8]	@ (800733c <stdio_exit_handler+0xc>)
 8007332:	4903      	ldr	r1, [pc, #12]	@ (8007340 <stdio_exit_handler+0x10>)
 8007334:	4803      	ldr	r0, [pc, #12]	@ (8007344 <stdio_exit_handler+0x14>)
 8007336:	f000 b869 	b.w	800740c <_fwalk_sglue>
 800733a:	bf00      	nop
 800733c:	20000010 	.word	0x20000010
 8007340:	08008f25 	.word	0x08008f25
 8007344:	20000020 	.word	0x20000020

08007348 <cleanup_stdio>:
 8007348:	6841      	ldr	r1, [r0, #4]
 800734a:	4b0c      	ldr	r3, [pc, #48]	@ (800737c <cleanup_stdio+0x34>)
 800734c:	b510      	push	{r4, lr}
 800734e:	4299      	cmp	r1, r3
 8007350:	4604      	mov	r4, r0
 8007352:	d001      	beq.n	8007358 <cleanup_stdio+0x10>
 8007354:	f001 fde6 	bl	8008f24 <_fflush_r>
 8007358:	68a1      	ldr	r1, [r4, #8]
 800735a:	4b09      	ldr	r3, [pc, #36]	@ (8007380 <cleanup_stdio+0x38>)
 800735c:	4299      	cmp	r1, r3
 800735e:	d002      	beq.n	8007366 <cleanup_stdio+0x1e>
 8007360:	4620      	mov	r0, r4
 8007362:	f001 fddf 	bl	8008f24 <_fflush_r>
 8007366:	68e1      	ldr	r1, [r4, #12]
 8007368:	4b06      	ldr	r3, [pc, #24]	@ (8007384 <cleanup_stdio+0x3c>)
 800736a:	4299      	cmp	r1, r3
 800736c:	d004      	beq.n	8007378 <cleanup_stdio+0x30>
 800736e:	4620      	mov	r0, r4
 8007370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007374:	f001 bdd6 	b.w	8008f24 <_fflush_r>
 8007378:	bd10      	pop	{r4, pc}
 800737a:	bf00      	nop
 800737c:	200005ac 	.word	0x200005ac
 8007380:	20000614 	.word	0x20000614
 8007384:	2000067c 	.word	0x2000067c

08007388 <global_stdio_init.part.0>:
 8007388:	b510      	push	{r4, lr}
 800738a:	4b0b      	ldr	r3, [pc, #44]	@ (80073b8 <global_stdio_init.part.0+0x30>)
 800738c:	4c0b      	ldr	r4, [pc, #44]	@ (80073bc <global_stdio_init.part.0+0x34>)
 800738e:	4a0c      	ldr	r2, [pc, #48]	@ (80073c0 <global_stdio_init.part.0+0x38>)
 8007390:	4620      	mov	r0, r4
 8007392:	601a      	str	r2, [r3, #0]
 8007394:	2104      	movs	r1, #4
 8007396:	2200      	movs	r2, #0
 8007398:	f7ff ff94 	bl	80072c4 <std>
 800739c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80073a0:	2201      	movs	r2, #1
 80073a2:	2109      	movs	r1, #9
 80073a4:	f7ff ff8e 	bl	80072c4 <std>
 80073a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80073ac:	2202      	movs	r2, #2
 80073ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073b2:	2112      	movs	r1, #18
 80073b4:	f7ff bf86 	b.w	80072c4 <std>
 80073b8:	200006e4 	.word	0x200006e4
 80073bc:	200005ac 	.word	0x200005ac
 80073c0:	08007331 	.word	0x08007331

080073c4 <__sfp_lock_acquire>:
 80073c4:	4801      	ldr	r0, [pc, #4]	@ (80073cc <__sfp_lock_acquire+0x8>)
 80073c6:	f000 b918 	b.w	80075fa <__retarget_lock_acquire_recursive>
 80073ca:	bf00      	nop
 80073cc:	200006e9 	.word	0x200006e9

080073d0 <__sfp_lock_release>:
 80073d0:	4801      	ldr	r0, [pc, #4]	@ (80073d8 <__sfp_lock_release+0x8>)
 80073d2:	f000 b913 	b.w	80075fc <__retarget_lock_release_recursive>
 80073d6:	bf00      	nop
 80073d8:	200006e9 	.word	0x200006e9

080073dc <__sinit>:
 80073dc:	b510      	push	{r4, lr}
 80073de:	4604      	mov	r4, r0
 80073e0:	f7ff fff0 	bl	80073c4 <__sfp_lock_acquire>
 80073e4:	6a23      	ldr	r3, [r4, #32]
 80073e6:	b11b      	cbz	r3, 80073f0 <__sinit+0x14>
 80073e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073ec:	f7ff bff0 	b.w	80073d0 <__sfp_lock_release>
 80073f0:	4b04      	ldr	r3, [pc, #16]	@ (8007404 <__sinit+0x28>)
 80073f2:	6223      	str	r3, [r4, #32]
 80073f4:	4b04      	ldr	r3, [pc, #16]	@ (8007408 <__sinit+0x2c>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d1f5      	bne.n	80073e8 <__sinit+0xc>
 80073fc:	f7ff ffc4 	bl	8007388 <global_stdio_init.part.0>
 8007400:	e7f2      	b.n	80073e8 <__sinit+0xc>
 8007402:	bf00      	nop
 8007404:	08007349 	.word	0x08007349
 8007408:	200006e4 	.word	0x200006e4

0800740c <_fwalk_sglue>:
 800740c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007410:	4607      	mov	r7, r0
 8007412:	4688      	mov	r8, r1
 8007414:	4614      	mov	r4, r2
 8007416:	2600      	movs	r6, #0
 8007418:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800741c:	f1b9 0901 	subs.w	r9, r9, #1
 8007420:	d505      	bpl.n	800742e <_fwalk_sglue+0x22>
 8007422:	6824      	ldr	r4, [r4, #0]
 8007424:	2c00      	cmp	r4, #0
 8007426:	d1f7      	bne.n	8007418 <_fwalk_sglue+0xc>
 8007428:	4630      	mov	r0, r6
 800742a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800742e:	89ab      	ldrh	r3, [r5, #12]
 8007430:	2b01      	cmp	r3, #1
 8007432:	d907      	bls.n	8007444 <_fwalk_sglue+0x38>
 8007434:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007438:	3301      	adds	r3, #1
 800743a:	d003      	beq.n	8007444 <_fwalk_sglue+0x38>
 800743c:	4629      	mov	r1, r5
 800743e:	4638      	mov	r0, r7
 8007440:	47c0      	blx	r8
 8007442:	4306      	orrs	r6, r0
 8007444:	3568      	adds	r5, #104	@ 0x68
 8007446:	e7e9      	b.n	800741c <_fwalk_sglue+0x10>

08007448 <iprintf>:
 8007448:	b40f      	push	{r0, r1, r2, r3}
 800744a:	b507      	push	{r0, r1, r2, lr}
 800744c:	4906      	ldr	r1, [pc, #24]	@ (8007468 <iprintf+0x20>)
 800744e:	ab04      	add	r3, sp, #16
 8007450:	6808      	ldr	r0, [r1, #0]
 8007452:	f853 2b04 	ldr.w	r2, [r3], #4
 8007456:	6881      	ldr	r1, [r0, #8]
 8007458:	9301      	str	r3, [sp, #4]
 800745a:	f001 f99b 	bl	8008794 <_vfiprintf_r>
 800745e:	b003      	add	sp, #12
 8007460:	f85d eb04 	ldr.w	lr, [sp], #4
 8007464:	b004      	add	sp, #16
 8007466:	4770      	bx	lr
 8007468:	2000001c 	.word	0x2000001c

0800746c <_puts_r>:
 800746c:	6a03      	ldr	r3, [r0, #32]
 800746e:	b570      	push	{r4, r5, r6, lr}
 8007470:	4605      	mov	r5, r0
 8007472:	460e      	mov	r6, r1
 8007474:	6884      	ldr	r4, [r0, #8]
 8007476:	b90b      	cbnz	r3, 800747c <_puts_r+0x10>
 8007478:	f7ff ffb0 	bl	80073dc <__sinit>
 800747c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800747e:	07db      	lsls	r3, r3, #31
 8007480:	d405      	bmi.n	800748e <_puts_r+0x22>
 8007482:	89a3      	ldrh	r3, [r4, #12]
 8007484:	0598      	lsls	r0, r3, #22
 8007486:	d402      	bmi.n	800748e <_puts_r+0x22>
 8007488:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800748a:	f000 f8b6 	bl	80075fa <__retarget_lock_acquire_recursive>
 800748e:	89a3      	ldrh	r3, [r4, #12]
 8007490:	0719      	lsls	r1, r3, #28
 8007492:	d502      	bpl.n	800749a <_puts_r+0x2e>
 8007494:	6923      	ldr	r3, [r4, #16]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d135      	bne.n	8007506 <_puts_r+0x9a>
 800749a:	4621      	mov	r1, r4
 800749c:	4628      	mov	r0, r5
 800749e:	f002 fa7f 	bl	80099a0 <__swsetup_r>
 80074a2:	b380      	cbz	r0, 8007506 <_puts_r+0x9a>
 80074a4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80074a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80074aa:	07da      	lsls	r2, r3, #31
 80074ac:	d405      	bmi.n	80074ba <_puts_r+0x4e>
 80074ae:	89a3      	ldrh	r3, [r4, #12]
 80074b0:	059b      	lsls	r3, r3, #22
 80074b2:	d402      	bmi.n	80074ba <_puts_r+0x4e>
 80074b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074b6:	f000 f8a1 	bl	80075fc <__retarget_lock_release_recursive>
 80074ba:	4628      	mov	r0, r5
 80074bc:	bd70      	pop	{r4, r5, r6, pc}
 80074be:	2b00      	cmp	r3, #0
 80074c0:	da04      	bge.n	80074cc <_puts_r+0x60>
 80074c2:	69a2      	ldr	r2, [r4, #24]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	dc17      	bgt.n	80074f8 <_puts_r+0x8c>
 80074c8:	290a      	cmp	r1, #10
 80074ca:	d015      	beq.n	80074f8 <_puts_r+0x8c>
 80074cc:	6823      	ldr	r3, [r4, #0]
 80074ce:	1c5a      	adds	r2, r3, #1
 80074d0:	6022      	str	r2, [r4, #0]
 80074d2:	7019      	strb	r1, [r3, #0]
 80074d4:	68a3      	ldr	r3, [r4, #8]
 80074d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80074da:	3b01      	subs	r3, #1
 80074dc:	60a3      	str	r3, [r4, #8]
 80074de:	2900      	cmp	r1, #0
 80074e0:	d1ed      	bne.n	80074be <_puts_r+0x52>
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	da11      	bge.n	800750a <_puts_r+0x9e>
 80074e6:	4622      	mov	r2, r4
 80074e8:	210a      	movs	r1, #10
 80074ea:	4628      	mov	r0, r5
 80074ec:	f002 f92e 	bl	800974c <__swbuf_r>
 80074f0:	3001      	adds	r0, #1
 80074f2:	d0d7      	beq.n	80074a4 <_puts_r+0x38>
 80074f4:	250a      	movs	r5, #10
 80074f6:	e7d7      	b.n	80074a8 <_puts_r+0x3c>
 80074f8:	4622      	mov	r2, r4
 80074fa:	4628      	mov	r0, r5
 80074fc:	f002 f926 	bl	800974c <__swbuf_r>
 8007500:	3001      	adds	r0, #1
 8007502:	d1e7      	bne.n	80074d4 <_puts_r+0x68>
 8007504:	e7ce      	b.n	80074a4 <_puts_r+0x38>
 8007506:	3e01      	subs	r6, #1
 8007508:	e7e4      	b.n	80074d4 <_puts_r+0x68>
 800750a:	6823      	ldr	r3, [r4, #0]
 800750c:	1c5a      	adds	r2, r3, #1
 800750e:	6022      	str	r2, [r4, #0]
 8007510:	220a      	movs	r2, #10
 8007512:	701a      	strb	r2, [r3, #0]
 8007514:	e7ee      	b.n	80074f4 <_puts_r+0x88>
	...

08007518 <puts>:
 8007518:	4b02      	ldr	r3, [pc, #8]	@ (8007524 <puts+0xc>)
 800751a:	4601      	mov	r1, r0
 800751c:	6818      	ldr	r0, [r3, #0]
 800751e:	f7ff bfa5 	b.w	800746c <_puts_r>
 8007522:	bf00      	nop
 8007524:	2000001c 	.word	0x2000001c

08007528 <memset>:
 8007528:	4603      	mov	r3, r0
 800752a:	4402      	add	r2, r0
 800752c:	4293      	cmp	r3, r2
 800752e:	d100      	bne.n	8007532 <memset+0xa>
 8007530:	4770      	bx	lr
 8007532:	f803 1b01 	strb.w	r1, [r3], #1
 8007536:	e7f9      	b.n	800752c <memset+0x4>

08007538 <_lseek_r>:
 8007538:	b538      	push	{r3, r4, r5, lr}
 800753a:	4604      	mov	r4, r0
 800753c:	4608      	mov	r0, r1
 800753e:	4611      	mov	r1, r2
 8007540:	2200      	movs	r2, #0
 8007542:	4d05      	ldr	r5, [pc, #20]	@ (8007558 <_lseek_r+0x20>)
 8007544:	602a      	str	r2, [r5, #0]
 8007546:	461a      	mov	r2, r3
 8007548:	f7fa fbb5 	bl	8001cb6 <_lseek>
 800754c:	1c43      	adds	r3, r0, #1
 800754e:	d102      	bne.n	8007556 <_lseek_r+0x1e>
 8007550:	682b      	ldr	r3, [r5, #0]
 8007552:	b103      	cbz	r3, 8007556 <_lseek_r+0x1e>
 8007554:	6023      	str	r3, [r4, #0]
 8007556:	bd38      	pop	{r3, r4, r5, pc}
 8007558:	200006ec 	.word	0x200006ec

0800755c <_read_r>:
 800755c:	b538      	push	{r3, r4, r5, lr}
 800755e:	4604      	mov	r4, r0
 8007560:	4608      	mov	r0, r1
 8007562:	4611      	mov	r1, r2
 8007564:	2200      	movs	r2, #0
 8007566:	4d05      	ldr	r5, [pc, #20]	@ (800757c <_read_r+0x20>)
 8007568:	602a      	str	r2, [r5, #0]
 800756a:	461a      	mov	r2, r3
 800756c:	f7fa fb62 	bl	8001c34 <_read>
 8007570:	1c43      	adds	r3, r0, #1
 8007572:	d102      	bne.n	800757a <_read_r+0x1e>
 8007574:	682b      	ldr	r3, [r5, #0]
 8007576:	b103      	cbz	r3, 800757a <_read_r+0x1e>
 8007578:	6023      	str	r3, [r4, #0]
 800757a:	bd38      	pop	{r3, r4, r5, pc}
 800757c:	200006ec 	.word	0x200006ec

08007580 <_write_r>:
 8007580:	b538      	push	{r3, r4, r5, lr}
 8007582:	4604      	mov	r4, r0
 8007584:	4608      	mov	r0, r1
 8007586:	4611      	mov	r1, r2
 8007588:	2200      	movs	r2, #0
 800758a:	4d05      	ldr	r5, [pc, #20]	@ (80075a0 <_write_r+0x20>)
 800758c:	602a      	str	r2, [r5, #0]
 800758e:	461a      	mov	r2, r3
 8007590:	f7f9 ff64 	bl	800145c <_write>
 8007594:	1c43      	adds	r3, r0, #1
 8007596:	d102      	bne.n	800759e <_write_r+0x1e>
 8007598:	682b      	ldr	r3, [r5, #0]
 800759a:	b103      	cbz	r3, 800759e <_write_r+0x1e>
 800759c:	6023      	str	r3, [r4, #0]
 800759e:	bd38      	pop	{r3, r4, r5, pc}
 80075a0:	200006ec 	.word	0x200006ec

080075a4 <__errno>:
 80075a4:	4b01      	ldr	r3, [pc, #4]	@ (80075ac <__errno+0x8>)
 80075a6:	6818      	ldr	r0, [r3, #0]
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop
 80075ac:	2000001c 	.word	0x2000001c

080075b0 <__libc_init_array>:
 80075b0:	b570      	push	{r4, r5, r6, lr}
 80075b2:	2600      	movs	r6, #0
 80075b4:	4d0c      	ldr	r5, [pc, #48]	@ (80075e8 <__libc_init_array+0x38>)
 80075b6:	4c0d      	ldr	r4, [pc, #52]	@ (80075ec <__libc_init_array+0x3c>)
 80075b8:	1b64      	subs	r4, r4, r5
 80075ba:	10a4      	asrs	r4, r4, #2
 80075bc:	42a6      	cmp	r6, r4
 80075be:	d109      	bne.n	80075d4 <__libc_init_array+0x24>
 80075c0:	f002 fb8e 	bl	8009ce0 <_init>
 80075c4:	2600      	movs	r6, #0
 80075c6:	4d0a      	ldr	r5, [pc, #40]	@ (80075f0 <__libc_init_array+0x40>)
 80075c8:	4c0a      	ldr	r4, [pc, #40]	@ (80075f4 <__libc_init_array+0x44>)
 80075ca:	1b64      	subs	r4, r4, r5
 80075cc:	10a4      	asrs	r4, r4, #2
 80075ce:	42a6      	cmp	r6, r4
 80075d0:	d105      	bne.n	80075de <__libc_init_array+0x2e>
 80075d2:	bd70      	pop	{r4, r5, r6, pc}
 80075d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80075d8:	4798      	blx	r3
 80075da:	3601      	adds	r6, #1
 80075dc:	e7ee      	b.n	80075bc <__libc_init_array+0xc>
 80075de:	f855 3b04 	ldr.w	r3, [r5], #4
 80075e2:	4798      	blx	r3
 80075e4:	3601      	adds	r6, #1
 80075e6:	e7f2      	b.n	80075ce <__libc_init_array+0x1e>
 80075e8:	0800a14c 	.word	0x0800a14c
 80075ec:	0800a14c 	.word	0x0800a14c
 80075f0:	0800a14c 	.word	0x0800a14c
 80075f4:	0800a150 	.word	0x0800a150

080075f8 <__retarget_lock_init_recursive>:
 80075f8:	4770      	bx	lr

080075fa <__retarget_lock_acquire_recursive>:
 80075fa:	4770      	bx	lr

080075fc <__retarget_lock_release_recursive>:
 80075fc:	4770      	bx	lr
	...

08007600 <_localeconv_r>:
 8007600:	4800      	ldr	r0, [pc, #0]	@ (8007604 <_localeconv_r+0x4>)
 8007602:	4770      	bx	lr
 8007604:	2000015c 	.word	0x2000015c

08007608 <_close_r>:
 8007608:	b538      	push	{r3, r4, r5, lr}
 800760a:	2300      	movs	r3, #0
 800760c:	4d05      	ldr	r5, [pc, #20]	@ (8007624 <_close_r+0x1c>)
 800760e:	4604      	mov	r4, r0
 8007610:	4608      	mov	r0, r1
 8007612:	602b      	str	r3, [r5, #0]
 8007614:	f7fa fb2b 	bl	8001c6e <_close>
 8007618:	1c43      	adds	r3, r0, #1
 800761a:	d102      	bne.n	8007622 <_close_r+0x1a>
 800761c:	682b      	ldr	r3, [r5, #0]
 800761e:	b103      	cbz	r3, 8007622 <_close_r+0x1a>
 8007620:	6023      	str	r3, [r4, #0]
 8007622:	bd38      	pop	{r3, r4, r5, pc}
 8007624:	200006ec 	.word	0x200006ec

08007628 <memchr>:
 8007628:	4603      	mov	r3, r0
 800762a:	b510      	push	{r4, lr}
 800762c:	b2c9      	uxtb	r1, r1
 800762e:	4402      	add	r2, r0
 8007630:	4293      	cmp	r3, r2
 8007632:	4618      	mov	r0, r3
 8007634:	d101      	bne.n	800763a <memchr+0x12>
 8007636:	2000      	movs	r0, #0
 8007638:	e003      	b.n	8007642 <memchr+0x1a>
 800763a:	7804      	ldrb	r4, [r0, #0]
 800763c:	3301      	adds	r3, #1
 800763e:	428c      	cmp	r4, r1
 8007640:	d1f6      	bne.n	8007630 <memchr+0x8>
 8007642:	bd10      	pop	{r4, pc}

08007644 <memcpy>:
 8007644:	440a      	add	r2, r1
 8007646:	4291      	cmp	r1, r2
 8007648:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800764c:	d100      	bne.n	8007650 <memcpy+0xc>
 800764e:	4770      	bx	lr
 8007650:	b510      	push	{r4, lr}
 8007652:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007656:	4291      	cmp	r1, r2
 8007658:	f803 4f01 	strb.w	r4, [r3, #1]!
 800765c:	d1f9      	bne.n	8007652 <memcpy+0xe>
 800765e:	bd10      	pop	{r4, pc}

08007660 <quorem>:
 8007660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007664:	6903      	ldr	r3, [r0, #16]
 8007666:	690c      	ldr	r4, [r1, #16]
 8007668:	4607      	mov	r7, r0
 800766a:	42a3      	cmp	r3, r4
 800766c:	db7e      	blt.n	800776c <quorem+0x10c>
 800766e:	3c01      	subs	r4, #1
 8007670:	00a3      	lsls	r3, r4, #2
 8007672:	f100 0514 	add.w	r5, r0, #20
 8007676:	f101 0814 	add.w	r8, r1, #20
 800767a:	9300      	str	r3, [sp, #0]
 800767c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007680:	9301      	str	r3, [sp, #4]
 8007682:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007686:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800768a:	3301      	adds	r3, #1
 800768c:	429a      	cmp	r2, r3
 800768e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007692:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007696:	d32e      	bcc.n	80076f6 <quorem+0x96>
 8007698:	f04f 0a00 	mov.w	sl, #0
 800769c:	46c4      	mov	ip, r8
 800769e:	46ae      	mov	lr, r5
 80076a0:	46d3      	mov	fp, sl
 80076a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80076a6:	b298      	uxth	r0, r3
 80076a8:	fb06 a000 	mla	r0, r6, r0, sl
 80076ac:	0c1b      	lsrs	r3, r3, #16
 80076ae:	0c02      	lsrs	r2, r0, #16
 80076b0:	fb06 2303 	mla	r3, r6, r3, r2
 80076b4:	f8de 2000 	ldr.w	r2, [lr]
 80076b8:	b280      	uxth	r0, r0
 80076ba:	b292      	uxth	r2, r2
 80076bc:	1a12      	subs	r2, r2, r0
 80076be:	445a      	add	r2, fp
 80076c0:	f8de 0000 	ldr.w	r0, [lr]
 80076c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80076ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80076d2:	b292      	uxth	r2, r2
 80076d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80076d8:	45e1      	cmp	r9, ip
 80076da:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80076de:	f84e 2b04 	str.w	r2, [lr], #4
 80076e2:	d2de      	bcs.n	80076a2 <quorem+0x42>
 80076e4:	9b00      	ldr	r3, [sp, #0]
 80076e6:	58eb      	ldr	r3, [r5, r3]
 80076e8:	b92b      	cbnz	r3, 80076f6 <quorem+0x96>
 80076ea:	9b01      	ldr	r3, [sp, #4]
 80076ec:	3b04      	subs	r3, #4
 80076ee:	429d      	cmp	r5, r3
 80076f0:	461a      	mov	r2, r3
 80076f2:	d32f      	bcc.n	8007754 <quorem+0xf4>
 80076f4:	613c      	str	r4, [r7, #16]
 80076f6:	4638      	mov	r0, r7
 80076f8:	f001 feba 	bl	8009470 <__mcmp>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	db25      	blt.n	800774c <quorem+0xec>
 8007700:	4629      	mov	r1, r5
 8007702:	2000      	movs	r0, #0
 8007704:	f858 2b04 	ldr.w	r2, [r8], #4
 8007708:	f8d1 c000 	ldr.w	ip, [r1]
 800770c:	fa1f fe82 	uxth.w	lr, r2
 8007710:	fa1f f38c 	uxth.w	r3, ip
 8007714:	eba3 030e 	sub.w	r3, r3, lr
 8007718:	4403      	add	r3, r0
 800771a:	0c12      	lsrs	r2, r2, #16
 800771c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007720:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007724:	b29b      	uxth	r3, r3
 8007726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800772a:	45c1      	cmp	r9, r8
 800772c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007730:	f841 3b04 	str.w	r3, [r1], #4
 8007734:	d2e6      	bcs.n	8007704 <quorem+0xa4>
 8007736:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800773a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800773e:	b922      	cbnz	r2, 800774a <quorem+0xea>
 8007740:	3b04      	subs	r3, #4
 8007742:	429d      	cmp	r5, r3
 8007744:	461a      	mov	r2, r3
 8007746:	d30b      	bcc.n	8007760 <quorem+0x100>
 8007748:	613c      	str	r4, [r7, #16]
 800774a:	3601      	adds	r6, #1
 800774c:	4630      	mov	r0, r6
 800774e:	b003      	add	sp, #12
 8007750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007754:	6812      	ldr	r2, [r2, #0]
 8007756:	3b04      	subs	r3, #4
 8007758:	2a00      	cmp	r2, #0
 800775a:	d1cb      	bne.n	80076f4 <quorem+0x94>
 800775c:	3c01      	subs	r4, #1
 800775e:	e7c6      	b.n	80076ee <quorem+0x8e>
 8007760:	6812      	ldr	r2, [r2, #0]
 8007762:	3b04      	subs	r3, #4
 8007764:	2a00      	cmp	r2, #0
 8007766:	d1ef      	bne.n	8007748 <quorem+0xe8>
 8007768:	3c01      	subs	r4, #1
 800776a:	e7ea      	b.n	8007742 <quorem+0xe2>
 800776c:	2000      	movs	r0, #0
 800776e:	e7ee      	b.n	800774e <quorem+0xee>

08007770 <_dtoa_r>:
 8007770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007774:	4614      	mov	r4, r2
 8007776:	461d      	mov	r5, r3
 8007778:	69c7      	ldr	r7, [r0, #28]
 800777a:	b097      	sub	sp, #92	@ 0x5c
 800777c:	4681      	mov	r9, r0
 800777e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007782:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007784:	b97f      	cbnz	r7, 80077a6 <_dtoa_r+0x36>
 8007786:	2010      	movs	r0, #16
 8007788:	f001 f91c 	bl	80089c4 <malloc>
 800778c:	4602      	mov	r2, r0
 800778e:	f8c9 001c 	str.w	r0, [r9, #28]
 8007792:	b920      	cbnz	r0, 800779e <_dtoa_r+0x2e>
 8007794:	21ef      	movs	r1, #239	@ 0xef
 8007796:	4bac      	ldr	r3, [pc, #688]	@ (8007a48 <_dtoa_r+0x2d8>)
 8007798:	48ac      	ldr	r0, [pc, #688]	@ (8007a4c <_dtoa_r+0x2dc>)
 800779a:	f002 f9eb 	bl	8009b74 <__assert_func>
 800779e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80077a2:	6007      	str	r7, [r0, #0]
 80077a4:	60c7      	str	r7, [r0, #12]
 80077a6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80077aa:	6819      	ldr	r1, [r3, #0]
 80077ac:	b159      	cbz	r1, 80077c6 <_dtoa_r+0x56>
 80077ae:	685a      	ldr	r2, [r3, #4]
 80077b0:	2301      	movs	r3, #1
 80077b2:	4093      	lsls	r3, r2
 80077b4:	604a      	str	r2, [r1, #4]
 80077b6:	608b      	str	r3, [r1, #8]
 80077b8:	4648      	mov	r0, r9
 80077ba:	f001 fc27 	bl	800900c <_Bfree>
 80077be:	2200      	movs	r2, #0
 80077c0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80077c4:	601a      	str	r2, [r3, #0]
 80077c6:	1e2b      	subs	r3, r5, #0
 80077c8:	bfaf      	iteee	ge
 80077ca:	2300      	movge	r3, #0
 80077cc:	2201      	movlt	r2, #1
 80077ce:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80077d2:	9307      	strlt	r3, [sp, #28]
 80077d4:	bfa8      	it	ge
 80077d6:	6033      	strge	r3, [r6, #0]
 80077d8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80077dc:	4b9c      	ldr	r3, [pc, #624]	@ (8007a50 <_dtoa_r+0x2e0>)
 80077de:	bfb8      	it	lt
 80077e0:	6032      	strlt	r2, [r6, #0]
 80077e2:	ea33 0308 	bics.w	r3, r3, r8
 80077e6:	d112      	bne.n	800780e <_dtoa_r+0x9e>
 80077e8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80077ec:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80077ee:	6013      	str	r3, [r2, #0]
 80077f0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80077f4:	4323      	orrs	r3, r4
 80077f6:	f000 855e 	beq.w	80082b6 <_dtoa_r+0xb46>
 80077fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80077fc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007a54 <_dtoa_r+0x2e4>
 8007800:	2b00      	cmp	r3, #0
 8007802:	f000 8560 	beq.w	80082c6 <_dtoa_r+0xb56>
 8007806:	f10a 0303 	add.w	r3, sl, #3
 800780a:	f000 bd5a 	b.w	80082c2 <_dtoa_r+0xb52>
 800780e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007812:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007816:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800781a:	2200      	movs	r2, #0
 800781c:	2300      	movs	r3, #0
 800781e:	f7f9 f92f 	bl	8000a80 <__aeabi_dcmpeq>
 8007822:	4607      	mov	r7, r0
 8007824:	b158      	cbz	r0, 800783e <_dtoa_r+0xce>
 8007826:	2301      	movs	r3, #1
 8007828:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800782a:	6013      	str	r3, [r2, #0]
 800782c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800782e:	b113      	cbz	r3, 8007836 <_dtoa_r+0xc6>
 8007830:	4b89      	ldr	r3, [pc, #548]	@ (8007a58 <_dtoa_r+0x2e8>)
 8007832:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007834:	6013      	str	r3, [r2, #0]
 8007836:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8007a5c <_dtoa_r+0x2ec>
 800783a:	f000 bd44 	b.w	80082c6 <_dtoa_r+0xb56>
 800783e:	ab14      	add	r3, sp, #80	@ 0x50
 8007840:	9301      	str	r3, [sp, #4]
 8007842:	ab15      	add	r3, sp, #84	@ 0x54
 8007844:	9300      	str	r3, [sp, #0]
 8007846:	4648      	mov	r0, r9
 8007848:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800784c:	f001 fec0 	bl	80095d0 <__d2b>
 8007850:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007854:	9003      	str	r0, [sp, #12]
 8007856:	2e00      	cmp	r6, #0
 8007858:	d078      	beq.n	800794c <_dtoa_r+0x1dc>
 800785a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800785e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007860:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007864:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007868:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800786c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007870:	9712      	str	r7, [sp, #72]	@ 0x48
 8007872:	4619      	mov	r1, r3
 8007874:	2200      	movs	r2, #0
 8007876:	4b7a      	ldr	r3, [pc, #488]	@ (8007a60 <_dtoa_r+0x2f0>)
 8007878:	f7f8 fce2 	bl	8000240 <__aeabi_dsub>
 800787c:	a36c      	add	r3, pc, #432	@ (adr r3, 8007a30 <_dtoa_r+0x2c0>)
 800787e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007882:	f7f8 fe95 	bl	80005b0 <__aeabi_dmul>
 8007886:	a36c      	add	r3, pc, #432	@ (adr r3, 8007a38 <_dtoa_r+0x2c8>)
 8007888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788c:	f7f8 fcda 	bl	8000244 <__adddf3>
 8007890:	4604      	mov	r4, r0
 8007892:	4630      	mov	r0, r6
 8007894:	460d      	mov	r5, r1
 8007896:	f7f8 fe21 	bl	80004dc <__aeabi_i2d>
 800789a:	a369      	add	r3, pc, #420	@ (adr r3, 8007a40 <_dtoa_r+0x2d0>)
 800789c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a0:	f7f8 fe86 	bl	80005b0 <__aeabi_dmul>
 80078a4:	4602      	mov	r2, r0
 80078a6:	460b      	mov	r3, r1
 80078a8:	4620      	mov	r0, r4
 80078aa:	4629      	mov	r1, r5
 80078ac:	f7f8 fcca 	bl	8000244 <__adddf3>
 80078b0:	4604      	mov	r4, r0
 80078b2:	460d      	mov	r5, r1
 80078b4:	f7f9 f92c 	bl	8000b10 <__aeabi_d2iz>
 80078b8:	2200      	movs	r2, #0
 80078ba:	4607      	mov	r7, r0
 80078bc:	2300      	movs	r3, #0
 80078be:	4620      	mov	r0, r4
 80078c0:	4629      	mov	r1, r5
 80078c2:	f7f9 f8e7 	bl	8000a94 <__aeabi_dcmplt>
 80078c6:	b140      	cbz	r0, 80078da <_dtoa_r+0x16a>
 80078c8:	4638      	mov	r0, r7
 80078ca:	f7f8 fe07 	bl	80004dc <__aeabi_i2d>
 80078ce:	4622      	mov	r2, r4
 80078d0:	462b      	mov	r3, r5
 80078d2:	f7f9 f8d5 	bl	8000a80 <__aeabi_dcmpeq>
 80078d6:	b900      	cbnz	r0, 80078da <_dtoa_r+0x16a>
 80078d8:	3f01      	subs	r7, #1
 80078da:	2f16      	cmp	r7, #22
 80078dc:	d854      	bhi.n	8007988 <_dtoa_r+0x218>
 80078de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078e2:	4b60      	ldr	r3, [pc, #384]	@ (8007a64 <_dtoa_r+0x2f4>)
 80078e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80078e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ec:	f7f9 f8d2 	bl	8000a94 <__aeabi_dcmplt>
 80078f0:	2800      	cmp	r0, #0
 80078f2:	d04b      	beq.n	800798c <_dtoa_r+0x21c>
 80078f4:	2300      	movs	r3, #0
 80078f6:	3f01      	subs	r7, #1
 80078f8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80078fa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80078fc:	1b9b      	subs	r3, r3, r6
 80078fe:	1e5a      	subs	r2, r3, #1
 8007900:	bf49      	itett	mi
 8007902:	f1c3 0301 	rsbmi	r3, r3, #1
 8007906:	2300      	movpl	r3, #0
 8007908:	9304      	strmi	r3, [sp, #16]
 800790a:	2300      	movmi	r3, #0
 800790c:	9209      	str	r2, [sp, #36]	@ 0x24
 800790e:	bf54      	ite	pl
 8007910:	9304      	strpl	r3, [sp, #16]
 8007912:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007914:	2f00      	cmp	r7, #0
 8007916:	db3b      	blt.n	8007990 <_dtoa_r+0x220>
 8007918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800791a:	970e      	str	r7, [sp, #56]	@ 0x38
 800791c:	443b      	add	r3, r7
 800791e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007920:	2300      	movs	r3, #0
 8007922:	930a      	str	r3, [sp, #40]	@ 0x28
 8007924:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007926:	2b09      	cmp	r3, #9
 8007928:	d865      	bhi.n	80079f6 <_dtoa_r+0x286>
 800792a:	2b05      	cmp	r3, #5
 800792c:	bfc4      	itt	gt
 800792e:	3b04      	subgt	r3, #4
 8007930:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007932:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007934:	bfc8      	it	gt
 8007936:	2400      	movgt	r4, #0
 8007938:	f1a3 0302 	sub.w	r3, r3, #2
 800793c:	bfd8      	it	le
 800793e:	2401      	movle	r4, #1
 8007940:	2b03      	cmp	r3, #3
 8007942:	d864      	bhi.n	8007a0e <_dtoa_r+0x29e>
 8007944:	e8df f003 	tbb	[pc, r3]
 8007948:	2c385553 	.word	0x2c385553
 800794c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007950:	441e      	add	r6, r3
 8007952:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007956:	2b20      	cmp	r3, #32
 8007958:	bfc1      	itttt	gt
 800795a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800795e:	fa08 f803 	lslgt.w	r8, r8, r3
 8007962:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007966:	fa24 f303 	lsrgt.w	r3, r4, r3
 800796a:	bfd6      	itet	le
 800796c:	f1c3 0320 	rsble	r3, r3, #32
 8007970:	ea48 0003 	orrgt.w	r0, r8, r3
 8007974:	fa04 f003 	lslle.w	r0, r4, r3
 8007978:	f7f8 fda0 	bl	80004bc <__aeabi_ui2d>
 800797c:	2201      	movs	r2, #1
 800797e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007982:	3e01      	subs	r6, #1
 8007984:	9212      	str	r2, [sp, #72]	@ 0x48
 8007986:	e774      	b.n	8007872 <_dtoa_r+0x102>
 8007988:	2301      	movs	r3, #1
 800798a:	e7b5      	b.n	80078f8 <_dtoa_r+0x188>
 800798c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800798e:	e7b4      	b.n	80078fa <_dtoa_r+0x18a>
 8007990:	9b04      	ldr	r3, [sp, #16]
 8007992:	1bdb      	subs	r3, r3, r7
 8007994:	9304      	str	r3, [sp, #16]
 8007996:	427b      	negs	r3, r7
 8007998:	930a      	str	r3, [sp, #40]	@ 0x28
 800799a:	2300      	movs	r3, #0
 800799c:	930e      	str	r3, [sp, #56]	@ 0x38
 800799e:	e7c1      	b.n	8007924 <_dtoa_r+0x1b4>
 80079a0:	2301      	movs	r3, #1
 80079a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80079a6:	eb07 0b03 	add.w	fp, r7, r3
 80079aa:	f10b 0301 	add.w	r3, fp, #1
 80079ae:	2b01      	cmp	r3, #1
 80079b0:	9308      	str	r3, [sp, #32]
 80079b2:	bfb8      	it	lt
 80079b4:	2301      	movlt	r3, #1
 80079b6:	e006      	b.n	80079c6 <_dtoa_r+0x256>
 80079b8:	2301      	movs	r3, #1
 80079ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80079be:	2b00      	cmp	r3, #0
 80079c0:	dd28      	ble.n	8007a14 <_dtoa_r+0x2a4>
 80079c2:	469b      	mov	fp, r3
 80079c4:	9308      	str	r3, [sp, #32]
 80079c6:	2100      	movs	r1, #0
 80079c8:	2204      	movs	r2, #4
 80079ca:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80079ce:	f102 0514 	add.w	r5, r2, #20
 80079d2:	429d      	cmp	r5, r3
 80079d4:	d926      	bls.n	8007a24 <_dtoa_r+0x2b4>
 80079d6:	6041      	str	r1, [r0, #4]
 80079d8:	4648      	mov	r0, r9
 80079da:	f001 fad7 	bl	8008f8c <_Balloc>
 80079de:	4682      	mov	sl, r0
 80079e0:	2800      	cmp	r0, #0
 80079e2:	d143      	bne.n	8007a6c <_dtoa_r+0x2fc>
 80079e4:	4602      	mov	r2, r0
 80079e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80079ea:	4b1f      	ldr	r3, [pc, #124]	@ (8007a68 <_dtoa_r+0x2f8>)
 80079ec:	e6d4      	b.n	8007798 <_dtoa_r+0x28>
 80079ee:	2300      	movs	r3, #0
 80079f0:	e7e3      	b.n	80079ba <_dtoa_r+0x24a>
 80079f2:	2300      	movs	r3, #0
 80079f4:	e7d5      	b.n	80079a2 <_dtoa_r+0x232>
 80079f6:	2401      	movs	r4, #1
 80079f8:	2300      	movs	r3, #0
 80079fa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80079fc:	9320      	str	r3, [sp, #128]	@ 0x80
 80079fe:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8007a02:	2200      	movs	r2, #0
 8007a04:	2312      	movs	r3, #18
 8007a06:	f8cd b020 	str.w	fp, [sp, #32]
 8007a0a:	9221      	str	r2, [sp, #132]	@ 0x84
 8007a0c:	e7db      	b.n	80079c6 <_dtoa_r+0x256>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a12:	e7f4      	b.n	80079fe <_dtoa_r+0x28e>
 8007a14:	f04f 0b01 	mov.w	fp, #1
 8007a18:	465b      	mov	r3, fp
 8007a1a:	f8cd b020 	str.w	fp, [sp, #32]
 8007a1e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8007a22:	e7d0      	b.n	80079c6 <_dtoa_r+0x256>
 8007a24:	3101      	adds	r1, #1
 8007a26:	0052      	lsls	r2, r2, #1
 8007a28:	e7d1      	b.n	80079ce <_dtoa_r+0x25e>
 8007a2a:	bf00      	nop
 8007a2c:	f3af 8000 	nop.w
 8007a30:	636f4361 	.word	0x636f4361
 8007a34:	3fd287a7 	.word	0x3fd287a7
 8007a38:	8b60c8b3 	.word	0x8b60c8b3
 8007a3c:	3fc68a28 	.word	0x3fc68a28
 8007a40:	509f79fb 	.word	0x509f79fb
 8007a44:	3fd34413 	.word	0x3fd34413
 8007a48:	08009df5 	.word	0x08009df5
 8007a4c:	08009e0c 	.word	0x08009e0c
 8007a50:	7ff00000 	.word	0x7ff00000
 8007a54:	08009df1 	.word	0x08009df1
 8007a58:	08009e9d 	.word	0x08009e9d
 8007a5c:	08009e9c 	.word	0x08009e9c
 8007a60:	3ff80000 	.word	0x3ff80000
 8007a64:	08009f78 	.word	0x08009f78
 8007a68:	08009e64 	.word	0x08009e64
 8007a6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007a70:	6018      	str	r0, [r3, #0]
 8007a72:	9b08      	ldr	r3, [sp, #32]
 8007a74:	2b0e      	cmp	r3, #14
 8007a76:	f200 80a1 	bhi.w	8007bbc <_dtoa_r+0x44c>
 8007a7a:	2c00      	cmp	r4, #0
 8007a7c:	f000 809e 	beq.w	8007bbc <_dtoa_r+0x44c>
 8007a80:	2f00      	cmp	r7, #0
 8007a82:	dd33      	ble.n	8007aec <_dtoa_r+0x37c>
 8007a84:	4b9c      	ldr	r3, [pc, #624]	@ (8007cf8 <_dtoa_r+0x588>)
 8007a86:	f007 020f 	and.w	r2, r7, #15
 8007a8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a8e:	05f8      	lsls	r0, r7, #23
 8007a90:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007a94:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8007a98:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007a9c:	d516      	bpl.n	8007acc <_dtoa_r+0x35c>
 8007a9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007aa2:	4b96      	ldr	r3, [pc, #600]	@ (8007cfc <_dtoa_r+0x58c>)
 8007aa4:	2603      	movs	r6, #3
 8007aa6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007aaa:	f7f8 feab 	bl	8000804 <__aeabi_ddiv>
 8007aae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007ab2:	f004 040f 	and.w	r4, r4, #15
 8007ab6:	4d91      	ldr	r5, [pc, #580]	@ (8007cfc <_dtoa_r+0x58c>)
 8007ab8:	b954      	cbnz	r4, 8007ad0 <_dtoa_r+0x360>
 8007aba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007abe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ac2:	f7f8 fe9f 	bl	8000804 <__aeabi_ddiv>
 8007ac6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007aca:	e028      	b.n	8007b1e <_dtoa_r+0x3ae>
 8007acc:	2602      	movs	r6, #2
 8007ace:	e7f2      	b.n	8007ab6 <_dtoa_r+0x346>
 8007ad0:	07e1      	lsls	r1, r4, #31
 8007ad2:	d508      	bpl.n	8007ae6 <_dtoa_r+0x376>
 8007ad4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007ad8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007adc:	f7f8 fd68 	bl	80005b0 <__aeabi_dmul>
 8007ae0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007ae4:	3601      	adds	r6, #1
 8007ae6:	1064      	asrs	r4, r4, #1
 8007ae8:	3508      	adds	r5, #8
 8007aea:	e7e5      	b.n	8007ab8 <_dtoa_r+0x348>
 8007aec:	f000 80af 	beq.w	8007c4e <_dtoa_r+0x4de>
 8007af0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007af4:	427c      	negs	r4, r7
 8007af6:	4b80      	ldr	r3, [pc, #512]	@ (8007cf8 <_dtoa_r+0x588>)
 8007af8:	f004 020f 	and.w	r2, r4, #15
 8007afc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b04:	f7f8 fd54 	bl	80005b0 <__aeabi_dmul>
 8007b08:	2602      	movs	r6, #2
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007b10:	4d7a      	ldr	r5, [pc, #488]	@ (8007cfc <_dtoa_r+0x58c>)
 8007b12:	1124      	asrs	r4, r4, #4
 8007b14:	2c00      	cmp	r4, #0
 8007b16:	f040 808f 	bne.w	8007c38 <_dtoa_r+0x4c8>
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1d3      	bne.n	8007ac6 <_dtoa_r+0x356>
 8007b1e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007b22:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	f000 8094 	beq.w	8007c52 <_dtoa_r+0x4e2>
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	4620      	mov	r0, r4
 8007b2e:	4629      	mov	r1, r5
 8007b30:	4b73      	ldr	r3, [pc, #460]	@ (8007d00 <_dtoa_r+0x590>)
 8007b32:	f7f8 ffaf 	bl	8000a94 <__aeabi_dcmplt>
 8007b36:	2800      	cmp	r0, #0
 8007b38:	f000 808b 	beq.w	8007c52 <_dtoa_r+0x4e2>
 8007b3c:	9b08      	ldr	r3, [sp, #32]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	f000 8087 	beq.w	8007c52 <_dtoa_r+0x4e2>
 8007b44:	f1bb 0f00 	cmp.w	fp, #0
 8007b48:	dd34      	ble.n	8007bb4 <_dtoa_r+0x444>
 8007b4a:	4620      	mov	r0, r4
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	4629      	mov	r1, r5
 8007b50:	4b6c      	ldr	r3, [pc, #432]	@ (8007d04 <_dtoa_r+0x594>)
 8007b52:	f7f8 fd2d 	bl	80005b0 <__aeabi_dmul>
 8007b56:	465c      	mov	r4, fp
 8007b58:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007b5c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007b60:	3601      	adds	r6, #1
 8007b62:	4630      	mov	r0, r6
 8007b64:	f7f8 fcba 	bl	80004dc <__aeabi_i2d>
 8007b68:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b6c:	f7f8 fd20 	bl	80005b0 <__aeabi_dmul>
 8007b70:	2200      	movs	r2, #0
 8007b72:	4b65      	ldr	r3, [pc, #404]	@ (8007d08 <_dtoa_r+0x598>)
 8007b74:	f7f8 fb66 	bl	8000244 <__adddf3>
 8007b78:	4605      	mov	r5, r0
 8007b7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007b7e:	2c00      	cmp	r4, #0
 8007b80:	d16a      	bne.n	8007c58 <_dtoa_r+0x4e8>
 8007b82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b86:	2200      	movs	r2, #0
 8007b88:	4b60      	ldr	r3, [pc, #384]	@ (8007d0c <_dtoa_r+0x59c>)
 8007b8a:	f7f8 fb59 	bl	8000240 <__aeabi_dsub>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	460b      	mov	r3, r1
 8007b92:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007b96:	462a      	mov	r2, r5
 8007b98:	4633      	mov	r3, r6
 8007b9a:	f7f8 ff99 	bl	8000ad0 <__aeabi_dcmpgt>
 8007b9e:	2800      	cmp	r0, #0
 8007ba0:	f040 8298 	bne.w	80080d4 <_dtoa_r+0x964>
 8007ba4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ba8:	462a      	mov	r2, r5
 8007baa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007bae:	f7f8 ff71 	bl	8000a94 <__aeabi_dcmplt>
 8007bb2:	bb38      	cbnz	r0, 8007c04 <_dtoa_r+0x494>
 8007bb4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007bb8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007bbc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	f2c0 8157 	blt.w	8007e72 <_dtoa_r+0x702>
 8007bc4:	2f0e      	cmp	r7, #14
 8007bc6:	f300 8154 	bgt.w	8007e72 <_dtoa_r+0x702>
 8007bca:	4b4b      	ldr	r3, [pc, #300]	@ (8007cf8 <_dtoa_r+0x588>)
 8007bcc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007bd0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007bd4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007bd8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	f280 80e5 	bge.w	8007daa <_dtoa_r+0x63a>
 8007be0:	9b08      	ldr	r3, [sp, #32]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f300 80e1 	bgt.w	8007daa <_dtoa_r+0x63a>
 8007be8:	d10c      	bne.n	8007c04 <_dtoa_r+0x494>
 8007bea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	4b46      	ldr	r3, [pc, #280]	@ (8007d0c <_dtoa_r+0x59c>)
 8007bf2:	f7f8 fcdd 	bl	80005b0 <__aeabi_dmul>
 8007bf6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007bfa:	f7f8 ff5f 	bl	8000abc <__aeabi_dcmpge>
 8007bfe:	2800      	cmp	r0, #0
 8007c00:	f000 8266 	beq.w	80080d0 <_dtoa_r+0x960>
 8007c04:	2400      	movs	r4, #0
 8007c06:	4625      	mov	r5, r4
 8007c08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c0a:	4656      	mov	r6, sl
 8007c0c:	ea6f 0803 	mvn.w	r8, r3
 8007c10:	2700      	movs	r7, #0
 8007c12:	4621      	mov	r1, r4
 8007c14:	4648      	mov	r0, r9
 8007c16:	f001 f9f9 	bl	800900c <_Bfree>
 8007c1a:	2d00      	cmp	r5, #0
 8007c1c:	f000 80bd 	beq.w	8007d9a <_dtoa_r+0x62a>
 8007c20:	b12f      	cbz	r7, 8007c2e <_dtoa_r+0x4be>
 8007c22:	42af      	cmp	r7, r5
 8007c24:	d003      	beq.n	8007c2e <_dtoa_r+0x4be>
 8007c26:	4639      	mov	r1, r7
 8007c28:	4648      	mov	r0, r9
 8007c2a:	f001 f9ef 	bl	800900c <_Bfree>
 8007c2e:	4629      	mov	r1, r5
 8007c30:	4648      	mov	r0, r9
 8007c32:	f001 f9eb 	bl	800900c <_Bfree>
 8007c36:	e0b0      	b.n	8007d9a <_dtoa_r+0x62a>
 8007c38:	07e2      	lsls	r2, r4, #31
 8007c3a:	d505      	bpl.n	8007c48 <_dtoa_r+0x4d8>
 8007c3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007c40:	f7f8 fcb6 	bl	80005b0 <__aeabi_dmul>
 8007c44:	2301      	movs	r3, #1
 8007c46:	3601      	adds	r6, #1
 8007c48:	1064      	asrs	r4, r4, #1
 8007c4a:	3508      	adds	r5, #8
 8007c4c:	e762      	b.n	8007b14 <_dtoa_r+0x3a4>
 8007c4e:	2602      	movs	r6, #2
 8007c50:	e765      	b.n	8007b1e <_dtoa_r+0x3ae>
 8007c52:	46b8      	mov	r8, r7
 8007c54:	9c08      	ldr	r4, [sp, #32]
 8007c56:	e784      	b.n	8007b62 <_dtoa_r+0x3f2>
 8007c58:	4b27      	ldr	r3, [pc, #156]	@ (8007cf8 <_dtoa_r+0x588>)
 8007c5a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007c60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007c64:	4454      	add	r4, sl
 8007c66:	2900      	cmp	r1, #0
 8007c68:	d054      	beq.n	8007d14 <_dtoa_r+0x5a4>
 8007c6a:	2000      	movs	r0, #0
 8007c6c:	4928      	ldr	r1, [pc, #160]	@ (8007d10 <_dtoa_r+0x5a0>)
 8007c6e:	f7f8 fdc9 	bl	8000804 <__aeabi_ddiv>
 8007c72:	4633      	mov	r3, r6
 8007c74:	462a      	mov	r2, r5
 8007c76:	f7f8 fae3 	bl	8000240 <__aeabi_dsub>
 8007c7a:	4656      	mov	r6, sl
 8007c7c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c84:	f7f8 ff44 	bl	8000b10 <__aeabi_d2iz>
 8007c88:	4605      	mov	r5, r0
 8007c8a:	f7f8 fc27 	bl	80004dc <__aeabi_i2d>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	460b      	mov	r3, r1
 8007c92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c96:	f7f8 fad3 	bl	8000240 <__aeabi_dsub>
 8007c9a:	4602      	mov	r2, r0
 8007c9c:	460b      	mov	r3, r1
 8007c9e:	3530      	adds	r5, #48	@ 0x30
 8007ca0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007ca4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007ca8:	f806 5b01 	strb.w	r5, [r6], #1
 8007cac:	f7f8 fef2 	bl	8000a94 <__aeabi_dcmplt>
 8007cb0:	2800      	cmp	r0, #0
 8007cb2:	d172      	bne.n	8007d9a <_dtoa_r+0x62a>
 8007cb4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007cb8:	2000      	movs	r0, #0
 8007cba:	4911      	ldr	r1, [pc, #68]	@ (8007d00 <_dtoa_r+0x590>)
 8007cbc:	f7f8 fac0 	bl	8000240 <__aeabi_dsub>
 8007cc0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007cc4:	f7f8 fee6 	bl	8000a94 <__aeabi_dcmplt>
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	f040 80b4 	bne.w	8007e36 <_dtoa_r+0x6c6>
 8007cce:	42a6      	cmp	r6, r4
 8007cd0:	f43f af70 	beq.w	8007bb4 <_dtoa_r+0x444>
 8007cd4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007cd8:	2200      	movs	r2, #0
 8007cda:	4b0a      	ldr	r3, [pc, #40]	@ (8007d04 <_dtoa_r+0x594>)
 8007cdc:	f7f8 fc68 	bl	80005b0 <__aeabi_dmul>
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007ce6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cea:	4b06      	ldr	r3, [pc, #24]	@ (8007d04 <_dtoa_r+0x594>)
 8007cec:	f7f8 fc60 	bl	80005b0 <__aeabi_dmul>
 8007cf0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007cf4:	e7c4      	b.n	8007c80 <_dtoa_r+0x510>
 8007cf6:	bf00      	nop
 8007cf8:	08009f78 	.word	0x08009f78
 8007cfc:	08009f50 	.word	0x08009f50
 8007d00:	3ff00000 	.word	0x3ff00000
 8007d04:	40240000 	.word	0x40240000
 8007d08:	401c0000 	.word	0x401c0000
 8007d0c:	40140000 	.word	0x40140000
 8007d10:	3fe00000 	.word	0x3fe00000
 8007d14:	4631      	mov	r1, r6
 8007d16:	4628      	mov	r0, r5
 8007d18:	f7f8 fc4a 	bl	80005b0 <__aeabi_dmul>
 8007d1c:	4656      	mov	r6, sl
 8007d1e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d22:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007d24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d28:	f7f8 fef2 	bl	8000b10 <__aeabi_d2iz>
 8007d2c:	4605      	mov	r5, r0
 8007d2e:	f7f8 fbd5 	bl	80004dc <__aeabi_i2d>
 8007d32:	4602      	mov	r2, r0
 8007d34:	460b      	mov	r3, r1
 8007d36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d3a:	f7f8 fa81 	bl	8000240 <__aeabi_dsub>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	460b      	mov	r3, r1
 8007d42:	3530      	adds	r5, #48	@ 0x30
 8007d44:	f806 5b01 	strb.w	r5, [r6], #1
 8007d48:	42a6      	cmp	r6, r4
 8007d4a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007d4e:	f04f 0200 	mov.w	r2, #0
 8007d52:	d124      	bne.n	8007d9e <_dtoa_r+0x62e>
 8007d54:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007d58:	4bae      	ldr	r3, [pc, #696]	@ (8008014 <_dtoa_r+0x8a4>)
 8007d5a:	f7f8 fa73 	bl	8000244 <__adddf3>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	460b      	mov	r3, r1
 8007d62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d66:	f7f8 feb3 	bl	8000ad0 <__aeabi_dcmpgt>
 8007d6a:	2800      	cmp	r0, #0
 8007d6c:	d163      	bne.n	8007e36 <_dtoa_r+0x6c6>
 8007d6e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d72:	2000      	movs	r0, #0
 8007d74:	49a7      	ldr	r1, [pc, #668]	@ (8008014 <_dtoa_r+0x8a4>)
 8007d76:	f7f8 fa63 	bl	8000240 <__aeabi_dsub>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	460b      	mov	r3, r1
 8007d7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d82:	f7f8 fe87 	bl	8000a94 <__aeabi_dcmplt>
 8007d86:	2800      	cmp	r0, #0
 8007d88:	f43f af14 	beq.w	8007bb4 <_dtoa_r+0x444>
 8007d8c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007d8e:	1e73      	subs	r3, r6, #1
 8007d90:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d92:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007d96:	2b30      	cmp	r3, #48	@ 0x30
 8007d98:	d0f8      	beq.n	8007d8c <_dtoa_r+0x61c>
 8007d9a:	4647      	mov	r7, r8
 8007d9c:	e03b      	b.n	8007e16 <_dtoa_r+0x6a6>
 8007d9e:	4b9e      	ldr	r3, [pc, #632]	@ (8008018 <_dtoa_r+0x8a8>)
 8007da0:	f7f8 fc06 	bl	80005b0 <__aeabi_dmul>
 8007da4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007da8:	e7bc      	b.n	8007d24 <_dtoa_r+0x5b4>
 8007daa:	4656      	mov	r6, sl
 8007dac:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007db0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007db4:	4620      	mov	r0, r4
 8007db6:	4629      	mov	r1, r5
 8007db8:	f7f8 fd24 	bl	8000804 <__aeabi_ddiv>
 8007dbc:	f7f8 fea8 	bl	8000b10 <__aeabi_d2iz>
 8007dc0:	4680      	mov	r8, r0
 8007dc2:	f7f8 fb8b 	bl	80004dc <__aeabi_i2d>
 8007dc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007dca:	f7f8 fbf1 	bl	80005b0 <__aeabi_dmul>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	4629      	mov	r1, r5
 8007dd6:	f7f8 fa33 	bl	8000240 <__aeabi_dsub>
 8007dda:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007dde:	9d08      	ldr	r5, [sp, #32]
 8007de0:	f806 4b01 	strb.w	r4, [r6], #1
 8007de4:	eba6 040a 	sub.w	r4, r6, sl
 8007de8:	42a5      	cmp	r5, r4
 8007dea:	4602      	mov	r2, r0
 8007dec:	460b      	mov	r3, r1
 8007dee:	d133      	bne.n	8007e58 <_dtoa_r+0x6e8>
 8007df0:	f7f8 fa28 	bl	8000244 <__adddf3>
 8007df4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007df8:	4604      	mov	r4, r0
 8007dfa:	460d      	mov	r5, r1
 8007dfc:	f7f8 fe68 	bl	8000ad0 <__aeabi_dcmpgt>
 8007e00:	b9c0      	cbnz	r0, 8007e34 <_dtoa_r+0x6c4>
 8007e02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e06:	4620      	mov	r0, r4
 8007e08:	4629      	mov	r1, r5
 8007e0a:	f7f8 fe39 	bl	8000a80 <__aeabi_dcmpeq>
 8007e0e:	b110      	cbz	r0, 8007e16 <_dtoa_r+0x6a6>
 8007e10:	f018 0f01 	tst.w	r8, #1
 8007e14:	d10e      	bne.n	8007e34 <_dtoa_r+0x6c4>
 8007e16:	4648      	mov	r0, r9
 8007e18:	9903      	ldr	r1, [sp, #12]
 8007e1a:	f001 f8f7 	bl	800900c <_Bfree>
 8007e1e:	2300      	movs	r3, #0
 8007e20:	7033      	strb	r3, [r6, #0]
 8007e22:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007e24:	3701      	adds	r7, #1
 8007e26:	601f      	str	r7, [r3, #0]
 8007e28:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	f000 824b 	beq.w	80082c6 <_dtoa_r+0xb56>
 8007e30:	601e      	str	r6, [r3, #0]
 8007e32:	e248      	b.n	80082c6 <_dtoa_r+0xb56>
 8007e34:	46b8      	mov	r8, r7
 8007e36:	4633      	mov	r3, r6
 8007e38:	461e      	mov	r6, r3
 8007e3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e3e:	2a39      	cmp	r2, #57	@ 0x39
 8007e40:	d106      	bne.n	8007e50 <_dtoa_r+0x6e0>
 8007e42:	459a      	cmp	sl, r3
 8007e44:	d1f8      	bne.n	8007e38 <_dtoa_r+0x6c8>
 8007e46:	2230      	movs	r2, #48	@ 0x30
 8007e48:	f108 0801 	add.w	r8, r8, #1
 8007e4c:	f88a 2000 	strb.w	r2, [sl]
 8007e50:	781a      	ldrb	r2, [r3, #0]
 8007e52:	3201      	adds	r2, #1
 8007e54:	701a      	strb	r2, [r3, #0]
 8007e56:	e7a0      	b.n	8007d9a <_dtoa_r+0x62a>
 8007e58:	2200      	movs	r2, #0
 8007e5a:	4b6f      	ldr	r3, [pc, #444]	@ (8008018 <_dtoa_r+0x8a8>)
 8007e5c:	f7f8 fba8 	bl	80005b0 <__aeabi_dmul>
 8007e60:	2200      	movs	r2, #0
 8007e62:	2300      	movs	r3, #0
 8007e64:	4604      	mov	r4, r0
 8007e66:	460d      	mov	r5, r1
 8007e68:	f7f8 fe0a 	bl	8000a80 <__aeabi_dcmpeq>
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	d09f      	beq.n	8007db0 <_dtoa_r+0x640>
 8007e70:	e7d1      	b.n	8007e16 <_dtoa_r+0x6a6>
 8007e72:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007e74:	2a00      	cmp	r2, #0
 8007e76:	f000 80ea 	beq.w	800804e <_dtoa_r+0x8de>
 8007e7a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007e7c:	2a01      	cmp	r2, #1
 8007e7e:	f300 80cd 	bgt.w	800801c <_dtoa_r+0x8ac>
 8007e82:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007e84:	2a00      	cmp	r2, #0
 8007e86:	f000 80c1 	beq.w	800800c <_dtoa_r+0x89c>
 8007e8a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007e8e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007e90:	9e04      	ldr	r6, [sp, #16]
 8007e92:	9a04      	ldr	r2, [sp, #16]
 8007e94:	2101      	movs	r1, #1
 8007e96:	441a      	add	r2, r3
 8007e98:	9204      	str	r2, [sp, #16]
 8007e9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e9c:	4648      	mov	r0, r9
 8007e9e:	441a      	add	r2, r3
 8007ea0:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ea2:	f001 f967 	bl	8009174 <__i2b>
 8007ea6:	4605      	mov	r5, r0
 8007ea8:	b166      	cbz	r6, 8007ec4 <_dtoa_r+0x754>
 8007eaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	dd09      	ble.n	8007ec4 <_dtoa_r+0x754>
 8007eb0:	42b3      	cmp	r3, r6
 8007eb2:	bfa8      	it	ge
 8007eb4:	4633      	movge	r3, r6
 8007eb6:	9a04      	ldr	r2, [sp, #16]
 8007eb8:	1af6      	subs	r6, r6, r3
 8007eba:	1ad2      	subs	r2, r2, r3
 8007ebc:	9204      	str	r2, [sp, #16]
 8007ebe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ec0:	1ad3      	subs	r3, r2, r3
 8007ec2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ec4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ec6:	b30b      	cbz	r3, 8007f0c <_dtoa_r+0x79c>
 8007ec8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	f000 80c6 	beq.w	800805c <_dtoa_r+0x8ec>
 8007ed0:	2c00      	cmp	r4, #0
 8007ed2:	f000 80c0 	beq.w	8008056 <_dtoa_r+0x8e6>
 8007ed6:	4629      	mov	r1, r5
 8007ed8:	4622      	mov	r2, r4
 8007eda:	4648      	mov	r0, r9
 8007edc:	f001 fa02 	bl	80092e4 <__pow5mult>
 8007ee0:	9a03      	ldr	r2, [sp, #12]
 8007ee2:	4601      	mov	r1, r0
 8007ee4:	4605      	mov	r5, r0
 8007ee6:	4648      	mov	r0, r9
 8007ee8:	f001 f95a 	bl	80091a0 <__multiply>
 8007eec:	9903      	ldr	r1, [sp, #12]
 8007eee:	4680      	mov	r8, r0
 8007ef0:	4648      	mov	r0, r9
 8007ef2:	f001 f88b 	bl	800900c <_Bfree>
 8007ef6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ef8:	1b1b      	subs	r3, r3, r4
 8007efa:	930a      	str	r3, [sp, #40]	@ 0x28
 8007efc:	f000 80b1 	beq.w	8008062 <_dtoa_r+0x8f2>
 8007f00:	4641      	mov	r1, r8
 8007f02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f04:	4648      	mov	r0, r9
 8007f06:	f001 f9ed 	bl	80092e4 <__pow5mult>
 8007f0a:	9003      	str	r0, [sp, #12]
 8007f0c:	2101      	movs	r1, #1
 8007f0e:	4648      	mov	r0, r9
 8007f10:	f001 f930 	bl	8009174 <__i2b>
 8007f14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f16:	4604      	mov	r4, r0
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	f000 81d8 	beq.w	80082ce <_dtoa_r+0xb5e>
 8007f1e:	461a      	mov	r2, r3
 8007f20:	4601      	mov	r1, r0
 8007f22:	4648      	mov	r0, r9
 8007f24:	f001 f9de 	bl	80092e4 <__pow5mult>
 8007f28:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	f300 809f 	bgt.w	8008070 <_dtoa_r+0x900>
 8007f32:	9b06      	ldr	r3, [sp, #24]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	f040 8097 	bne.w	8008068 <_dtoa_r+0x8f8>
 8007f3a:	9b07      	ldr	r3, [sp, #28]
 8007f3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	f040 8093 	bne.w	800806c <_dtoa_r+0x8fc>
 8007f46:	9b07      	ldr	r3, [sp, #28]
 8007f48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007f4c:	0d1b      	lsrs	r3, r3, #20
 8007f4e:	051b      	lsls	r3, r3, #20
 8007f50:	b133      	cbz	r3, 8007f60 <_dtoa_r+0x7f0>
 8007f52:	9b04      	ldr	r3, [sp, #16]
 8007f54:	3301      	adds	r3, #1
 8007f56:	9304      	str	r3, [sp, #16]
 8007f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f5a:	3301      	adds	r3, #1
 8007f5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f5e:	2301      	movs	r3, #1
 8007f60:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f000 81b8 	beq.w	80082da <_dtoa_r+0xb6a>
 8007f6a:	6923      	ldr	r3, [r4, #16]
 8007f6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f70:	6918      	ldr	r0, [r3, #16]
 8007f72:	f001 f8b3 	bl	80090dc <__hi0bits>
 8007f76:	f1c0 0020 	rsb	r0, r0, #32
 8007f7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f7c:	4418      	add	r0, r3
 8007f7e:	f010 001f 	ands.w	r0, r0, #31
 8007f82:	f000 8082 	beq.w	800808a <_dtoa_r+0x91a>
 8007f86:	f1c0 0320 	rsb	r3, r0, #32
 8007f8a:	2b04      	cmp	r3, #4
 8007f8c:	dd73      	ble.n	8008076 <_dtoa_r+0x906>
 8007f8e:	9b04      	ldr	r3, [sp, #16]
 8007f90:	f1c0 001c 	rsb	r0, r0, #28
 8007f94:	4403      	add	r3, r0
 8007f96:	9304      	str	r3, [sp, #16]
 8007f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f9a:	4406      	add	r6, r0
 8007f9c:	4403      	add	r3, r0
 8007f9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fa0:	9b04      	ldr	r3, [sp, #16]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	dd05      	ble.n	8007fb2 <_dtoa_r+0x842>
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	4648      	mov	r0, r9
 8007faa:	9903      	ldr	r1, [sp, #12]
 8007fac:	f001 f9f4 	bl	8009398 <__lshift>
 8007fb0:	9003      	str	r0, [sp, #12]
 8007fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	dd05      	ble.n	8007fc4 <_dtoa_r+0x854>
 8007fb8:	4621      	mov	r1, r4
 8007fba:	461a      	mov	r2, r3
 8007fbc:	4648      	mov	r0, r9
 8007fbe:	f001 f9eb 	bl	8009398 <__lshift>
 8007fc2:	4604      	mov	r4, r0
 8007fc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d061      	beq.n	800808e <_dtoa_r+0x91e>
 8007fca:	4621      	mov	r1, r4
 8007fcc:	9803      	ldr	r0, [sp, #12]
 8007fce:	f001 fa4f 	bl	8009470 <__mcmp>
 8007fd2:	2800      	cmp	r0, #0
 8007fd4:	da5b      	bge.n	800808e <_dtoa_r+0x91e>
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	220a      	movs	r2, #10
 8007fda:	4648      	mov	r0, r9
 8007fdc:	9903      	ldr	r1, [sp, #12]
 8007fde:	f001 f837 	bl	8009050 <__multadd>
 8007fe2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fe4:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007fe8:	9003      	str	r0, [sp, #12]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	f000 8177 	beq.w	80082de <_dtoa_r+0xb6e>
 8007ff0:	4629      	mov	r1, r5
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	220a      	movs	r2, #10
 8007ff6:	4648      	mov	r0, r9
 8007ff8:	f001 f82a 	bl	8009050 <__multadd>
 8007ffc:	f1bb 0f00 	cmp.w	fp, #0
 8008000:	4605      	mov	r5, r0
 8008002:	dc6f      	bgt.n	80080e4 <_dtoa_r+0x974>
 8008004:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008006:	2b02      	cmp	r3, #2
 8008008:	dc49      	bgt.n	800809e <_dtoa_r+0x92e>
 800800a:	e06b      	b.n	80080e4 <_dtoa_r+0x974>
 800800c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800800e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008012:	e73c      	b.n	8007e8e <_dtoa_r+0x71e>
 8008014:	3fe00000 	.word	0x3fe00000
 8008018:	40240000 	.word	0x40240000
 800801c:	9b08      	ldr	r3, [sp, #32]
 800801e:	1e5c      	subs	r4, r3, #1
 8008020:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008022:	42a3      	cmp	r3, r4
 8008024:	db09      	blt.n	800803a <_dtoa_r+0x8ca>
 8008026:	1b1c      	subs	r4, r3, r4
 8008028:	9b08      	ldr	r3, [sp, #32]
 800802a:	2b00      	cmp	r3, #0
 800802c:	f6bf af30 	bge.w	8007e90 <_dtoa_r+0x720>
 8008030:	9b04      	ldr	r3, [sp, #16]
 8008032:	9a08      	ldr	r2, [sp, #32]
 8008034:	1a9e      	subs	r6, r3, r2
 8008036:	2300      	movs	r3, #0
 8008038:	e72b      	b.n	8007e92 <_dtoa_r+0x722>
 800803a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800803c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800803e:	1ae3      	subs	r3, r4, r3
 8008040:	441a      	add	r2, r3
 8008042:	940a      	str	r4, [sp, #40]	@ 0x28
 8008044:	9e04      	ldr	r6, [sp, #16]
 8008046:	2400      	movs	r4, #0
 8008048:	9b08      	ldr	r3, [sp, #32]
 800804a:	920e      	str	r2, [sp, #56]	@ 0x38
 800804c:	e721      	b.n	8007e92 <_dtoa_r+0x722>
 800804e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008050:	9e04      	ldr	r6, [sp, #16]
 8008052:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008054:	e728      	b.n	8007ea8 <_dtoa_r+0x738>
 8008056:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800805a:	e751      	b.n	8007f00 <_dtoa_r+0x790>
 800805c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800805e:	9903      	ldr	r1, [sp, #12]
 8008060:	e750      	b.n	8007f04 <_dtoa_r+0x794>
 8008062:	f8cd 800c 	str.w	r8, [sp, #12]
 8008066:	e751      	b.n	8007f0c <_dtoa_r+0x79c>
 8008068:	2300      	movs	r3, #0
 800806a:	e779      	b.n	8007f60 <_dtoa_r+0x7f0>
 800806c:	9b06      	ldr	r3, [sp, #24]
 800806e:	e777      	b.n	8007f60 <_dtoa_r+0x7f0>
 8008070:	2300      	movs	r3, #0
 8008072:	930a      	str	r3, [sp, #40]	@ 0x28
 8008074:	e779      	b.n	8007f6a <_dtoa_r+0x7fa>
 8008076:	d093      	beq.n	8007fa0 <_dtoa_r+0x830>
 8008078:	9a04      	ldr	r2, [sp, #16]
 800807a:	331c      	adds	r3, #28
 800807c:	441a      	add	r2, r3
 800807e:	9204      	str	r2, [sp, #16]
 8008080:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008082:	441e      	add	r6, r3
 8008084:	441a      	add	r2, r3
 8008086:	9209      	str	r2, [sp, #36]	@ 0x24
 8008088:	e78a      	b.n	8007fa0 <_dtoa_r+0x830>
 800808a:	4603      	mov	r3, r0
 800808c:	e7f4      	b.n	8008078 <_dtoa_r+0x908>
 800808e:	9b08      	ldr	r3, [sp, #32]
 8008090:	46b8      	mov	r8, r7
 8008092:	2b00      	cmp	r3, #0
 8008094:	dc20      	bgt.n	80080d8 <_dtoa_r+0x968>
 8008096:	469b      	mov	fp, r3
 8008098:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800809a:	2b02      	cmp	r3, #2
 800809c:	dd1e      	ble.n	80080dc <_dtoa_r+0x96c>
 800809e:	f1bb 0f00 	cmp.w	fp, #0
 80080a2:	f47f adb1 	bne.w	8007c08 <_dtoa_r+0x498>
 80080a6:	4621      	mov	r1, r4
 80080a8:	465b      	mov	r3, fp
 80080aa:	2205      	movs	r2, #5
 80080ac:	4648      	mov	r0, r9
 80080ae:	f000 ffcf 	bl	8009050 <__multadd>
 80080b2:	4601      	mov	r1, r0
 80080b4:	4604      	mov	r4, r0
 80080b6:	9803      	ldr	r0, [sp, #12]
 80080b8:	f001 f9da 	bl	8009470 <__mcmp>
 80080bc:	2800      	cmp	r0, #0
 80080be:	f77f ada3 	ble.w	8007c08 <_dtoa_r+0x498>
 80080c2:	4656      	mov	r6, sl
 80080c4:	2331      	movs	r3, #49	@ 0x31
 80080c6:	f108 0801 	add.w	r8, r8, #1
 80080ca:	f806 3b01 	strb.w	r3, [r6], #1
 80080ce:	e59f      	b.n	8007c10 <_dtoa_r+0x4a0>
 80080d0:	46b8      	mov	r8, r7
 80080d2:	9c08      	ldr	r4, [sp, #32]
 80080d4:	4625      	mov	r5, r4
 80080d6:	e7f4      	b.n	80080c2 <_dtoa_r+0x952>
 80080d8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80080dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080de:	2b00      	cmp	r3, #0
 80080e0:	f000 8101 	beq.w	80082e6 <_dtoa_r+0xb76>
 80080e4:	2e00      	cmp	r6, #0
 80080e6:	dd05      	ble.n	80080f4 <_dtoa_r+0x984>
 80080e8:	4629      	mov	r1, r5
 80080ea:	4632      	mov	r2, r6
 80080ec:	4648      	mov	r0, r9
 80080ee:	f001 f953 	bl	8009398 <__lshift>
 80080f2:	4605      	mov	r5, r0
 80080f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d05c      	beq.n	80081b4 <_dtoa_r+0xa44>
 80080fa:	4648      	mov	r0, r9
 80080fc:	6869      	ldr	r1, [r5, #4]
 80080fe:	f000 ff45 	bl	8008f8c <_Balloc>
 8008102:	4606      	mov	r6, r0
 8008104:	b928      	cbnz	r0, 8008112 <_dtoa_r+0x9a2>
 8008106:	4602      	mov	r2, r0
 8008108:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800810c:	4b80      	ldr	r3, [pc, #512]	@ (8008310 <_dtoa_r+0xba0>)
 800810e:	f7ff bb43 	b.w	8007798 <_dtoa_r+0x28>
 8008112:	692a      	ldr	r2, [r5, #16]
 8008114:	f105 010c 	add.w	r1, r5, #12
 8008118:	3202      	adds	r2, #2
 800811a:	0092      	lsls	r2, r2, #2
 800811c:	300c      	adds	r0, #12
 800811e:	f7ff fa91 	bl	8007644 <memcpy>
 8008122:	2201      	movs	r2, #1
 8008124:	4631      	mov	r1, r6
 8008126:	4648      	mov	r0, r9
 8008128:	f001 f936 	bl	8009398 <__lshift>
 800812c:	462f      	mov	r7, r5
 800812e:	4605      	mov	r5, r0
 8008130:	f10a 0301 	add.w	r3, sl, #1
 8008134:	9304      	str	r3, [sp, #16]
 8008136:	eb0a 030b 	add.w	r3, sl, fp
 800813a:	930a      	str	r3, [sp, #40]	@ 0x28
 800813c:	9b06      	ldr	r3, [sp, #24]
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	9309      	str	r3, [sp, #36]	@ 0x24
 8008144:	9b04      	ldr	r3, [sp, #16]
 8008146:	4621      	mov	r1, r4
 8008148:	9803      	ldr	r0, [sp, #12]
 800814a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800814e:	f7ff fa87 	bl	8007660 <quorem>
 8008152:	4603      	mov	r3, r0
 8008154:	4639      	mov	r1, r7
 8008156:	3330      	adds	r3, #48	@ 0x30
 8008158:	9006      	str	r0, [sp, #24]
 800815a:	9803      	ldr	r0, [sp, #12]
 800815c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800815e:	f001 f987 	bl	8009470 <__mcmp>
 8008162:	462a      	mov	r2, r5
 8008164:	9008      	str	r0, [sp, #32]
 8008166:	4621      	mov	r1, r4
 8008168:	4648      	mov	r0, r9
 800816a:	f001 f99d 	bl	80094a8 <__mdiff>
 800816e:	68c2      	ldr	r2, [r0, #12]
 8008170:	4606      	mov	r6, r0
 8008172:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008174:	bb02      	cbnz	r2, 80081b8 <_dtoa_r+0xa48>
 8008176:	4601      	mov	r1, r0
 8008178:	9803      	ldr	r0, [sp, #12]
 800817a:	f001 f979 	bl	8009470 <__mcmp>
 800817e:	4602      	mov	r2, r0
 8008180:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008182:	4631      	mov	r1, r6
 8008184:	4648      	mov	r0, r9
 8008186:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800818a:	f000 ff3f 	bl	800900c <_Bfree>
 800818e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008190:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008192:	9e04      	ldr	r6, [sp, #16]
 8008194:	ea42 0103 	orr.w	r1, r2, r3
 8008198:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800819a:	4319      	orrs	r1, r3
 800819c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800819e:	d10d      	bne.n	80081bc <_dtoa_r+0xa4c>
 80081a0:	2b39      	cmp	r3, #57	@ 0x39
 80081a2:	d027      	beq.n	80081f4 <_dtoa_r+0xa84>
 80081a4:	9a08      	ldr	r2, [sp, #32]
 80081a6:	2a00      	cmp	r2, #0
 80081a8:	dd01      	ble.n	80081ae <_dtoa_r+0xa3e>
 80081aa:	9b06      	ldr	r3, [sp, #24]
 80081ac:	3331      	adds	r3, #49	@ 0x31
 80081ae:	f88b 3000 	strb.w	r3, [fp]
 80081b2:	e52e      	b.n	8007c12 <_dtoa_r+0x4a2>
 80081b4:	4628      	mov	r0, r5
 80081b6:	e7b9      	b.n	800812c <_dtoa_r+0x9bc>
 80081b8:	2201      	movs	r2, #1
 80081ba:	e7e2      	b.n	8008182 <_dtoa_r+0xa12>
 80081bc:	9908      	ldr	r1, [sp, #32]
 80081be:	2900      	cmp	r1, #0
 80081c0:	db04      	blt.n	80081cc <_dtoa_r+0xa5c>
 80081c2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80081c4:	4301      	orrs	r1, r0
 80081c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081c8:	4301      	orrs	r1, r0
 80081ca:	d120      	bne.n	800820e <_dtoa_r+0xa9e>
 80081cc:	2a00      	cmp	r2, #0
 80081ce:	ddee      	ble.n	80081ae <_dtoa_r+0xa3e>
 80081d0:	2201      	movs	r2, #1
 80081d2:	9903      	ldr	r1, [sp, #12]
 80081d4:	4648      	mov	r0, r9
 80081d6:	9304      	str	r3, [sp, #16]
 80081d8:	f001 f8de 	bl	8009398 <__lshift>
 80081dc:	4621      	mov	r1, r4
 80081de:	9003      	str	r0, [sp, #12]
 80081e0:	f001 f946 	bl	8009470 <__mcmp>
 80081e4:	2800      	cmp	r0, #0
 80081e6:	9b04      	ldr	r3, [sp, #16]
 80081e8:	dc02      	bgt.n	80081f0 <_dtoa_r+0xa80>
 80081ea:	d1e0      	bne.n	80081ae <_dtoa_r+0xa3e>
 80081ec:	07da      	lsls	r2, r3, #31
 80081ee:	d5de      	bpl.n	80081ae <_dtoa_r+0xa3e>
 80081f0:	2b39      	cmp	r3, #57	@ 0x39
 80081f2:	d1da      	bne.n	80081aa <_dtoa_r+0xa3a>
 80081f4:	2339      	movs	r3, #57	@ 0x39
 80081f6:	f88b 3000 	strb.w	r3, [fp]
 80081fa:	4633      	mov	r3, r6
 80081fc:	461e      	mov	r6, r3
 80081fe:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008202:	3b01      	subs	r3, #1
 8008204:	2a39      	cmp	r2, #57	@ 0x39
 8008206:	d04e      	beq.n	80082a6 <_dtoa_r+0xb36>
 8008208:	3201      	adds	r2, #1
 800820a:	701a      	strb	r2, [r3, #0]
 800820c:	e501      	b.n	8007c12 <_dtoa_r+0x4a2>
 800820e:	2a00      	cmp	r2, #0
 8008210:	dd03      	ble.n	800821a <_dtoa_r+0xaaa>
 8008212:	2b39      	cmp	r3, #57	@ 0x39
 8008214:	d0ee      	beq.n	80081f4 <_dtoa_r+0xa84>
 8008216:	3301      	adds	r3, #1
 8008218:	e7c9      	b.n	80081ae <_dtoa_r+0xa3e>
 800821a:	9a04      	ldr	r2, [sp, #16]
 800821c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800821e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008222:	428a      	cmp	r2, r1
 8008224:	d028      	beq.n	8008278 <_dtoa_r+0xb08>
 8008226:	2300      	movs	r3, #0
 8008228:	220a      	movs	r2, #10
 800822a:	9903      	ldr	r1, [sp, #12]
 800822c:	4648      	mov	r0, r9
 800822e:	f000 ff0f 	bl	8009050 <__multadd>
 8008232:	42af      	cmp	r7, r5
 8008234:	9003      	str	r0, [sp, #12]
 8008236:	f04f 0300 	mov.w	r3, #0
 800823a:	f04f 020a 	mov.w	r2, #10
 800823e:	4639      	mov	r1, r7
 8008240:	4648      	mov	r0, r9
 8008242:	d107      	bne.n	8008254 <_dtoa_r+0xae4>
 8008244:	f000 ff04 	bl	8009050 <__multadd>
 8008248:	4607      	mov	r7, r0
 800824a:	4605      	mov	r5, r0
 800824c:	9b04      	ldr	r3, [sp, #16]
 800824e:	3301      	adds	r3, #1
 8008250:	9304      	str	r3, [sp, #16]
 8008252:	e777      	b.n	8008144 <_dtoa_r+0x9d4>
 8008254:	f000 fefc 	bl	8009050 <__multadd>
 8008258:	4629      	mov	r1, r5
 800825a:	4607      	mov	r7, r0
 800825c:	2300      	movs	r3, #0
 800825e:	220a      	movs	r2, #10
 8008260:	4648      	mov	r0, r9
 8008262:	f000 fef5 	bl	8009050 <__multadd>
 8008266:	4605      	mov	r5, r0
 8008268:	e7f0      	b.n	800824c <_dtoa_r+0xadc>
 800826a:	f1bb 0f00 	cmp.w	fp, #0
 800826e:	bfcc      	ite	gt
 8008270:	465e      	movgt	r6, fp
 8008272:	2601      	movle	r6, #1
 8008274:	2700      	movs	r7, #0
 8008276:	4456      	add	r6, sl
 8008278:	2201      	movs	r2, #1
 800827a:	9903      	ldr	r1, [sp, #12]
 800827c:	4648      	mov	r0, r9
 800827e:	9304      	str	r3, [sp, #16]
 8008280:	f001 f88a 	bl	8009398 <__lshift>
 8008284:	4621      	mov	r1, r4
 8008286:	9003      	str	r0, [sp, #12]
 8008288:	f001 f8f2 	bl	8009470 <__mcmp>
 800828c:	2800      	cmp	r0, #0
 800828e:	dcb4      	bgt.n	80081fa <_dtoa_r+0xa8a>
 8008290:	d102      	bne.n	8008298 <_dtoa_r+0xb28>
 8008292:	9b04      	ldr	r3, [sp, #16]
 8008294:	07db      	lsls	r3, r3, #31
 8008296:	d4b0      	bmi.n	80081fa <_dtoa_r+0xa8a>
 8008298:	4633      	mov	r3, r6
 800829a:	461e      	mov	r6, r3
 800829c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082a0:	2a30      	cmp	r2, #48	@ 0x30
 80082a2:	d0fa      	beq.n	800829a <_dtoa_r+0xb2a>
 80082a4:	e4b5      	b.n	8007c12 <_dtoa_r+0x4a2>
 80082a6:	459a      	cmp	sl, r3
 80082a8:	d1a8      	bne.n	80081fc <_dtoa_r+0xa8c>
 80082aa:	2331      	movs	r3, #49	@ 0x31
 80082ac:	f108 0801 	add.w	r8, r8, #1
 80082b0:	f88a 3000 	strb.w	r3, [sl]
 80082b4:	e4ad      	b.n	8007c12 <_dtoa_r+0x4a2>
 80082b6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80082b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008314 <_dtoa_r+0xba4>
 80082bc:	b11b      	cbz	r3, 80082c6 <_dtoa_r+0xb56>
 80082be:	f10a 0308 	add.w	r3, sl, #8
 80082c2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80082c4:	6013      	str	r3, [r2, #0]
 80082c6:	4650      	mov	r0, sl
 80082c8:	b017      	add	sp, #92	@ 0x5c
 80082ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	f77f ae2e 	ble.w	8007f32 <_dtoa_r+0x7c2>
 80082d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80082da:	2001      	movs	r0, #1
 80082dc:	e64d      	b.n	8007f7a <_dtoa_r+0x80a>
 80082de:	f1bb 0f00 	cmp.w	fp, #0
 80082e2:	f77f aed9 	ble.w	8008098 <_dtoa_r+0x928>
 80082e6:	4656      	mov	r6, sl
 80082e8:	4621      	mov	r1, r4
 80082ea:	9803      	ldr	r0, [sp, #12]
 80082ec:	f7ff f9b8 	bl	8007660 <quorem>
 80082f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80082f4:	f806 3b01 	strb.w	r3, [r6], #1
 80082f8:	eba6 020a 	sub.w	r2, r6, sl
 80082fc:	4593      	cmp	fp, r2
 80082fe:	ddb4      	ble.n	800826a <_dtoa_r+0xafa>
 8008300:	2300      	movs	r3, #0
 8008302:	220a      	movs	r2, #10
 8008304:	4648      	mov	r0, r9
 8008306:	9903      	ldr	r1, [sp, #12]
 8008308:	f000 fea2 	bl	8009050 <__multadd>
 800830c:	9003      	str	r0, [sp, #12]
 800830e:	e7eb      	b.n	80082e8 <_dtoa_r+0xb78>
 8008310:	08009e64 	.word	0x08009e64
 8008314:	08009de8 	.word	0x08009de8

08008318 <_free_r>:
 8008318:	b538      	push	{r3, r4, r5, lr}
 800831a:	4605      	mov	r5, r0
 800831c:	2900      	cmp	r1, #0
 800831e:	d040      	beq.n	80083a2 <_free_r+0x8a>
 8008320:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008324:	1f0c      	subs	r4, r1, #4
 8008326:	2b00      	cmp	r3, #0
 8008328:	bfb8      	it	lt
 800832a:	18e4      	addlt	r4, r4, r3
 800832c:	f000 fe22 	bl	8008f74 <__malloc_lock>
 8008330:	4a1c      	ldr	r2, [pc, #112]	@ (80083a4 <_free_r+0x8c>)
 8008332:	6813      	ldr	r3, [r2, #0]
 8008334:	b933      	cbnz	r3, 8008344 <_free_r+0x2c>
 8008336:	6063      	str	r3, [r4, #4]
 8008338:	6014      	str	r4, [r2, #0]
 800833a:	4628      	mov	r0, r5
 800833c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008340:	f000 be1e 	b.w	8008f80 <__malloc_unlock>
 8008344:	42a3      	cmp	r3, r4
 8008346:	d908      	bls.n	800835a <_free_r+0x42>
 8008348:	6820      	ldr	r0, [r4, #0]
 800834a:	1821      	adds	r1, r4, r0
 800834c:	428b      	cmp	r3, r1
 800834e:	bf01      	itttt	eq
 8008350:	6819      	ldreq	r1, [r3, #0]
 8008352:	685b      	ldreq	r3, [r3, #4]
 8008354:	1809      	addeq	r1, r1, r0
 8008356:	6021      	streq	r1, [r4, #0]
 8008358:	e7ed      	b.n	8008336 <_free_r+0x1e>
 800835a:	461a      	mov	r2, r3
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	b10b      	cbz	r3, 8008364 <_free_r+0x4c>
 8008360:	42a3      	cmp	r3, r4
 8008362:	d9fa      	bls.n	800835a <_free_r+0x42>
 8008364:	6811      	ldr	r1, [r2, #0]
 8008366:	1850      	adds	r0, r2, r1
 8008368:	42a0      	cmp	r0, r4
 800836a:	d10b      	bne.n	8008384 <_free_r+0x6c>
 800836c:	6820      	ldr	r0, [r4, #0]
 800836e:	4401      	add	r1, r0
 8008370:	1850      	adds	r0, r2, r1
 8008372:	4283      	cmp	r3, r0
 8008374:	6011      	str	r1, [r2, #0]
 8008376:	d1e0      	bne.n	800833a <_free_r+0x22>
 8008378:	6818      	ldr	r0, [r3, #0]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	4408      	add	r0, r1
 800837e:	6010      	str	r0, [r2, #0]
 8008380:	6053      	str	r3, [r2, #4]
 8008382:	e7da      	b.n	800833a <_free_r+0x22>
 8008384:	d902      	bls.n	800838c <_free_r+0x74>
 8008386:	230c      	movs	r3, #12
 8008388:	602b      	str	r3, [r5, #0]
 800838a:	e7d6      	b.n	800833a <_free_r+0x22>
 800838c:	6820      	ldr	r0, [r4, #0]
 800838e:	1821      	adds	r1, r4, r0
 8008390:	428b      	cmp	r3, r1
 8008392:	bf01      	itttt	eq
 8008394:	6819      	ldreq	r1, [r3, #0]
 8008396:	685b      	ldreq	r3, [r3, #4]
 8008398:	1809      	addeq	r1, r1, r0
 800839a:	6021      	streq	r1, [r4, #0]
 800839c:	6063      	str	r3, [r4, #4]
 800839e:	6054      	str	r4, [r2, #4]
 80083a0:	e7cb      	b.n	800833a <_free_r+0x22>
 80083a2:	bd38      	pop	{r3, r4, r5, pc}
 80083a4:	200006f4 	.word	0x200006f4

080083a8 <_sungetc_r>:
 80083a8:	b538      	push	{r3, r4, r5, lr}
 80083aa:	1c4b      	adds	r3, r1, #1
 80083ac:	4614      	mov	r4, r2
 80083ae:	d103      	bne.n	80083b8 <_sungetc_r+0x10>
 80083b0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80083b4:	4628      	mov	r0, r5
 80083b6:	bd38      	pop	{r3, r4, r5, pc}
 80083b8:	8993      	ldrh	r3, [r2, #12]
 80083ba:	b2cd      	uxtb	r5, r1
 80083bc:	f023 0320 	bic.w	r3, r3, #32
 80083c0:	8193      	strh	r3, [r2, #12]
 80083c2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80083c4:	6852      	ldr	r2, [r2, #4]
 80083c6:	b18b      	cbz	r3, 80083ec <_sungetc_r+0x44>
 80083c8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80083ca:	4293      	cmp	r3, r2
 80083cc:	dd08      	ble.n	80083e0 <_sungetc_r+0x38>
 80083ce:	6823      	ldr	r3, [r4, #0]
 80083d0:	1e5a      	subs	r2, r3, #1
 80083d2:	6022      	str	r2, [r4, #0]
 80083d4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80083d8:	6863      	ldr	r3, [r4, #4]
 80083da:	3301      	adds	r3, #1
 80083dc:	6063      	str	r3, [r4, #4]
 80083de:	e7e9      	b.n	80083b4 <_sungetc_r+0xc>
 80083e0:	4621      	mov	r1, r4
 80083e2:	f001 f94d 	bl	8009680 <__submore>
 80083e6:	2800      	cmp	r0, #0
 80083e8:	d0f1      	beq.n	80083ce <_sungetc_r+0x26>
 80083ea:	e7e1      	b.n	80083b0 <_sungetc_r+0x8>
 80083ec:	6921      	ldr	r1, [r4, #16]
 80083ee:	6823      	ldr	r3, [r4, #0]
 80083f0:	b151      	cbz	r1, 8008408 <_sungetc_r+0x60>
 80083f2:	4299      	cmp	r1, r3
 80083f4:	d208      	bcs.n	8008408 <_sungetc_r+0x60>
 80083f6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80083fa:	42a9      	cmp	r1, r5
 80083fc:	d104      	bne.n	8008408 <_sungetc_r+0x60>
 80083fe:	3b01      	subs	r3, #1
 8008400:	3201      	adds	r2, #1
 8008402:	6023      	str	r3, [r4, #0]
 8008404:	6062      	str	r2, [r4, #4]
 8008406:	e7d5      	b.n	80083b4 <_sungetc_r+0xc>
 8008408:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800840c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008410:	6363      	str	r3, [r4, #52]	@ 0x34
 8008412:	2303      	movs	r3, #3
 8008414:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008416:	4623      	mov	r3, r4
 8008418:	f803 5f46 	strb.w	r5, [r3, #70]!
 800841c:	6023      	str	r3, [r4, #0]
 800841e:	2301      	movs	r3, #1
 8008420:	e7dc      	b.n	80083dc <_sungetc_r+0x34>

08008422 <__ssrefill_r>:
 8008422:	b510      	push	{r4, lr}
 8008424:	460c      	mov	r4, r1
 8008426:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008428:	b169      	cbz	r1, 8008446 <__ssrefill_r+0x24>
 800842a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800842e:	4299      	cmp	r1, r3
 8008430:	d001      	beq.n	8008436 <__ssrefill_r+0x14>
 8008432:	f7ff ff71 	bl	8008318 <_free_r>
 8008436:	2000      	movs	r0, #0
 8008438:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800843a:	6360      	str	r0, [r4, #52]	@ 0x34
 800843c:	6063      	str	r3, [r4, #4]
 800843e:	b113      	cbz	r3, 8008446 <__ssrefill_r+0x24>
 8008440:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008442:	6023      	str	r3, [r4, #0]
 8008444:	bd10      	pop	{r4, pc}
 8008446:	6923      	ldr	r3, [r4, #16]
 8008448:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800844c:	6023      	str	r3, [r4, #0]
 800844e:	2300      	movs	r3, #0
 8008450:	6063      	str	r3, [r4, #4]
 8008452:	89a3      	ldrh	r3, [r4, #12]
 8008454:	f043 0320 	orr.w	r3, r3, #32
 8008458:	81a3      	strh	r3, [r4, #12]
 800845a:	e7f3      	b.n	8008444 <__ssrefill_r+0x22>

0800845c <__ssvfiscanf_r>:
 800845c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008460:	460c      	mov	r4, r1
 8008462:	2100      	movs	r1, #0
 8008464:	4606      	mov	r6, r0
 8008466:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800846a:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800846e:	49ab      	ldr	r1, [pc, #684]	@ (800871c <__ssvfiscanf_r+0x2c0>)
 8008470:	f10d 0804 	add.w	r8, sp, #4
 8008474:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008476:	49aa      	ldr	r1, [pc, #680]	@ (8008720 <__ssvfiscanf_r+0x2c4>)
 8008478:	4faa      	ldr	r7, [pc, #680]	@ (8008724 <__ssvfiscanf_r+0x2c8>)
 800847a:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800847e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008480:	9300      	str	r3, [sp, #0]
 8008482:	f892 9000 	ldrb.w	r9, [r2]
 8008486:	f1b9 0f00 	cmp.w	r9, #0
 800848a:	f000 8159 	beq.w	8008740 <__ssvfiscanf_r+0x2e4>
 800848e:	f817 3009 	ldrb.w	r3, [r7, r9]
 8008492:	1c55      	adds	r5, r2, #1
 8008494:	f013 0308 	ands.w	r3, r3, #8
 8008498:	d019      	beq.n	80084ce <__ssvfiscanf_r+0x72>
 800849a:	6863      	ldr	r3, [r4, #4]
 800849c:	2b00      	cmp	r3, #0
 800849e:	dd0f      	ble.n	80084c0 <__ssvfiscanf_r+0x64>
 80084a0:	6823      	ldr	r3, [r4, #0]
 80084a2:	781a      	ldrb	r2, [r3, #0]
 80084a4:	5cba      	ldrb	r2, [r7, r2]
 80084a6:	0712      	lsls	r2, r2, #28
 80084a8:	d401      	bmi.n	80084ae <__ssvfiscanf_r+0x52>
 80084aa:	462a      	mov	r2, r5
 80084ac:	e7e9      	b.n	8008482 <__ssvfiscanf_r+0x26>
 80084ae:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80084b0:	3301      	adds	r3, #1
 80084b2:	3201      	adds	r2, #1
 80084b4:	9245      	str	r2, [sp, #276]	@ 0x114
 80084b6:	6862      	ldr	r2, [r4, #4]
 80084b8:	6023      	str	r3, [r4, #0]
 80084ba:	3a01      	subs	r2, #1
 80084bc:	6062      	str	r2, [r4, #4]
 80084be:	e7ec      	b.n	800849a <__ssvfiscanf_r+0x3e>
 80084c0:	4621      	mov	r1, r4
 80084c2:	4630      	mov	r0, r6
 80084c4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80084c6:	4798      	blx	r3
 80084c8:	2800      	cmp	r0, #0
 80084ca:	d0e9      	beq.n	80084a0 <__ssvfiscanf_r+0x44>
 80084cc:	e7ed      	b.n	80084aa <__ssvfiscanf_r+0x4e>
 80084ce:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80084d2:	f040 8086 	bne.w	80085e2 <__ssvfiscanf_r+0x186>
 80084d6:	9341      	str	r3, [sp, #260]	@ 0x104
 80084d8:	9343      	str	r3, [sp, #268]	@ 0x10c
 80084da:	7853      	ldrb	r3, [r2, #1]
 80084dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80084de:	bf04      	itt	eq
 80084e0:	2310      	moveq	r3, #16
 80084e2:	1c95      	addeq	r5, r2, #2
 80084e4:	f04f 020a 	mov.w	r2, #10
 80084e8:	bf08      	it	eq
 80084ea:	9341      	streq	r3, [sp, #260]	@ 0x104
 80084ec:	46aa      	mov	sl, r5
 80084ee:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80084f2:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80084f6:	2b09      	cmp	r3, #9
 80084f8:	d91e      	bls.n	8008538 <__ssvfiscanf_r+0xdc>
 80084fa:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8008728 <__ssvfiscanf_r+0x2cc>
 80084fe:	2203      	movs	r2, #3
 8008500:	4658      	mov	r0, fp
 8008502:	f7ff f891 	bl	8007628 <memchr>
 8008506:	b138      	cbz	r0, 8008518 <__ssvfiscanf_r+0xbc>
 8008508:	2301      	movs	r3, #1
 800850a:	4655      	mov	r5, sl
 800850c:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800850e:	eba0 000b 	sub.w	r0, r0, fp
 8008512:	4083      	lsls	r3, r0
 8008514:	4313      	orrs	r3, r2
 8008516:	9341      	str	r3, [sp, #260]	@ 0x104
 8008518:	f815 3b01 	ldrb.w	r3, [r5], #1
 800851c:	2b78      	cmp	r3, #120	@ 0x78
 800851e:	d806      	bhi.n	800852e <__ssvfiscanf_r+0xd2>
 8008520:	2b57      	cmp	r3, #87	@ 0x57
 8008522:	d810      	bhi.n	8008546 <__ssvfiscanf_r+0xea>
 8008524:	2b25      	cmp	r3, #37	@ 0x25
 8008526:	d05c      	beq.n	80085e2 <__ssvfiscanf_r+0x186>
 8008528:	d856      	bhi.n	80085d8 <__ssvfiscanf_r+0x17c>
 800852a:	2b00      	cmp	r3, #0
 800852c:	d074      	beq.n	8008618 <__ssvfiscanf_r+0x1bc>
 800852e:	2303      	movs	r3, #3
 8008530:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008532:	230a      	movs	r3, #10
 8008534:	9342      	str	r3, [sp, #264]	@ 0x108
 8008536:	e087      	b.n	8008648 <__ssvfiscanf_r+0x1ec>
 8008538:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800853a:	4655      	mov	r5, sl
 800853c:	fb02 1103 	mla	r1, r2, r3, r1
 8008540:	3930      	subs	r1, #48	@ 0x30
 8008542:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008544:	e7d2      	b.n	80084ec <__ssvfiscanf_r+0x90>
 8008546:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800854a:	2a20      	cmp	r2, #32
 800854c:	d8ef      	bhi.n	800852e <__ssvfiscanf_r+0xd2>
 800854e:	a101      	add	r1, pc, #4	@ (adr r1, 8008554 <__ssvfiscanf_r+0xf8>)
 8008550:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008554:	08008627 	.word	0x08008627
 8008558:	0800852f 	.word	0x0800852f
 800855c:	0800852f 	.word	0x0800852f
 8008560:	08008681 	.word	0x08008681
 8008564:	0800852f 	.word	0x0800852f
 8008568:	0800852f 	.word	0x0800852f
 800856c:	0800852f 	.word	0x0800852f
 8008570:	0800852f 	.word	0x0800852f
 8008574:	0800852f 	.word	0x0800852f
 8008578:	0800852f 	.word	0x0800852f
 800857c:	0800852f 	.word	0x0800852f
 8008580:	08008697 	.word	0x08008697
 8008584:	0800867d 	.word	0x0800867d
 8008588:	080085df 	.word	0x080085df
 800858c:	080085df 	.word	0x080085df
 8008590:	080085df 	.word	0x080085df
 8008594:	0800852f 	.word	0x0800852f
 8008598:	08008639 	.word	0x08008639
 800859c:	0800852f 	.word	0x0800852f
 80085a0:	0800852f 	.word	0x0800852f
 80085a4:	0800852f 	.word	0x0800852f
 80085a8:	0800852f 	.word	0x0800852f
 80085ac:	080086a7 	.word	0x080086a7
 80085b0:	08008641 	.word	0x08008641
 80085b4:	0800861f 	.word	0x0800861f
 80085b8:	0800852f 	.word	0x0800852f
 80085bc:	0800852f 	.word	0x0800852f
 80085c0:	080086a3 	.word	0x080086a3
 80085c4:	0800852f 	.word	0x0800852f
 80085c8:	0800867d 	.word	0x0800867d
 80085cc:	0800852f 	.word	0x0800852f
 80085d0:	0800852f 	.word	0x0800852f
 80085d4:	08008627 	.word	0x08008627
 80085d8:	3b45      	subs	r3, #69	@ 0x45
 80085da:	2b02      	cmp	r3, #2
 80085dc:	d8a7      	bhi.n	800852e <__ssvfiscanf_r+0xd2>
 80085de:	2305      	movs	r3, #5
 80085e0:	e031      	b.n	8008646 <__ssvfiscanf_r+0x1ea>
 80085e2:	6863      	ldr	r3, [r4, #4]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	dd0d      	ble.n	8008604 <__ssvfiscanf_r+0x1a8>
 80085e8:	6823      	ldr	r3, [r4, #0]
 80085ea:	781a      	ldrb	r2, [r3, #0]
 80085ec:	454a      	cmp	r2, r9
 80085ee:	f040 80a7 	bne.w	8008740 <__ssvfiscanf_r+0x2e4>
 80085f2:	3301      	adds	r3, #1
 80085f4:	6862      	ldr	r2, [r4, #4]
 80085f6:	6023      	str	r3, [r4, #0]
 80085f8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80085fa:	3a01      	subs	r2, #1
 80085fc:	3301      	adds	r3, #1
 80085fe:	6062      	str	r2, [r4, #4]
 8008600:	9345      	str	r3, [sp, #276]	@ 0x114
 8008602:	e752      	b.n	80084aa <__ssvfiscanf_r+0x4e>
 8008604:	4621      	mov	r1, r4
 8008606:	4630      	mov	r0, r6
 8008608:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800860a:	4798      	blx	r3
 800860c:	2800      	cmp	r0, #0
 800860e:	d0eb      	beq.n	80085e8 <__ssvfiscanf_r+0x18c>
 8008610:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008612:	2800      	cmp	r0, #0
 8008614:	f040 808c 	bne.w	8008730 <__ssvfiscanf_r+0x2d4>
 8008618:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800861c:	e08c      	b.n	8008738 <__ssvfiscanf_r+0x2dc>
 800861e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008620:	f042 0220 	orr.w	r2, r2, #32
 8008624:	9241      	str	r2, [sp, #260]	@ 0x104
 8008626:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008628:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800862c:	9241      	str	r2, [sp, #260]	@ 0x104
 800862e:	2210      	movs	r2, #16
 8008630:	2b6e      	cmp	r3, #110	@ 0x6e
 8008632:	9242      	str	r2, [sp, #264]	@ 0x108
 8008634:	d902      	bls.n	800863c <__ssvfiscanf_r+0x1e0>
 8008636:	e005      	b.n	8008644 <__ssvfiscanf_r+0x1e8>
 8008638:	2300      	movs	r3, #0
 800863a:	9342      	str	r3, [sp, #264]	@ 0x108
 800863c:	2303      	movs	r3, #3
 800863e:	e002      	b.n	8008646 <__ssvfiscanf_r+0x1ea>
 8008640:	2308      	movs	r3, #8
 8008642:	9342      	str	r3, [sp, #264]	@ 0x108
 8008644:	2304      	movs	r3, #4
 8008646:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008648:	6863      	ldr	r3, [r4, #4]
 800864a:	2b00      	cmp	r3, #0
 800864c:	dd39      	ble.n	80086c2 <__ssvfiscanf_r+0x266>
 800864e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008650:	0659      	lsls	r1, r3, #25
 8008652:	d404      	bmi.n	800865e <__ssvfiscanf_r+0x202>
 8008654:	6823      	ldr	r3, [r4, #0]
 8008656:	781a      	ldrb	r2, [r3, #0]
 8008658:	5cba      	ldrb	r2, [r7, r2]
 800865a:	0712      	lsls	r2, r2, #28
 800865c:	d438      	bmi.n	80086d0 <__ssvfiscanf_r+0x274>
 800865e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008660:	2b02      	cmp	r3, #2
 8008662:	dc47      	bgt.n	80086f4 <__ssvfiscanf_r+0x298>
 8008664:	466b      	mov	r3, sp
 8008666:	4622      	mov	r2, r4
 8008668:	4630      	mov	r0, r6
 800866a:	a941      	add	r1, sp, #260	@ 0x104
 800866c:	f000 fa54 	bl	8008b18 <_scanf_chars>
 8008670:	2801      	cmp	r0, #1
 8008672:	d065      	beq.n	8008740 <__ssvfiscanf_r+0x2e4>
 8008674:	2802      	cmp	r0, #2
 8008676:	f47f af18 	bne.w	80084aa <__ssvfiscanf_r+0x4e>
 800867a:	e7c9      	b.n	8008610 <__ssvfiscanf_r+0x1b4>
 800867c:	220a      	movs	r2, #10
 800867e:	e7d7      	b.n	8008630 <__ssvfiscanf_r+0x1d4>
 8008680:	4629      	mov	r1, r5
 8008682:	4640      	mov	r0, r8
 8008684:	f000 fb94 	bl	8008db0 <__sccl>
 8008688:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800868a:	4605      	mov	r5, r0
 800868c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008690:	9341      	str	r3, [sp, #260]	@ 0x104
 8008692:	2301      	movs	r3, #1
 8008694:	e7d7      	b.n	8008646 <__ssvfiscanf_r+0x1ea>
 8008696:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008698:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800869c:	9341      	str	r3, [sp, #260]	@ 0x104
 800869e:	2300      	movs	r3, #0
 80086a0:	e7d1      	b.n	8008646 <__ssvfiscanf_r+0x1ea>
 80086a2:	2302      	movs	r3, #2
 80086a4:	e7cf      	b.n	8008646 <__ssvfiscanf_r+0x1ea>
 80086a6:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80086a8:	06c3      	lsls	r3, r0, #27
 80086aa:	f53f aefe 	bmi.w	80084aa <__ssvfiscanf_r+0x4e>
 80086ae:	9b00      	ldr	r3, [sp, #0]
 80086b0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80086b2:	1d19      	adds	r1, r3, #4
 80086b4:	9100      	str	r1, [sp, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	07c0      	lsls	r0, r0, #31
 80086ba:	bf4c      	ite	mi
 80086bc:	801a      	strhmi	r2, [r3, #0]
 80086be:	601a      	strpl	r2, [r3, #0]
 80086c0:	e6f3      	b.n	80084aa <__ssvfiscanf_r+0x4e>
 80086c2:	4621      	mov	r1, r4
 80086c4:	4630      	mov	r0, r6
 80086c6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80086c8:	4798      	blx	r3
 80086ca:	2800      	cmp	r0, #0
 80086cc:	d0bf      	beq.n	800864e <__ssvfiscanf_r+0x1f2>
 80086ce:	e79f      	b.n	8008610 <__ssvfiscanf_r+0x1b4>
 80086d0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80086d2:	3201      	adds	r2, #1
 80086d4:	9245      	str	r2, [sp, #276]	@ 0x114
 80086d6:	6862      	ldr	r2, [r4, #4]
 80086d8:	3a01      	subs	r2, #1
 80086da:	2a00      	cmp	r2, #0
 80086dc:	6062      	str	r2, [r4, #4]
 80086de:	dd02      	ble.n	80086e6 <__ssvfiscanf_r+0x28a>
 80086e0:	3301      	adds	r3, #1
 80086e2:	6023      	str	r3, [r4, #0]
 80086e4:	e7b6      	b.n	8008654 <__ssvfiscanf_r+0x1f8>
 80086e6:	4621      	mov	r1, r4
 80086e8:	4630      	mov	r0, r6
 80086ea:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80086ec:	4798      	blx	r3
 80086ee:	2800      	cmp	r0, #0
 80086f0:	d0b0      	beq.n	8008654 <__ssvfiscanf_r+0x1f8>
 80086f2:	e78d      	b.n	8008610 <__ssvfiscanf_r+0x1b4>
 80086f4:	2b04      	cmp	r3, #4
 80086f6:	dc06      	bgt.n	8008706 <__ssvfiscanf_r+0x2aa>
 80086f8:	466b      	mov	r3, sp
 80086fa:	4622      	mov	r2, r4
 80086fc:	4630      	mov	r0, r6
 80086fe:	a941      	add	r1, sp, #260	@ 0x104
 8008700:	f000 fa64 	bl	8008bcc <_scanf_i>
 8008704:	e7b4      	b.n	8008670 <__ssvfiscanf_r+0x214>
 8008706:	4b09      	ldr	r3, [pc, #36]	@ (800872c <__ssvfiscanf_r+0x2d0>)
 8008708:	2b00      	cmp	r3, #0
 800870a:	f43f aece 	beq.w	80084aa <__ssvfiscanf_r+0x4e>
 800870e:	466b      	mov	r3, sp
 8008710:	4622      	mov	r2, r4
 8008712:	4630      	mov	r0, r6
 8008714:	a941      	add	r1, sp, #260	@ 0x104
 8008716:	f3af 8000 	nop.w
 800871a:	e7a9      	b.n	8008670 <__ssvfiscanf_r+0x214>
 800871c:	080083a9 	.word	0x080083a9
 8008720:	08008423 	.word	0x08008423
 8008724:	0800a041 	.word	0x0800a041
 8008728:	08009e75 	.word	0x08009e75
 800872c:	00000000 	.word	0x00000000
 8008730:	89a3      	ldrh	r3, [r4, #12]
 8008732:	065b      	lsls	r3, r3, #25
 8008734:	f53f af70 	bmi.w	8008618 <__ssvfiscanf_r+0x1bc>
 8008738:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800873c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008740:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008742:	e7f9      	b.n	8008738 <__ssvfiscanf_r+0x2dc>

08008744 <__sfputc_r>:
 8008744:	6893      	ldr	r3, [r2, #8]
 8008746:	b410      	push	{r4}
 8008748:	3b01      	subs	r3, #1
 800874a:	2b00      	cmp	r3, #0
 800874c:	6093      	str	r3, [r2, #8]
 800874e:	da07      	bge.n	8008760 <__sfputc_r+0x1c>
 8008750:	6994      	ldr	r4, [r2, #24]
 8008752:	42a3      	cmp	r3, r4
 8008754:	db01      	blt.n	800875a <__sfputc_r+0x16>
 8008756:	290a      	cmp	r1, #10
 8008758:	d102      	bne.n	8008760 <__sfputc_r+0x1c>
 800875a:	bc10      	pop	{r4}
 800875c:	f000 bff6 	b.w	800974c <__swbuf_r>
 8008760:	6813      	ldr	r3, [r2, #0]
 8008762:	1c58      	adds	r0, r3, #1
 8008764:	6010      	str	r0, [r2, #0]
 8008766:	7019      	strb	r1, [r3, #0]
 8008768:	4608      	mov	r0, r1
 800876a:	bc10      	pop	{r4}
 800876c:	4770      	bx	lr

0800876e <__sfputs_r>:
 800876e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008770:	4606      	mov	r6, r0
 8008772:	460f      	mov	r7, r1
 8008774:	4614      	mov	r4, r2
 8008776:	18d5      	adds	r5, r2, r3
 8008778:	42ac      	cmp	r4, r5
 800877a:	d101      	bne.n	8008780 <__sfputs_r+0x12>
 800877c:	2000      	movs	r0, #0
 800877e:	e007      	b.n	8008790 <__sfputs_r+0x22>
 8008780:	463a      	mov	r2, r7
 8008782:	4630      	mov	r0, r6
 8008784:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008788:	f7ff ffdc 	bl	8008744 <__sfputc_r>
 800878c:	1c43      	adds	r3, r0, #1
 800878e:	d1f3      	bne.n	8008778 <__sfputs_r+0xa>
 8008790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008794 <_vfiprintf_r>:
 8008794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008798:	460d      	mov	r5, r1
 800879a:	4614      	mov	r4, r2
 800879c:	4698      	mov	r8, r3
 800879e:	4606      	mov	r6, r0
 80087a0:	b09d      	sub	sp, #116	@ 0x74
 80087a2:	b118      	cbz	r0, 80087ac <_vfiprintf_r+0x18>
 80087a4:	6a03      	ldr	r3, [r0, #32]
 80087a6:	b90b      	cbnz	r3, 80087ac <_vfiprintf_r+0x18>
 80087a8:	f7fe fe18 	bl	80073dc <__sinit>
 80087ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087ae:	07d9      	lsls	r1, r3, #31
 80087b0:	d405      	bmi.n	80087be <_vfiprintf_r+0x2a>
 80087b2:	89ab      	ldrh	r3, [r5, #12]
 80087b4:	059a      	lsls	r2, r3, #22
 80087b6:	d402      	bmi.n	80087be <_vfiprintf_r+0x2a>
 80087b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087ba:	f7fe ff1e 	bl	80075fa <__retarget_lock_acquire_recursive>
 80087be:	89ab      	ldrh	r3, [r5, #12]
 80087c0:	071b      	lsls	r3, r3, #28
 80087c2:	d501      	bpl.n	80087c8 <_vfiprintf_r+0x34>
 80087c4:	692b      	ldr	r3, [r5, #16]
 80087c6:	b99b      	cbnz	r3, 80087f0 <_vfiprintf_r+0x5c>
 80087c8:	4629      	mov	r1, r5
 80087ca:	4630      	mov	r0, r6
 80087cc:	f001 f8e8 	bl	80099a0 <__swsetup_r>
 80087d0:	b170      	cbz	r0, 80087f0 <_vfiprintf_r+0x5c>
 80087d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087d4:	07dc      	lsls	r4, r3, #31
 80087d6:	d504      	bpl.n	80087e2 <_vfiprintf_r+0x4e>
 80087d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087dc:	b01d      	add	sp, #116	@ 0x74
 80087de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087e2:	89ab      	ldrh	r3, [r5, #12]
 80087e4:	0598      	lsls	r0, r3, #22
 80087e6:	d4f7      	bmi.n	80087d8 <_vfiprintf_r+0x44>
 80087e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087ea:	f7fe ff07 	bl	80075fc <__retarget_lock_release_recursive>
 80087ee:	e7f3      	b.n	80087d8 <_vfiprintf_r+0x44>
 80087f0:	2300      	movs	r3, #0
 80087f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80087f4:	2320      	movs	r3, #32
 80087f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087fa:	2330      	movs	r3, #48	@ 0x30
 80087fc:	f04f 0901 	mov.w	r9, #1
 8008800:	f8cd 800c 	str.w	r8, [sp, #12]
 8008804:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80089b0 <_vfiprintf_r+0x21c>
 8008808:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800880c:	4623      	mov	r3, r4
 800880e:	469a      	mov	sl, r3
 8008810:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008814:	b10a      	cbz	r2, 800881a <_vfiprintf_r+0x86>
 8008816:	2a25      	cmp	r2, #37	@ 0x25
 8008818:	d1f9      	bne.n	800880e <_vfiprintf_r+0x7a>
 800881a:	ebba 0b04 	subs.w	fp, sl, r4
 800881e:	d00b      	beq.n	8008838 <_vfiprintf_r+0xa4>
 8008820:	465b      	mov	r3, fp
 8008822:	4622      	mov	r2, r4
 8008824:	4629      	mov	r1, r5
 8008826:	4630      	mov	r0, r6
 8008828:	f7ff ffa1 	bl	800876e <__sfputs_r>
 800882c:	3001      	adds	r0, #1
 800882e:	f000 80a7 	beq.w	8008980 <_vfiprintf_r+0x1ec>
 8008832:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008834:	445a      	add	r2, fp
 8008836:	9209      	str	r2, [sp, #36]	@ 0x24
 8008838:	f89a 3000 	ldrb.w	r3, [sl]
 800883c:	2b00      	cmp	r3, #0
 800883e:	f000 809f 	beq.w	8008980 <_vfiprintf_r+0x1ec>
 8008842:	2300      	movs	r3, #0
 8008844:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008848:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800884c:	f10a 0a01 	add.w	sl, sl, #1
 8008850:	9304      	str	r3, [sp, #16]
 8008852:	9307      	str	r3, [sp, #28]
 8008854:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008858:	931a      	str	r3, [sp, #104]	@ 0x68
 800885a:	4654      	mov	r4, sl
 800885c:	2205      	movs	r2, #5
 800885e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008862:	4853      	ldr	r0, [pc, #332]	@ (80089b0 <_vfiprintf_r+0x21c>)
 8008864:	f7fe fee0 	bl	8007628 <memchr>
 8008868:	9a04      	ldr	r2, [sp, #16]
 800886a:	b9d8      	cbnz	r0, 80088a4 <_vfiprintf_r+0x110>
 800886c:	06d1      	lsls	r1, r2, #27
 800886e:	bf44      	itt	mi
 8008870:	2320      	movmi	r3, #32
 8008872:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008876:	0713      	lsls	r3, r2, #28
 8008878:	bf44      	itt	mi
 800887a:	232b      	movmi	r3, #43	@ 0x2b
 800887c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008880:	f89a 3000 	ldrb.w	r3, [sl]
 8008884:	2b2a      	cmp	r3, #42	@ 0x2a
 8008886:	d015      	beq.n	80088b4 <_vfiprintf_r+0x120>
 8008888:	4654      	mov	r4, sl
 800888a:	2000      	movs	r0, #0
 800888c:	f04f 0c0a 	mov.w	ip, #10
 8008890:	9a07      	ldr	r2, [sp, #28]
 8008892:	4621      	mov	r1, r4
 8008894:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008898:	3b30      	subs	r3, #48	@ 0x30
 800889a:	2b09      	cmp	r3, #9
 800889c:	d94b      	bls.n	8008936 <_vfiprintf_r+0x1a2>
 800889e:	b1b0      	cbz	r0, 80088ce <_vfiprintf_r+0x13a>
 80088a0:	9207      	str	r2, [sp, #28]
 80088a2:	e014      	b.n	80088ce <_vfiprintf_r+0x13a>
 80088a4:	eba0 0308 	sub.w	r3, r0, r8
 80088a8:	fa09 f303 	lsl.w	r3, r9, r3
 80088ac:	4313      	orrs	r3, r2
 80088ae:	46a2      	mov	sl, r4
 80088b0:	9304      	str	r3, [sp, #16]
 80088b2:	e7d2      	b.n	800885a <_vfiprintf_r+0xc6>
 80088b4:	9b03      	ldr	r3, [sp, #12]
 80088b6:	1d19      	adds	r1, r3, #4
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	9103      	str	r1, [sp, #12]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	bfbb      	ittet	lt
 80088c0:	425b      	neglt	r3, r3
 80088c2:	f042 0202 	orrlt.w	r2, r2, #2
 80088c6:	9307      	strge	r3, [sp, #28]
 80088c8:	9307      	strlt	r3, [sp, #28]
 80088ca:	bfb8      	it	lt
 80088cc:	9204      	strlt	r2, [sp, #16]
 80088ce:	7823      	ldrb	r3, [r4, #0]
 80088d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80088d2:	d10a      	bne.n	80088ea <_vfiprintf_r+0x156>
 80088d4:	7863      	ldrb	r3, [r4, #1]
 80088d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80088d8:	d132      	bne.n	8008940 <_vfiprintf_r+0x1ac>
 80088da:	9b03      	ldr	r3, [sp, #12]
 80088dc:	3402      	adds	r4, #2
 80088de:	1d1a      	adds	r2, r3, #4
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	9203      	str	r2, [sp, #12]
 80088e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088e8:	9305      	str	r3, [sp, #20]
 80088ea:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80089b4 <_vfiprintf_r+0x220>
 80088ee:	2203      	movs	r2, #3
 80088f0:	4650      	mov	r0, sl
 80088f2:	7821      	ldrb	r1, [r4, #0]
 80088f4:	f7fe fe98 	bl	8007628 <memchr>
 80088f8:	b138      	cbz	r0, 800890a <_vfiprintf_r+0x176>
 80088fa:	2240      	movs	r2, #64	@ 0x40
 80088fc:	9b04      	ldr	r3, [sp, #16]
 80088fe:	eba0 000a 	sub.w	r0, r0, sl
 8008902:	4082      	lsls	r2, r0
 8008904:	4313      	orrs	r3, r2
 8008906:	3401      	adds	r4, #1
 8008908:	9304      	str	r3, [sp, #16]
 800890a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800890e:	2206      	movs	r2, #6
 8008910:	4829      	ldr	r0, [pc, #164]	@ (80089b8 <_vfiprintf_r+0x224>)
 8008912:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008916:	f7fe fe87 	bl	8007628 <memchr>
 800891a:	2800      	cmp	r0, #0
 800891c:	d03f      	beq.n	800899e <_vfiprintf_r+0x20a>
 800891e:	4b27      	ldr	r3, [pc, #156]	@ (80089bc <_vfiprintf_r+0x228>)
 8008920:	bb1b      	cbnz	r3, 800896a <_vfiprintf_r+0x1d6>
 8008922:	9b03      	ldr	r3, [sp, #12]
 8008924:	3307      	adds	r3, #7
 8008926:	f023 0307 	bic.w	r3, r3, #7
 800892a:	3308      	adds	r3, #8
 800892c:	9303      	str	r3, [sp, #12]
 800892e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008930:	443b      	add	r3, r7
 8008932:	9309      	str	r3, [sp, #36]	@ 0x24
 8008934:	e76a      	b.n	800880c <_vfiprintf_r+0x78>
 8008936:	460c      	mov	r4, r1
 8008938:	2001      	movs	r0, #1
 800893a:	fb0c 3202 	mla	r2, ip, r2, r3
 800893e:	e7a8      	b.n	8008892 <_vfiprintf_r+0xfe>
 8008940:	2300      	movs	r3, #0
 8008942:	f04f 0c0a 	mov.w	ip, #10
 8008946:	4619      	mov	r1, r3
 8008948:	3401      	adds	r4, #1
 800894a:	9305      	str	r3, [sp, #20]
 800894c:	4620      	mov	r0, r4
 800894e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008952:	3a30      	subs	r2, #48	@ 0x30
 8008954:	2a09      	cmp	r2, #9
 8008956:	d903      	bls.n	8008960 <_vfiprintf_r+0x1cc>
 8008958:	2b00      	cmp	r3, #0
 800895a:	d0c6      	beq.n	80088ea <_vfiprintf_r+0x156>
 800895c:	9105      	str	r1, [sp, #20]
 800895e:	e7c4      	b.n	80088ea <_vfiprintf_r+0x156>
 8008960:	4604      	mov	r4, r0
 8008962:	2301      	movs	r3, #1
 8008964:	fb0c 2101 	mla	r1, ip, r1, r2
 8008968:	e7f0      	b.n	800894c <_vfiprintf_r+0x1b8>
 800896a:	ab03      	add	r3, sp, #12
 800896c:	9300      	str	r3, [sp, #0]
 800896e:	462a      	mov	r2, r5
 8008970:	4630      	mov	r0, r6
 8008972:	4b13      	ldr	r3, [pc, #76]	@ (80089c0 <_vfiprintf_r+0x22c>)
 8008974:	a904      	add	r1, sp, #16
 8008976:	f7fe f877 	bl	8006a68 <_printf_float>
 800897a:	4607      	mov	r7, r0
 800897c:	1c78      	adds	r0, r7, #1
 800897e:	d1d6      	bne.n	800892e <_vfiprintf_r+0x19a>
 8008980:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008982:	07d9      	lsls	r1, r3, #31
 8008984:	d405      	bmi.n	8008992 <_vfiprintf_r+0x1fe>
 8008986:	89ab      	ldrh	r3, [r5, #12]
 8008988:	059a      	lsls	r2, r3, #22
 800898a:	d402      	bmi.n	8008992 <_vfiprintf_r+0x1fe>
 800898c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800898e:	f7fe fe35 	bl	80075fc <__retarget_lock_release_recursive>
 8008992:	89ab      	ldrh	r3, [r5, #12]
 8008994:	065b      	lsls	r3, r3, #25
 8008996:	f53f af1f 	bmi.w	80087d8 <_vfiprintf_r+0x44>
 800899a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800899c:	e71e      	b.n	80087dc <_vfiprintf_r+0x48>
 800899e:	ab03      	add	r3, sp, #12
 80089a0:	9300      	str	r3, [sp, #0]
 80089a2:	462a      	mov	r2, r5
 80089a4:	4630      	mov	r0, r6
 80089a6:	4b06      	ldr	r3, [pc, #24]	@ (80089c0 <_vfiprintf_r+0x22c>)
 80089a8:	a904      	add	r1, sp, #16
 80089aa:	f7fe fafb 	bl	8006fa4 <_printf_i>
 80089ae:	e7e4      	b.n	800897a <_vfiprintf_r+0x1e6>
 80089b0:	08009e79 	.word	0x08009e79
 80089b4:	08009e75 	.word	0x08009e75
 80089b8:	08009e7f 	.word	0x08009e7f
 80089bc:	08006a69 	.word	0x08006a69
 80089c0:	0800876f 	.word	0x0800876f

080089c4 <malloc>:
 80089c4:	4b02      	ldr	r3, [pc, #8]	@ (80089d0 <malloc+0xc>)
 80089c6:	4601      	mov	r1, r0
 80089c8:	6818      	ldr	r0, [r3, #0]
 80089ca:	f000 b825 	b.w	8008a18 <_malloc_r>
 80089ce:	bf00      	nop
 80089d0:	2000001c 	.word	0x2000001c

080089d4 <sbrk_aligned>:
 80089d4:	b570      	push	{r4, r5, r6, lr}
 80089d6:	4e0f      	ldr	r6, [pc, #60]	@ (8008a14 <sbrk_aligned+0x40>)
 80089d8:	460c      	mov	r4, r1
 80089da:	6831      	ldr	r1, [r6, #0]
 80089dc:	4605      	mov	r5, r0
 80089de:	b911      	cbnz	r1, 80089e6 <sbrk_aligned+0x12>
 80089e0:	f001 f8a6 	bl	8009b30 <_sbrk_r>
 80089e4:	6030      	str	r0, [r6, #0]
 80089e6:	4621      	mov	r1, r4
 80089e8:	4628      	mov	r0, r5
 80089ea:	f001 f8a1 	bl	8009b30 <_sbrk_r>
 80089ee:	1c43      	adds	r3, r0, #1
 80089f0:	d103      	bne.n	80089fa <sbrk_aligned+0x26>
 80089f2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80089f6:	4620      	mov	r0, r4
 80089f8:	bd70      	pop	{r4, r5, r6, pc}
 80089fa:	1cc4      	adds	r4, r0, #3
 80089fc:	f024 0403 	bic.w	r4, r4, #3
 8008a00:	42a0      	cmp	r0, r4
 8008a02:	d0f8      	beq.n	80089f6 <sbrk_aligned+0x22>
 8008a04:	1a21      	subs	r1, r4, r0
 8008a06:	4628      	mov	r0, r5
 8008a08:	f001 f892 	bl	8009b30 <_sbrk_r>
 8008a0c:	3001      	adds	r0, #1
 8008a0e:	d1f2      	bne.n	80089f6 <sbrk_aligned+0x22>
 8008a10:	e7ef      	b.n	80089f2 <sbrk_aligned+0x1e>
 8008a12:	bf00      	nop
 8008a14:	200006f0 	.word	0x200006f0

08008a18 <_malloc_r>:
 8008a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a1c:	1ccd      	adds	r5, r1, #3
 8008a1e:	f025 0503 	bic.w	r5, r5, #3
 8008a22:	3508      	adds	r5, #8
 8008a24:	2d0c      	cmp	r5, #12
 8008a26:	bf38      	it	cc
 8008a28:	250c      	movcc	r5, #12
 8008a2a:	2d00      	cmp	r5, #0
 8008a2c:	4606      	mov	r6, r0
 8008a2e:	db01      	blt.n	8008a34 <_malloc_r+0x1c>
 8008a30:	42a9      	cmp	r1, r5
 8008a32:	d904      	bls.n	8008a3e <_malloc_r+0x26>
 8008a34:	230c      	movs	r3, #12
 8008a36:	6033      	str	r3, [r6, #0]
 8008a38:	2000      	movs	r0, #0
 8008a3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b14 <_malloc_r+0xfc>
 8008a42:	f000 fa97 	bl	8008f74 <__malloc_lock>
 8008a46:	f8d8 3000 	ldr.w	r3, [r8]
 8008a4a:	461c      	mov	r4, r3
 8008a4c:	bb44      	cbnz	r4, 8008aa0 <_malloc_r+0x88>
 8008a4e:	4629      	mov	r1, r5
 8008a50:	4630      	mov	r0, r6
 8008a52:	f7ff ffbf 	bl	80089d4 <sbrk_aligned>
 8008a56:	1c43      	adds	r3, r0, #1
 8008a58:	4604      	mov	r4, r0
 8008a5a:	d158      	bne.n	8008b0e <_malloc_r+0xf6>
 8008a5c:	f8d8 4000 	ldr.w	r4, [r8]
 8008a60:	4627      	mov	r7, r4
 8008a62:	2f00      	cmp	r7, #0
 8008a64:	d143      	bne.n	8008aee <_malloc_r+0xd6>
 8008a66:	2c00      	cmp	r4, #0
 8008a68:	d04b      	beq.n	8008b02 <_malloc_r+0xea>
 8008a6a:	6823      	ldr	r3, [r4, #0]
 8008a6c:	4639      	mov	r1, r7
 8008a6e:	4630      	mov	r0, r6
 8008a70:	eb04 0903 	add.w	r9, r4, r3
 8008a74:	f001 f85c 	bl	8009b30 <_sbrk_r>
 8008a78:	4581      	cmp	r9, r0
 8008a7a:	d142      	bne.n	8008b02 <_malloc_r+0xea>
 8008a7c:	6821      	ldr	r1, [r4, #0]
 8008a7e:	4630      	mov	r0, r6
 8008a80:	1a6d      	subs	r5, r5, r1
 8008a82:	4629      	mov	r1, r5
 8008a84:	f7ff ffa6 	bl	80089d4 <sbrk_aligned>
 8008a88:	3001      	adds	r0, #1
 8008a8a:	d03a      	beq.n	8008b02 <_malloc_r+0xea>
 8008a8c:	6823      	ldr	r3, [r4, #0]
 8008a8e:	442b      	add	r3, r5
 8008a90:	6023      	str	r3, [r4, #0]
 8008a92:	f8d8 3000 	ldr.w	r3, [r8]
 8008a96:	685a      	ldr	r2, [r3, #4]
 8008a98:	bb62      	cbnz	r2, 8008af4 <_malloc_r+0xdc>
 8008a9a:	f8c8 7000 	str.w	r7, [r8]
 8008a9e:	e00f      	b.n	8008ac0 <_malloc_r+0xa8>
 8008aa0:	6822      	ldr	r2, [r4, #0]
 8008aa2:	1b52      	subs	r2, r2, r5
 8008aa4:	d420      	bmi.n	8008ae8 <_malloc_r+0xd0>
 8008aa6:	2a0b      	cmp	r2, #11
 8008aa8:	d917      	bls.n	8008ada <_malloc_r+0xc2>
 8008aaa:	1961      	adds	r1, r4, r5
 8008aac:	42a3      	cmp	r3, r4
 8008aae:	6025      	str	r5, [r4, #0]
 8008ab0:	bf18      	it	ne
 8008ab2:	6059      	strne	r1, [r3, #4]
 8008ab4:	6863      	ldr	r3, [r4, #4]
 8008ab6:	bf08      	it	eq
 8008ab8:	f8c8 1000 	streq.w	r1, [r8]
 8008abc:	5162      	str	r2, [r4, r5]
 8008abe:	604b      	str	r3, [r1, #4]
 8008ac0:	4630      	mov	r0, r6
 8008ac2:	f000 fa5d 	bl	8008f80 <__malloc_unlock>
 8008ac6:	f104 000b 	add.w	r0, r4, #11
 8008aca:	1d23      	adds	r3, r4, #4
 8008acc:	f020 0007 	bic.w	r0, r0, #7
 8008ad0:	1ac2      	subs	r2, r0, r3
 8008ad2:	bf1c      	itt	ne
 8008ad4:	1a1b      	subne	r3, r3, r0
 8008ad6:	50a3      	strne	r3, [r4, r2]
 8008ad8:	e7af      	b.n	8008a3a <_malloc_r+0x22>
 8008ada:	6862      	ldr	r2, [r4, #4]
 8008adc:	42a3      	cmp	r3, r4
 8008ade:	bf0c      	ite	eq
 8008ae0:	f8c8 2000 	streq.w	r2, [r8]
 8008ae4:	605a      	strne	r2, [r3, #4]
 8008ae6:	e7eb      	b.n	8008ac0 <_malloc_r+0xa8>
 8008ae8:	4623      	mov	r3, r4
 8008aea:	6864      	ldr	r4, [r4, #4]
 8008aec:	e7ae      	b.n	8008a4c <_malloc_r+0x34>
 8008aee:	463c      	mov	r4, r7
 8008af0:	687f      	ldr	r7, [r7, #4]
 8008af2:	e7b6      	b.n	8008a62 <_malloc_r+0x4a>
 8008af4:	461a      	mov	r2, r3
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	42a3      	cmp	r3, r4
 8008afa:	d1fb      	bne.n	8008af4 <_malloc_r+0xdc>
 8008afc:	2300      	movs	r3, #0
 8008afe:	6053      	str	r3, [r2, #4]
 8008b00:	e7de      	b.n	8008ac0 <_malloc_r+0xa8>
 8008b02:	230c      	movs	r3, #12
 8008b04:	4630      	mov	r0, r6
 8008b06:	6033      	str	r3, [r6, #0]
 8008b08:	f000 fa3a 	bl	8008f80 <__malloc_unlock>
 8008b0c:	e794      	b.n	8008a38 <_malloc_r+0x20>
 8008b0e:	6005      	str	r5, [r0, #0]
 8008b10:	e7d6      	b.n	8008ac0 <_malloc_r+0xa8>
 8008b12:	bf00      	nop
 8008b14:	200006f4 	.word	0x200006f4

08008b18 <_scanf_chars>:
 8008b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b1c:	4615      	mov	r5, r2
 8008b1e:	688a      	ldr	r2, [r1, #8]
 8008b20:	4680      	mov	r8, r0
 8008b22:	460c      	mov	r4, r1
 8008b24:	b932      	cbnz	r2, 8008b34 <_scanf_chars+0x1c>
 8008b26:	698a      	ldr	r2, [r1, #24]
 8008b28:	2a00      	cmp	r2, #0
 8008b2a:	bf14      	ite	ne
 8008b2c:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 8008b30:	2201      	moveq	r2, #1
 8008b32:	608a      	str	r2, [r1, #8]
 8008b34:	2700      	movs	r7, #0
 8008b36:	6822      	ldr	r2, [r4, #0]
 8008b38:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008bc8 <_scanf_chars+0xb0>
 8008b3c:	06d1      	lsls	r1, r2, #27
 8008b3e:	bf5f      	itttt	pl
 8008b40:	681a      	ldrpl	r2, [r3, #0]
 8008b42:	1d11      	addpl	r1, r2, #4
 8008b44:	6019      	strpl	r1, [r3, #0]
 8008b46:	6816      	ldrpl	r6, [r2, #0]
 8008b48:	69a0      	ldr	r0, [r4, #24]
 8008b4a:	b188      	cbz	r0, 8008b70 <_scanf_chars+0x58>
 8008b4c:	2801      	cmp	r0, #1
 8008b4e:	d107      	bne.n	8008b60 <_scanf_chars+0x48>
 8008b50:	682b      	ldr	r3, [r5, #0]
 8008b52:	781a      	ldrb	r2, [r3, #0]
 8008b54:	6963      	ldr	r3, [r4, #20]
 8008b56:	5c9b      	ldrb	r3, [r3, r2]
 8008b58:	b953      	cbnz	r3, 8008b70 <_scanf_chars+0x58>
 8008b5a:	2f00      	cmp	r7, #0
 8008b5c:	d031      	beq.n	8008bc2 <_scanf_chars+0xaa>
 8008b5e:	e022      	b.n	8008ba6 <_scanf_chars+0x8e>
 8008b60:	2802      	cmp	r0, #2
 8008b62:	d120      	bne.n	8008ba6 <_scanf_chars+0x8e>
 8008b64:	682b      	ldr	r3, [r5, #0]
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008b6c:	071b      	lsls	r3, r3, #28
 8008b6e:	d41a      	bmi.n	8008ba6 <_scanf_chars+0x8e>
 8008b70:	6823      	ldr	r3, [r4, #0]
 8008b72:	3701      	adds	r7, #1
 8008b74:	06da      	lsls	r2, r3, #27
 8008b76:	bf5e      	ittt	pl
 8008b78:	682b      	ldrpl	r3, [r5, #0]
 8008b7a:	781b      	ldrbpl	r3, [r3, #0]
 8008b7c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008b80:	682a      	ldr	r2, [r5, #0]
 8008b82:	686b      	ldr	r3, [r5, #4]
 8008b84:	3201      	adds	r2, #1
 8008b86:	602a      	str	r2, [r5, #0]
 8008b88:	68a2      	ldr	r2, [r4, #8]
 8008b8a:	3b01      	subs	r3, #1
 8008b8c:	3a01      	subs	r2, #1
 8008b8e:	606b      	str	r3, [r5, #4]
 8008b90:	60a2      	str	r2, [r4, #8]
 8008b92:	b142      	cbz	r2, 8008ba6 <_scanf_chars+0x8e>
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	dcd7      	bgt.n	8008b48 <_scanf_chars+0x30>
 8008b98:	4629      	mov	r1, r5
 8008b9a:	4640      	mov	r0, r8
 8008b9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008ba0:	4798      	blx	r3
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	d0d0      	beq.n	8008b48 <_scanf_chars+0x30>
 8008ba6:	6823      	ldr	r3, [r4, #0]
 8008ba8:	f013 0310 	ands.w	r3, r3, #16
 8008bac:	d105      	bne.n	8008bba <_scanf_chars+0xa2>
 8008bae:	68e2      	ldr	r2, [r4, #12]
 8008bb0:	3201      	adds	r2, #1
 8008bb2:	60e2      	str	r2, [r4, #12]
 8008bb4:	69a2      	ldr	r2, [r4, #24]
 8008bb6:	b102      	cbz	r2, 8008bba <_scanf_chars+0xa2>
 8008bb8:	7033      	strb	r3, [r6, #0]
 8008bba:	2000      	movs	r0, #0
 8008bbc:	6923      	ldr	r3, [r4, #16]
 8008bbe:	443b      	add	r3, r7
 8008bc0:	6123      	str	r3, [r4, #16]
 8008bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bc6:	bf00      	nop
 8008bc8:	0800a041 	.word	0x0800a041

08008bcc <_scanf_i>:
 8008bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bd0:	460c      	mov	r4, r1
 8008bd2:	4698      	mov	r8, r3
 8008bd4:	4b72      	ldr	r3, [pc, #456]	@ (8008da0 <_scanf_i+0x1d4>)
 8008bd6:	b087      	sub	sp, #28
 8008bd8:	4682      	mov	sl, r0
 8008bda:	4616      	mov	r6, r2
 8008bdc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008be0:	ab03      	add	r3, sp, #12
 8008be2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008be6:	4b6f      	ldr	r3, [pc, #444]	@ (8008da4 <_scanf_i+0x1d8>)
 8008be8:	69a1      	ldr	r1, [r4, #24]
 8008bea:	4a6f      	ldr	r2, [pc, #444]	@ (8008da8 <_scanf_i+0x1dc>)
 8008bec:	4627      	mov	r7, r4
 8008bee:	2903      	cmp	r1, #3
 8008bf0:	bf08      	it	eq
 8008bf2:	461a      	moveq	r2, r3
 8008bf4:	68a3      	ldr	r3, [r4, #8]
 8008bf6:	9201      	str	r2, [sp, #4]
 8008bf8:	1e5a      	subs	r2, r3, #1
 8008bfa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008bfe:	bf81      	itttt	hi
 8008c00:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008c04:	eb03 0905 	addhi.w	r9, r3, r5
 8008c08:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008c0c:	60a3      	strhi	r3, [r4, #8]
 8008c0e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008c12:	bf98      	it	ls
 8008c14:	f04f 0900 	movls.w	r9, #0
 8008c18:	463d      	mov	r5, r7
 8008c1a:	f04f 0b00 	mov.w	fp, #0
 8008c1e:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008c22:	6023      	str	r3, [r4, #0]
 8008c24:	6831      	ldr	r1, [r6, #0]
 8008c26:	ab03      	add	r3, sp, #12
 8008c28:	2202      	movs	r2, #2
 8008c2a:	7809      	ldrb	r1, [r1, #0]
 8008c2c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008c30:	f7fe fcfa 	bl	8007628 <memchr>
 8008c34:	b328      	cbz	r0, 8008c82 <_scanf_i+0xb6>
 8008c36:	f1bb 0f01 	cmp.w	fp, #1
 8008c3a:	d159      	bne.n	8008cf0 <_scanf_i+0x124>
 8008c3c:	6862      	ldr	r2, [r4, #4]
 8008c3e:	b92a      	cbnz	r2, 8008c4c <_scanf_i+0x80>
 8008c40:	2108      	movs	r1, #8
 8008c42:	6822      	ldr	r2, [r4, #0]
 8008c44:	6061      	str	r1, [r4, #4]
 8008c46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c4a:	6022      	str	r2, [r4, #0]
 8008c4c:	6822      	ldr	r2, [r4, #0]
 8008c4e:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008c52:	6022      	str	r2, [r4, #0]
 8008c54:	68a2      	ldr	r2, [r4, #8]
 8008c56:	1e51      	subs	r1, r2, #1
 8008c58:	60a1      	str	r1, [r4, #8]
 8008c5a:	b192      	cbz	r2, 8008c82 <_scanf_i+0xb6>
 8008c5c:	6832      	ldr	r2, [r6, #0]
 8008c5e:	1c51      	adds	r1, r2, #1
 8008c60:	6031      	str	r1, [r6, #0]
 8008c62:	7812      	ldrb	r2, [r2, #0]
 8008c64:	f805 2b01 	strb.w	r2, [r5], #1
 8008c68:	6872      	ldr	r2, [r6, #4]
 8008c6a:	3a01      	subs	r2, #1
 8008c6c:	2a00      	cmp	r2, #0
 8008c6e:	6072      	str	r2, [r6, #4]
 8008c70:	dc07      	bgt.n	8008c82 <_scanf_i+0xb6>
 8008c72:	4631      	mov	r1, r6
 8008c74:	4650      	mov	r0, sl
 8008c76:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008c7a:	4790      	blx	r2
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	f040 8085 	bne.w	8008d8c <_scanf_i+0x1c0>
 8008c82:	f10b 0b01 	add.w	fp, fp, #1
 8008c86:	f1bb 0f03 	cmp.w	fp, #3
 8008c8a:	d1cb      	bne.n	8008c24 <_scanf_i+0x58>
 8008c8c:	6863      	ldr	r3, [r4, #4]
 8008c8e:	b90b      	cbnz	r3, 8008c94 <_scanf_i+0xc8>
 8008c90:	230a      	movs	r3, #10
 8008c92:	6063      	str	r3, [r4, #4]
 8008c94:	6863      	ldr	r3, [r4, #4]
 8008c96:	4945      	ldr	r1, [pc, #276]	@ (8008dac <_scanf_i+0x1e0>)
 8008c98:	6960      	ldr	r0, [r4, #20]
 8008c9a:	1ac9      	subs	r1, r1, r3
 8008c9c:	f000 f888 	bl	8008db0 <__sccl>
 8008ca0:	f04f 0b00 	mov.w	fp, #0
 8008ca4:	68a3      	ldr	r3, [r4, #8]
 8008ca6:	6822      	ldr	r2, [r4, #0]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d03d      	beq.n	8008d28 <_scanf_i+0x15c>
 8008cac:	6831      	ldr	r1, [r6, #0]
 8008cae:	6960      	ldr	r0, [r4, #20]
 8008cb0:	f891 c000 	ldrb.w	ip, [r1]
 8008cb4:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008cb8:	2800      	cmp	r0, #0
 8008cba:	d035      	beq.n	8008d28 <_scanf_i+0x15c>
 8008cbc:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008cc0:	d124      	bne.n	8008d0c <_scanf_i+0x140>
 8008cc2:	0510      	lsls	r0, r2, #20
 8008cc4:	d522      	bpl.n	8008d0c <_scanf_i+0x140>
 8008cc6:	f10b 0b01 	add.w	fp, fp, #1
 8008cca:	f1b9 0f00 	cmp.w	r9, #0
 8008cce:	d003      	beq.n	8008cd8 <_scanf_i+0x10c>
 8008cd0:	3301      	adds	r3, #1
 8008cd2:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8008cd6:	60a3      	str	r3, [r4, #8]
 8008cd8:	6873      	ldr	r3, [r6, #4]
 8008cda:	3b01      	subs	r3, #1
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	6073      	str	r3, [r6, #4]
 8008ce0:	dd1b      	ble.n	8008d1a <_scanf_i+0x14e>
 8008ce2:	6833      	ldr	r3, [r6, #0]
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	6033      	str	r3, [r6, #0]
 8008ce8:	68a3      	ldr	r3, [r4, #8]
 8008cea:	3b01      	subs	r3, #1
 8008cec:	60a3      	str	r3, [r4, #8]
 8008cee:	e7d9      	b.n	8008ca4 <_scanf_i+0xd8>
 8008cf0:	f1bb 0f02 	cmp.w	fp, #2
 8008cf4:	d1ae      	bne.n	8008c54 <_scanf_i+0x88>
 8008cf6:	6822      	ldr	r2, [r4, #0]
 8008cf8:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008cfc:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008d00:	d1c4      	bne.n	8008c8c <_scanf_i+0xc0>
 8008d02:	2110      	movs	r1, #16
 8008d04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d08:	6061      	str	r1, [r4, #4]
 8008d0a:	e7a2      	b.n	8008c52 <_scanf_i+0x86>
 8008d0c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008d10:	6022      	str	r2, [r4, #0]
 8008d12:	780b      	ldrb	r3, [r1, #0]
 8008d14:	f805 3b01 	strb.w	r3, [r5], #1
 8008d18:	e7de      	b.n	8008cd8 <_scanf_i+0x10c>
 8008d1a:	4631      	mov	r1, r6
 8008d1c:	4650      	mov	r0, sl
 8008d1e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008d22:	4798      	blx	r3
 8008d24:	2800      	cmp	r0, #0
 8008d26:	d0df      	beq.n	8008ce8 <_scanf_i+0x11c>
 8008d28:	6823      	ldr	r3, [r4, #0]
 8008d2a:	05d9      	lsls	r1, r3, #23
 8008d2c:	d50d      	bpl.n	8008d4a <_scanf_i+0x17e>
 8008d2e:	42bd      	cmp	r5, r7
 8008d30:	d909      	bls.n	8008d46 <_scanf_i+0x17a>
 8008d32:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008d36:	4632      	mov	r2, r6
 8008d38:	4650      	mov	r0, sl
 8008d3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008d3e:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8008d42:	4798      	blx	r3
 8008d44:	464d      	mov	r5, r9
 8008d46:	42bd      	cmp	r5, r7
 8008d48:	d028      	beq.n	8008d9c <_scanf_i+0x1d0>
 8008d4a:	6822      	ldr	r2, [r4, #0]
 8008d4c:	f012 0210 	ands.w	r2, r2, #16
 8008d50:	d113      	bne.n	8008d7a <_scanf_i+0x1ae>
 8008d52:	702a      	strb	r2, [r5, #0]
 8008d54:	4639      	mov	r1, r7
 8008d56:	6863      	ldr	r3, [r4, #4]
 8008d58:	4650      	mov	r0, sl
 8008d5a:	9e01      	ldr	r6, [sp, #4]
 8008d5c:	47b0      	blx	r6
 8008d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8008d62:	6821      	ldr	r1, [r4, #0]
 8008d64:	1d1a      	adds	r2, r3, #4
 8008d66:	f8c8 2000 	str.w	r2, [r8]
 8008d6a:	f011 0f20 	tst.w	r1, #32
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	d00f      	beq.n	8008d92 <_scanf_i+0x1c6>
 8008d72:	6018      	str	r0, [r3, #0]
 8008d74:	68e3      	ldr	r3, [r4, #12]
 8008d76:	3301      	adds	r3, #1
 8008d78:	60e3      	str	r3, [r4, #12]
 8008d7a:	2000      	movs	r0, #0
 8008d7c:	6923      	ldr	r3, [r4, #16]
 8008d7e:	1bed      	subs	r5, r5, r7
 8008d80:	445d      	add	r5, fp
 8008d82:	442b      	add	r3, r5
 8008d84:	6123      	str	r3, [r4, #16]
 8008d86:	b007      	add	sp, #28
 8008d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8c:	f04f 0b00 	mov.w	fp, #0
 8008d90:	e7ca      	b.n	8008d28 <_scanf_i+0x15c>
 8008d92:	07ca      	lsls	r2, r1, #31
 8008d94:	bf4c      	ite	mi
 8008d96:	8018      	strhmi	r0, [r3, #0]
 8008d98:	6018      	strpl	r0, [r3, #0]
 8008d9a:	e7eb      	b.n	8008d74 <_scanf_i+0x1a8>
 8008d9c:	2001      	movs	r0, #1
 8008d9e:	e7f2      	b.n	8008d86 <_scanf_i+0x1ba>
 8008da0:	08009d6c 	.word	0x08009d6c
 8008da4:	080098bd 	.word	0x080098bd
 8008da8:	0800999d 	.word	0x0800999d
 8008dac:	08009e96 	.word	0x08009e96

08008db0 <__sccl>:
 8008db0:	b570      	push	{r4, r5, r6, lr}
 8008db2:	780b      	ldrb	r3, [r1, #0]
 8008db4:	4604      	mov	r4, r0
 8008db6:	2b5e      	cmp	r3, #94	@ 0x5e
 8008db8:	bf0b      	itete	eq
 8008dba:	784b      	ldrbeq	r3, [r1, #1]
 8008dbc:	1c4a      	addne	r2, r1, #1
 8008dbe:	1c8a      	addeq	r2, r1, #2
 8008dc0:	2100      	movne	r1, #0
 8008dc2:	bf08      	it	eq
 8008dc4:	2101      	moveq	r1, #1
 8008dc6:	3801      	subs	r0, #1
 8008dc8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8008dcc:	f800 1f01 	strb.w	r1, [r0, #1]!
 8008dd0:	42a8      	cmp	r0, r5
 8008dd2:	d1fb      	bne.n	8008dcc <__sccl+0x1c>
 8008dd4:	b90b      	cbnz	r3, 8008dda <__sccl+0x2a>
 8008dd6:	1e50      	subs	r0, r2, #1
 8008dd8:	bd70      	pop	{r4, r5, r6, pc}
 8008dda:	f081 0101 	eor.w	r1, r1, #1
 8008dde:	4610      	mov	r0, r2
 8008de0:	54e1      	strb	r1, [r4, r3]
 8008de2:	4602      	mov	r2, r0
 8008de4:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008de8:	2d2d      	cmp	r5, #45	@ 0x2d
 8008dea:	d005      	beq.n	8008df8 <__sccl+0x48>
 8008dec:	2d5d      	cmp	r5, #93	@ 0x5d
 8008dee:	d016      	beq.n	8008e1e <__sccl+0x6e>
 8008df0:	2d00      	cmp	r5, #0
 8008df2:	d0f1      	beq.n	8008dd8 <__sccl+0x28>
 8008df4:	462b      	mov	r3, r5
 8008df6:	e7f2      	b.n	8008dde <__sccl+0x2e>
 8008df8:	7846      	ldrb	r6, [r0, #1]
 8008dfa:	2e5d      	cmp	r6, #93	@ 0x5d
 8008dfc:	d0fa      	beq.n	8008df4 <__sccl+0x44>
 8008dfe:	42b3      	cmp	r3, r6
 8008e00:	dcf8      	bgt.n	8008df4 <__sccl+0x44>
 8008e02:	461a      	mov	r2, r3
 8008e04:	3002      	adds	r0, #2
 8008e06:	3201      	adds	r2, #1
 8008e08:	4296      	cmp	r6, r2
 8008e0a:	54a1      	strb	r1, [r4, r2]
 8008e0c:	dcfb      	bgt.n	8008e06 <__sccl+0x56>
 8008e0e:	1af2      	subs	r2, r6, r3
 8008e10:	3a01      	subs	r2, #1
 8008e12:	42b3      	cmp	r3, r6
 8008e14:	bfa8      	it	ge
 8008e16:	2200      	movge	r2, #0
 8008e18:	1c5d      	adds	r5, r3, #1
 8008e1a:	18ab      	adds	r3, r5, r2
 8008e1c:	e7e1      	b.n	8008de2 <__sccl+0x32>
 8008e1e:	4610      	mov	r0, r2
 8008e20:	e7da      	b.n	8008dd8 <__sccl+0x28>
	...

08008e24 <__sflush_r>:
 8008e24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e2a:	0716      	lsls	r6, r2, #28
 8008e2c:	4605      	mov	r5, r0
 8008e2e:	460c      	mov	r4, r1
 8008e30:	d454      	bmi.n	8008edc <__sflush_r+0xb8>
 8008e32:	684b      	ldr	r3, [r1, #4]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	dc02      	bgt.n	8008e3e <__sflush_r+0x1a>
 8008e38:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	dd48      	ble.n	8008ed0 <__sflush_r+0xac>
 8008e3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e40:	2e00      	cmp	r6, #0
 8008e42:	d045      	beq.n	8008ed0 <__sflush_r+0xac>
 8008e44:	2300      	movs	r3, #0
 8008e46:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008e4a:	682f      	ldr	r7, [r5, #0]
 8008e4c:	6a21      	ldr	r1, [r4, #32]
 8008e4e:	602b      	str	r3, [r5, #0]
 8008e50:	d030      	beq.n	8008eb4 <__sflush_r+0x90>
 8008e52:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008e54:	89a3      	ldrh	r3, [r4, #12]
 8008e56:	0759      	lsls	r1, r3, #29
 8008e58:	d505      	bpl.n	8008e66 <__sflush_r+0x42>
 8008e5a:	6863      	ldr	r3, [r4, #4]
 8008e5c:	1ad2      	subs	r2, r2, r3
 8008e5e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008e60:	b10b      	cbz	r3, 8008e66 <__sflush_r+0x42>
 8008e62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e64:	1ad2      	subs	r2, r2, r3
 8008e66:	2300      	movs	r3, #0
 8008e68:	4628      	mov	r0, r5
 8008e6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e6c:	6a21      	ldr	r1, [r4, #32]
 8008e6e:	47b0      	blx	r6
 8008e70:	1c43      	adds	r3, r0, #1
 8008e72:	89a3      	ldrh	r3, [r4, #12]
 8008e74:	d106      	bne.n	8008e84 <__sflush_r+0x60>
 8008e76:	6829      	ldr	r1, [r5, #0]
 8008e78:	291d      	cmp	r1, #29
 8008e7a:	d82b      	bhi.n	8008ed4 <__sflush_r+0xb0>
 8008e7c:	4a28      	ldr	r2, [pc, #160]	@ (8008f20 <__sflush_r+0xfc>)
 8008e7e:	40ca      	lsrs	r2, r1
 8008e80:	07d6      	lsls	r6, r2, #31
 8008e82:	d527      	bpl.n	8008ed4 <__sflush_r+0xb0>
 8008e84:	2200      	movs	r2, #0
 8008e86:	6062      	str	r2, [r4, #4]
 8008e88:	6922      	ldr	r2, [r4, #16]
 8008e8a:	04d9      	lsls	r1, r3, #19
 8008e8c:	6022      	str	r2, [r4, #0]
 8008e8e:	d504      	bpl.n	8008e9a <__sflush_r+0x76>
 8008e90:	1c42      	adds	r2, r0, #1
 8008e92:	d101      	bne.n	8008e98 <__sflush_r+0x74>
 8008e94:	682b      	ldr	r3, [r5, #0]
 8008e96:	b903      	cbnz	r3, 8008e9a <__sflush_r+0x76>
 8008e98:	6560      	str	r0, [r4, #84]	@ 0x54
 8008e9a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e9c:	602f      	str	r7, [r5, #0]
 8008e9e:	b1b9      	cbz	r1, 8008ed0 <__sflush_r+0xac>
 8008ea0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ea4:	4299      	cmp	r1, r3
 8008ea6:	d002      	beq.n	8008eae <__sflush_r+0x8a>
 8008ea8:	4628      	mov	r0, r5
 8008eaa:	f7ff fa35 	bl	8008318 <_free_r>
 8008eae:	2300      	movs	r3, #0
 8008eb0:	6363      	str	r3, [r4, #52]	@ 0x34
 8008eb2:	e00d      	b.n	8008ed0 <__sflush_r+0xac>
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	4628      	mov	r0, r5
 8008eb8:	47b0      	blx	r6
 8008eba:	4602      	mov	r2, r0
 8008ebc:	1c50      	adds	r0, r2, #1
 8008ebe:	d1c9      	bne.n	8008e54 <__sflush_r+0x30>
 8008ec0:	682b      	ldr	r3, [r5, #0]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d0c6      	beq.n	8008e54 <__sflush_r+0x30>
 8008ec6:	2b1d      	cmp	r3, #29
 8008ec8:	d001      	beq.n	8008ece <__sflush_r+0xaa>
 8008eca:	2b16      	cmp	r3, #22
 8008ecc:	d11d      	bne.n	8008f0a <__sflush_r+0xe6>
 8008ece:	602f      	str	r7, [r5, #0]
 8008ed0:	2000      	movs	r0, #0
 8008ed2:	e021      	b.n	8008f18 <__sflush_r+0xf4>
 8008ed4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ed8:	b21b      	sxth	r3, r3
 8008eda:	e01a      	b.n	8008f12 <__sflush_r+0xee>
 8008edc:	690f      	ldr	r7, [r1, #16]
 8008ede:	2f00      	cmp	r7, #0
 8008ee0:	d0f6      	beq.n	8008ed0 <__sflush_r+0xac>
 8008ee2:	0793      	lsls	r3, r2, #30
 8008ee4:	bf18      	it	ne
 8008ee6:	2300      	movne	r3, #0
 8008ee8:	680e      	ldr	r6, [r1, #0]
 8008eea:	bf08      	it	eq
 8008eec:	694b      	ldreq	r3, [r1, #20]
 8008eee:	1bf6      	subs	r6, r6, r7
 8008ef0:	600f      	str	r7, [r1, #0]
 8008ef2:	608b      	str	r3, [r1, #8]
 8008ef4:	2e00      	cmp	r6, #0
 8008ef6:	ddeb      	ble.n	8008ed0 <__sflush_r+0xac>
 8008ef8:	4633      	mov	r3, r6
 8008efa:	463a      	mov	r2, r7
 8008efc:	4628      	mov	r0, r5
 8008efe:	6a21      	ldr	r1, [r4, #32]
 8008f00:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008f04:	47e0      	blx	ip
 8008f06:	2800      	cmp	r0, #0
 8008f08:	dc07      	bgt.n	8008f1a <__sflush_r+0xf6>
 8008f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f16:	81a3      	strh	r3, [r4, #12]
 8008f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f1a:	4407      	add	r7, r0
 8008f1c:	1a36      	subs	r6, r6, r0
 8008f1e:	e7e9      	b.n	8008ef4 <__sflush_r+0xd0>
 8008f20:	20400001 	.word	0x20400001

08008f24 <_fflush_r>:
 8008f24:	b538      	push	{r3, r4, r5, lr}
 8008f26:	690b      	ldr	r3, [r1, #16]
 8008f28:	4605      	mov	r5, r0
 8008f2a:	460c      	mov	r4, r1
 8008f2c:	b913      	cbnz	r3, 8008f34 <_fflush_r+0x10>
 8008f2e:	2500      	movs	r5, #0
 8008f30:	4628      	mov	r0, r5
 8008f32:	bd38      	pop	{r3, r4, r5, pc}
 8008f34:	b118      	cbz	r0, 8008f3e <_fflush_r+0x1a>
 8008f36:	6a03      	ldr	r3, [r0, #32]
 8008f38:	b90b      	cbnz	r3, 8008f3e <_fflush_r+0x1a>
 8008f3a:	f7fe fa4f 	bl	80073dc <__sinit>
 8008f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d0f3      	beq.n	8008f2e <_fflush_r+0xa>
 8008f46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008f48:	07d0      	lsls	r0, r2, #31
 8008f4a:	d404      	bmi.n	8008f56 <_fflush_r+0x32>
 8008f4c:	0599      	lsls	r1, r3, #22
 8008f4e:	d402      	bmi.n	8008f56 <_fflush_r+0x32>
 8008f50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f52:	f7fe fb52 	bl	80075fa <__retarget_lock_acquire_recursive>
 8008f56:	4628      	mov	r0, r5
 8008f58:	4621      	mov	r1, r4
 8008f5a:	f7ff ff63 	bl	8008e24 <__sflush_r>
 8008f5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f60:	4605      	mov	r5, r0
 8008f62:	07da      	lsls	r2, r3, #31
 8008f64:	d4e4      	bmi.n	8008f30 <_fflush_r+0xc>
 8008f66:	89a3      	ldrh	r3, [r4, #12]
 8008f68:	059b      	lsls	r3, r3, #22
 8008f6a:	d4e1      	bmi.n	8008f30 <_fflush_r+0xc>
 8008f6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f6e:	f7fe fb45 	bl	80075fc <__retarget_lock_release_recursive>
 8008f72:	e7dd      	b.n	8008f30 <_fflush_r+0xc>

08008f74 <__malloc_lock>:
 8008f74:	4801      	ldr	r0, [pc, #4]	@ (8008f7c <__malloc_lock+0x8>)
 8008f76:	f7fe bb40 	b.w	80075fa <__retarget_lock_acquire_recursive>
 8008f7a:	bf00      	nop
 8008f7c:	200006e8 	.word	0x200006e8

08008f80 <__malloc_unlock>:
 8008f80:	4801      	ldr	r0, [pc, #4]	@ (8008f88 <__malloc_unlock+0x8>)
 8008f82:	f7fe bb3b 	b.w	80075fc <__retarget_lock_release_recursive>
 8008f86:	bf00      	nop
 8008f88:	200006e8 	.word	0x200006e8

08008f8c <_Balloc>:
 8008f8c:	b570      	push	{r4, r5, r6, lr}
 8008f8e:	69c6      	ldr	r6, [r0, #28]
 8008f90:	4604      	mov	r4, r0
 8008f92:	460d      	mov	r5, r1
 8008f94:	b976      	cbnz	r6, 8008fb4 <_Balloc+0x28>
 8008f96:	2010      	movs	r0, #16
 8008f98:	f7ff fd14 	bl	80089c4 <malloc>
 8008f9c:	4602      	mov	r2, r0
 8008f9e:	61e0      	str	r0, [r4, #28]
 8008fa0:	b920      	cbnz	r0, 8008fac <_Balloc+0x20>
 8008fa2:	216b      	movs	r1, #107	@ 0x6b
 8008fa4:	4b17      	ldr	r3, [pc, #92]	@ (8009004 <_Balloc+0x78>)
 8008fa6:	4818      	ldr	r0, [pc, #96]	@ (8009008 <_Balloc+0x7c>)
 8008fa8:	f000 fde4 	bl	8009b74 <__assert_func>
 8008fac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fb0:	6006      	str	r6, [r0, #0]
 8008fb2:	60c6      	str	r6, [r0, #12]
 8008fb4:	69e6      	ldr	r6, [r4, #28]
 8008fb6:	68f3      	ldr	r3, [r6, #12]
 8008fb8:	b183      	cbz	r3, 8008fdc <_Balloc+0x50>
 8008fba:	69e3      	ldr	r3, [r4, #28]
 8008fbc:	68db      	ldr	r3, [r3, #12]
 8008fbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008fc2:	b9b8      	cbnz	r0, 8008ff4 <_Balloc+0x68>
 8008fc4:	2101      	movs	r1, #1
 8008fc6:	fa01 f605 	lsl.w	r6, r1, r5
 8008fca:	1d72      	adds	r2, r6, #5
 8008fcc:	4620      	mov	r0, r4
 8008fce:	0092      	lsls	r2, r2, #2
 8008fd0:	f000 fdee 	bl	8009bb0 <_calloc_r>
 8008fd4:	b160      	cbz	r0, 8008ff0 <_Balloc+0x64>
 8008fd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008fda:	e00e      	b.n	8008ffa <_Balloc+0x6e>
 8008fdc:	2221      	movs	r2, #33	@ 0x21
 8008fde:	2104      	movs	r1, #4
 8008fe0:	4620      	mov	r0, r4
 8008fe2:	f000 fde5 	bl	8009bb0 <_calloc_r>
 8008fe6:	69e3      	ldr	r3, [r4, #28]
 8008fe8:	60f0      	str	r0, [r6, #12]
 8008fea:	68db      	ldr	r3, [r3, #12]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d1e4      	bne.n	8008fba <_Balloc+0x2e>
 8008ff0:	2000      	movs	r0, #0
 8008ff2:	bd70      	pop	{r4, r5, r6, pc}
 8008ff4:	6802      	ldr	r2, [r0, #0]
 8008ff6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009000:	e7f7      	b.n	8008ff2 <_Balloc+0x66>
 8009002:	bf00      	nop
 8009004:	08009df5 	.word	0x08009df5
 8009008:	08009ea1 	.word	0x08009ea1

0800900c <_Bfree>:
 800900c:	b570      	push	{r4, r5, r6, lr}
 800900e:	69c6      	ldr	r6, [r0, #28]
 8009010:	4605      	mov	r5, r0
 8009012:	460c      	mov	r4, r1
 8009014:	b976      	cbnz	r6, 8009034 <_Bfree+0x28>
 8009016:	2010      	movs	r0, #16
 8009018:	f7ff fcd4 	bl	80089c4 <malloc>
 800901c:	4602      	mov	r2, r0
 800901e:	61e8      	str	r0, [r5, #28]
 8009020:	b920      	cbnz	r0, 800902c <_Bfree+0x20>
 8009022:	218f      	movs	r1, #143	@ 0x8f
 8009024:	4b08      	ldr	r3, [pc, #32]	@ (8009048 <_Bfree+0x3c>)
 8009026:	4809      	ldr	r0, [pc, #36]	@ (800904c <_Bfree+0x40>)
 8009028:	f000 fda4 	bl	8009b74 <__assert_func>
 800902c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009030:	6006      	str	r6, [r0, #0]
 8009032:	60c6      	str	r6, [r0, #12]
 8009034:	b13c      	cbz	r4, 8009046 <_Bfree+0x3a>
 8009036:	69eb      	ldr	r3, [r5, #28]
 8009038:	6862      	ldr	r2, [r4, #4]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009040:	6021      	str	r1, [r4, #0]
 8009042:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009046:	bd70      	pop	{r4, r5, r6, pc}
 8009048:	08009df5 	.word	0x08009df5
 800904c:	08009ea1 	.word	0x08009ea1

08009050 <__multadd>:
 8009050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009054:	4607      	mov	r7, r0
 8009056:	460c      	mov	r4, r1
 8009058:	461e      	mov	r6, r3
 800905a:	2000      	movs	r0, #0
 800905c:	690d      	ldr	r5, [r1, #16]
 800905e:	f101 0c14 	add.w	ip, r1, #20
 8009062:	f8dc 3000 	ldr.w	r3, [ip]
 8009066:	3001      	adds	r0, #1
 8009068:	b299      	uxth	r1, r3
 800906a:	fb02 6101 	mla	r1, r2, r1, r6
 800906e:	0c1e      	lsrs	r6, r3, #16
 8009070:	0c0b      	lsrs	r3, r1, #16
 8009072:	fb02 3306 	mla	r3, r2, r6, r3
 8009076:	b289      	uxth	r1, r1
 8009078:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800907c:	4285      	cmp	r5, r0
 800907e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009082:	f84c 1b04 	str.w	r1, [ip], #4
 8009086:	dcec      	bgt.n	8009062 <__multadd+0x12>
 8009088:	b30e      	cbz	r6, 80090ce <__multadd+0x7e>
 800908a:	68a3      	ldr	r3, [r4, #8]
 800908c:	42ab      	cmp	r3, r5
 800908e:	dc19      	bgt.n	80090c4 <__multadd+0x74>
 8009090:	6861      	ldr	r1, [r4, #4]
 8009092:	4638      	mov	r0, r7
 8009094:	3101      	adds	r1, #1
 8009096:	f7ff ff79 	bl	8008f8c <_Balloc>
 800909a:	4680      	mov	r8, r0
 800909c:	b928      	cbnz	r0, 80090aa <__multadd+0x5a>
 800909e:	4602      	mov	r2, r0
 80090a0:	21ba      	movs	r1, #186	@ 0xba
 80090a2:	4b0c      	ldr	r3, [pc, #48]	@ (80090d4 <__multadd+0x84>)
 80090a4:	480c      	ldr	r0, [pc, #48]	@ (80090d8 <__multadd+0x88>)
 80090a6:	f000 fd65 	bl	8009b74 <__assert_func>
 80090aa:	6922      	ldr	r2, [r4, #16]
 80090ac:	f104 010c 	add.w	r1, r4, #12
 80090b0:	3202      	adds	r2, #2
 80090b2:	0092      	lsls	r2, r2, #2
 80090b4:	300c      	adds	r0, #12
 80090b6:	f7fe fac5 	bl	8007644 <memcpy>
 80090ba:	4621      	mov	r1, r4
 80090bc:	4638      	mov	r0, r7
 80090be:	f7ff ffa5 	bl	800900c <_Bfree>
 80090c2:	4644      	mov	r4, r8
 80090c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80090c8:	3501      	adds	r5, #1
 80090ca:	615e      	str	r6, [r3, #20]
 80090cc:	6125      	str	r5, [r4, #16]
 80090ce:	4620      	mov	r0, r4
 80090d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090d4:	08009e64 	.word	0x08009e64
 80090d8:	08009ea1 	.word	0x08009ea1

080090dc <__hi0bits>:
 80090dc:	4603      	mov	r3, r0
 80090de:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80090e2:	bf3a      	itte	cc
 80090e4:	0403      	lslcc	r3, r0, #16
 80090e6:	2010      	movcc	r0, #16
 80090e8:	2000      	movcs	r0, #0
 80090ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80090ee:	bf3c      	itt	cc
 80090f0:	021b      	lslcc	r3, r3, #8
 80090f2:	3008      	addcc	r0, #8
 80090f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090f8:	bf3c      	itt	cc
 80090fa:	011b      	lslcc	r3, r3, #4
 80090fc:	3004      	addcc	r0, #4
 80090fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009102:	bf3c      	itt	cc
 8009104:	009b      	lslcc	r3, r3, #2
 8009106:	3002      	addcc	r0, #2
 8009108:	2b00      	cmp	r3, #0
 800910a:	db05      	blt.n	8009118 <__hi0bits+0x3c>
 800910c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009110:	f100 0001 	add.w	r0, r0, #1
 8009114:	bf08      	it	eq
 8009116:	2020      	moveq	r0, #32
 8009118:	4770      	bx	lr

0800911a <__lo0bits>:
 800911a:	6803      	ldr	r3, [r0, #0]
 800911c:	4602      	mov	r2, r0
 800911e:	f013 0007 	ands.w	r0, r3, #7
 8009122:	d00b      	beq.n	800913c <__lo0bits+0x22>
 8009124:	07d9      	lsls	r1, r3, #31
 8009126:	d421      	bmi.n	800916c <__lo0bits+0x52>
 8009128:	0798      	lsls	r0, r3, #30
 800912a:	bf49      	itett	mi
 800912c:	085b      	lsrmi	r3, r3, #1
 800912e:	089b      	lsrpl	r3, r3, #2
 8009130:	2001      	movmi	r0, #1
 8009132:	6013      	strmi	r3, [r2, #0]
 8009134:	bf5c      	itt	pl
 8009136:	2002      	movpl	r0, #2
 8009138:	6013      	strpl	r3, [r2, #0]
 800913a:	4770      	bx	lr
 800913c:	b299      	uxth	r1, r3
 800913e:	b909      	cbnz	r1, 8009144 <__lo0bits+0x2a>
 8009140:	2010      	movs	r0, #16
 8009142:	0c1b      	lsrs	r3, r3, #16
 8009144:	b2d9      	uxtb	r1, r3
 8009146:	b909      	cbnz	r1, 800914c <__lo0bits+0x32>
 8009148:	3008      	adds	r0, #8
 800914a:	0a1b      	lsrs	r3, r3, #8
 800914c:	0719      	lsls	r1, r3, #28
 800914e:	bf04      	itt	eq
 8009150:	091b      	lsreq	r3, r3, #4
 8009152:	3004      	addeq	r0, #4
 8009154:	0799      	lsls	r1, r3, #30
 8009156:	bf04      	itt	eq
 8009158:	089b      	lsreq	r3, r3, #2
 800915a:	3002      	addeq	r0, #2
 800915c:	07d9      	lsls	r1, r3, #31
 800915e:	d403      	bmi.n	8009168 <__lo0bits+0x4e>
 8009160:	085b      	lsrs	r3, r3, #1
 8009162:	f100 0001 	add.w	r0, r0, #1
 8009166:	d003      	beq.n	8009170 <__lo0bits+0x56>
 8009168:	6013      	str	r3, [r2, #0]
 800916a:	4770      	bx	lr
 800916c:	2000      	movs	r0, #0
 800916e:	4770      	bx	lr
 8009170:	2020      	movs	r0, #32
 8009172:	4770      	bx	lr

08009174 <__i2b>:
 8009174:	b510      	push	{r4, lr}
 8009176:	460c      	mov	r4, r1
 8009178:	2101      	movs	r1, #1
 800917a:	f7ff ff07 	bl	8008f8c <_Balloc>
 800917e:	4602      	mov	r2, r0
 8009180:	b928      	cbnz	r0, 800918e <__i2b+0x1a>
 8009182:	f240 1145 	movw	r1, #325	@ 0x145
 8009186:	4b04      	ldr	r3, [pc, #16]	@ (8009198 <__i2b+0x24>)
 8009188:	4804      	ldr	r0, [pc, #16]	@ (800919c <__i2b+0x28>)
 800918a:	f000 fcf3 	bl	8009b74 <__assert_func>
 800918e:	2301      	movs	r3, #1
 8009190:	6144      	str	r4, [r0, #20]
 8009192:	6103      	str	r3, [r0, #16]
 8009194:	bd10      	pop	{r4, pc}
 8009196:	bf00      	nop
 8009198:	08009e64 	.word	0x08009e64
 800919c:	08009ea1 	.word	0x08009ea1

080091a0 <__multiply>:
 80091a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091a4:	4617      	mov	r7, r2
 80091a6:	690a      	ldr	r2, [r1, #16]
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	4689      	mov	r9, r1
 80091ac:	429a      	cmp	r2, r3
 80091ae:	bfa2      	ittt	ge
 80091b0:	463b      	movge	r3, r7
 80091b2:	460f      	movge	r7, r1
 80091b4:	4699      	movge	r9, r3
 80091b6:	693d      	ldr	r5, [r7, #16]
 80091b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	6879      	ldr	r1, [r7, #4]
 80091c0:	eb05 060a 	add.w	r6, r5, sl
 80091c4:	42b3      	cmp	r3, r6
 80091c6:	b085      	sub	sp, #20
 80091c8:	bfb8      	it	lt
 80091ca:	3101      	addlt	r1, #1
 80091cc:	f7ff fede 	bl	8008f8c <_Balloc>
 80091d0:	b930      	cbnz	r0, 80091e0 <__multiply+0x40>
 80091d2:	4602      	mov	r2, r0
 80091d4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80091d8:	4b40      	ldr	r3, [pc, #256]	@ (80092dc <__multiply+0x13c>)
 80091da:	4841      	ldr	r0, [pc, #260]	@ (80092e0 <__multiply+0x140>)
 80091dc:	f000 fcca 	bl	8009b74 <__assert_func>
 80091e0:	f100 0414 	add.w	r4, r0, #20
 80091e4:	4623      	mov	r3, r4
 80091e6:	2200      	movs	r2, #0
 80091e8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80091ec:	4573      	cmp	r3, lr
 80091ee:	d320      	bcc.n	8009232 <__multiply+0x92>
 80091f0:	f107 0814 	add.w	r8, r7, #20
 80091f4:	f109 0114 	add.w	r1, r9, #20
 80091f8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80091fc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009200:	9302      	str	r3, [sp, #8]
 8009202:	1beb      	subs	r3, r5, r7
 8009204:	3b15      	subs	r3, #21
 8009206:	f023 0303 	bic.w	r3, r3, #3
 800920a:	3304      	adds	r3, #4
 800920c:	3715      	adds	r7, #21
 800920e:	42bd      	cmp	r5, r7
 8009210:	bf38      	it	cc
 8009212:	2304      	movcc	r3, #4
 8009214:	9301      	str	r3, [sp, #4]
 8009216:	9b02      	ldr	r3, [sp, #8]
 8009218:	9103      	str	r1, [sp, #12]
 800921a:	428b      	cmp	r3, r1
 800921c:	d80c      	bhi.n	8009238 <__multiply+0x98>
 800921e:	2e00      	cmp	r6, #0
 8009220:	dd03      	ble.n	800922a <__multiply+0x8a>
 8009222:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009226:	2b00      	cmp	r3, #0
 8009228:	d055      	beq.n	80092d6 <__multiply+0x136>
 800922a:	6106      	str	r6, [r0, #16]
 800922c:	b005      	add	sp, #20
 800922e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009232:	f843 2b04 	str.w	r2, [r3], #4
 8009236:	e7d9      	b.n	80091ec <__multiply+0x4c>
 8009238:	f8b1 a000 	ldrh.w	sl, [r1]
 800923c:	f1ba 0f00 	cmp.w	sl, #0
 8009240:	d01f      	beq.n	8009282 <__multiply+0xe2>
 8009242:	46c4      	mov	ip, r8
 8009244:	46a1      	mov	r9, r4
 8009246:	2700      	movs	r7, #0
 8009248:	f85c 2b04 	ldr.w	r2, [ip], #4
 800924c:	f8d9 3000 	ldr.w	r3, [r9]
 8009250:	fa1f fb82 	uxth.w	fp, r2
 8009254:	b29b      	uxth	r3, r3
 8009256:	fb0a 330b 	mla	r3, sl, fp, r3
 800925a:	443b      	add	r3, r7
 800925c:	f8d9 7000 	ldr.w	r7, [r9]
 8009260:	0c12      	lsrs	r2, r2, #16
 8009262:	0c3f      	lsrs	r7, r7, #16
 8009264:	fb0a 7202 	mla	r2, sl, r2, r7
 8009268:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800926c:	b29b      	uxth	r3, r3
 800926e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009272:	4565      	cmp	r5, ip
 8009274:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009278:	f849 3b04 	str.w	r3, [r9], #4
 800927c:	d8e4      	bhi.n	8009248 <__multiply+0xa8>
 800927e:	9b01      	ldr	r3, [sp, #4]
 8009280:	50e7      	str	r7, [r4, r3]
 8009282:	9b03      	ldr	r3, [sp, #12]
 8009284:	3104      	adds	r1, #4
 8009286:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800928a:	f1b9 0f00 	cmp.w	r9, #0
 800928e:	d020      	beq.n	80092d2 <__multiply+0x132>
 8009290:	4647      	mov	r7, r8
 8009292:	46a4      	mov	ip, r4
 8009294:	f04f 0a00 	mov.w	sl, #0
 8009298:	6823      	ldr	r3, [r4, #0]
 800929a:	f8b7 b000 	ldrh.w	fp, [r7]
 800929e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	fb09 220b 	mla	r2, r9, fp, r2
 80092a8:	4452      	add	r2, sl
 80092aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092ae:	f84c 3b04 	str.w	r3, [ip], #4
 80092b2:	f857 3b04 	ldr.w	r3, [r7], #4
 80092b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092ba:	f8bc 3000 	ldrh.w	r3, [ip]
 80092be:	42bd      	cmp	r5, r7
 80092c0:	fb09 330a 	mla	r3, r9, sl, r3
 80092c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80092c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092cc:	d8e5      	bhi.n	800929a <__multiply+0xfa>
 80092ce:	9a01      	ldr	r2, [sp, #4]
 80092d0:	50a3      	str	r3, [r4, r2]
 80092d2:	3404      	adds	r4, #4
 80092d4:	e79f      	b.n	8009216 <__multiply+0x76>
 80092d6:	3e01      	subs	r6, #1
 80092d8:	e7a1      	b.n	800921e <__multiply+0x7e>
 80092da:	bf00      	nop
 80092dc:	08009e64 	.word	0x08009e64
 80092e0:	08009ea1 	.word	0x08009ea1

080092e4 <__pow5mult>:
 80092e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092e8:	4615      	mov	r5, r2
 80092ea:	f012 0203 	ands.w	r2, r2, #3
 80092ee:	4607      	mov	r7, r0
 80092f0:	460e      	mov	r6, r1
 80092f2:	d007      	beq.n	8009304 <__pow5mult+0x20>
 80092f4:	4c25      	ldr	r4, [pc, #148]	@ (800938c <__pow5mult+0xa8>)
 80092f6:	3a01      	subs	r2, #1
 80092f8:	2300      	movs	r3, #0
 80092fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092fe:	f7ff fea7 	bl	8009050 <__multadd>
 8009302:	4606      	mov	r6, r0
 8009304:	10ad      	asrs	r5, r5, #2
 8009306:	d03d      	beq.n	8009384 <__pow5mult+0xa0>
 8009308:	69fc      	ldr	r4, [r7, #28]
 800930a:	b97c      	cbnz	r4, 800932c <__pow5mult+0x48>
 800930c:	2010      	movs	r0, #16
 800930e:	f7ff fb59 	bl	80089c4 <malloc>
 8009312:	4602      	mov	r2, r0
 8009314:	61f8      	str	r0, [r7, #28]
 8009316:	b928      	cbnz	r0, 8009324 <__pow5mult+0x40>
 8009318:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800931c:	4b1c      	ldr	r3, [pc, #112]	@ (8009390 <__pow5mult+0xac>)
 800931e:	481d      	ldr	r0, [pc, #116]	@ (8009394 <__pow5mult+0xb0>)
 8009320:	f000 fc28 	bl	8009b74 <__assert_func>
 8009324:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009328:	6004      	str	r4, [r0, #0]
 800932a:	60c4      	str	r4, [r0, #12]
 800932c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009330:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009334:	b94c      	cbnz	r4, 800934a <__pow5mult+0x66>
 8009336:	f240 2171 	movw	r1, #625	@ 0x271
 800933a:	4638      	mov	r0, r7
 800933c:	f7ff ff1a 	bl	8009174 <__i2b>
 8009340:	2300      	movs	r3, #0
 8009342:	4604      	mov	r4, r0
 8009344:	f8c8 0008 	str.w	r0, [r8, #8]
 8009348:	6003      	str	r3, [r0, #0]
 800934a:	f04f 0900 	mov.w	r9, #0
 800934e:	07eb      	lsls	r3, r5, #31
 8009350:	d50a      	bpl.n	8009368 <__pow5mult+0x84>
 8009352:	4631      	mov	r1, r6
 8009354:	4622      	mov	r2, r4
 8009356:	4638      	mov	r0, r7
 8009358:	f7ff ff22 	bl	80091a0 <__multiply>
 800935c:	4680      	mov	r8, r0
 800935e:	4631      	mov	r1, r6
 8009360:	4638      	mov	r0, r7
 8009362:	f7ff fe53 	bl	800900c <_Bfree>
 8009366:	4646      	mov	r6, r8
 8009368:	106d      	asrs	r5, r5, #1
 800936a:	d00b      	beq.n	8009384 <__pow5mult+0xa0>
 800936c:	6820      	ldr	r0, [r4, #0]
 800936e:	b938      	cbnz	r0, 8009380 <__pow5mult+0x9c>
 8009370:	4622      	mov	r2, r4
 8009372:	4621      	mov	r1, r4
 8009374:	4638      	mov	r0, r7
 8009376:	f7ff ff13 	bl	80091a0 <__multiply>
 800937a:	6020      	str	r0, [r4, #0]
 800937c:	f8c0 9000 	str.w	r9, [r0]
 8009380:	4604      	mov	r4, r0
 8009382:	e7e4      	b.n	800934e <__pow5mult+0x6a>
 8009384:	4630      	mov	r0, r6
 8009386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800938a:	bf00      	nop
 800938c:	08009f40 	.word	0x08009f40
 8009390:	08009df5 	.word	0x08009df5
 8009394:	08009ea1 	.word	0x08009ea1

08009398 <__lshift>:
 8009398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800939c:	460c      	mov	r4, r1
 800939e:	4607      	mov	r7, r0
 80093a0:	4691      	mov	r9, r2
 80093a2:	6923      	ldr	r3, [r4, #16]
 80093a4:	6849      	ldr	r1, [r1, #4]
 80093a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093aa:	68a3      	ldr	r3, [r4, #8]
 80093ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093b0:	f108 0601 	add.w	r6, r8, #1
 80093b4:	42b3      	cmp	r3, r6
 80093b6:	db0b      	blt.n	80093d0 <__lshift+0x38>
 80093b8:	4638      	mov	r0, r7
 80093ba:	f7ff fde7 	bl	8008f8c <_Balloc>
 80093be:	4605      	mov	r5, r0
 80093c0:	b948      	cbnz	r0, 80093d6 <__lshift+0x3e>
 80093c2:	4602      	mov	r2, r0
 80093c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80093c8:	4b27      	ldr	r3, [pc, #156]	@ (8009468 <__lshift+0xd0>)
 80093ca:	4828      	ldr	r0, [pc, #160]	@ (800946c <__lshift+0xd4>)
 80093cc:	f000 fbd2 	bl	8009b74 <__assert_func>
 80093d0:	3101      	adds	r1, #1
 80093d2:	005b      	lsls	r3, r3, #1
 80093d4:	e7ee      	b.n	80093b4 <__lshift+0x1c>
 80093d6:	2300      	movs	r3, #0
 80093d8:	f100 0114 	add.w	r1, r0, #20
 80093dc:	f100 0210 	add.w	r2, r0, #16
 80093e0:	4618      	mov	r0, r3
 80093e2:	4553      	cmp	r3, sl
 80093e4:	db33      	blt.n	800944e <__lshift+0xb6>
 80093e6:	6920      	ldr	r0, [r4, #16]
 80093e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093ec:	f104 0314 	add.w	r3, r4, #20
 80093f0:	f019 091f 	ands.w	r9, r9, #31
 80093f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80093fc:	d02b      	beq.n	8009456 <__lshift+0xbe>
 80093fe:	468a      	mov	sl, r1
 8009400:	2200      	movs	r2, #0
 8009402:	f1c9 0e20 	rsb	lr, r9, #32
 8009406:	6818      	ldr	r0, [r3, #0]
 8009408:	fa00 f009 	lsl.w	r0, r0, r9
 800940c:	4310      	orrs	r0, r2
 800940e:	f84a 0b04 	str.w	r0, [sl], #4
 8009412:	f853 2b04 	ldr.w	r2, [r3], #4
 8009416:	459c      	cmp	ip, r3
 8009418:	fa22 f20e 	lsr.w	r2, r2, lr
 800941c:	d8f3      	bhi.n	8009406 <__lshift+0x6e>
 800941e:	ebac 0304 	sub.w	r3, ip, r4
 8009422:	3b15      	subs	r3, #21
 8009424:	f023 0303 	bic.w	r3, r3, #3
 8009428:	3304      	adds	r3, #4
 800942a:	f104 0015 	add.w	r0, r4, #21
 800942e:	4560      	cmp	r0, ip
 8009430:	bf88      	it	hi
 8009432:	2304      	movhi	r3, #4
 8009434:	50ca      	str	r2, [r1, r3]
 8009436:	b10a      	cbz	r2, 800943c <__lshift+0xa4>
 8009438:	f108 0602 	add.w	r6, r8, #2
 800943c:	3e01      	subs	r6, #1
 800943e:	4638      	mov	r0, r7
 8009440:	4621      	mov	r1, r4
 8009442:	612e      	str	r6, [r5, #16]
 8009444:	f7ff fde2 	bl	800900c <_Bfree>
 8009448:	4628      	mov	r0, r5
 800944a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800944e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009452:	3301      	adds	r3, #1
 8009454:	e7c5      	b.n	80093e2 <__lshift+0x4a>
 8009456:	3904      	subs	r1, #4
 8009458:	f853 2b04 	ldr.w	r2, [r3], #4
 800945c:	459c      	cmp	ip, r3
 800945e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009462:	d8f9      	bhi.n	8009458 <__lshift+0xc0>
 8009464:	e7ea      	b.n	800943c <__lshift+0xa4>
 8009466:	bf00      	nop
 8009468:	08009e64 	.word	0x08009e64
 800946c:	08009ea1 	.word	0x08009ea1

08009470 <__mcmp>:
 8009470:	4603      	mov	r3, r0
 8009472:	690a      	ldr	r2, [r1, #16]
 8009474:	6900      	ldr	r0, [r0, #16]
 8009476:	b530      	push	{r4, r5, lr}
 8009478:	1a80      	subs	r0, r0, r2
 800947a:	d10e      	bne.n	800949a <__mcmp+0x2a>
 800947c:	3314      	adds	r3, #20
 800947e:	3114      	adds	r1, #20
 8009480:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009484:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009488:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800948c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009490:	4295      	cmp	r5, r2
 8009492:	d003      	beq.n	800949c <__mcmp+0x2c>
 8009494:	d205      	bcs.n	80094a2 <__mcmp+0x32>
 8009496:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800949a:	bd30      	pop	{r4, r5, pc}
 800949c:	42a3      	cmp	r3, r4
 800949e:	d3f3      	bcc.n	8009488 <__mcmp+0x18>
 80094a0:	e7fb      	b.n	800949a <__mcmp+0x2a>
 80094a2:	2001      	movs	r0, #1
 80094a4:	e7f9      	b.n	800949a <__mcmp+0x2a>
	...

080094a8 <__mdiff>:
 80094a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ac:	4689      	mov	r9, r1
 80094ae:	4606      	mov	r6, r0
 80094b0:	4611      	mov	r1, r2
 80094b2:	4648      	mov	r0, r9
 80094b4:	4614      	mov	r4, r2
 80094b6:	f7ff ffdb 	bl	8009470 <__mcmp>
 80094ba:	1e05      	subs	r5, r0, #0
 80094bc:	d112      	bne.n	80094e4 <__mdiff+0x3c>
 80094be:	4629      	mov	r1, r5
 80094c0:	4630      	mov	r0, r6
 80094c2:	f7ff fd63 	bl	8008f8c <_Balloc>
 80094c6:	4602      	mov	r2, r0
 80094c8:	b928      	cbnz	r0, 80094d6 <__mdiff+0x2e>
 80094ca:	f240 2137 	movw	r1, #567	@ 0x237
 80094ce:	4b3e      	ldr	r3, [pc, #248]	@ (80095c8 <__mdiff+0x120>)
 80094d0:	483e      	ldr	r0, [pc, #248]	@ (80095cc <__mdiff+0x124>)
 80094d2:	f000 fb4f 	bl	8009b74 <__assert_func>
 80094d6:	2301      	movs	r3, #1
 80094d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80094dc:	4610      	mov	r0, r2
 80094de:	b003      	add	sp, #12
 80094e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094e4:	bfbc      	itt	lt
 80094e6:	464b      	movlt	r3, r9
 80094e8:	46a1      	movlt	r9, r4
 80094ea:	4630      	mov	r0, r6
 80094ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80094f0:	bfba      	itte	lt
 80094f2:	461c      	movlt	r4, r3
 80094f4:	2501      	movlt	r5, #1
 80094f6:	2500      	movge	r5, #0
 80094f8:	f7ff fd48 	bl	8008f8c <_Balloc>
 80094fc:	4602      	mov	r2, r0
 80094fe:	b918      	cbnz	r0, 8009508 <__mdiff+0x60>
 8009500:	f240 2145 	movw	r1, #581	@ 0x245
 8009504:	4b30      	ldr	r3, [pc, #192]	@ (80095c8 <__mdiff+0x120>)
 8009506:	e7e3      	b.n	80094d0 <__mdiff+0x28>
 8009508:	f100 0b14 	add.w	fp, r0, #20
 800950c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009510:	f109 0310 	add.w	r3, r9, #16
 8009514:	60c5      	str	r5, [r0, #12]
 8009516:	f04f 0c00 	mov.w	ip, #0
 800951a:	f109 0514 	add.w	r5, r9, #20
 800951e:	46d9      	mov	r9, fp
 8009520:	6926      	ldr	r6, [r4, #16]
 8009522:	f104 0e14 	add.w	lr, r4, #20
 8009526:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800952a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800952e:	9301      	str	r3, [sp, #4]
 8009530:	9b01      	ldr	r3, [sp, #4]
 8009532:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009536:	f853 af04 	ldr.w	sl, [r3, #4]!
 800953a:	b281      	uxth	r1, r0
 800953c:	9301      	str	r3, [sp, #4]
 800953e:	fa1f f38a 	uxth.w	r3, sl
 8009542:	1a5b      	subs	r3, r3, r1
 8009544:	0c00      	lsrs	r0, r0, #16
 8009546:	4463      	add	r3, ip
 8009548:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800954c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009550:	b29b      	uxth	r3, r3
 8009552:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009556:	4576      	cmp	r6, lr
 8009558:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800955c:	f849 3b04 	str.w	r3, [r9], #4
 8009560:	d8e6      	bhi.n	8009530 <__mdiff+0x88>
 8009562:	1b33      	subs	r3, r6, r4
 8009564:	3b15      	subs	r3, #21
 8009566:	f023 0303 	bic.w	r3, r3, #3
 800956a:	3415      	adds	r4, #21
 800956c:	3304      	adds	r3, #4
 800956e:	42a6      	cmp	r6, r4
 8009570:	bf38      	it	cc
 8009572:	2304      	movcc	r3, #4
 8009574:	441d      	add	r5, r3
 8009576:	445b      	add	r3, fp
 8009578:	461e      	mov	r6, r3
 800957a:	462c      	mov	r4, r5
 800957c:	4544      	cmp	r4, r8
 800957e:	d30e      	bcc.n	800959e <__mdiff+0xf6>
 8009580:	f108 0103 	add.w	r1, r8, #3
 8009584:	1b49      	subs	r1, r1, r5
 8009586:	f021 0103 	bic.w	r1, r1, #3
 800958a:	3d03      	subs	r5, #3
 800958c:	45a8      	cmp	r8, r5
 800958e:	bf38      	it	cc
 8009590:	2100      	movcc	r1, #0
 8009592:	440b      	add	r3, r1
 8009594:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009598:	b199      	cbz	r1, 80095c2 <__mdiff+0x11a>
 800959a:	6117      	str	r7, [r2, #16]
 800959c:	e79e      	b.n	80094dc <__mdiff+0x34>
 800959e:	46e6      	mov	lr, ip
 80095a0:	f854 1b04 	ldr.w	r1, [r4], #4
 80095a4:	fa1f fc81 	uxth.w	ip, r1
 80095a8:	44f4      	add	ip, lr
 80095aa:	0c08      	lsrs	r0, r1, #16
 80095ac:	4471      	add	r1, lr
 80095ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80095b2:	b289      	uxth	r1, r1
 80095b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80095b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095bc:	f846 1b04 	str.w	r1, [r6], #4
 80095c0:	e7dc      	b.n	800957c <__mdiff+0xd4>
 80095c2:	3f01      	subs	r7, #1
 80095c4:	e7e6      	b.n	8009594 <__mdiff+0xec>
 80095c6:	bf00      	nop
 80095c8:	08009e64 	.word	0x08009e64
 80095cc:	08009ea1 	.word	0x08009ea1

080095d0 <__d2b>:
 80095d0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80095d4:	2101      	movs	r1, #1
 80095d6:	4690      	mov	r8, r2
 80095d8:	4699      	mov	r9, r3
 80095da:	9e08      	ldr	r6, [sp, #32]
 80095dc:	f7ff fcd6 	bl	8008f8c <_Balloc>
 80095e0:	4604      	mov	r4, r0
 80095e2:	b930      	cbnz	r0, 80095f2 <__d2b+0x22>
 80095e4:	4602      	mov	r2, r0
 80095e6:	f240 310f 	movw	r1, #783	@ 0x30f
 80095ea:	4b23      	ldr	r3, [pc, #140]	@ (8009678 <__d2b+0xa8>)
 80095ec:	4823      	ldr	r0, [pc, #140]	@ (800967c <__d2b+0xac>)
 80095ee:	f000 fac1 	bl	8009b74 <__assert_func>
 80095f2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80095f6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095fa:	b10d      	cbz	r5, 8009600 <__d2b+0x30>
 80095fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009600:	9301      	str	r3, [sp, #4]
 8009602:	f1b8 0300 	subs.w	r3, r8, #0
 8009606:	d024      	beq.n	8009652 <__d2b+0x82>
 8009608:	4668      	mov	r0, sp
 800960a:	9300      	str	r3, [sp, #0]
 800960c:	f7ff fd85 	bl	800911a <__lo0bits>
 8009610:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009614:	b1d8      	cbz	r0, 800964e <__d2b+0x7e>
 8009616:	f1c0 0320 	rsb	r3, r0, #32
 800961a:	fa02 f303 	lsl.w	r3, r2, r3
 800961e:	430b      	orrs	r3, r1
 8009620:	40c2      	lsrs	r2, r0
 8009622:	6163      	str	r3, [r4, #20]
 8009624:	9201      	str	r2, [sp, #4]
 8009626:	9b01      	ldr	r3, [sp, #4]
 8009628:	2b00      	cmp	r3, #0
 800962a:	bf0c      	ite	eq
 800962c:	2201      	moveq	r2, #1
 800962e:	2202      	movne	r2, #2
 8009630:	61a3      	str	r3, [r4, #24]
 8009632:	6122      	str	r2, [r4, #16]
 8009634:	b1ad      	cbz	r5, 8009662 <__d2b+0x92>
 8009636:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800963a:	4405      	add	r5, r0
 800963c:	6035      	str	r5, [r6, #0]
 800963e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009644:	6018      	str	r0, [r3, #0]
 8009646:	4620      	mov	r0, r4
 8009648:	b002      	add	sp, #8
 800964a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800964e:	6161      	str	r1, [r4, #20]
 8009650:	e7e9      	b.n	8009626 <__d2b+0x56>
 8009652:	a801      	add	r0, sp, #4
 8009654:	f7ff fd61 	bl	800911a <__lo0bits>
 8009658:	9b01      	ldr	r3, [sp, #4]
 800965a:	2201      	movs	r2, #1
 800965c:	6163      	str	r3, [r4, #20]
 800965e:	3020      	adds	r0, #32
 8009660:	e7e7      	b.n	8009632 <__d2b+0x62>
 8009662:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009666:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800966a:	6030      	str	r0, [r6, #0]
 800966c:	6918      	ldr	r0, [r3, #16]
 800966e:	f7ff fd35 	bl	80090dc <__hi0bits>
 8009672:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009676:	e7e4      	b.n	8009642 <__d2b+0x72>
 8009678:	08009e64 	.word	0x08009e64
 800967c:	08009ea1 	.word	0x08009ea1

08009680 <__submore>:
 8009680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009684:	460c      	mov	r4, r1
 8009686:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009688:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800968c:	4299      	cmp	r1, r3
 800968e:	d11b      	bne.n	80096c8 <__submore+0x48>
 8009690:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009694:	f7ff f9c0 	bl	8008a18 <_malloc_r>
 8009698:	b918      	cbnz	r0, 80096a2 <__submore+0x22>
 800969a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800969e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096a6:	63a3      	str	r3, [r4, #56]	@ 0x38
 80096a8:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80096ac:	6360      	str	r0, [r4, #52]	@ 0x34
 80096ae:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80096b2:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80096b6:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80096ba:	7043      	strb	r3, [r0, #1]
 80096bc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80096c0:	7003      	strb	r3, [r0, #0]
 80096c2:	6020      	str	r0, [r4, #0]
 80096c4:	2000      	movs	r0, #0
 80096c6:	e7ea      	b.n	800969e <__submore+0x1e>
 80096c8:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80096ca:	0077      	lsls	r7, r6, #1
 80096cc:	463a      	mov	r2, r7
 80096ce:	f000 f80f 	bl	80096f0 <_realloc_r>
 80096d2:	4605      	mov	r5, r0
 80096d4:	2800      	cmp	r0, #0
 80096d6:	d0e0      	beq.n	800969a <__submore+0x1a>
 80096d8:	eb00 0806 	add.w	r8, r0, r6
 80096dc:	4601      	mov	r1, r0
 80096de:	4632      	mov	r2, r6
 80096e0:	4640      	mov	r0, r8
 80096e2:	f7fd ffaf 	bl	8007644 <memcpy>
 80096e6:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80096ea:	f8c4 8000 	str.w	r8, [r4]
 80096ee:	e7e9      	b.n	80096c4 <__submore+0x44>

080096f0 <_realloc_r>:
 80096f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096f4:	4607      	mov	r7, r0
 80096f6:	4614      	mov	r4, r2
 80096f8:	460d      	mov	r5, r1
 80096fa:	b921      	cbnz	r1, 8009706 <_realloc_r+0x16>
 80096fc:	4611      	mov	r1, r2
 80096fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009702:	f7ff b989 	b.w	8008a18 <_malloc_r>
 8009706:	b92a      	cbnz	r2, 8009714 <_realloc_r+0x24>
 8009708:	f7fe fe06 	bl	8008318 <_free_r>
 800970c:	4625      	mov	r5, r4
 800970e:	4628      	mov	r0, r5
 8009710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009714:	f000 fa72 	bl	8009bfc <_malloc_usable_size_r>
 8009718:	4284      	cmp	r4, r0
 800971a:	4606      	mov	r6, r0
 800971c:	d802      	bhi.n	8009724 <_realloc_r+0x34>
 800971e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009722:	d8f4      	bhi.n	800970e <_realloc_r+0x1e>
 8009724:	4621      	mov	r1, r4
 8009726:	4638      	mov	r0, r7
 8009728:	f7ff f976 	bl	8008a18 <_malloc_r>
 800972c:	4680      	mov	r8, r0
 800972e:	b908      	cbnz	r0, 8009734 <_realloc_r+0x44>
 8009730:	4645      	mov	r5, r8
 8009732:	e7ec      	b.n	800970e <_realloc_r+0x1e>
 8009734:	42b4      	cmp	r4, r6
 8009736:	4622      	mov	r2, r4
 8009738:	4629      	mov	r1, r5
 800973a:	bf28      	it	cs
 800973c:	4632      	movcs	r2, r6
 800973e:	f7fd ff81 	bl	8007644 <memcpy>
 8009742:	4629      	mov	r1, r5
 8009744:	4638      	mov	r0, r7
 8009746:	f7fe fde7 	bl	8008318 <_free_r>
 800974a:	e7f1      	b.n	8009730 <_realloc_r+0x40>

0800974c <__swbuf_r>:
 800974c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800974e:	460e      	mov	r6, r1
 8009750:	4614      	mov	r4, r2
 8009752:	4605      	mov	r5, r0
 8009754:	b118      	cbz	r0, 800975e <__swbuf_r+0x12>
 8009756:	6a03      	ldr	r3, [r0, #32]
 8009758:	b90b      	cbnz	r3, 800975e <__swbuf_r+0x12>
 800975a:	f7fd fe3f 	bl	80073dc <__sinit>
 800975e:	69a3      	ldr	r3, [r4, #24]
 8009760:	60a3      	str	r3, [r4, #8]
 8009762:	89a3      	ldrh	r3, [r4, #12]
 8009764:	071a      	lsls	r2, r3, #28
 8009766:	d501      	bpl.n	800976c <__swbuf_r+0x20>
 8009768:	6923      	ldr	r3, [r4, #16]
 800976a:	b943      	cbnz	r3, 800977e <__swbuf_r+0x32>
 800976c:	4621      	mov	r1, r4
 800976e:	4628      	mov	r0, r5
 8009770:	f000 f916 	bl	80099a0 <__swsetup_r>
 8009774:	b118      	cbz	r0, 800977e <__swbuf_r+0x32>
 8009776:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800977a:	4638      	mov	r0, r7
 800977c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800977e:	6823      	ldr	r3, [r4, #0]
 8009780:	6922      	ldr	r2, [r4, #16]
 8009782:	b2f6      	uxtb	r6, r6
 8009784:	1a98      	subs	r0, r3, r2
 8009786:	6963      	ldr	r3, [r4, #20]
 8009788:	4637      	mov	r7, r6
 800978a:	4283      	cmp	r3, r0
 800978c:	dc05      	bgt.n	800979a <__swbuf_r+0x4e>
 800978e:	4621      	mov	r1, r4
 8009790:	4628      	mov	r0, r5
 8009792:	f7ff fbc7 	bl	8008f24 <_fflush_r>
 8009796:	2800      	cmp	r0, #0
 8009798:	d1ed      	bne.n	8009776 <__swbuf_r+0x2a>
 800979a:	68a3      	ldr	r3, [r4, #8]
 800979c:	3b01      	subs	r3, #1
 800979e:	60a3      	str	r3, [r4, #8]
 80097a0:	6823      	ldr	r3, [r4, #0]
 80097a2:	1c5a      	adds	r2, r3, #1
 80097a4:	6022      	str	r2, [r4, #0]
 80097a6:	701e      	strb	r6, [r3, #0]
 80097a8:	6962      	ldr	r2, [r4, #20]
 80097aa:	1c43      	adds	r3, r0, #1
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d004      	beq.n	80097ba <__swbuf_r+0x6e>
 80097b0:	89a3      	ldrh	r3, [r4, #12]
 80097b2:	07db      	lsls	r3, r3, #31
 80097b4:	d5e1      	bpl.n	800977a <__swbuf_r+0x2e>
 80097b6:	2e0a      	cmp	r6, #10
 80097b8:	d1df      	bne.n	800977a <__swbuf_r+0x2e>
 80097ba:	4621      	mov	r1, r4
 80097bc:	4628      	mov	r0, r5
 80097be:	f7ff fbb1 	bl	8008f24 <_fflush_r>
 80097c2:	2800      	cmp	r0, #0
 80097c4:	d0d9      	beq.n	800977a <__swbuf_r+0x2e>
 80097c6:	e7d6      	b.n	8009776 <__swbuf_r+0x2a>

080097c8 <_strtol_l.isra.0>:
 80097c8:	2b24      	cmp	r3, #36	@ 0x24
 80097ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097ce:	4686      	mov	lr, r0
 80097d0:	4690      	mov	r8, r2
 80097d2:	d801      	bhi.n	80097d8 <_strtol_l.isra.0+0x10>
 80097d4:	2b01      	cmp	r3, #1
 80097d6:	d106      	bne.n	80097e6 <_strtol_l.isra.0+0x1e>
 80097d8:	f7fd fee4 	bl	80075a4 <__errno>
 80097dc:	2316      	movs	r3, #22
 80097de:	6003      	str	r3, [r0, #0]
 80097e0:	2000      	movs	r0, #0
 80097e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097e6:	460d      	mov	r5, r1
 80097e8:	4833      	ldr	r0, [pc, #204]	@ (80098b8 <_strtol_l.isra.0+0xf0>)
 80097ea:	462a      	mov	r2, r5
 80097ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80097f0:	5d06      	ldrb	r6, [r0, r4]
 80097f2:	f016 0608 	ands.w	r6, r6, #8
 80097f6:	d1f8      	bne.n	80097ea <_strtol_l.isra.0+0x22>
 80097f8:	2c2d      	cmp	r4, #45	@ 0x2d
 80097fa:	d110      	bne.n	800981e <_strtol_l.isra.0+0x56>
 80097fc:	2601      	movs	r6, #1
 80097fe:	782c      	ldrb	r4, [r5, #0]
 8009800:	1c95      	adds	r5, r2, #2
 8009802:	f033 0210 	bics.w	r2, r3, #16
 8009806:	d115      	bne.n	8009834 <_strtol_l.isra.0+0x6c>
 8009808:	2c30      	cmp	r4, #48	@ 0x30
 800980a:	d10d      	bne.n	8009828 <_strtol_l.isra.0+0x60>
 800980c:	782a      	ldrb	r2, [r5, #0]
 800980e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009812:	2a58      	cmp	r2, #88	@ 0x58
 8009814:	d108      	bne.n	8009828 <_strtol_l.isra.0+0x60>
 8009816:	786c      	ldrb	r4, [r5, #1]
 8009818:	3502      	adds	r5, #2
 800981a:	2310      	movs	r3, #16
 800981c:	e00a      	b.n	8009834 <_strtol_l.isra.0+0x6c>
 800981e:	2c2b      	cmp	r4, #43	@ 0x2b
 8009820:	bf04      	itt	eq
 8009822:	782c      	ldrbeq	r4, [r5, #0]
 8009824:	1c95      	addeq	r5, r2, #2
 8009826:	e7ec      	b.n	8009802 <_strtol_l.isra.0+0x3a>
 8009828:	2b00      	cmp	r3, #0
 800982a:	d1f6      	bne.n	800981a <_strtol_l.isra.0+0x52>
 800982c:	2c30      	cmp	r4, #48	@ 0x30
 800982e:	bf14      	ite	ne
 8009830:	230a      	movne	r3, #10
 8009832:	2308      	moveq	r3, #8
 8009834:	2200      	movs	r2, #0
 8009836:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800983a:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800983e:	fbbc f9f3 	udiv	r9, ip, r3
 8009842:	4610      	mov	r0, r2
 8009844:	fb03 ca19 	mls	sl, r3, r9, ip
 8009848:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800984c:	2f09      	cmp	r7, #9
 800984e:	d80f      	bhi.n	8009870 <_strtol_l.isra.0+0xa8>
 8009850:	463c      	mov	r4, r7
 8009852:	42a3      	cmp	r3, r4
 8009854:	dd1b      	ble.n	800988e <_strtol_l.isra.0+0xc6>
 8009856:	1c57      	adds	r7, r2, #1
 8009858:	d007      	beq.n	800986a <_strtol_l.isra.0+0xa2>
 800985a:	4581      	cmp	r9, r0
 800985c:	d314      	bcc.n	8009888 <_strtol_l.isra.0+0xc0>
 800985e:	d101      	bne.n	8009864 <_strtol_l.isra.0+0x9c>
 8009860:	45a2      	cmp	sl, r4
 8009862:	db11      	blt.n	8009888 <_strtol_l.isra.0+0xc0>
 8009864:	2201      	movs	r2, #1
 8009866:	fb00 4003 	mla	r0, r0, r3, r4
 800986a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800986e:	e7eb      	b.n	8009848 <_strtol_l.isra.0+0x80>
 8009870:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009874:	2f19      	cmp	r7, #25
 8009876:	d801      	bhi.n	800987c <_strtol_l.isra.0+0xb4>
 8009878:	3c37      	subs	r4, #55	@ 0x37
 800987a:	e7ea      	b.n	8009852 <_strtol_l.isra.0+0x8a>
 800987c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009880:	2f19      	cmp	r7, #25
 8009882:	d804      	bhi.n	800988e <_strtol_l.isra.0+0xc6>
 8009884:	3c57      	subs	r4, #87	@ 0x57
 8009886:	e7e4      	b.n	8009852 <_strtol_l.isra.0+0x8a>
 8009888:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800988c:	e7ed      	b.n	800986a <_strtol_l.isra.0+0xa2>
 800988e:	1c53      	adds	r3, r2, #1
 8009890:	d108      	bne.n	80098a4 <_strtol_l.isra.0+0xdc>
 8009892:	2322      	movs	r3, #34	@ 0x22
 8009894:	4660      	mov	r0, ip
 8009896:	f8ce 3000 	str.w	r3, [lr]
 800989a:	f1b8 0f00 	cmp.w	r8, #0
 800989e:	d0a0      	beq.n	80097e2 <_strtol_l.isra.0+0x1a>
 80098a0:	1e69      	subs	r1, r5, #1
 80098a2:	e006      	b.n	80098b2 <_strtol_l.isra.0+0xea>
 80098a4:	b106      	cbz	r6, 80098a8 <_strtol_l.isra.0+0xe0>
 80098a6:	4240      	negs	r0, r0
 80098a8:	f1b8 0f00 	cmp.w	r8, #0
 80098ac:	d099      	beq.n	80097e2 <_strtol_l.isra.0+0x1a>
 80098ae:	2a00      	cmp	r2, #0
 80098b0:	d1f6      	bne.n	80098a0 <_strtol_l.isra.0+0xd8>
 80098b2:	f8c8 1000 	str.w	r1, [r8]
 80098b6:	e794      	b.n	80097e2 <_strtol_l.isra.0+0x1a>
 80098b8:	0800a041 	.word	0x0800a041

080098bc <_strtol_r>:
 80098bc:	f7ff bf84 	b.w	80097c8 <_strtol_l.isra.0>

080098c0 <_strtoul_l.isra.0>:
 80098c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80098c4:	4686      	mov	lr, r0
 80098c6:	460d      	mov	r5, r1
 80098c8:	4e33      	ldr	r6, [pc, #204]	@ (8009998 <_strtoul_l.isra.0+0xd8>)
 80098ca:	4628      	mov	r0, r5
 80098cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80098d0:	5d37      	ldrb	r7, [r6, r4]
 80098d2:	f017 0708 	ands.w	r7, r7, #8
 80098d6:	d1f8      	bne.n	80098ca <_strtoul_l.isra.0+0xa>
 80098d8:	2c2d      	cmp	r4, #45	@ 0x2d
 80098da:	d110      	bne.n	80098fe <_strtoul_l.isra.0+0x3e>
 80098dc:	2701      	movs	r7, #1
 80098de:	782c      	ldrb	r4, [r5, #0]
 80098e0:	1c85      	adds	r5, r0, #2
 80098e2:	f033 0010 	bics.w	r0, r3, #16
 80098e6:	d115      	bne.n	8009914 <_strtoul_l.isra.0+0x54>
 80098e8:	2c30      	cmp	r4, #48	@ 0x30
 80098ea:	d10d      	bne.n	8009908 <_strtoul_l.isra.0+0x48>
 80098ec:	7828      	ldrb	r0, [r5, #0]
 80098ee:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80098f2:	2858      	cmp	r0, #88	@ 0x58
 80098f4:	d108      	bne.n	8009908 <_strtoul_l.isra.0+0x48>
 80098f6:	786c      	ldrb	r4, [r5, #1]
 80098f8:	3502      	adds	r5, #2
 80098fa:	2310      	movs	r3, #16
 80098fc:	e00a      	b.n	8009914 <_strtoul_l.isra.0+0x54>
 80098fe:	2c2b      	cmp	r4, #43	@ 0x2b
 8009900:	bf04      	itt	eq
 8009902:	782c      	ldrbeq	r4, [r5, #0]
 8009904:	1c85      	addeq	r5, r0, #2
 8009906:	e7ec      	b.n	80098e2 <_strtoul_l.isra.0+0x22>
 8009908:	2b00      	cmp	r3, #0
 800990a:	d1f6      	bne.n	80098fa <_strtoul_l.isra.0+0x3a>
 800990c:	2c30      	cmp	r4, #48	@ 0x30
 800990e:	bf14      	ite	ne
 8009910:	230a      	movne	r3, #10
 8009912:	2308      	moveq	r3, #8
 8009914:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8009918:	fbb8 f8f3 	udiv	r8, r8, r3
 800991c:	2600      	movs	r6, #0
 800991e:	fb03 f908 	mul.w	r9, r3, r8
 8009922:	4630      	mov	r0, r6
 8009924:	ea6f 0909 	mvn.w	r9, r9
 8009928:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800992c:	f1bc 0f09 	cmp.w	ip, #9
 8009930:	d810      	bhi.n	8009954 <_strtoul_l.isra.0+0x94>
 8009932:	4664      	mov	r4, ip
 8009934:	42a3      	cmp	r3, r4
 8009936:	dd1e      	ble.n	8009976 <_strtoul_l.isra.0+0xb6>
 8009938:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800993c:	d007      	beq.n	800994e <_strtoul_l.isra.0+0x8e>
 800993e:	4580      	cmp	r8, r0
 8009940:	d316      	bcc.n	8009970 <_strtoul_l.isra.0+0xb0>
 8009942:	d101      	bne.n	8009948 <_strtoul_l.isra.0+0x88>
 8009944:	45a1      	cmp	r9, r4
 8009946:	db13      	blt.n	8009970 <_strtoul_l.isra.0+0xb0>
 8009948:	2601      	movs	r6, #1
 800994a:	fb00 4003 	mla	r0, r0, r3, r4
 800994e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009952:	e7e9      	b.n	8009928 <_strtoul_l.isra.0+0x68>
 8009954:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8009958:	f1bc 0f19 	cmp.w	ip, #25
 800995c:	d801      	bhi.n	8009962 <_strtoul_l.isra.0+0xa2>
 800995e:	3c37      	subs	r4, #55	@ 0x37
 8009960:	e7e8      	b.n	8009934 <_strtoul_l.isra.0+0x74>
 8009962:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8009966:	f1bc 0f19 	cmp.w	ip, #25
 800996a:	d804      	bhi.n	8009976 <_strtoul_l.isra.0+0xb6>
 800996c:	3c57      	subs	r4, #87	@ 0x57
 800996e:	e7e1      	b.n	8009934 <_strtoul_l.isra.0+0x74>
 8009970:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8009974:	e7eb      	b.n	800994e <_strtoul_l.isra.0+0x8e>
 8009976:	1c73      	adds	r3, r6, #1
 8009978:	d106      	bne.n	8009988 <_strtoul_l.isra.0+0xc8>
 800997a:	2322      	movs	r3, #34	@ 0x22
 800997c:	4630      	mov	r0, r6
 800997e:	f8ce 3000 	str.w	r3, [lr]
 8009982:	b932      	cbnz	r2, 8009992 <_strtoul_l.isra.0+0xd2>
 8009984:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009988:	b107      	cbz	r7, 800998c <_strtoul_l.isra.0+0xcc>
 800998a:	4240      	negs	r0, r0
 800998c:	2a00      	cmp	r2, #0
 800998e:	d0f9      	beq.n	8009984 <_strtoul_l.isra.0+0xc4>
 8009990:	b106      	cbz	r6, 8009994 <_strtoul_l.isra.0+0xd4>
 8009992:	1e69      	subs	r1, r5, #1
 8009994:	6011      	str	r1, [r2, #0]
 8009996:	e7f5      	b.n	8009984 <_strtoul_l.isra.0+0xc4>
 8009998:	0800a041 	.word	0x0800a041

0800999c <_strtoul_r>:
 800999c:	f7ff bf90 	b.w	80098c0 <_strtoul_l.isra.0>

080099a0 <__swsetup_r>:
 80099a0:	b538      	push	{r3, r4, r5, lr}
 80099a2:	4b29      	ldr	r3, [pc, #164]	@ (8009a48 <__swsetup_r+0xa8>)
 80099a4:	4605      	mov	r5, r0
 80099a6:	6818      	ldr	r0, [r3, #0]
 80099a8:	460c      	mov	r4, r1
 80099aa:	b118      	cbz	r0, 80099b4 <__swsetup_r+0x14>
 80099ac:	6a03      	ldr	r3, [r0, #32]
 80099ae:	b90b      	cbnz	r3, 80099b4 <__swsetup_r+0x14>
 80099b0:	f7fd fd14 	bl	80073dc <__sinit>
 80099b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099b8:	0719      	lsls	r1, r3, #28
 80099ba:	d422      	bmi.n	8009a02 <__swsetup_r+0x62>
 80099bc:	06da      	lsls	r2, r3, #27
 80099be:	d407      	bmi.n	80099d0 <__swsetup_r+0x30>
 80099c0:	2209      	movs	r2, #9
 80099c2:	602a      	str	r2, [r5, #0]
 80099c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80099cc:	81a3      	strh	r3, [r4, #12]
 80099ce:	e033      	b.n	8009a38 <__swsetup_r+0x98>
 80099d0:	0758      	lsls	r0, r3, #29
 80099d2:	d512      	bpl.n	80099fa <__swsetup_r+0x5a>
 80099d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099d6:	b141      	cbz	r1, 80099ea <__swsetup_r+0x4a>
 80099d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099dc:	4299      	cmp	r1, r3
 80099de:	d002      	beq.n	80099e6 <__swsetup_r+0x46>
 80099e0:	4628      	mov	r0, r5
 80099e2:	f7fe fc99 	bl	8008318 <_free_r>
 80099e6:	2300      	movs	r3, #0
 80099e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80099ea:	89a3      	ldrh	r3, [r4, #12]
 80099ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80099f0:	81a3      	strh	r3, [r4, #12]
 80099f2:	2300      	movs	r3, #0
 80099f4:	6063      	str	r3, [r4, #4]
 80099f6:	6923      	ldr	r3, [r4, #16]
 80099f8:	6023      	str	r3, [r4, #0]
 80099fa:	89a3      	ldrh	r3, [r4, #12]
 80099fc:	f043 0308 	orr.w	r3, r3, #8
 8009a00:	81a3      	strh	r3, [r4, #12]
 8009a02:	6923      	ldr	r3, [r4, #16]
 8009a04:	b94b      	cbnz	r3, 8009a1a <__swsetup_r+0x7a>
 8009a06:	89a3      	ldrh	r3, [r4, #12]
 8009a08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a10:	d003      	beq.n	8009a1a <__swsetup_r+0x7a>
 8009a12:	4621      	mov	r1, r4
 8009a14:	4628      	mov	r0, r5
 8009a16:	f000 f83e 	bl	8009a96 <__smakebuf_r>
 8009a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a1e:	f013 0201 	ands.w	r2, r3, #1
 8009a22:	d00a      	beq.n	8009a3a <__swsetup_r+0x9a>
 8009a24:	2200      	movs	r2, #0
 8009a26:	60a2      	str	r2, [r4, #8]
 8009a28:	6962      	ldr	r2, [r4, #20]
 8009a2a:	4252      	negs	r2, r2
 8009a2c:	61a2      	str	r2, [r4, #24]
 8009a2e:	6922      	ldr	r2, [r4, #16]
 8009a30:	b942      	cbnz	r2, 8009a44 <__swsetup_r+0xa4>
 8009a32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009a36:	d1c5      	bne.n	80099c4 <__swsetup_r+0x24>
 8009a38:	bd38      	pop	{r3, r4, r5, pc}
 8009a3a:	0799      	lsls	r1, r3, #30
 8009a3c:	bf58      	it	pl
 8009a3e:	6962      	ldrpl	r2, [r4, #20]
 8009a40:	60a2      	str	r2, [r4, #8]
 8009a42:	e7f4      	b.n	8009a2e <__swsetup_r+0x8e>
 8009a44:	2000      	movs	r0, #0
 8009a46:	e7f7      	b.n	8009a38 <__swsetup_r+0x98>
 8009a48:	2000001c 	.word	0x2000001c

08009a4c <__swhatbuf_r>:
 8009a4c:	b570      	push	{r4, r5, r6, lr}
 8009a4e:	460c      	mov	r4, r1
 8009a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a54:	4615      	mov	r5, r2
 8009a56:	2900      	cmp	r1, #0
 8009a58:	461e      	mov	r6, r3
 8009a5a:	b096      	sub	sp, #88	@ 0x58
 8009a5c:	da0c      	bge.n	8009a78 <__swhatbuf_r+0x2c>
 8009a5e:	89a3      	ldrh	r3, [r4, #12]
 8009a60:	2100      	movs	r1, #0
 8009a62:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a66:	bf14      	ite	ne
 8009a68:	2340      	movne	r3, #64	@ 0x40
 8009a6a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a6e:	2000      	movs	r0, #0
 8009a70:	6031      	str	r1, [r6, #0]
 8009a72:	602b      	str	r3, [r5, #0]
 8009a74:	b016      	add	sp, #88	@ 0x58
 8009a76:	bd70      	pop	{r4, r5, r6, pc}
 8009a78:	466a      	mov	r2, sp
 8009a7a:	f000 f869 	bl	8009b50 <_fstat_r>
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	dbed      	blt.n	8009a5e <__swhatbuf_r+0x12>
 8009a82:	9901      	ldr	r1, [sp, #4]
 8009a84:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a88:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a8c:	4259      	negs	r1, r3
 8009a8e:	4159      	adcs	r1, r3
 8009a90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a94:	e7eb      	b.n	8009a6e <__swhatbuf_r+0x22>

08009a96 <__smakebuf_r>:
 8009a96:	898b      	ldrh	r3, [r1, #12]
 8009a98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a9a:	079d      	lsls	r5, r3, #30
 8009a9c:	4606      	mov	r6, r0
 8009a9e:	460c      	mov	r4, r1
 8009aa0:	d507      	bpl.n	8009ab2 <__smakebuf_r+0x1c>
 8009aa2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009aa6:	6023      	str	r3, [r4, #0]
 8009aa8:	6123      	str	r3, [r4, #16]
 8009aaa:	2301      	movs	r3, #1
 8009aac:	6163      	str	r3, [r4, #20]
 8009aae:	b003      	add	sp, #12
 8009ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ab2:	466a      	mov	r2, sp
 8009ab4:	ab01      	add	r3, sp, #4
 8009ab6:	f7ff ffc9 	bl	8009a4c <__swhatbuf_r>
 8009aba:	9f00      	ldr	r7, [sp, #0]
 8009abc:	4605      	mov	r5, r0
 8009abe:	4639      	mov	r1, r7
 8009ac0:	4630      	mov	r0, r6
 8009ac2:	f7fe ffa9 	bl	8008a18 <_malloc_r>
 8009ac6:	b948      	cbnz	r0, 8009adc <__smakebuf_r+0x46>
 8009ac8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009acc:	059a      	lsls	r2, r3, #22
 8009ace:	d4ee      	bmi.n	8009aae <__smakebuf_r+0x18>
 8009ad0:	f023 0303 	bic.w	r3, r3, #3
 8009ad4:	f043 0302 	orr.w	r3, r3, #2
 8009ad8:	81a3      	strh	r3, [r4, #12]
 8009ada:	e7e2      	b.n	8009aa2 <__smakebuf_r+0xc>
 8009adc:	89a3      	ldrh	r3, [r4, #12]
 8009ade:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ae2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ae6:	81a3      	strh	r3, [r4, #12]
 8009ae8:	9b01      	ldr	r3, [sp, #4]
 8009aea:	6020      	str	r0, [r4, #0]
 8009aec:	b15b      	cbz	r3, 8009b06 <__smakebuf_r+0x70>
 8009aee:	4630      	mov	r0, r6
 8009af0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009af4:	f000 f80c 	bl	8009b10 <_isatty_r>
 8009af8:	b128      	cbz	r0, 8009b06 <__smakebuf_r+0x70>
 8009afa:	89a3      	ldrh	r3, [r4, #12]
 8009afc:	f023 0303 	bic.w	r3, r3, #3
 8009b00:	f043 0301 	orr.w	r3, r3, #1
 8009b04:	81a3      	strh	r3, [r4, #12]
 8009b06:	89a3      	ldrh	r3, [r4, #12]
 8009b08:	431d      	orrs	r5, r3
 8009b0a:	81a5      	strh	r5, [r4, #12]
 8009b0c:	e7cf      	b.n	8009aae <__smakebuf_r+0x18>
	...

08009b10 <_isatty_r>:
 8009b10:	b538      	push	{r3, r4, r5, lr}
 8009b12:	2300      	movs	r3, #0
 8009b14:	4d05      	ldr	r5, [pc, #20]	@ (8009b2c <_isatty_r+0x1c>)
 8009b16:	4604      	mov	r4, r0
 8009b18:	4608      	mov	r0, r1
 8009b1a:	602b      	str	r3, [r5, #0]
 8009b1c:	f7f8 f8c1 	bl	8001ca2 <_isatty>
 8009b20:	1c43      	adds	r3, r0, #1
 8009b22:	d102      	bne.n	8009b2a <_isatty_r+0x1a>
 8009b24:	682b      	ldr	r3, [r5, #0]
 8009b26:	b103      	cbz	r3, 8009b2a <_isatty_r+0x1a>
 8009b28:	6023      	str	r3, [r4, #0]
 8009b2a:	bd38      	pop	{r3, r4, r5, pc}
 8009b2c:	200006ec 	.word	0x200006ec

08009b30 <_sbrk_r>:
 8009b30:	b538      	push	{r3, r4, r5, lr}
 8009b32:	2300      	movs	r3, #0
 8009b34:	4d05      	ldr	r5, [pc, #20]	@ (8009b4c <_sbrk_r+0x1c>)
 8009b36:	4604      	mov	r4, r0
 8009b38:	4608      	mov	r0, r1
 8009b3a:	602b      	str	r3, [r5, #0]
 8009b3c:	f7f8 f8c8 	bl	8001cd0 <_sbrk>
 8009b40:	1c43      	adds	r3, r0, #1
 8009b42:	d102      	bne.n	8009b4a <_sbrk_r+0x1a>
 8009b44:	682b      	ldr	r3, [r5, #0]
 8009b46:	b103      	cbz	r3, 8009b4a <_sbrk_r+0x1a>
 8009b48:	6023      	str	r3, [r4, #0]
 8009b4a:	bd38      	pop	{r3, r4, r5, pc}
 8009b4c:	200006ec 	.word	0x200006ec

08009b50 <_fstat_r>:
 8009b50:	b538      	push	{r3, r4, r5, lr}
 8009b52:	2300      	movs	r3, #0
 8009b54:	4d06      	ldr	r5, [pc, #24]	@ (8009b70 <_fstat_r+0x20>)
 8009b56:	4604      	mov	r4, r0
 8009b58:	4608      	mov	r0, r1
 8009b5a:	4611      	mov	r1, r2
 8009b5c:	602b      	str	r3, [r5, #0]
 8009b5e:	f7f8 f891 	bl	8001c84 <_fstat>
 8009b62:	1c43      	adds	r3, r0, #1
 8009b64:	d102      	bne.n	8009b6c <_fstat_r+0x1c>
 8009b66:	682b      	ldr	r3, [r5, #0]
 8009b68:	b103      	cbz	r3, 8009b6c <_fstat_r+0x1c>
 8009b6a:	6023      	str	r3, [r4, #0]
 8009b6c:	bd38      	pop	{r3, r4, r5, pc}
 8009b6e:	bf00      	nop
 8009b70:	200006ec 	.word	0x200006ec

08009b74 <__assert_func>:
 8009b74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b76:	4614      	mov	r4, r2
 8009b78:	461a      	mov	r2, r3
 8009b7a:	4b09      	ldr	r3, [pc, #36]	@ (8009ba0 <__assert_func+0x2c>)
 8009b7c:	4605      	mov	r5, r0
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	68d8      	ldr	r0, [r3, #12]
 8009b82:	b14c      	cbz	r4, 8009b98 <__assert_func+0x24>
 8009b84:	4b07      	ldr	r3, [pc, #28]	@ (8009ba4 <__assert_func+0x30>)
 8009b86:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b8a:	9100      	str	r1, [sp, #0]
 8009b8c:	462b      	mov	r3, r5
 8009b8e:	4906      	ldr	r1, [pc, #24]	@ (8009ba8 <__assert_func+0x34>)
 8009b90:	f000 f83c 	bl	8009c0c <fiprintf>
 8009b94:	f000 f859 	bl	8009c4a <abort>
 8009b98:	4b04      	ldr	r3, [pc, #16]	@ (8009bac <__assert_func+0x38>)
 8009b9a:	461c      	mov	r4, r3
 8009b9c:	e7f3      	b.n	8009b86 <__assert_func+0x12>
 8009b9e:	bf00      	nop
 8009ba0:	2000001c 	.word	0x2000001c
 8009ba4:	08009f04 	.word	0x08009f04
 8009ba8:	08009f11 	.word	0x08009f11
 8009bac:	08009f3f 	.word	0x08009f3f

08009bb0 <_calloc_r>:
 8009bb0:	b570      	push	{r4, r5, r6, lr}
 8009bb2:	fba1 5402 	umull	r5, r4, r1, r2
 8009bb6:	b934      	cbnz	r4, 8009bc6 <_calloc_r+0x16>
 8009bb8:	4629      	mov	r1, r5
 8009bba:	f7fe ff2d 	bl	8008a18 <_malloc_r>
 8009bbe:	4606      	mov	r6, r0
 8009bc0:	b928      	cbnz	r0, 8009bce <_calloc_r+0x1e>
 8009bc2:	4630      	mov	r0, r6
 8009bc4:	bd70      	pop	{r4, r5, r6, pc}
 8009bc6:	220c      	movs	r2, #12
 8009bc8:	2600      	movs	r6, #0
 8009bca:	6002      	str	r2, [r0, #0]
 8009bcc:	e7f9      	b.n	8009bc2 <_calloc_r+0x12>
 8009bce:	462a      	mov	r2, r5
 8009bd0:	4621      	mov	r1, r4
 8009bd2:	f7fd fca9 	bl	8007528 <memset>
 8009bd6:	e7f4      	b.n	8009bc2 <_calloc_r+0x12>

08009bd8 <__ascii_mbtowc>:
 8009bd8:	b082      	sub	sp, #8
 8009bda:	b901      	cbnz	r1, 8009bde <__ascii_mbtowc+0x6>
 8009bdc:	a901      	add	r1, sp, #4
 8009bde:	b142      	cbz	r2, 8009bf2 <__ascii_mbtowc+0x1a>
 8009be0:	b14b      	cbz	r3, 8009bf6 <__ascii_mbtowc+0x1e>
 8009be2:	7813      	ldrb	r3, [r2, #0]
 8009be4:	600b      	str	r3, [r1, #0]
 8009be6:	7812      	ldrb	r2, [r2, #0]
 8009be8:	1e10      	subs	r0, r2, #0
 8009bea:	bf18      	it	ne
 8009bec:	2001      	movne	r0, #1
 8009bee:	b002      	add	sp, #8
 8009bf0:	4770      	bx	lr
 8009bf2:	4610      	mov	r0, r2
 8009bf4:	e7fb      	b.n	8009bee <__ascii_mbtowc+0x16>
 8009bf6:	f06f 0001 	mvn.w	r0, #1
 8009bfa:	e7f8      	b.n	8009bee <__ascii_mbtowc+0x16>

08009bfc <_malloc_usable_size_r>:
 8009bfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c00:	1f18      	subs	r0, r3, #4
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	bfbc      	itt	lt
 8009c06:	580b      	ldrlt	r3, [r1, r0]
 8009c08:	18c0      	addlt	r0, r0, r3
 8009c0a:	4770      	bx	lr

08009c0c <fiprintf>:
 8009c0c:	b40e      	push	{r1, r2, r3}
 8009c0e:	b503      	push	{r0, r1, lr}
 8009c10:	4601      	mov	r1, r0
 8009c12:	ab03      	add	r3, sp, #12
 8009c14:	4805      	ldr	r0, [pc, #20]	@ (8009c2c <fiprintf+0x20>)
 8009c16:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c1a:	6800      	ldr	r0, [r0, #0]
 8009c1c:	9301      	str	r3, [sp, #4]
 8009c1e:	f7fe fdb9 	bl	8008794 <_vfiprintf_r>
 8009c22:	b002      	add	sp, #8
 8009c24:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c28:	b003      	add	sp, #12
 8009c2a:	4770      	bx	lr
 8009c2c:	2000001c 	.word	0x2000001c

08009c30 <__ascii_wctomb>:
 8009c30:	4603      	mov	r3, r0
 8009c32:	4608      	mov	r0, r1
 8009c34:	b141      	cbz	r1, 8009c48 <__ascii_wctomb+0x18>
 8009c36:	2aff      	cmp	r2, #255	@ 0xff
 8009c38:	d904      	bls.n	8009c44 <__ascii_wctomb+0x14>
 8009c3a:	228a      	movs	r2, #138	@ 0x8a
 8009c3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c40:	601a      	str	r2, [r3, #0]
 8009c42:	4770      	bx	lr
 8009c44:	2001      	movs	r0, #1
 8009c46:	700a      	strb	r2, [r1, #0]
 8009c48:	4770      	bx	lr

08009c4a <abort>:
 8009c4a:	2006      	movs	r0, #6
 8009c4c:	b508      	push	{r3, lr}
 8009c4e:	f000 f82b 	bl	8009ca8 <raise>
 8009c52:	2001      	movs	r0, #1
 8009c54:	f7f7 ffe3 	bl	8001c1e <_exit>

08009c58 <_raise_r>:
 8009c58:	291f      	cmp	r1, #31
 8009c5a:	b538      	push	{r3, r4, r5, lr}
 8009c5c:	4605      	mov	r5, r0
 8009c5e:	460c      	mov	r4, r1
 8009c60:	d904      	bls.n	8009c6c <_raise_r+0x14>
 8009c62:	2316      	movs	r3, #22
 8009c64:	6003      	str	r3, [r0, #0]
 8009c66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c6a:	bd38      	pop	{r3, r4, r5, pc}
 8009c6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c6e:	b112      	cbz	r2, 8009c76 <_raise_r+0x1e>
 8009c70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c74:	b94b      	cbnz	r3, 8009c8a <_raise_r+0x32>
 8009c76:	4628      	mov	r0, r5
 8009c78:	f000 f830 	bl	8009cdc <_getpid_r>
 8009c7c:	4622      	mov	r2, r4
 8009c7e:	4601      	mov	r1, r0
 8009c80:	4628      	mov	r0, r5
 8009c82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c86:	f000 b817 	b.w	8009cb8 <_kill_r>
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d00a      	beq.n	8009ca4 <_raise_r+0x4c>
 8009c8e:	1c59      	adds	r1, r3, #1
 8009c90:	d103      	bne.n	8009c9a <_raise_r+0x42>
 8009c92:	2316      	movs	r3, #22
 8009c94:	6003      	str	r3, [r0, #0]
 8009c96:	2001      	movs	r0, #1
 8009c98:	e7e7      	b.n	8009c6a <_raise_r+0x12>
 8009c9a:	2100      	movs	r1, #0
 8009c9c:	4620      	mov	r0, r4
 8009c9e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009ca2:	4798      	blx	r3
 8009ca4:	2000      	movs	r0, #0
 8009ca6:	e7e0      	b.n	8009c6a <_raise_r+0x12>

08009ca8 <raise>:
 8009ca8:	4b02      	ldr	r3, [pc, #8]	@ (8009cb4 <raise+0xc>)
 8009caa:	4601      	mov	r1, r0
 8009cac:	6818      	ldr	r0, [r3, #0]
 8009cae:	f7ff bfd3 	b.w	8009c58 <_raise_r>
 8009cb2:	bf00      	nop
 8009cb4:	2000001c 	.word	0x2000001c

08009cb8 <_kill_r>:
 8009cb8:	b538      	push	{r3, r4, r5, lr}
 8009cba:	2300      	movs	r3, #0
 8009cbc:	4d06      	ldr	r5, [pc, #24]	@ (8009cd8 <_kill_r+0x20>)
 8009cbe:	4604      	mov	r4, r0
 8009cc0:	4608      	mov	r0, r1
 8009cc2:	4611      	mov	r1, r2
 8009cc4:	602b      	str	r3, [r5, #0]
 8009cc6:	f7f7 ff9a 	bl	8001bfe <_kill>
 8009cca:	1c43      	adds	r3, r0, #1
 8009ccc:	d102      	bne.n	8009cd4 <_kill_r+0x1c>
 8009cce:	682b      	ldr	r3, [r5, #0]
 8009cd0:	b103      	cbz	r3, 8009cd4 <_kill_r+0x1c>
 8009cd2:	6023      	str	r3, [r4, #0]
 8009cd4:	bd38      	pop	{r3, r4, r5, pc}
 8009cd6:	bf00      	nop
 8009cd8:	200006ec 	.word	0x200006ec

08009cdc <_getpid_r>:
 8009cdc:	f7f7 bf88 	b.w	8001bf0 <_getpid>

08009ce0 <_init>:
 8009ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ce2:	bf00      	nop
 8009ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ce6:	bc08      	pop	{r3}
 8009ce8:	469e      	mov	lr, r3
 8009cea:	4770      	bx	lr

08009cec <_fini>:
 8009cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cee:	bf00      	nop
 8009cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cf2:	bc08      	pop	{r3}
 8009cf4:	469e      	mov	lr, r3
 8009cf6:	4770      	bx	lr
