	component demo_qsys_system is
		port (
			clk_clk             : in    std_logic                     := 'X';             -- clk
			keys_new_signal     : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- new_signal
			leds_new_signal     : out   std_logic_vector(9 downto 0);                     -- new_signal
			pll_locked_export   : out   std_logic;                                        -- export
			reset_reset_n       : in    std_logic                     := 'X';             -- reset_n
			sdram_addr          : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba            : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n         : out   std_logic;                                        -- cas_n
			sdram_cke           : out   std_logic;                                        -- cke
			sdram_cs_n          : out   std_logic;                                        -- cs_n
			sdram_dq            : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm           : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n         : out   std_logic;                                        -- ras_n
			sdram_we_n          : out   std_logic;                                        -- we_n
			sdram_clk_clk       : out   std_logic;                                        -- clk
			switches_new_signal : in    std_logic_vector(9 downto 0)  := (others => 'X')  -- new_signal
		);
	end component demo_qsys_system;

