#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 27 23:30:56 2019
# Process ID: 11040
# Current directory: D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.runs/system_image_process_0_0_synth_1
# Command line: vivado.exe -log system_image_process_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_image_process_0_0.tcl
# Log file: D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.runs/system_image_process_0_0_synth_1/system_image_process_0_0.vds
# Journal file: D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.runs/system_image_process_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_image_process_0_0.tcl -notrace
Command: synth_design -top system_image_process_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 452.223 ; gain = 93.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_image_process_0_0' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ip/system_image_process_0_0/synth/system_image_process_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'image_process_v1_0' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/d2dc/hdl/image_process_v1_0.v:3]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIS_Pipeline_Length bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pipelined_Unit' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/d2dc/src/Pipelined_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'gray_shift' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/d2dc/src/gray_shift.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gray_shift' (1#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/d2dc/src/gray_shift.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pipelined_Unit' (2#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/d2dc/src/Pipelined_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/d2dc/src/fifo.v:3]
	Parameter data_width bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/d2dc/src/fifo.v:3]
WARNING: [Synth 8-689] width (24) of port connection 'data_in' does not match port width (23) of module 'fifo' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/d2dc/hdl/image_process_v1_0.v:104]
WARNING: [Synth 8-689] width (24) of port connection 'data_out' does not match port width (23) of module 'fifo' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/d2dc/hdl/image_process_v1_0.v:105]
INFO: [Synth 8-6155] done synthesizing module 'image_process_v1_0' (4#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/d2dc/hdl/image_process_v1_0.v:3]
ERROR: [Synth 8-448] named port connection 's00_axis_tstrb' does not exist for instance 'inst' of module 'image_process_v1_0' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ip/system_image_process_0_0/synth/system_image_process_0_0.v:110]
ERROR: [Synth 8-448] named port connection 's00_axis_tlast' does not exist for instance 'inst' of module 'image_process_v1_0' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ip/system_image_process_0_0/synth/system_image_process_0_0.v:111]
ERROR: [Synth 8-448] named port connection 'm00_axis_tstrb' does not exist for instance 'inst' of module 'image_process_v1_0' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ip/system_image_process_0_0/synth/system_image_process_0_0.v:115]
ERROR: [Synth 8-448] named port connection 'm00_axis_tlast' does not exist for instance 'inst' of module 'image_process_v1_0' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ip/system_image_process_0_0/synth/system_image_process_0_0.v:116]
ERROR: [Synth 8-6156] failed synthesizing module 'system_image_process_0_0' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ip/system_image_process_0_0/synth/system_image_process_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 507.719 ; gain = 148.887
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 2 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Feb 27 23:31:18 2019...
