// Seed: 3989396347
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wor id_6,
    output tri id_7
);
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    output uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wor id_7,
    output supply0 id_8,
    input wor id_9,
    input wand id_10,
    output logic id_11,
    input tri1 id_12,
    output wor id_13
);
  logic id_15;
  ;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_2,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0
  );
  assign modCall_1.id_7 = 0;
  initial id_11 = -1 * id_2 * -1 - id_16;
endmodule
