// Seed: 3780554790
module module_0 (
    input wire  id_0,
    input tri0  id_1,
    input uwire id_2,
    id_7,
    input tri1  id_3,
    input tri0  id_4,
    input tri0  id_5
);
  wire id_8;
  assign id_7 = 1 - -1 * id_4;
  assign id_7 = id_2;
  assign id_7 = -1;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  wor   id_4
);
  assign id_1 = 1'b0;
  and primCall (id_1, id_0, id_6, id_4);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.type_13 = 0;
  assign id_1 = -1;
endmodule
