Search.setIndex({"alltitles":{"Arithmetic Logic Unit (ALU)":[[1,null]],"Basic Handshake Mechanism":[[2,null]],"Execution Unit":[[3,null]],"Instruction Decoder":[[5,null]],"Instruction Fetch":[[6,null]],"JemosLite RV32I Processor":[[4,null]],"Memory Interface":[[7,null]],"Optimizing Instruction Fetch":[[6,"optimizing-instruction-fetch"]],"Processor Architecture":[[0,null]],"References":[[8,null]],"Register File":[[9,null]],"Testbench":[[5,"testbench"],[6,"testbench"]]},"docnames":["architecture","arithmetic_logic_unit","basic_handshake_mechanism","execution_unit","index","instruction_decoder","instruction_fetch","memory_interface","references","register_file"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2},"filenames":["architecture.rst","arithmetic_logic_unit.rst","basic_handshake_mechanism.rst","execution_unit.rst","index.rst","instruction_decoder.rst","instruction_fetch.rst","memory_interface.rst","references.rst","register_file.rst"],"indexentries":{},"objects":{},"objnames":{},"objtypes":{},"terms":{"":[2,6],"0":6,"000":5,"00000":5,"0000000":5,"00000000":6,"00000004":6,"00000100":6,"00000104":6,"00001":5,"00010":5,"001":5,"00110":5,"00111":5,"010":5,"01000":5,"0100000":5,"01010":5,"01011":5,"011":5,"01100":5,"0110011":5,"01110":5,"0x00000000":6,"0x00000100":6,"0x00000104":6,"1":[2,6],"100":5,"10000":5,"10010":5,"10011":5,"101":5,"10101":5,"10111":5,"110":5,"11000":5,"111":5,"11110":5,"11111":5,"1175000":5,"1p":[5,6],"2":6,"2025":4,"25000":6,"26000":6,"3":6,"35000":6,"36000":6,"4":6,"45000":6,"46000":6,"5":6,"6":5,"66000":6,"703":5,"75000":6,"76000":6,"90":6,"A":0,"AND":5,"As":2,"By":2,"For":[5,6],"If":[2,6],"In":[0,2,5,6],"It":[0,4,5,6],"No":[5,6],"OR":5,"The":[0,2,4,5,6],"Then":6,"To":[5,6],"With":[5,6],"abl":2,"about":[4,5,6],"accept":[2,6],"activ":6,"ad":6,"add":5,"addit":2,"addr":6,"address":[0,2,6],"after":6,"aim":4,"all":[5,6],"allow":[0,2],"also":[4,6],"alu":[0,4,7],"amba":2,"an":[0,2,4,6],"ar":[2,5,6],"architectur":4,"arithmet":[0,4],"arm":2,"ask":4,"assert":[2,6],"assign":6,"assum":6,"attempt":6,"avail":[2,6],"axi":2,"basic":[0,4],"becaus":[2,6],"befor":2,"below":6,"between":6,"bit":5,"block":[2,5,6],"both":2,"branch":6,"bu":[2,6],"build":[4,6],"call":[5,6],"can":[2,4,5,6],"captur":[2,6],"case":6,"clear":[5,6],"clock":[2,6],"code":4,"combin":6,"command":[5,6],"commun":[0,5],"complet":[5,6],"compon":[0,4],"condit":[5,6],"confirm":5,"connect":6,"consum":6,"contain":6,"context":[5,6],"contribut":4,"control":[0,5],"conveni":2,"convent":2,"core":4,"correctli":6,"could":[2,6],"counter":[0,6],"coupl":2,"current":[0,6],"cycl":[2,6],"data":[0,2,6],"decod":[0,4,6],"decompos":5,"default":[5,6],"describ":[1,3,4,6,7,9],"design":[0,2,4,5,6],"detail":[0,4,5,6],"develop":[1,3,7,9],"devic":4,"diagram":[0,5,6],"differ":[2,5],"digit":4,"directli":6,"document":4,"doe":2,"done":5,"dumpfil":6,"dure":4,"dvcd_file":6,"e":6,"each":0,"easi":0,"easier":2,"easili":5,"educ":[0,2],"emploi":6,"enabl":6,"enter":6,"exampl":6,"except":6,"execut":[0,1,4,5,7,9],"expans":0,"expect":6,"experi":2,"explor":0,"extern":6,"faster":6,"feel":4,"fetch":[0,4,7],"field":5,"figur":[2,5,6],"file":[0,4,5,6],"find":4,"finish":[5,6],"first":2,"flexibl":[0,2],"flow":[2,5,6],"focus":[0,2],"follow":[0,2,5,6],"fpga":4,"free":4,"from":[0,6],"full":6,"funct3":5,"funct7":5,"function":[0,4],"g2012":6,"github":4,"got":6,"group":6,"gtkwave":6,"ha":[0,6],"handshak":[0,4,5],"have":[5,6],"how":[0,4],"howev":2,"i":[0,1,2,3,4,5,6,7,9],"icaru":[5,6],"id000":5,"id001":5,"id002":5,"id003":5,"id004":5,"id005":5,"id006":5,"id007":5,"id008":5,"id009":5,"id010":5,"idl":6,"illustr":5,"implement":[2,4],"includ":[0,5,6],"increment":6,"indic":[2,6],"info":6,"inform":[5,6],"initi":6,"input":[5,6],"inspir":2,"instal":[5,6],"instr_o":6,"instr_ready_i":6,"instr_valid_o":6,"instruct":[0,4,7],"integr":4,"interact":0,"interfac":[0,4,6],"intern":6,"issu":4,"its":4,"itself":[5,6],"iverilog":6,"jemoslit":[0,3],"jpc_idecode_tb":5,"jpc_idecoder_tb":5,"jpc_ifetch_tb":6,"jpc_pc":6,"jpc_pc_tb":6,"jump":6,"just":2,"keep":0,"know":2,"larger":4,"learn":[2,4],"like":[0,2,5],"load":6,"locat":[5,6],"logic":[0,4,6],"longer":6,"look":6,"m":4,"mai":[2,6],"make":[2,5,6],"match":6,"mean":6,"mechan":[0,4,5],"mem":6,"mem_addr_o":6,"mem_addr_ready_i":6,"mem_addr_valid_o":6,"mem_data_i":6,"mem_data_readi":6,"mem_data_ready_o":6,"mem_data_valid_i":6,"memori":[0,2,4,5,6],"minimum":6,"miss":2,"modif":0,"modul":6,"modular":0,"more":[2,4,5,6],"my":2,"need":[5,6],"new":[2,6],"next":[5,6],"next_pc":6,"note":2,"occur":2,"onc":[2,6],"one":[2,6],"opcod":5,"open":[4,6],"oper":[0,2],"operand":0,"optim":0,"other":[0,5],"output":[5,6],"overrid":6,"overview":4,"pass":[5,6],"pc":[0,6],"pc001":6,"pc002":6,"pc003":6,"pc004":6,"pc005":6,"pc_i":6,"pc_ready_o":6,"pc_valid_i":6,"perform":[0,2],"pipelin":[2,5],"pleas":[5,6],"possibl":6,"possibli":7,"previou":5,"process":5,"processor":[2,3],"program":[0,6],"project":[2,4,5,6],"properli":5,"provid":[2,4,5,6],"question":4,"r":5,"rd":5,"re":6,"read":6,"readi":[2,5,6],"receiv":[2,6],"refer":[4,5,6],"regist":[0,4,6],"remain":2,"report":4,"requir":6,"reset":[5,6],"respect":6,"result":[0,6],"resum":6,"retriev":0,"risc":[0,4],"rs1":5,"rs2":5,"rst":6,"run":[5,6],"rv32i":[0,3],"same":[2,6],"save":6,"scenario":[2,5,6],"section":[0,1,3,7,9],"see":6,"send":6,"sender":2,"sequenti":5,"set":[2,4],"should":[2,6],"shown":[0,2,6],"signal":[0,2,5,6],"similar":6,"simpl":[0,4],"simul":[5,6],"sll":5,"slt":5,"sltu":5,"some":6,"soon":2,"sourc":4,"spare":6,"sra":5,"src":6,"stage":2,"stall":[5,6],"state":6,"state_wait_pc":6,"still":[1,3,7,9],"store":[0,6],"strategi":[2,6],"sub":5,"subsequ":6,"support":2,"synthes":4,"system":4,"take":[2,6],"taken":6,"test":[5,6],"testbench":0,"than":2,"thei":[0,2],"therefor":2,"thi":[0,1,2,3,4,5,6,7,9],"thought":2,"through":0,"thu":2,"tightli":2,"time":[0,2,6],"track":0,"transfer":[0,2,5],"transit":6,"two":2,"type":5,"unassert":6,"uncertain":2,"under":[1,3,7,9],"unit":[0,4,5,7,9],"upfront":2,"us":[1,2,4,5,6,7,9],"v":[4,5,6],"valid":[2,5,6],"valu":[5,6],"variou":[5,6],"vcd":6,"ve":6,"verilog":[4,5,6],"wa":5,"wait":6,"warranti":2,"waveform":6,"we":[0,5,6],"welcom":4,"when":[2,6],"where":[2,6],"which":[0,2,4,6],"would":[2,6],"xor":5,"y_o":2,"you":[4,5,6]},"titles":["Processor Architecture","Arithmetic Logic Unit (ALU)","Basic Handshake Mechanism","Execution Unit","JemosLite RV32I Processor","Instruction Decoder","Instruction Fetch","Memory Interface","References","Register File"],"titleterms":{"alu":1,"architectur":0,"arithmet":1,"basic":2,"decod":5,"execut":3,"fetch":6,"file":9,"handshak":2,"instruct":[5,6],"interfac":7,"jemoslit":4,"logic":1,"mechan":2,"memori":7,"optim":6,"processor":[0,4],"refer":8,"regist":9,"rv32i":4,"testbench":[5,6],"unit":[1,3]}})