<stg><name>ByteXor.1</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %b_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b_offset

]]></Node>
<StgValue><ssdm name="b_offset_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:1 %a_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %a_offset

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="8">
<![CDATA[
entry:3 %b_offset_cast = zext i8 %b_offset_read

]]></Node>
<StgValue><ssdm name="b_offset_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="4">
<![CDATA[
entry:4 %a_offset_cast = zext i4 %a_offset_read

]]></Node>
<StgValue><ssdm name="a_offset_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %b_addr = getelementptr i8 %b, i64 0, i64 %b_offset_cast

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %Clefia_enc_addr = getelementptr i8 %Clefia_enc, i64 0, i64 %a_offset_cast

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="4">
<![CDATA[
entry:10 %Clefia_enc_load = load i4 %Clefia_enc_addr

]]></Node>
<StgValue><ssdm name="Clefia_enc_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8">
<![CDATA[
entry:11 %b_load = load i8 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %add_ln124_26 = add i8 %b_offset_read, i8 1

]]></Node>
<StgValue><ssdm name="add_ln124_26"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
entry:16 %zext_ln124 = zext i8 %add_ln124_26

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
entry:24 %b_load_1 = load i8 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:2 %dst_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %dst_offset

]]></Node>
<StgValue><ssdm name="dst_offset_read"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="4">
<![CDATA[
entry:5 %dst_offset_cast = zext i4 %dst_offset_read

]]></Node>
<StgValue><ssdm name="dst_offset_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="4">
<![CDATA[
entry:10 %Clefia_enc_load = load i4 %Clefia_enc_addr

]]></Node>
<StgValue><ssdm name="Clefia_enc_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8">
<![CDATA[
entry:11 %b_load = load i8 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %xor_ln124 = xor i8 %b_load, i8 %Clefia_enc_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %Clefia_enc_addr_1 = getelementptr i8 %Clefia_enc, i64 0, i64 %dst_offset_cast

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:14 %store_ln124 = store i8 %xor_ln124, i4 %Clefia_enc_addr_1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
entry:24 %b_load_1 = load i8 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:28 %add_ln124_27 = add i8 %b_offset_read, i8 2

]]></Node>
<StgValue><ssdm name="add_ln124_27"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
entry:29 %zext_ln124_37 = zext i8 %add_ln124_27

]]></Node>
<StgValue><ssdm name="zext_ln124_37"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %b_addr_3 = getelementptr i8 %b, i64 0, i64 %zext_ln124_37

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:37 %b_load_2 = load i8 %b_addr_3

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:41 %add_ln124_28 = add i8 %b_offset_read, i8 3

]]></Node>
<StgValue><ssdm name="add_ln124_28"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
entry:42 %zext_ln124_40 = zext i8 %add_ln124_28

]]></Node>
<StgValue><ssdm name="zext_ln124_40"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %b_addr_4 = getelementptr i8 %b, i64 0, i64 %zext_ln124_40

]]></Node>
<StgValue><ssdm name="b_addr_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
entry:50 %b_load_3 = load i8 %b_addr_4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:18 %add_ln124 = add i4 %a_offset_read, i4 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
entry:19 %zext_ln124_35 = zext i4 %add_ln124

]]></Node>
<StgValue><ssdm name="zext_ln124_35"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %Clefia_enc_addr_2 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_35

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:23 %Clefia_enc_load_1 = load i4 %Clefia_enc_addr_2

]]></Node>
<StgValue><ssdm name="Clefia_enc_load_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:37 %b_load_2 = load i8 %b_addr_3

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
entry:50 %b_load_3 = load i8 %b_addr_4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:20 %add_ln124_1 = add i4 %dst_offset_read, i4 1

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="4">
<![CDATA[
entry:21 %zext_ln124_36 = zext i4 %add_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln124_36"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:23 %Clefia_enc_load_1 = load i4 %Clefia_enc_addr_2

]]></Node>
<StgValue><ssdm name="Clefia_enc_load_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:25 %xor_ln124_1 = xor i8 %b_load_1, i8 %Clefia_enc_load_1

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %Clefia_enc_addr_3 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_36

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_3"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:27 %store_ln124 = store i8 %xor_ln124_1, i4 %Clefia_enc_addr_3

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:31 %add_ln124_2 = add i4 %a_offset_read, i4 2

]]></Node>
<StgValue><ssdm name="add_ln124_2"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
entry:32 %zext_ln124_38 = zext i4 %add_ln124_2

]]></Node>
<StgValue><ssdm name="zext_ln124_38"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %Clefia_enc_addr_4 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_38

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_4"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:36 %Clefia_enc_load_2 = load i4 %Clefia_enc_addr_4

]]></Node>
<StgValue><ssdm name="Clefia_enc_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:33 %add_ln124_3 = add i4 %dst_offset_read, i4 2

]]></Node>
<StgValue><ssdm name="add_ln124_3"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
entry:34 %zext_ln124_39 = zext i4 %add_ln124_3

]]></Node>
<StgValue><ssdm name="zext_ln124_39"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:36 %Clefia_enc_load_2 = load i4 %Clefia_enc_addr_4

]]></Node>
<StgValue><ssdm name="Clefia_enc_load_2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:38 %xor_ln124_2 = xor i8 %b_load_2, i8 %Clefia_enc_load_2

]]></Node>
<StgValue><ssdm name="xor_ln124_2"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %Clefia_enc_addr_5 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_39

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_5"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:40 %store_ln124 = store i8 %xor_ln124_2, i4 %Clefia_enc_addr_5

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:44 %add_ln124_4 = add i4 %a_offset_read, i4 3

]]></Node>
<StgValue><ssdm name="add_ln124_4"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
entry:45 %zext_ln124_41 = zext i4 %add_ln124_4

]]></Node>
<StgValue><ssdm name="zext_ln124_41"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %Clefia_enc_addr_6 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_41

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_6"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:49 %Clefia_enc_load_3 = load i4 %Clefia_enc_addr_6

]]></Node>
<StgValue><ssdm name="Clefia_enc_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_enc, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:46 %add_ln124_5 = add i4 %dst_offset_read, i4 3

]]></Node>
<StgValue><ssdm name="add_ln124_5"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="4">
<![CDATA[
entry:47 %zext_ln124_42 = zext i4 %add_ln124_5

]]></Node>
<StgValue><ssdm name="zext_ln124_42"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:49 %Clefia_enc_load_3 = load i4 %Clefia_enc_addr_6

]]></Node>
<StgValue><ssdm name="Clefia_enc_load_3"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:51 %xor_ln124_3 = xor i8 %b_load_3, i8 %Clefia_enc_load_3

]]></Node>
<StgValue><ssdm name="xor_ln124_3"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %Clefia_enc_addr_7 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_42

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_7"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:53 %store_ln124 = store i8 %xor_ln124_3, i4 %Clefia_enc_addr_7

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
entry:54 %ret_ln126 = ret

]]></Node>
<StgValue><ssdm name="ret_ln126"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="87" name="Clefia_enc" dir="2" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="Clefia_enc"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="dst_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dst_offset"/></StgValue>
</port>
<port id="89" name="a_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_offset"/></StgValue>
</port>
<port id="90" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="b_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_offset"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.i8" to="b_offset_read" fromId="92" toId="9">
</dataflow>
<dataflow id="94" from="b_offset" to="b_offset_read" fromId="91" toId="9">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.ap_auto.i4" to="a_offset_read" fromId="95" toId="10">
</dataflow>
<dataflow id="97" from="a_offset" to="a_offset_read" fromId="89" toId="10">
</dataflow>
<dataflow id="98" from="b_offset_read" to="b_offset_cast" fromId="9" toId="11">
</dataflow>
<dataflow id="99" from="a_offset_read" to="a_offset_cast" fromId="10" toId="12">
</dataflow>
<dataflow id="100" from="b" to="b_addr" fromId="90" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_101" to="b_addr" fromId="101" toId="13">
</dataflow>
<dataflow id="103" from="b_offset_cast" to="b_addr" fromId="11" toId="13">
</dataflow>
<dataflow id="104" from="Clefia_enc" to="Clefia_enc_addr" fromId="87" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_101" to="Clefia_enc_addr" fromId="101" toId="14">
</dataflow>
<dataflow id="106" from="a_offset_cast" to="Clefia_enc_addr" fromId="12" toId="14">
</dataflow>
<dataflow id="107" from="Clefia_enc_addr" to="Clefia_enc_load" fromId="14" toId="15">
</dataflow>
<dataflow id="108" from="b_addr" to="b_load" fromId="13" toId="16">
</dataflow>
<dataflow id="109" from="b_offset_read" to="add_ln124_26" fromId="9" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_110" to="add_ln124_26" fromId="110" toId="17">
</dataflow>
<dataflow id="112" from="add_ln124_26" to="zext_ln124" fromId="17" toId="18">
</dataflow>
<dataflow id="113" from="b" to="b_addr_2" fromId="90" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_101" to="b_addr_2" fromId="101" toId="19">
</dataflow>
<dataflow id="115" from="zext_ln124" to="b_addr_2" fromId="18" toId="19">
</dataflow>
<dataflow id="116" from="b_addr_2" to="b_load_1" fromId="19" toId="20">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.i4" to="dst_offset_read" fromId="95" toId="21">
</dataflow>
<dataflow id="118" from="dst_offset" to="dst_offset_read" fromId="88" toId="21">
</dataflow>
<dataflow id="119" from="dst_offset_read" to="dst_offset_cast" fromId="21" toId="22">
</dataflow>
<dataflow id="120" from="Clefia_enc_addr" to="Clefia_enc_load" fromId="14" toId="23">
</dataflow>
<dataflow id="121" from="b_addr" to="b_load" fromId="13" toId="24">
</dataflow>
<dataflow id="122" from="b_load" to="xor_ln124" fromId="24" toId="25">
</dataflow>
<dataflow id="123" from="Clefia_enc_load" to="xor_ln124" fromId="23" toId="25">
</dataflow>
<dataflow id="124" from="Clefia_enc" to="Clefia_enc_addr_1" fromId="87" toId="26">
</dataflow>
<dataflow id="125" from="StgValue_101" to="Clefia_enc_addr_1" fromId="101" toId="26">
</dataflow>
<dataflow id="126" from="dst_offset_cast" to="Clefia_enc_addr_1" fromId="22" toId="26">
</dataflow>
<dataflow id="127" from="xor_ln124" to="store_ln124" fromId="25" toId="27">
</dataflow>
<dataflow id="128" from="Clefia_enc_addr_1" to="store_ln124" fromId="26" toId="27">
</dataflow>
<dataflow id="129" from="b_addr_2" to="b_load_1" fromId="19" toId="28">
</dataflow>
<dataflow id="130" from="b_offset_read" to="add_ln124_27" fromId="9" toId="29">
</dataflow>
<dataflow id="132" from="StgValue_131" to="add_ln124_27" fromId="131" toId="29">
</dataflow>
<dataflow id="133" from="add_ln124_27" to="zext_ln124_37" fromId="29" toId="30">
</dataflow>
<dataflow id="134" from="b" to="b_addr_3" fromId="90" toId="31">
</dataflow>
<dataflow id="135" from="StgValue_101" to="b_addr_3" fromId="101" toId="31">
</dataflow>
<dataflow id="136" from="zext_ln124_37" to="b_addr_3" fromId="30" toId="31">
</dataflow>
<dataflow id="137" from="b_addr_3" to="b_load_2" fromId="31" toId="32">
</dataflow>
<dataflow id="138" from="b_offset_read" to="add_ln124_28" fromId="9" toId="33">
</dataflow>
<dataflow id="140" from="StgValue_139" to="add_ln124_28" fromId="139" toId="33">
</dataflow>
<dataflow id="141" from="add_ln124_28" to="zext_ln124_40" fromId="33" toId="34">
</dataflow>
<dataflow id="142" from="b" to="b_addr_4" fromId="90" toId="35">
</dataflow>
<dataflow id="143" from="StgValue_101" to="b_addr_4" fromId="101" toId="35">
</dataflow>
<dataflow id="144" from="zext_ln124_40" to="b_addr_4" fromId="34" toId="35">
</dataflow>
<dataflow id="145" from="b_addr_4" to="b_load_3" fromId="35" toId="36">
</dataflow>
<dataflow id="146" from="a_offset_read" to="add_ln124" fromId="10" toId="37">
</dataflow>
<dataflow id="148" from="StgValue_147" to="add_ln124" fromId="147" toId="37">
</dataflow>
<dataflow id="149" from="add_ln124" to="zext_ln124_35" fromId="37" toId="38">
</dataflow>
<dataflow id="150" from="Clefia_enc" to="Clefia_enc_addr_2" fromId="87" toId="39">
</dataflow>
<dataflow id="151" from="StgValue_101" to="Clefia_enc_addr_2" fromId="101" toId="39">
</dataflow>
<dataflow id="152" from="zext_ln124_35" to="Clefia_enc_addr_2" fromId="38" toId="39">
</dataflow>
<dataflow id="153" from="Clefia_enc_addr_2" to="Clefia_enc_load_1" fromId="39" toId="40">
</dataflow>
<dataflow id="154" from="b_addr_3" to="b_load_2" fromId="31" toId="41">
</dataflow>
<dataflow id="155" from="b_addr_4" to="b_load_3" fromId="35" toId="42">
</dataflow>
<dataflow id="156" from="dst_offset_read" to="add_ln124_1" fromId="21" toId="43">
</dataflow>
<dataflow id="157" from="StgValue_147" to="add_ln124_1" fromId="147" toId="43">
</dataflow>
<dataflow id="158" from="add_ln124_1" to="zext_ln124_36" fromId="43" toId="44">
</dataflow>
<dataflow id="159" from="Clefia_enc_addr_2" to="Clefia_enc_load_1" fromId="39" toId="45">
</dataflow>
<dataflow id="160" from="b_load_1" to="xor_ln124_1" fromId="28" toId="46">
</dataflow>
<dataflow id="161" from="Clefia_enc_load_1" to="xor_ln124_1" fromId="45" toId="46">
</dataflow>
<dataflow id="162" from="Clefia_enc" to="Clefia_enc_addr_3" fromId="87" toId="47">
</dataflow>
<dataflow id="163" from="StgValue_101" to="Clefia_enc_addr_3" fromId="101" toId="47">
</dataflow>
<dataflow id="164" from="zext_ln124_36" to="Clefia_enc_addr_3" fromId="44" toId="47">
</dataflow>
<dataflow id="165" from="xor_ln124_1" to="store_ln124" fromId="46" toId="48">
</dataflow>
<dataflow id="166" from="Clefia_enc_addr_3" to="store_ln124" fromId="47" toId="48">
</dataflow>
<dataflow id="167" from="a_offset_read" to="add_ln124_2" fromId="10" toId="49">
</dataflow>
<dataflow id="169" from="StgValue_168" to="add_ln124_2" fromId="168" toId="49">
</dataflow>
<dataflow id="170" from="add_ln124_2" to="zext_ln124_38" fromId="49" toId="50">
</dataflow>
<dataflow id="171" from="Clefia_enc" to="Clefia_enc_addr_4" fromId="87" toId="51">
</dataflow>
<dataflow id="172" from="StgValue_101" to="Clefia_enc_addr_4" fromId="101" toId="51">
</dataflow>
<dataflow id="173" from="zext_ln124_38" to="Clefia_enc_addr_4" fromId="50" toId="51">
</dataflow>
<dataflow id="174" from="Clefia_enc_addr_4" to="Clefia_enc_load_2" fromId="51" toId="52">
</dataflow>
<dataflow id="175" from="dst_offset_read" to="add_ln124_3" fromId="21" toId="53">
</dataflow>
<dataflow id="176" from="StgValue_168" to="add_ln124_3" fromId="168" toId="53">
</dataflow>
<dataflow id="177" from="add_ln124_3" to="zext_ln124_39" fromId="53" toId="54">
</dataflow>
<dataflow id="178" from="Clefia_enc_addr_4" to="Clefia_enc_load_2" fromId="51" toId="55">
</dataflow>
<dataflow id="179" from="b_load_2" to="xor_ln124_2" fromId="41" toId="56">
</dataflow>
<dataflow id="180" from="Clefia_enc_load_2" to="xor_ln124_2" fromId="55" toId="56">
</dataflow>
<dataflow id="181" from="Clefia_enc" to="Clefia_enc_addr_5" fromId="87" toId="57">
</dataflow>
<dataflow id="182" from="StgValue_101" to="Clefia_enc_addr_5" fromId="101" toId="57">
</dataflow>
<dataflow id="183" from="zext_ln124_39" to="Clefia_enc_addr_5" fromId="54" toId="57">
</dataflow>
<dataflow id="184" from="xor_ln124_2" to="store_ln124" fromId="56" toId="58">
</dataflow>
<dataflow id="185" from="Clefia_enc_addr_5" to="store_ln124" fromId="57" toId="58">
</dataflow>
<dataflow id="186" from="a_offset_read" to="add_ln124_4" fromId="10" toId="59">
</dataflow>
<dataflow id="188" from="StgValue_187" to="add_ln124_4" fromId="187" toId="59">
</dataflow>
<dataflow id="189" from="add_ln124_4" to="zext_ln124_41" fromId="59" toId="60">
</dataflow>
<dataflow id="190" from="Clefia_enc" to="Clefia_enc_addr_6" fromId="87" toId="61">
</dataflow>
<dataflow id="191" from="StgValue_101" to="Clefia_enc_addr_6" fromId="101" toId="61">
</dataflow>
<dataflow id="192" from="zext_ln124_41" to="Clefia_enc_addr_6" fromId="60" toId="61">
</dataflow>
<dataflow id="193" from="Clefia_enc_addr_6" to="Clefia_enc_load_3" fromId="61" toId="62">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="194" toId="63">
</dataflow>
<dataflow id="196" from="Clefia_enc" to="specmemcore_ln0" fromId="87" toId="63">
</dataflow>
<dataflow id="198" from="StgValue_197" to="specmemcore_ln0" fromId="197" toId="63">
</dataflow>
<dataflow id="200" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="63">
</dataflow>
<dataflow id="202" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="63">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="203" toId="64">
</dataflow>
<dataflow id="205" from="Clefia_enc" to="specinterface_ln0" fromId="87" toId="64">
</dataflow>
<dataflow id="207" from="empty_3" to="specinterface_ln0" fromId="206" toId="64">
</dataflow>
<dataflow id="209" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="64">
</dataflow>
<dataflow id="210" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="64">
</dataflow>
<dataflow id="212" from="empty_0" to="specinterface_ln0" fromId="211" toId="64">
</dataflow>
<dataflow id="214" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="64">
</dataflow>
<dataflow id="215" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="64">
</dataflow>
<dataflow id="216" from="empty_0" to="specinterface_ln0" fromId="211" toId="64">
</dataflow>
<dataflow id="217" from="empty_0" to="specinterface_ln0" fromId="211" toId="64">
</dataflow>
<dataflow id="218" from="empty_0" to="specinterface_ln0" fromId="211" toId="64">
</dataflow>
<dataflow id="219" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="64">
</dataflow>
<dataflow id="220" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="64">
</dataflow>
<dataflow id="221" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="64">
</dataflow>
<dataflow id="222" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="64">
</dataflow>
<dataflow id="223" from="empty_0" to="specinterface_ln0" fromId="211" toId="64">
</dataflow>
<dataflow id="224" from="empty_0" to="specinterface_ln0" fromId="211" toId="64">
</dataflow>
<dataflow id="226" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="64">
</dataflow>
<dataflow id="227" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="64">
</dataflow>
<dataflow id="228" from="dst_offset_read" to="add_ln124_5" fromId="21" toId="65">
</dataflow>
<dataflow id="229" from="StgValue_187" to="add_ln124_5" fromId="187" toId="65">
</dataflow>
<dataflow id="230" from="add_ln124_5" to="zext_ln124_42" fromId="65" toId="66">
</dataflow>
<dataflow id="231" from="Clefia_enc_addr_6" to="Clefia_enc_load_3" fromId="61" toId="67">
</dataflow>
<dataflow id="232" from="b_load_3" to="xor_ln124_3" fromId="42" toId="68">
</dataflow>
<dataflow id="233" from="Clefia_enc_load_3" to="xor_ln124_3" fromId="67" toId="68">
</dataflow>
<dataflow id="234" from="Clefia_enc" to="Clefia_enc_addr_7" fromId="87" toId="69">
</dataflow>
<dataflow id="235" from="StgValue_101" to="Clefia_enc_addr_7" fromId="101" toId="69">
</dataflow>
<dataflow id="236" from="zext_ln124_42" to="Clefia_enc_addr_7" fromId="66" toId="69">
</dataflow>
<dataflow id="237" from="xor_ln124_3" to="store_ln124" fromId="68" toId="70">
</dataflow>
<dataflow id="238" from="Clefia_enc_addr_7" to="store_ln124" fromId="69" toId="70">
</dataflow>
</dataflows>


</stg>
