

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Mon Sep 14 09:28:40 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101| 0.404 us | 0.404 us |  101|  101|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       99|       99|        20|          1|          1|    81|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    214|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     159|     88|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        0|      -|     388|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     547|    509|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |FracNet_urem_7ns_bkb_U1  |FracNet_urem_7ns_bkb  |        0|      0|  159|  88|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      0|  159|  88|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |FracNet_mac_muladcud_U2  |FracNet_mac_muladcud  | i0 + i1 * i2 |
    |FracNet_mac_muladdEe_U3  |FracNet_mac_muladdEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_1_fu_334_p2               |     +    |      0|  0|  19|           8|           8|
    |add_ln321_2_fu_290_p2               |     +    |      0|  0|  40|          33|          33|
    |add_ln321_fu_325_p2                 |     +    |      0|  0|  19|           8|           8|
    |add_ln356_2_fu_229_p2               |     +    |      0|  0|  15|           7|           1|
    |add_ln356_fu_273_p2                 |     +    |      0|  0|  16|           9|           9|
    |mm_fu_241_p2                        |     +    |      0|  0|  12|           4|           1|
    |nn_fu_278_p2                        |     +    |      0|  0|  12|           4|           1|
    |sub_ln365_1_fu_209_p2               |     -    |      0|  0|  16|           9|           9|
    |sub_ln365_fu_187_p2                 |     -    |      0|  0|  16|           9|           9|
    |ap_block_state13_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage0_iter18  |    and   |      0|  0|   2|           1|           1|
    |empty_40_fu_305_p2                  |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln356_fu_223_p2                |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln357_fu_247_p2                |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |select_ln356_1_fu_261_p3            |  select  |      0|  0|   4|           1|           4|
    |select_ln356_fu_253_p3              |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 214|         117|         102|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter19                 |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_135_p4  |   9|          2|    7|         14|
    |ap_phi_mux_mm_0_phi_fu_147_p4            |   9|          2|    4|          8|
    |ap_phi_mux_nn_0_phi_fu_159_p4            |   9|          2|    4|          8|
    |img_V_blk_n_AR                           |   9|          2|    1|          2|
    |img_V_blk_n_R                            |   9|          2|    1|          2|
    |indvar_flatten_reg_131                   |   9|          2|    7|         14|
    |mm_0_reg_143                             |   9|          2|    4|          8|
    |nn_0_reg_155                             |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 111|         24|   35|         72|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln356_1_reg_406       |  20|   0|   20|          0|
    |add_ln356_2_reg_379       |   7|   0|    7|          0|
    |add_ln356_reg_396         |   9|   0|    9|          0|
    |add_ln365_reg_365         |  20|   0|   20|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |empty_40_reg_417          |   1|   0|    1|          0|
    |icmp_ln356_reg_375        |   1|   0|    1|          0|
    |img_V_addr_read_reg_421   |  16|   0|   16|          0|
    |img_V_addr_reg_411        |  32|   0|   32|          0|
    |indvar_flatten_reg_131    |   7|   0|    7|          0|
    |mm_0_reg_143              |   4|   0|    4|          0|
    |nn_0_reg_155              |   4|   0|    4|          0|
    |nn_reg_401                |   4|   0|    4|          0|
    |select_ln356_1_reg_389    |   4|   0|    4|          0|
    |select_ln356_reg_384      |   4|   0|    4|          0|
    |sub_ln365_reg_360         |   9|   0|    9|          0|
    |zext_ln356_1_reg_370      |  31|   0|   33|          2|
    |icmp_ln356_reg_375        |  64|  32|    1|          0|
    |select_ln356_1_reg_389    |  64|  32|    4|          0|
    |select_ln356_reg_384      |  64|  32|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 388|  96|  207|          2|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  load_input  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  load_input  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  load_input  | return value |
|row                   |  in |    5|   ap_none  |      row     |    scalar    |
|col                   |  in |    5|   ap_none  |      col     |    scalar    |
|c                     |  in |    3|   ap_none  |       c      |    scalar    |
|buf_V_address0        | out |    7|  ap_memory |     buf_V    |     array    |
|buf_V_ce0             | out |    1|  ap_memory |     buf_V    |     array    |
|buf_V_we0             | out |    1|  ap_memory |     buf_V    |     array    |
|buf_V_d0              | out |   16|  ap_memory |     buf_V    |     array    |
|m_axi_img_V_AWVALID   | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWREADY   |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWADDR    | out |   32|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWID      | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWLEN     | out |   32|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWSIZE    | out |    3|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWBURST   | out |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWLOCK    | out |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWCACHE   | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWPROT    | out |    3|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWQOS     | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWREGION  | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_AWUSER    | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WVALID    | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WREADY    |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WDATA     | out |   16|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WSTRB     | out |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WLAST     | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WID       | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_WUSER     | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARVALID   | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARREADY   |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARADDR    | out |   32|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARID      | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARLEN     | out |   32|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARSIZE    | out |    3|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARBURST   | out |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARLOCK    | out |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARCACHE   | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARPROT    | out |    3|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARQOS     | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARREGION  | out |    4|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_ARUSER    | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RVALID    |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RREADY    | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RDATA     |  in |   16|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RLAST     |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RID       |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RUSER     |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_RRESP     |  in |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_BVALID    |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_BREADY    | out |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_BRESP     |  in |    2|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_BID       |  in |    1|    m_axi   |     img_V    |    pointer   |
|m_axi_img_V_BUSER     |  in |    1|    m_axi   |     img_V    |    pointer   |
|img_V_offset          |  in |   31|   ap_none  | img_V_offset |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 22 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 2 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%img_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %img_V_offset)"   --->   Operation 23 'read' 'img_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %c)"   --->   Operation 24 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%col_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %col)"   --->   Operation 25 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%row_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %row)"   --->   Operation 26 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %img_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 306456, [4 x i8]* @p_str40, [6 x i8]* @p_str41, [1 x i8]* @p_str14, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str14, [1 x i8]* @p_str14)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln365 = zext i3 %c_read to i20" [net_hls.cc:365]   --->   Operation 28 'zext' 'zext_ln365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.63ns) (grouped into DSP with root node add_ln365)   --->   "%mul_ln365 = mul i20 %zext_ln365, 51076" [net_hls.cc:365]   --->   Operation 29 'mul' 'mul_ln365' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %col_read, i3 0)" [net_hls.cc:365]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln365_1 = zext i8 %shl_ln to i9" [net_hls.cc:365]   --->   Operation 31 'zext' 'zext_ln365_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln365_2 = zext i5 %col_read to i9" [net_hls.cc:365]   --->   Operation 32 'zext' 'zext_ln365_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.90ns)   --->   "%sub_ln365 = sub i9 %zext_ln365_1, %zext_ln365_2" [net_hls.cc:365]   --->   Operation 33 'sub' 'sub_ln365' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln365_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %row_read, i3 0)" [net_hls.cc:365]   --->   Operation 34 'bitconcatenate' 'shl_ln365_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln365_3 = zext i8 %shl_ln365_1 to i9" [net_hls.cc:365]   --->   Operation 35 'zext' 'zext_ln365_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln365_4 = zext i5 %row_read to i9" [net_hls.cc:365]   --->   Operation 36 'zext' 'zext_ln365_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.90ns)   --->   "%sub_ln365_1 = sub i9 %zext_ln365_3, %zext_ln365_4" [net_hls.cc:365]   --->   Operation 37 'sub' 'sub_ln365_1' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln365 = sext i9 %sub_ln365_1 to i20" [net_hls.cc:365]   --->   Operation 38 'sext' 'sext_ln365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln365 = add i20 %sext_ln365, %mul_ln365" [net_hls.cc:365]   --->   Operation 39 'add' 'add_ln365' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln356_1 = zext i31 %img_V_offset_read to i33" [net_hls.cc:356]   --->   Operation 40 'zext' 'zext_ln356_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.75ns)   --->   "br label %.preheader" [net_hls.cc:356]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.84>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln356_2, %hls_label_23_end ]" [net_hls.cc:356]   --->   Operation 42 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%mm_0 = phi i4 [ 0, %0 ], [ %select_ln356_1, %hls_label_23_end ]" [net_hls.cc:356]   --->   Operation 43 'phi' 'mm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%nn_0 = phi i4 [ 0, %0 ], [ %nn, %hls_label_23_end ]"   --->   Operation 44 'phi' 'nn_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.86ns)   --->   "%icmp_ln356 = icmp eq i7 %indvar_flatten, -47" [net_hls.cc:356]   --->   Operation 45 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.89ns)   --->   "%add_ln356_2 = add i7 %indvar_flatten, 1" [net_hls.cc:356]   --->   Operation 46 'add' 'add_ln356_2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln356, label %1, label %hls_label_23_begin" [net_hls.cc:356]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [11/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 48 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 49 [10/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 49 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.84>
ST_4 : Operation 50 [9/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 50 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.84>
ST_5 : Operation 51 [8/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 51 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.84>
ST_6 : Operation 52 [7/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 52 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.84>
ST_7 : Operation 53 [6/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 53 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.84>
ST_8 : Operation 54 [5/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 54 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.84>
ST_9 : Operation 55 [4/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 55 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.25>
ST_10 : Operation 56 [1/1] (0.86ns)   --->   "%mm = add i4 %mm_0, 1" [net_hls.cc:356]   --->   Operation 56 'add' 'mm' <Predicate = (!icmp_ln356)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.88ns)   --->   "%icmp_ln357 = icmp eq i4 %nn_0, -7" [net_hls.cc:357]   --->   Operation 57 'icmp' 'icmp_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.45ns)   --->   "%select_ln356 = select i1 %icmp_ln357, i4 0, i4 %nn_0" [net_hls.cc:356]   --->   Operation 58 'select' 'select_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.45ns)   --->   "%select_ln356_1 = select i1 %icmp_ln357, i4 %mm, i4 %mm_0" [net_hls.cc:356]   --->   Operation 59 'select' 'select_ln356_1' <Predicate = (!icmp_ln356)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i4 %select_ln356_1 to i9" [net_hls.cc:356]   --->   Operation 60 'zext' 'zext_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.92ns)   --->   "%add_ln356 = add i9 %zext_ln356, %sub_ln365" [net_hls.cc:356]   --->   Operation 61 'add' 'add_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [3/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 62 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.86ns)   --->   "%nn = add i4 %select_ln356, 1" [net_hls.cc:357]   --->   Operation 63 'add' 'nn' <Predicate = (!icmp_ln356)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.84>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln356 = sext i9 %add_ln356 to i17" [net_hls.cc:356]   --->   Operation 64 'sext' 'sext_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.63ns) (grouped into DSP with root node add_ln356_1)   --->   "%mul_ln356 = mul i17 %sext_ln356, 228" [net_hls.cc:356]   --->   Operation 65 'mul' 'mul_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node add_ln356_1)   --->   "%sext_ln356_1 = sext i17 %mul_ln356 to i20" [net_hls.cc:356]   --->   Operation 66 'sext' 'sext_ln356_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln356_1 = add i20 %add_ln365, %sext_ln356_1" [net_hls.cc:356]   --->   Operation 67 'add' 'add_ln356_1' <Predicate = (!icmp_ln356)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 68 [2/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 68 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.72>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln357 = sext i20 %add_ln356_1 to i33" [net_hls.cc:357]   --->   Operation 69 'sext' 'sext_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (1.19ns)   --->   "%add_ln321_2 = add i33 %zext_ln356_1, %sext_ln357" [net_hls.cc:366]   --->   Operation 70 'add' 'add_ln321_2' <Predicate = (!icmp_ln356)> <Delay = 1.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i33 %add_ln321_2 to i64" [net_hls.cc:366]   --->   Operation 71 'sext' 'sext_ln321' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%img_V_addr = getelementptr i16* %img_V, i64 %sext_ln321" [net_hls.cc:366]   --->   Operation 72 'getelementptr' 'img_V_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_12 : Operation 73 [1/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 73 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.87ns)   --->   "%empty_40 = icmp eq i7 %empty_39, 0" [net_hls.cc:356]   --->   Operation 74 'icmp' 'empty_40' <Predicate = (!icmp_ln356)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %empty_40, label %ReqBB, label %hls_label_23_end" [net_hls.cc:356]   --->   Operation 75 'br' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.50>
ST_13 : Operation 76 [7/7] (3.50ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 76 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.50>
ST_14 : Operation 77 [6/7] (3.50ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 77 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.50>
ST_15 : Operation 78 [5/7] (3.50ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 78 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.50>
ST_16 : Operation 79 [4/7] (3.50ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 79 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.50>
ST_17 : Operation 80 [3/7] (3.50ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 80 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.50>
ST_18 : Operation 81 [2/7] (3.50ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 81 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.50>
ST_19 : Operation 82 [1/7] (3.50ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 82 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.50>
ST_20 : Operation 83 [1/1] (3.50ns)   --->   "%img_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %img_V_addr)" [net_hls.cc:366]   --->   Operation 83 'read' 'img_V_addr_read' <Predicate = (!icmp_ln356)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.57>
ST_21 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 81, i64 81, i64 81)"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %select_ln356_1 to i8" [net_hls.cc:366]   --->   Operation 85 'zext' 'zext_ln321' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln356_1, i3 0)" [net_hls.cc:366]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_21 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln321_4 = zext i7 %tmp_s to i8" [net_hls.cc:366]   --->   Operation 87 'zext' 'zext_ln321_4' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_21 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i8 %zext_ln321, %zext_ln321_4" [net_hls.cc:366]   --->   Operation 88 'add' 'add_ln321' <Predicate = (!icmp_ln356)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3818)" [net_hls.cc:357]   --->   Operation 89 'specregionbegin' 'tmp' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_21 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [net_hls.cc:358]   --->   Operation 90 'specpipeline' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_21 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln321_5 = zext i4 %select_ln356 to i8" [net_hls.cc:366]   --->   Operation 91 'zext' 'zext_ln321_5' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_21 : Operation 92 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln321_1 = add i8 %add_ln321, %zext_ln321_5" [net_hls.cc:366]   --->   Operation 92 'add' 'add_ln321_1' <Predicate = (!icmp_ln356)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln321_6 = zext i8 %add_ln321_1 to i64" [net_hls.cc:366]   --->   Operation 93 'zext' 'zext_ln321_6' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_21 : Operation 94 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr [81 x i16]* %buf_V, i64 0, i64 %zext_ln321_6" [net_hls.cc:366]   --->   Operation 94 'getelementptr' 'buf_V_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "br label %hls_label_23_end"   --->   Operation 95 'br' <Predicate = (empty_40)> <Delay = 0.00>
ST_21 : Operation 96 [1/1] (1.35ns)   --->   "store i16 %img_V_addr_read, i16* %buf_V_addr, align 2" [net_hls.cc:366]   --->   Operation 96 'store' <Predicate = (!icmp_ln356)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3818, i32 %tmp)" [net_hls.cc:367]   --->   Operation 97 'specregionend' 'empty_41' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader" [net_hls.cc:357]   --->   Operation 98 'br' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 22 <SV = 2> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [net_hls.cc:369]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_V_offset_read   (read             ) [ 00000000000000000000000]
c_read              (read             ) [ 00000000000000000000000]
col_read            (read             ) [ 00000000000000000000000]
row_read            (read             ) [ 00000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000]
zext_ln365          (zext             ) [ 00000000000000000000000]
mul_ln365           (mul              ) [ 00000000000000000000000]
shl_ln              (bitconcatenate   ) [ 00000000000000000000000]
zext_ln365_1        (zext             ) [ 00000000000000000000000]
zext_ln365_2        (zext             ) [ 00000000000000000000000]
sub_ln365           (sub              ) [ 00111111111111111111110]
shl_ln365_1         (bitconcatenate   ) [ 00000000000000000000000]
zext_ln365_3        (zext             ) [ 00000000000000000000000]
zext_ln365_4        (zext             ) [ 00000000000000000000000]
sub_ln365_1         (sub              ) [ 00000000000000000000000]
sext_ln365          (sext             ) [ 00000000000000000000000]
add_ln365           (add              ) [ 00111111111111111111110]
zext_ln356_1        (zext             ) [ 00111111111111111111110]
br_ln356            (br               ) [ 01111111111111111111110]
indvar_flatten      (phi              ) [ 00111111111110000000000]
mm_0                (phi              ) [ 00111111111000000000000]
nn_0                (phi              ) [ 00111111111000000000000]
icmp_ln356          (icmp             ) [ 00111111111111111111110]
add_ln356_2         (add              ) [ 01111111111111111111110]
br_ln356            (br               ) [ 00000000000000000000000]
mm                  (add              ) [ 00000000000000000000000]
icmp_ln357          (icmp             ) [ 00000000000000000000000]
select_ln356        (select           ) [ 00100000000111111111110]
select_ln356_1      (select           ) [ 01100000000111111111110]
zext_ln356          (zext             ) [ 00000000000000000000000]
add_ln356           (add              ) [ 00100000000100000000000]
nn                  (add              ) [ 01100000000111111111110]
sext_ln356          (sext             ) [ 00000000000000000000000]
mul_ln356           (mul              ) [ 00000000000000000000000]
sext_ln356_1        (sext             ) [ 00000000000000000000000]
add_ln356_1         (add              ) [ 00100000000010000000000]
sext_ln357          (sext             ) [ 00000000000000000000000]
add_ln321_2         (add              ) [ 00000000000000000000000]
sext_ln321          (sext             ) [ 00000000000000000000000]
img_V_addr          (getelementptr    ) [ 00100000000001111111100]
empty_39            (urem             ) [ 00000000000000000000000]
empty_40            (icmp             ) [ 00100000000001111111110]
br_ln356            (br               ) [ 00000000000000000000000]
img_V_addr_1_rd_req (readreq          ) [ 00000000000000000000000]
img_V_addr_read     (read             ) [ 00100000000000000000010]
empty               (speclooptripcount) [ 00000000000000000000000]
zext_ln321          (zext             ) [ 00000000000000000000000]
tmp_s               (bitconcatenate   ) [ 00000000000000000000000]
zext_ln321_4        (zext             ) [ 00000000000000000000000]
add_ln321           (add              ) [ 00000000000000000000000]
tmp                 (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln358  (specpipeline     ) [ 00000000000000000000000]
zext_ln321_5        (zext             ) [ 00000000000000000000000]
add_ln321_1         (add              ) [ 00000000000000000000000]
zext_ln321_6        (zext             ) [ 00000000000000000000000]
buf_V_addr          (getelementptr    ) [ 00000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000]
store_ln366         (store            ) [ 00000000000000000000000]
empty_41            (specregionend    ) [ 00000000000000000000000]
br_ln357            (br               ) [ 01111111111111111111110]
ret_ln369           (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_V_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_V_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3818"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="img_V_offset_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="31" slack="0"/>
<pin id="84" dir="0" index="1" bw="31" slack="0"/>
<pin id="85" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_V_offset_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="c_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="col_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="row_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_readreq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="1"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="img_V_addr_1_rd_req/13 "/>
</bind>
</comp>

<comp id="113" class="1004" name="img_V_addr_read_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="8"/>
<pin id="116" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_V_addr_read/20 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr/21 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln366_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="1"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/21 "/>
</bind>
</comp>

<comp id="131" class="1005" name="indvar_flatten_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="1"/>
<pin id="133" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvar_flatten_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="mm_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="1"/>
<pin id="145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mm_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="mm_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="4" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mm_0/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="nn_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nn_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="nn_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="4" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nn_0/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln365_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln365/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="shl_ln_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln365_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln365_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln365_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln365_2/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sub_ln365_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="1" index="2" bw="9" slack="9"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln365/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="shl_ln365_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln365_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln365_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln365_3/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln365_4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln365_4/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sub_ln365_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln365_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln365_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln365/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln356_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="0"/>
<pin id="221" dir="1" index="1" bw="33" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln356_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln356/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln356_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_2/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_39/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="mm_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="8"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mm/10 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln357_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="8"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln357/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln356_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="8"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln356/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln356_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="8"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln356_1/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln356_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln356_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="9"/>
<pin id="276" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="nn_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nn/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln356_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="1"/>
<pin id="286" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln356/11 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln357_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="20" slack="1"/>
<pin id="289" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln357/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln321_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="11"/>
<pin id="292" dir="0" index="1" bw="20" slack="0"/>
<pin id="293" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_2/12 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln321_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="33" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln321/12 "/>
</bind>
</comp>

<comp id="299" class="1004" name="img_V_addr_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_V_addr/12 "/>
</bind>
</comp>

<comp id="305" class="1004" name="empty_40_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_40/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln321_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="11"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/21 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="11"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/21 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln321_4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_4/21 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln321_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="7" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/21 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln321_5_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="11"/>
<pin id="333" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_5/21 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln321_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_1/21 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln321_6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_6/21 "/>
</bind>
</comp>

<comp id="345" class="1007" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="20" slack="0"/>
<pin id="348" dir="0" index="2" bw="9" slack="0"/>
<pin id="349" dir="1" index="3" bw="20" slack="10"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln365/1 add_ln365/1 "/>
</bind>
</comp>

<comp id="353" class="1007" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="17" slack="0"/>
<pin id="356" dir="0" index="2" bw="20" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln356/11 sext_ln356_1/11 add_ln356_1/11 "/>
</bind>
</comp>

<comp id="360" class="1005" name="sub_ln365_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="9"/>
<pin id="362" dir="1" index="1" bw="9" slack="9"/>
</pin_list>
<bind>
<opset="sub_ln365 "/>
</bind>
</comp>

<comp id="365" class="1005" name="add_ln365_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="20" slack="10"/>
<pin id="367" dir="1" index="1" bw="20" slack="10"/>
</pin_list>
<bind>
<opset="add_ln365 "/>
</bind>
</comp>

<comp id="370" class="1005" name="zext_ln356_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="33" slack="11"/>
<pin id="372" dir="1" index="1" bw="33" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln356_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="icmp_ln356_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln356 "/>
</bind>
</comp>

<comp id="379" class="1005" name="add_ln356_2_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln356_2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="select_ln356_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="11"/>
<pin id="386" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="select_ln356 "/>
</bind>
</comp>

<comp id="389" class="1005" name="select_ln356_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="1"/>
<pin id="391" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln356_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="add_ln356_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="1"/>
<pin id="398" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln356 "/>
</bind>
</comp>

<comp id="401" class="1005" name="nn_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="1"/>
<pin id="403" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nn "/>
</bind>
</comp>

<comp id="406" class="1005" name="add_ln356_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="20" slack="1"/>
<pin id="408" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln356_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="img_V_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="1"/>
<pin id="413" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_V_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="empty_40_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="421" class="1005" name="img_V_addr_read_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="1"/>
<pin id="423" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_V_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="78" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="88" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="94" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="94" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="179" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="100" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="100" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="201" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="82" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="135" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="135" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="135" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="143" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="155" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="155" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="247" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="241" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="143" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="253" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="290" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="8" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="235" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="311" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="338"><net_src comp="325" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="350"><net_src comp="167" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="215" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="284" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="187" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="368"><net_src comp="345" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="373"><net_src comp="219" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="378"><net_src comp="223" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="229" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="387"><net_src comp="253" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="392"><net_src comp="261" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="399"><net_src comp="273" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="404"><net_src comp="278" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="409"><net_src comp="353" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="414"><net_src comp="299" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="420"><net_src comp="305" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="113" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="125" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_V | {21 }
	Port: img_V | {}
 - Input state : 
	Port: load_input : row | {1 }
	Port: load_input : col | {1 }
	Port: load_input : c | {1 }
	Port: load_input : img_V | {13 14 15 16 17 18 19 20 }
	Port: load_input : img_V_offset | {1 }
  - Chain level:
	State 1
		mul_ln365 : 1
		zext_ln365_1 : 1
		sub_ln365 : 2
		zext_ln365_3 : 1
		sub_ln365_1 : 2
		sext_ln365 : 3
		add_ln365 : 4
	State 2
		icmp_ln356 : 1
		add_ln356_2 : 1
		br_ln356 : 2
		empty_39 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		select_ln356 : 1
		select_ln356_1 : 1
		zext_ln356 : 2
		add_ln356 : 3
		nn : 2
	State 11
		mul_ln356 : 1
		sext_ln356_1 : 2
		add_ln356_1 : 3
	State 12
		add_ln321_2 : 1
		sext_ln321 : 2
		img_V_addr : 3
		empty_40 : 1
		br_ln356 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		zext_ln321_4 : 1
		add_ln321 : 2
		add_ln321_1 : 3
		zext_ln321_6 : 4
		buf_V_addr : 5
		store_ln366 : 6
		empty_41 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   urem   |          grp_fu_235          |    0    |   159   |    88   |
|----------|------------------------------|---------|---------|---------|
|          |      add_ln356_2_fu_229      |    0    |    0    |    15   |
|          |           mm_fu_241          |    0    |    0    |    12   |
|          |       add_ln356_fu_273       |    0    |    0    |    16   |
|    add   |           nn_fu_278          |    0    |    0    |    12   |
|          |      add_ln321_2_fu_290      |    0    |    0    |    38   |
|          |       add_ln321_fu_325       |    0    |    0    |    19   |
|          |      add_ln321_1_fu_334      |    0    |    0    |    19   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln356_fu_223      |    0    |    0    |    11   |
|   icmp   |       icmp_ln357_fu_247      |    0    |    0    |    9    |
|          |        empty_40_fu_305       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln365_fu_187       |    0    |    0    |    15   |
|          |      sub_ln365_1_fu_209      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln356_fu_253     |    0    |    0    |    4    |
|          |     select_ln356_1_fu_261    |    0    |    0    |    4    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_345          |    1    |    0    |    0    |
|          |          grp_fu_353          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | img_V_offset_read_read_fu_82 |    0    |    0    |    0    |
|          |       c_read_read_fu_88      |    0    |    0    |    0    |
|   read   |      col_read_read_fu_94     |    0    |    0    |    0    |
|          |     row_read_read_fu_100     |    0    |    0    |    0    |
|          |  img_V_addr_read_read_fu_113 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_106      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln365_fu_167      |    0    |    0    |    0    |
|          |      zext_ln365_1_fu_179     |    0    |    0    |    0    |
|          |      zext_ln365_2_fu_183     |    0    |    0    |    0    |
|          |      zext_ln365_3_fu_201     |    0    |    0    |    0    |
|          |      zext_ln365_4_fu_205     |    0    |    0    |    0    |
|   zext   |      zext_ln356_1_fu_219     |    0    |    0    |    0    |
|          |       zext_ln356_fu_269      |    0    |    0    |    0    |
|          |       zext_ln321_fu_311      |    0    |    0    |    0    |
|          |      zext_ln321_4_fu_321     |    0    |    0    |    0    |
|          |      zext_ln321_5_fu_331     |    0    |    0    |    0    |
|          |      zext_ln321_6_fu_340     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_171        |    0    |    0    |    0    |
|bitconcatenate|      shl_ln365_1_fu_193      |    0    |    0    |    0    |
|          |         tmp_s_fu_314         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln365_fu_215      |    0    |    0    |    0    |
|   sext   |       sext_ln356_fu_284      |    0    |    0    |    0    |
|          |       sext_ln357_fu_287      |    0    |    0    |    0    |
|          |       sext_ln321_fu_295      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |   159   |   288   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln356_1_reg_406  |   20   |
|  add_ln356_2_reg_379  |    7   |
|   add_ln356_reg_396   |    9   |
|   add_ln365_reg_365   |   20   |
|    empty_40_reg_417   |    1   |
|   icmp_ln356_reg_375  |    1   |
|img_V_addr_read_reg_421|   16   |
|   img_V_addr_reg_411  |   16   |
| indvar_flatten_reg_131|    7   |
|      mm_0_reg_143     |    4   |
|      nn_0_reg_155     |    4   |
|       nn_reg_401      |    4   |
| select_ln356_1_reg_389|    4   |
|  select_ln356_reg_384 |    4   |
|   sub_ln365_reg_360   |    9   |
|  zext_ln356_1_reg_370 |   33   |
+-----------------------+--------+
|         Total         |   159  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| indvar_flatten_reg_131 |  p0  |   2  |   7  |   14   ||    9    |
|      mm_0_reg_143      |  p0  |   2  |   4  |    8   ||    9    |
|      nn_0_reg_155      |  p0  |   2  |   4  |    8   ||    9    |
|       grp_fu_353       |  p0  |   2  |   9  |   18   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   48   ||   3.02  ||    36   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   159  |   288  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   159  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   318  |   324  |
+-----------+--------+--------+--------+--------+
