// Seed: 1790779533
module module_0 (
    output supply0 id_0#(
        .id_25(1),
        .id_26(1 - -1),
        .id_27(""),
        .id_28(1)
    ),
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wor id_4,
    input tri id_5,
    output supply0 id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    output uwire id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input supply0 id_15,
    input supply0 id_16,
    output wand id_17,
    input uwire id_18,
    input tri0 id_19,
    output supply1 id_20,
    output wand id_21,
    output wor id_22,
    input supply0 id_23
);
  logic id_29;
endmodule
module module_1 #(
    parameter id_2 = 32'd25,
    parameter id_5 = 32'd42
) (
    output wire id_0,
    output wand id_1
    , id_8,
    output wire _id_2,
    input wand id_3,
    output tri id_4,
    input supply1 _id_5,
    input supply0 id_6
);
  logic [id_5 : id_2] id_9;
  ;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_6,
      id_0,
      id_3,
      id_1,
      id_6,
      id_3,
      id_3,
      id_3,
      id_0,
      id_6,
      id_3,
      id_3,
      id_6,
      id_3,
      id_1,
      id_3,
      id_3,
      id_4,
      id_0,
      id_1,
      id_6
  );
endmodule
