Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.63 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.63 secs
 
--> Reading design: BlockChecker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BlockChecker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BlockChecker"
Output Format                      : NGC
Target Device                      : xa6slx4-3-csg225

---- Source Options
Top Module Name                    : BlockChecker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\file\study\2023Autumn\computer_composition\experiment\P1\P1_L1_BlockChecker\BlockChecker.v" into library work
Parsing module <BlockChecker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <BlockChecker>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BlockChecker>.
    Related source file is "D:\file\study\2023Autumn\computer_composition\experiment\P1\P1_L1_BlockChecker\BlockChecker.v".
    Found 4-bit register for signal <st>.
    Found finite state machine <FSM_0> for signal <st>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 36                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt[31]_GND_1_o_sub_13_OUT> created at line 45.
    Found 32-bit adder for signal <cnt[31]_GND_1_o_add_9_OUT> created at line 41.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred  34 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BlockChecker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Latches                                              : 32
 1-bit latch                                           : 32
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 33
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 33
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <st[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0000  | 000000000001
 0001  | 000000000010
 1000  | 000000000100
 0010  | 000000001000
 0011  | 000000010000
 0100  | 000000100000
 0101  | 000001000000
 0110  | 000010000000
 0111  | 000100000000
 1001  | 001000000000
 1010  | 010000000000
 1011  | 100000000000
-----------------------

Optimizing unit <BlockChecker> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BlockChecker, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BlockChecker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 263
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 32
#      LUT2                        : 5
#      LUT3                        : 2
#      LUT4                        : 3
#      LUT5                        : 37
#      LUT6                        : 24
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 44
#      FDC                         : 11
#      FDP                         : 1
#      LDCE_1                      : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 9
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : xa6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:              44  out of   4800     0%  
 Number of Slice LUTs:                  135  out of   2400     5%  
    Number used as Logic:               135  out of   2400     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    135
   Number with an unused Flip Flop:      91  out of    135    67%  
   Number with an unused LUT:             0  out of    135     0%  
   Number of fully used LUT-FF pairs:    44  out of    135    32%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    132     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
n0014(n0014<31>4:O)                | BUFG(*)(cnt_29)        | 32    |
clk                                | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.183ns (Maximum Frequency: 239.086MHz)
   Minimum input arrival time before clock: 5.736ns
   Maximum output required time after clock: 7.540ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'n0014'
  Clock period: 4.183ns (frequency: 239.086MHz)
  Total number of paths / destination ports: 2080 / 32
-------------------------------------------------------------------------
Delay:               4.183ns (Levels of Logic = 3)
  Source:            cnt_29 (LATCH)
  Destination:       cnt_29 (LATCH)
  Source Clock:      n0014 rising
  Destination Clock: n0014 rising

  Data Path: cnt_29 to cnt_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           4   0.498   1.048  cnt_29 (cnt_29)
     LUT6:I0->O            2   0.203   0.961  n0014<31>13_SW0 (N8)
     LUT6:I1->O           17   0.203   1.028  cnt[31]_st[3]_AND_3_o13 (cnt[31]_st[3]_AND_3_o1)
     LUT5:I4->O            1   0.205   0.000  Mmux_cnt[31]_cnt[31]_MUX_36_o11 (cnt[31]_cnt[31]_MUX_36_o)
     LDCE_1:D                  0.037          cnt_31
    ----------------------------------------
    Total                      4.183ns (1.146ns logic, 3.037ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.147ns (frequency: 317.753MHz)
  Total number of paths / destination ports: 36 / 12
-------------------------------------------------------------------------
Delay:               3.147ns (Levels of Logic = 2)
  Source:            st_FSM_FFd4 (FF)
  Destination:       st_FSM_FFd11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: st_FSM_FFd4 to st_FSM_FFd11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             37   0.447   1.610  st_FSM_FFd4 (st_FSM_FFd4)
     LUT6:I2->O            1   0.203   0.580  st_FSM_FFd11-In117_SW0 (N10)
     LUT6:I5->O            1   0.205   0.000  st_FSM_FFd11-In (st_FSM_FFd11-In)
     FDC:D                     0.102          st_FSM_FFd11
    ----------------------------------------
    Total                      3.147ns (0.957ns logic, 2.190ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'n0014'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.114ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       cnt_29 (LATCH)
  Destination Clock: n0014 rising

  Data Path: reset to cnt_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.222   1.462  reset_IBUF (reset_IBUF)
     LDCE_1:CLR                0.430          cnt_29
    ----------------------------------------
    Total                      3.114ns (1.652ns logic, 1.462ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 193 / 24
-------------------------------------------------------------------------
Offset:              5.736ns (Levels of Logic = 5)
  Source:            in<6> (PAD)
  Destination:       st_FSM_FFd12 (FF)
  Destination Clock: clk rising

  Data Path: in<6> to st_FSM_FFd12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.879  in_6_IBUF (in_6_IBUF)
     LUT3:I0->O           10   0.205   1.104  in[7]_in[7]_OR_111_o11 (in[7]_in[7]_OR_111_o1)
     LUT5:I1->O            4   0.203   0.931  in[7]_in[7]_OR_118_o1 (in[7]_in[7]_OR_118_o)
     LUT5:I1->O            1   0.203   0.684  st_FSM_FFd11-In111 (st_FSM_FFd11-In111)
     LUT6:I4->O            1   0.203   0.000  st_FSM_FFd12-In1 (st_FSM_FFd12-In)
     FDP:D                     0.102          st_FSM_FFd12
    ----------------------------------------
    Total                      5.736ns (2.138ns logic, 3.598ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'n0014'
  Total number of paths / destination ports: 32 / 1
-------------------------------------------------------------------------
Offset:              7.540ns (Levels of Logic = 4)
  Source:            cnt_29 (LATCH)
  Destination:       result (PAD)
  Source Clock:      n0014 rising

  Data Path: cnt_29 to result
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           4   0.498   1.048  cnt_29 (cnt_29)
     LUT6:I0->O            2   0.203   0.961  n0014<31>13_SW0 (N8)
     LUT6:I1->O           17   0.203   1.275  cnt[31]_st[3]_AND_3_o13 (cnt[31]_st[3]_AND_3_o1)
     LUT4:I0->O            1   0.203   0.579  Mmux_result11 (result_OBUF)
     OBUF:I->O                 2.571          result_OBUF (result)
    ----------------------------------------
    Total                      7.540ns (3.678ns logic, 3.862ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.555ns (Levels of Logic = 2)
  Source:            st_FSM_FFd2 (FF)
  Destination:       result (PAD)
  Source Clock:      clk rising

  Data Path: st_FSM_FFd2 to result
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  st_FSM_FFd2 (st_FSM_FFd2)
     LUT4:I2->O            1   0.203   0.579  Mmux_result11 (result_OBUF)
     OBUF:I->O                 2.571          result_OBUF (result)
    ----------------------------------------
    Total                      4.555ns (3.221ns logic, 1.334ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.147|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock n0014
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.730|         |         |         |
n0014          |    4.183|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.03 secs
 
--> 

Total memory usage is 4491432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    0 (   0 filtered)

