

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s'
================================================================
* Date:           Thu Aug 17 12:48:53 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        btag_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.235 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.600 ns|  5.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       63|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      147|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       77|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       77|      228|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_9ns_8ns_16_1_1_U1881  |mul_9ns_8ns_16_1_1  |        0|   0|  0|  49|    0|
    |mul_9ns_8s_17_1_1_U1879   |mul_9ns_8s_17_1_1   |        0|   0|  0|  49|    0|
    |mul_9ns_9s_18_1_1_U1880   |mul_9ns_9s_18_1_1   |        0|   0|  0|  49|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   0|  0| 147|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln813_662_fu_173_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln813_663_fu_183_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln813_fu_164_p2        |         +|   0|  0|  18|          11|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  63|          40|          38|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|   14|         28|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|   15|         30|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_return_preg                  |  14|   0|   14|          0|
    |lshr_ln818_cast_reg_204         |  11|   0|   11|          0|
    |p_read14_reg_194                |   9|   0|    9|          0|
    |p_read25_reg_189                |   9|   0|    9|          0|
    |p_read25_reg_189_pp0_iter1_reg  |   9|   0|    9|          0|
    |p_read_709_reg_199              |   9|   0|    9|          0|
    |trunc_ln818_s_reg_209           |  12|   0|   12|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  77|   0|   77|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>|  return value|
|ap_return    |  out|   14|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>|  return value|
|p_read       |   in|    9|     ap_none|                                                                       p_read|        scalar|
|p_read1      |   in|    9|     ap_none|                                                                      p_read1|        scalar|
|p_read2      |   in|    9|     ap_none|                                                                      p_read2|        scalar|
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

