Classic Timing Analyzer report for LFSR
Thu Jul 13 17:35:30 2017
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.341 ns                                       ; data[4]~reg0 ; data[4]      ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[6]~reg0 ; data[0]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[6]~reg0 ; data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[8]~reg0 ; data[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[0]~reg0 ; data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.685 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[6]~reg0 ; data[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[3]~reg0 ; data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.552 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[5]~reg0 ; data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[9]~reg0 ; data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[2]~reg0 ; data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[7]~reg0 ; data[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[1]~reg0 ; data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; data[4]~reg0 ; data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.540 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 6.341 ns   ; data[4]~reg0 ; data[4] ; clk        ;
; N/A   ; None         ; 6.329 ns   ; data[9]~reg0 ; data[9] ; clk        ;
; N/A   ; None         ; 6.316 ns   ; data[8]~reg0 ; data[8] ; clk        ;
; N/A   ; None         ; 6.248 ns   ; data[3]~reg0 ; data[3] ; clk        ;
; N/A   ; None         ; 6.081 ns   ; data[1]~reg0 ; data[1] ; clk        ;
; N/A   ; None         ; 6.067 ns   ; data[6]~reg0 ; data[6] ; clk        ;
; N/A   ; None         ; 5.769 ns   ; data[7]~reg0 ; data[7] ; clk        ;
; N/A   ; None         ; 5.768 ns   ; data[2]~reg0 ; data[2] ; clk        ;
; N/A   ; None         ; 5.766 ns   ; data[0]~reg0 ; data[0] ; clk        ;
; N/A   ; None         ; 5.759 ns   ; data[5]~reg0 ; data[5] ; clk        ;
+-------+--------------+------------+--------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Thu Jul 13 17:35:30 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LFSR -c LFSR --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "data[6]~reg0" and destination register "data[0]~reg0"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.802 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N29; Fanout = 3; REG Node = 'data[6]~reg0'
            Info: 2: + IC(0.325 ns) + CELL(0.393 ns) = 0.718 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'feedback'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.802 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'data[0]~reg0'
            Info: Total cell delay = 0.477 ns ( 59.48 % )
            Info: Total interconnect delay = 0.325 ns ( 40.52 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.345 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'data[0]~reg0'
                Info: Total cell delay = 1.526 ns ( 65.07 % )
                Info: Total interconnect delay = 0.819 ns ( 34.93 % )
            Info: - Longest clock path from clock "clk" to source register is 2.345 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X1_Y5_N29; Fanout = 3; REG Node = 'data[6]~reg0'
                Info: Total cell delay = 1.526 ns ( 65.07 % )
                Info: Total interconnect delay = 0.819 ns ( 34.93 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clk" to destination pin "data[4]" through register "data[4]~reg0" is 6.341 ns
    Info: + Longest clock path from clock "clk" to source register is 2.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 2; REG Node = 'data[4]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.07 % )
        Info: Total interconnect delay = 0.819 ns ( 34.93 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.746 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 2; REG Node = 'data[4]~reg0'
        Info: 2: + IC(0.938 ns) + CELL(2.808 ns) = 3.746 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'data[4]'
        Info: Total cell delay = 2.808 ns ( 74.96 % )
        Info: Total interconnect delay = 0.938 ns ( 25.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Thu Jul 13 17:35:30 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


