
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders (with overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8s_83C | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8s_83C.v)]  [[C](add8s_83C.c)] |
| add8s_7TG | 0.098 | 0.20 | 50.00 | 2.60 | 0.5 |  [[Verilog](add8s_7TG.v)]  [[C](add8s_7TG.c)] |
| add8s_7XE | 0.29 | 0.59 | 75.00 | 8.47 | 3.5 |  [[Verilog](add8s_7XE.v)]  [[C](add8s_7XE.c)] |
| add8s_80T | 0.47 | 1.17 | 71.88 | 11.01 | 9.8 |  [[Verilog](add8s_80T.v)]  [[C](add8s_80T.c)] |
| add8s_6FC | 0.70 | 1.95 | 83.20 | 8.59 | 4.6 |  [[Verilog](add8s_6FC.v)]  [[C](add8s_6FC.c)] |
| add8s_6QC | 1.68 | 3.91 | 94.40 | 22.33 | 25 |  [[Verilog](add8s_6QC.v)]  [[C](add8s_6QC.c)] |
| add8s_6YE | 3.20 | 7.03 | 97.20 | 39.40 | 89 |  [[Verilog](add8s_6YE.v)]  [[C](add8s_6YE.c)] |
| add8s_6NS | 5.94 | 14.06 | 98.65 | 74.21 | 313 |  [[Verilog](add8s_6NS.v)]  [[C](add8s_6NS.c)] |
| add8s_7PP | 11.11 | 25.00 | 99.48 | 99.98 | 4551 |  [[Verilog](add8s_7PP.v)]  [[C](add8s_7PP.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             