# do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 19:04:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 19:04:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 19:04:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 19:04:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 19:04:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 19:04:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:04:09 on Aug 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:09 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:04:09 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:09 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 19:04:09 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:09 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 19:04:09 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:09 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 19:04:09 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:09 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 19:04:09 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:09 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 19:04:09 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:09 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 19:04:09 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t ns work.riscv_tester 
# Start time: 19:04:09 on Aug 23,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
run 4500ns
do ../Bin/compile.tcl; run 1500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 19:07:14 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:14 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 19:07:15 on Aug 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:07:15 on Aug 23,2019, Elapsed time: 0:03:06
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 19:07:15 on Aug 23,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:41 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 19:23:41 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:41 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 19:23:41 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:41 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 19:23:41 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:41 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 19:23:41 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:41 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(50): near "byte_from_mem": syntax error, unexpected IDENTIFIER.
# End time: 19:23:41 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 19
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/InstructionCache/icache_controller.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 19:24:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 19:24:58 on Aug 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:24:58 on Aug 23,2019, Elapsed time: 0:17:43
# Errors: 4, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 19:24:58 on Aug 23,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 20:03:25 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 20:03:26 on Aug 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:03:26 on Aug 23,2019, Elapsed time: 0:38:28
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 20:03:26 on Aug 23,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:57 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 20:08:57 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 20:08:58 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:58 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 20:08:59 on Aug 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:08:59 on Aug 23,2019, Elapsed time: 0:05:33
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 20:08:59 on Aug 23,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl; run 1500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:02 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 20:10:02 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:02 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 20:10:02 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:02 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 20:10:02 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:02 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 20:10:02 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:02 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 20:10:02 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:02 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 20:10:02 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:02 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 20:10:02 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:02 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:10:02 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:02 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 20:10:02 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:02 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 20:10:03 on Aug 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:03 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 20:10:03 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:03 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 20:10:03 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:03 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 20:10:03 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:03 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 20:10:03 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:10:03 on Aug 23,2019, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 20:10:03 on Aug 23,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl; run 1500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:07 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 20:15:07 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:07 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 20:15:07 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:07 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 20:15:07 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:07 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 20:15:07 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:07 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 20:15:08 on Aug 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 20:15:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 20:15:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:15:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 20:15:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 20:15:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 20:15:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 20:15:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 20:15:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:08 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 20:15:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:15:09 on Aug 23,2019, Elapsed time: 0:05:06
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 20:15:09 on Aug 23,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:45 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 20:18:45 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:45 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 20:18:45 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:45 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 20:18:45 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:46 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 20:18:46 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:46 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 20:18:46 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:46 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 20:18:46 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:46 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 20:18:46 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:46 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:18:46 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:46 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 20:18:46 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:46 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 20:18:46 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:46 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 20:18:46 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:46 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 20:18:46 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:46 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 20:18:46 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:46 on Aug 23,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 20:18:46 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:18:47 on Aug 23,2019, Elapsed time: 0:03:38
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 20:18:47 on Aug 23,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
# End time: 00:57:34 on Aug 24,2019, Elapsed time: 4:38:47
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
