Pipelined dual-port RAM implementation