# MOESI-Cache-Coherence
Implemented Cache Coherence MOESI CMP (multicore) Protocol in Gem5 using ruby memory system and the domain specific language SLICC
<img width="600" alt="Screenshot 2024-05-19 at 4 55 06â€¯PM" src="https://github.com/rad-devil/MOESI-Cache-Coherence/assets/145730909/fe188e40-7a74-46b7-860f-1153fd780bc1">

These 8 base states were given. The task was to draw 8 other transient states between these states by looking at the transistion code blocks present in  'MOESI_CMP_directory-L1cache.sm' (L1 Cache directory file).
The updated diagram :
![image](https://github.com/rad-devil/MOESI-Cache-Coherence/assets/145730909/d21b7bae-eab0-4e1c-a4ff-907450f45a00)

