INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx2/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling label_select_top.cpp_pre.cpp.tb.cpp
   Compiling apatb_Testbench_label_select.cpp
   Compiling label_select_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx2/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx2/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_Testbench_label_select_top glbl -prj Testbench_label_select.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx2/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Testbench_label_select 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/Testbench_label_select.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Testbench_label_select_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/AESL_autofifo_in_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/AESL_autofifo_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/StreamingDataWidthCo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/LabelSelect_Batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LabelSelect_Batch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/Testbench_label_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_label_select
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/Testbench_label_sbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_label_sbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/fifo_w80_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w80_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w80_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/fifo_w32_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/start_for_LabelSecud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_LabelSecud_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_LabelSecud
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StreamingDataWidthCo
Compiling module xil_defaultlib.Testbench_label_sbkb(ID=1,din0_W...
Compiling module xil_defaultlib.LabelSelect_Batch
Compiling module xil_defaultlib.fifo_w80_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w80_d2_A
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.start_for_LabelSecud_shiftReg
Compiling module xil_defaultlib.start_for_LabelSecud
Compiling module xil_defaultlib.Testbench_label_select
Compiling module xil_defaultlib.AESL_autofifo_in_V_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_Testbench_label_select_top
Compiling module work.glbl
Built simulation snapshot Testbench_label_select

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/xsim.dir/Testbench_label_select/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 11 20:14:35 2025...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Testbench_label_select/xsim_script.tcl
# xsim {Testbench_label_select} -autoloadwcfg -tclbatch {Testbench_label_select.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source Testbench_label_select.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "113000"
// RTL Simulation : 1 / 1 [n/a] @ "298000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 317500 ps : File "/home/coder/Desktop/s2n2/convSNN/hls-syn-label_select/sol1/sim/verilog/Testbench_label_select.autotb.v" Line 331
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jul 11 20:14:46 2025...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
