read -sv run_verilog_mid/adder_32b_8_88_f18be476564ac3a2ebfc2fcd1b278173.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_88_f18be476564ac3a2ebfc2fcd1b278173_yosys.v
