// Seed: 2565327398
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    input logic id_3,
    input supply0 id_4,
    output wor id_5
    , id_8,
    input wire id_6
);
  assign id_0 = 1'b0;
  wire id_9;
  reg  id_10;
  assign id_8 = id_1;
  reg id_11 = id_10;
  always id_11 <= id_3;
  assign module_1.type_2 = 0;
  wire id_12;
  assign id_0 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    output logic id_3,
    input supply0 id_4,
    input logic id_5,
    input wire id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri id_9
);
  always begin : LABEL_0
    id_3 <= id_5;
  end
  module_0 modCall_1 (
      id_7,
      id_6,
      id_1,
      id_5,
      id_9,
      id_8,
      id_1
  );
endmodule
