// Seed: 1479640989
module module_0 (
    output supply1 id_0
);
  wire id_2;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output uwire id_2,
    input uwire id_3,
    input wire id_4,
    output tri id_5,
    output tri id_6,
    output wor id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input supply1 id_11,
    input uwire id_12,
    input wor id_13,
    input wor id_14
);
  wire id_16;
  assign id_7 = 1'd0;
  wire id_17;
  module_0(
      id_6
  );
endmodule
