1727352200 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab16-alucov/alu.sv
1730932577 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab16-alucov/alu_test.sv
1727282553 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab16-alucov/typedefs.sv
