<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
  xmlns:content="http://purl.org/rss/1.0/modules/content/"
  xmlns:dc="http://purl.org/dc/elements/1.1/"
  xmlns:itunes="http://www.itunes.com/dtds/podcast-1.0.dtd"
  xmlns:trackback="http://madskills.com/public/xml/rss/module/trackback/">
  <channel>
    <title>Tim Videos Planet - Developers news - Tag: NEWS</title>
    <link>http://planet.timvideos.us</link>
    <description>News from our best developers, all news aggregated by planet.</description>
    <pubDate>Tue, 08 Jul 2014 00:00:00 +0000</pubDate>
    <item>
      <title>GSoC Update 7-8</title>
      <link>http://planet.timvideos.us/gsoc-2014/2014/07/08/gsoc-update-7-8/</link>
      <description>&lt;h2&gt;Snippets&lt;/h2&gt;

</description>
      <pubDate>Tue, 08 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014/2014/07/08/gsoc-update-7-8/</guid>
      <dc:date>2014-07-08T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>[GSoC Snippet] 08/07/2014</title>
      <link>http://planet.timvideos.us/gsoc-2014/2014/07/08/gsoc-snippet-08-07-2014/</link>
      <description>&lt;b&gt;[code]&lt;/b&gt; added filters mockup based on labels, now it is possible to create new filters only by adding new keyword to _config.yml (issues: special_filters)&lt;br /&gt;&lt;b&gt;[code] &lt;/b&gt;changed hierarchy of rss configuration in _config.yml to make all settings consistent&lt;br /&gt;&lt;b&gt;[code] &lt;/b&gt;added details to every issue (below body of issue)&lt;br /&gt;&lt;br /&gt;Now I will create working search/filter engine in JavaScript based on that filters that will work without any further work in future in case of new filters.&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://pinoit.blogspot.com&quot;&gt;pino IT / ruby / developer&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Tue, 08 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014/2014/07/08/gsoc-snippet-08-07-2014/</guid>
      <dc:date>2014-07-08T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>FGDP Ported</title>
      <link>http://planet.timvideos.us/gsoc-2014/2014/07/08/fgdp-ported/</link>
      <description>&lt;p&gt;I have been working on porting FGDP producer and consumer for a while now. It’s ported completely and the test pass, but I need to test it with the streams. Basically the FGDP sink and src elements register functions do not register the plugins automatically and we need to explicitly register them. There were a few other regular API changes as well.&lt;/p&gt;&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://aps-sids.github.io/porting-flumotion&quot;&gt;Porting Flumotion - GSoC '14 Progress Blog&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Tue, 08 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014/2014/07/08/fgdp-ported/</guid>
      <dc:date>2014-07-08T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>Sending RTP packets via FPGA</title>
      <link>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/sending-rtp-packets-via-fpga/</link>
      <description>Today, i generated montonically incrementing RGB values as part of the packetizer and send that to the MAC after adding all the headers like RTP, UDP, IP and Ethernet. The simulation worked just fine. After that it was time to do the Xilinx build flow to make the RTP go across the 1 Gbps network. It took more than an hour to get the build flow finish. And lo and behold, i was struck by &lt;a href=&quot;http://pastebin.com/6Q8Ph6Gu&quot;&gt;timing violations&lt;/a&gt;. Time to fix this by re-coding.&lt;br /&gt;&lt;br /&gt;Debug mode continues&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://hdmi2ethernet.blogspot.com/&quot;&gt;GSOC 2014&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Mon, 07 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/sending-rtp-packets-via-fpga/</guid>
      <dc:date>2014-07-07T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>Plans</title>
      <link>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/plans/</link>
      <description>&lt;div dir=&quot;ltr&quot; style=&quot;text-align: left;&quot; trbidi=&quot;on&quot;&gt;&lt;div&gt;&lt;div&gt;I would like to make hdmi2usb usable for 720p atleast.&amp;nbsp; Since we have already achieved 30 fps, things are looking good. Now the next thing to work on is finding an optimum encoding quality so that the encoded frame fit the fx2 bandwidth and are viewable.&lt;br /&gt;&lt;br /&gt;Tariq observed that we are clocking pixels which do not have useful data. I would like to check that too. It most probably will not affect the frame rate but it might effect things at higher resolution.&lt;br /&gt;&lt;br /&gt;How did fps improve to 30 fps?&lt;br /&gt;In the original read/write state machine of DDR, read and writes did not happen simultaneously. I modified the read and write state machine to start encoding as soon as 8 lines are read into the DDR. This allows encoding of every alternate frame and hence fps of 30. In case Shenki you want to test it on your system, then here is the &lt;a href=&quot;https://drive.google.com/file/d/0B0zz3gJ27U-VSlUtT19xbDBKLWM/edit?usp=sharing&quot;&gt;xsvf file&lt;/a&gt;.&lt;br /&gt;&lt;br /&gt;How things can be improved further?&lt;br /&gt;&lt;ul style=&quot;text-align: left;&quot;&gt;&lt;li&gt;Double/triple buffering: Can improve the frame rate to the maximum frame rate of the encoder(currently it is 40 fps).&lt;/li&gt;&lt;li&gt;Using two encoder instead of one: Now as every alternate frame is being dropped, another encoder can be used to process these frames. This way we can get fully 60Hz frame rate. But there are issuses:&lt;/li&gt;&lt;ul&gt;&lt;li&gt;&amp;nbsp;Already the encoder is taking up almost half of the BRAMs available. So there might not be enough space for adding another encoder or if it is possible to add another encoder, there might not be enough space for other features which are going to be added.&lt;/li&gt;&lt;li&gt;As two encoded frames will be produced simultaneously, an way to send these to host via fx2 has to be designed which in turn will cost more memory.&lt;/li&gt;&lt;/ul&gt;&lt;li&gt;(Suggested by shenki)Removing DDR image buffer and storing frames directly into the line buffer: I am not sure if it is possible. Wil have to check.&lt;/li&gt;&lt;li&gt;Subsampling: Currently the encoder takes in RGB888 and converts into YCrCb and then subsamples it at 4:2:2. This can be changed into 4:2:0. This can reduce encoding time and might help us with the bandwidth issues.&amp;nbsp;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;/div&gt;&lt;/div&gt;&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://ajitmathewgsoc.blogspot.com/&quot;&gt;TimVideo GSoC 2014: MJPEG Optimisation&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Mon, 07 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/plans/</guid>
      <dc:date>2014-07-07T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>[GSoC Snippet] 07/07/2014</title>
      <link>http://planet.timvideos.us/gsoc-2014/2014/07/07/gsoc-snippet-07-07-2014/</link>
      <description>&lt;b&gt;[code]&lt;/b&gt; added basic search/filter engine working only for author, title, body and assignee fields in issues on Planet&lt;br /&gt;&lt;b&gt;[code] &lt;/b&gt;changed javascripts folder structure: plugins moved to&lt;b&gt; /js/plugins&lt;/b&gt; directory and all custom JavasScripts are in &lt;b&gt;/js&lt;/b&gt; directory. I've also changed variable name styles of some variables in own written JavaScritps from &lt;span style=&quot;font-family: Courier New, Courier, monospace;&quot;&gt;lowercase_separated_by_underscores &lt;/span&gt;to &lt;span style=&quot;font-family: Courier New, Courier, monospace;&quot;&gt;camelCase&lt;/span&gt;&lt;br /&gt;&lt;i&gt;&lt;br /&gt;&lt;/i&gt;&lt;i&gt;&lt;u&gt;Plans for tomorrow:&lt;/u&gt;&lt;/i&gt;&lt;br /&gt;&lt;b&gt;[code] &lt;/b&gt;add filters based on labels (Project, Skill, Level, Type, Language). I will create solution that is generic and will work also for new filters added after development&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://pinoit.blogspot.com&quot;&gt;pino IT / ruby / developer&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Mon, 07 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014/2014/07/07/gsoc-snippet-07-07-2014/</guid>
      <dc:date>2014-07-07T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>[GSoC Daily Log]: Interesting</title>
      <link>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/gsoc-daily-log-interesting/</link>
      <description>&lt;div dir=&quot;ltr&quot; style=&quot;text-align: left;&quot; trbidi=&quot;on&quot;&gt;&lt;div dir=&quot;ltr&quot; id=&quot;docs-internal-guid-4adff4a2-124b-1d7e-0615-fad0cec76276&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;Monday, 7th July 2014:&lt;/span&gt;&lt;/div&gt;&lt;div dir=&quot;ltr&quot; id=&quot;docs-internal-guid-4adff4a2-124b-1d7e-0615-fad0cec76276&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;br /&gt;&lt;/div&gt;&lt;ul style=&quot;margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;li dir=&quot;ltr&quot; style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; list-style-type: disc; text-decoration: none; vertical-align: baseline;&quot;&gt;&lt;div dir=&quot;ltr&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;Some amusing things going on! If I use DCM_SP in place of DCM_CLKGEN, with *exact* same CLKFX_DIVIDE &amp;amp; CLKFX_MULTIPLY values and also same connections, the screen would go blank, but the PLL would indicate locked status. Same goes for the case when I directly connect the PLL to DATACK instead of through DCM. &lt;/span&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;&lt;br class=&quot;kix-line-break&quot; /&gt;&lt;/span&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;I suspect this tells that the DATACK clock is not clean.&lt;/span&gt;&lt;/div&gt;&lt;/li&gt;&lt;li dir=&quot;ltr&quot; style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; list-style-type: disc; text-decoration: none; vertical-align: baseline;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;I strongly suspected, that this may be due to design issue. So, I investigated some documents on DATACK. First, the AD9984A’s datasheet. It’s PCB design guidelines say adding 50-200 ohm resistor to reduce reflections. But, The reference schematic for AD9984 uses 22 ohm resistors for all clocks (DATACK, HSOUT, VSOUT &amp;amp; SOGOUT) whereas, uses 50 ohm for the data lines. I found one more schematic(FMCVideo_sch_RevD.pdf) &amp;nbsp;from Xilinx using AD9984A. This one didn’t use any series resistor on any digital lines. I don’t know how much impact it does at 65MHz, but I strongly suspect either this or other physical design issue in the PCB. &lt;/span&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://dreamsxtrinsic.blogspot.com/&quot;&gt;Dreams eXtrinsic&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Mon, 07 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/gsoc-daily-log-interesting/</guid>
      <dc:date>2014-07-07T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>Debugging continues and eventually pays off: One RTP packet swims across the wire</title>
      <link>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/debugging-continues-and-eventually-pays-off-one-r/</link>
      <description>All the timing violations are corrected. The build flow works great. But wireshark is not capturing anything. The whole day was dedicated to debugging why packets are not coming out of FPGA.&lt;br /&gt;This will continue until problem solved. I am going to upload the design and log files later so you may suggest.&lt;br /&gt;&lt;br /&gt;I am thinking of putting a testbench and check the simulation after each of the synthesis, translation, mapping and p&amp;amp;r phases.&lt;br /&gt;&lt;br /&gt;The other would be to use Chipscope.&lt;br /&gt;&lt;br /&gt;Debug mode continues.&lt;br /&gt;&lt;br /&gt;And finally the good news, one RTP packet made it across the English channel ( i mean the Ethernet wire).&lt;br /&gt;&lt;br /&gt;Here is the snapshot. Note that RTP is sent as UDP packet. Only Look at the first packet.&lt;br /&gt;&lt;br /&gt;&lt;div class=&quot;separator&quot; style=&quot;clear: both; text-align: center;&quot;&gt;&lt;a href=&quot;http://1.bp.blogspot.com/-5dVl0WgIfcY/U7uCsmMhW9I/AAAAAAAAAKM/ooWEbS64Qsg/s1600/rtp_packet_across_ethernet.jpg&quot; imageanchor=&quot;1&quot; style=&quot;margin-left: 1em; margin-right: 1em;&quot;&gt;&lt;img border=&quot;0&quot; src=&quot;http://1.bp.blogspot.com/-5dVl0WgIfcY/U7uCsmMhW9I/AAAAAAAAAKM/ooWEbS64Qsg/s1600/rtp_packet_across_ethernet.jpg&quot; height=&quot;214&quot; width=&quot;320&quot; /&gt;&lt;/a&gt;&lt;/div&gt;&lt;br /&gt;&lt;br /&gt;Now i will send more RTP packets and work backwards towards putting a DDR2 or similar and connecting that with VTC_DEMO colorbar.&lt;br /&gt;&lt;div&gt;&lt;br /&gt;&lt;/div&gt;&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://hdmi2ethernet.blogspot.com/&quot;&gt;GSOC 2014&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Mon, 07 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/debugging-continues-and-eventually-pays-off-one-r/</guid>
      <dc:date>2014-07-07T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>Debugging continues</title>
      <link>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/debugging-continues/</link>
      <description>All the timing violations are corrected. The build flow works great. But wireshark is not capturing anything. The whole day was dedicated to debugging why packets are not coming out of FPGA.&lt;br /&gt;This will continue until problem solved. I am going to upload the design and log files later so you may suggest.&lt;br /&gt;&lt;br /&gt;I am thinking of putting a testbench and check the simulation after each of the synthesis, translation, mapping and p&amp;amp;r phases.&lt;br /&gt;&lt;br /&gt;The other would be to use Chipscope.&lt;br /&gt;&lt;br /&gt;Debug mode continues.&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://hdmi2ethernet.blogspot.com/&quot;&gt;GSOC 2014&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Mon, 07 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/debugging-continues/</guid>
      <dc:date>2014-07-07T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>Daily snippet</title>
      <link>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/daily-snippet/</link>
      <description>We're halfway through!&lt;br /&gt;&lt;br /&gt;Coagulated and arranged the components on PCB.&lt;br /&gt;&lt;br /&gt;&lt;div class=&quot;separator&quot; style=&quot;clear: both; text-align: center;&quot;&gt;&lt;a href=&quot;http://3.bp.blogspot.com/-Bbb16OWkprA/U7omCqc3GdI/AAAAAAAADTk/yMZzPWZUSlA/s1600/mboard_layout1.png&quot; imageanchor=&quot;1&quot; style=&quot;margin-left: 1em; margin-right: 1em;&quot;&gt;&lt;img border=&quot;0&quot; src=&quot;http://3.bp.blogspot.com/-Bbb16OWkprA/U7omCqc3GdI/AAAAAAAADTk/yMZzPWZUSlA/s1600/mboard_layout1.png&quot; height=&quot;379&quot; width=&quot;640&quot; /&gt;&lt;/a&gt;&lt;/div&gt;&lt;br /&gt;I'll ask Rohit to help me verify the VHDCI footprint by taking a printout of this and checking it against the VHDCI connector he has for right fit and correct alignment.&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://ptzfortimvideos-gsoc14.blogspot.com/&quot;&gt;Serial port expansion for HDMI2USB with PTZ camera control example&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Mon, 07 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/07/daily-snippet/</guid>
      <dc:date>2014-07-07T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>6 July '14</title>
      <link>http://planet.timvideos.us/gsoc-2014/2014/07/07/6-july-14/</link>
      <description>&lt;p&gt;I merged some commits Skay made a few days ago and made some changes:&lt;/p&gt;

</description>
      <pubDate>Mon, 07 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014/2014/07/07/6-july-14/</guid>
      <dc:date>2014-07-07T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>[GSoC Snippet] 06/07/2014</title>
      <link>http://planet.timvideos.us/gsoc-2014/2014/07/06/gsoc-snippet-06-07-2014/</link>
      <description>&lt;b&gt;[code]&lt;/b&gt; added second issues filter mockup in Planet&lt;br /&gt;&lt;b&gt;[code]&lt;/b&gt; added input autocomplete (twitter typeahead.js) to fields: author, assignee and title to make search easier&lt;br /&gt;&lt;b&gt;[code]&lt;/b&gt; small CSS fixes&lt;br /&gt;&lt;br /&gt;&lt;i&gt;Plans for next days:&lt;/i&gt;&lt;br /&gt;&lt;b&gt;[code] &lt;/b&gt;add first javascript search engine for issues&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://pinoit.blogspot.com&quot;&gt;pino IT / ruby / developer&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Sun, 06 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014/2014/07/06/gsoc-snippet-06-07-2014/</guid>
      <dc:date>2014-07-06T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>[GSoC Daily Log]: More Reading</title>
      <link>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/06/gsoc-daily-log-more-reading/</link>
      <description>&lt;div dir=&quot;ltr&quot; style=&quot;text-align: left;&quot; trbidi=&quot;on&quot;&gt;&lt;div dir=&quot;ltr&quot; id=&quot;docs-internal-guid-4adff4a2-10bc-1a0d-a6f2-6e9b84bc8708&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;Sunday, 6th July 2014:&lt;/span&gt;&lt;/div&gt;&lt;div dir=&quot;ltr&quot; id=&quot;docs-internal-guid-4adff4a2-10bc-1a0d-a6f2-6e9b84bc8708&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;br /&gt;&lt;/div&gt;&lt;ul style=&quot;margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;li dir=&quot;ltr&quot; style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; list-style-type: disc; text-decoration: none; vertical-align: baseline;&quot;&gt;&lt;div dir=&quot;ltr&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;Read various documents on synchronization and metastability. Best one found was this http://webee.technion.ac.il/~ran/papers/Metastability and Synchronizers.posted.pdf&lt;/span&gt;&lt;/div&gt;&lt;/li&gt;&lt;li dir=&quot;ltr&quot; style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; list-style-type: disc; text-decoration: none; vertical-align: baseline;&quot;&gt;&lt;div dir=&quot;ltr&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;Read all the appnotes provided by mentor. Most of them use LVDS and use the IDELAY to phase shift the incoming data, then pass through a oversampler and finally Data Recovery Unit (DRU). This cannot be used in our case because we are using Single-Ended signals. Also there are 30-bits of signals in total. But nevertheless, got some interesting ideas on how to proceed further. &lt;/span&gt;&lt;/div&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://dreamsxtrinsic.blogspot.com/&quot;&gt;Dreams eXtrinsic&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Sun, 06 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/06/gsoc-daily-log-more-reading/</guid>
      <dc:date>2014-07-06T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>[GSoC Snippet] 05/07/2014</title>
      <link>http://planet.timvideos.us/gsoc-2014/2014/07/05/gsoc-snippet-05-07-2014/</link>
      <description>&lt;b&gt;[code] &lt;/b&gt;added markdown generation of issues in Planet&lt;br /&gt;&lt;b&gt;[code] &lt;/b&gt;added first issues filter mockup (list all labels)&lt;br /&gt;&lt;b&gt;[code]&lt;/b&gt; added issue assignee information&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://pinoit.blogspot.com&quot;&gt;pino IT / ruby / developer&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Sat, 05 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014/2014/07/05/gsoc-snippet-05-07-2014/</guid>
      <dc:date>2014-07-05T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>[GSoC Daily Log]: Loads of issues</title>
      <link>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/05/gsoc-daily-log-loads-of-issues/</link>
      <description>&lt;div dir=&quot;ltr&quot; style=&quot;text-align: left;&quot; trbidi=&quot;on&quot;&gt;&lt;div dir=&quot;ltr&quot; id=&quot;docs-internal-guid-ea2c611e-093d-38bf-027c-46b38cc49dde&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;Saturday, 5th July 2014:&lt;/span&gt;&lt;/div&gt;&lt;div dir=&quot;ltr&quot; id=&quot;docs-internal-guid-ea2c611e-093d-38bf-027c-46b38cc49dde&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;br /&gt;&lt;/div&gt;&lt;ul style=&quot;margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;li dir=&quot;ltr&quot; style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; list-style-type: disc; text-decoration: none; vertical-align: baseline;&quot;&gt;&lt;div dir=&quot;ltr&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;Loads of issues today: While integrating the i2c-initialization hdl code into my vga capture test code, I experienced another problem. The i2c program in i2c-initialization hdl code when synthesized and implemented standalone is inferred as distributed RAM and is working perfectly. I have pushed the code here(&lt;/span&gt;&lt;a href=&quot;https://github.com/rohit91/HDMI_Test_v06/blob/master/hdl/i2c/i2c_top.vhd&quot; style=&quot;text-decoration: none;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: #1155cc; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: underline; vertical-align: baseline;&quot;&gt;https://github.com/rohit91/HDMI_Test_v06/blob/master/hdl/i2c/i2c_top.vhd&lt;/span&gt;&lt;/a&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;) But when I integrate the exact same code into my vga capture test code (modified one also pushed &lt;/span&gt;&lt;a href=&quot;https://github.com/rohit91/HDMI_Test_v06/blob/master/hdl/vtc_demo.vhd&quot; style=&quot;text-decoration: none;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: #1155cc; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: underline; vertical-align: baseline;&quot;&gt;here&lt;/span&gt;&lt;/a&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;, the i2c instance is at the bottom), then the program code which is constant is inferred as BRAM8 instead of distributed one in standalone testing, with the bitgen issuing warning “PhysDesignRules:2410 - This design is using one or more 9K Block RAMs (RAMB8BWER). &amp;nbsp;9K Block RAM initialization data, both user defined and default, may be incorrect and should not be used. &amp;nbsp;For more information, please reference Xilinx Answer Record 39999.” I looked up this issue here: &lt;/span&gt;&lt;a href=&quot;http://www.xilinx.com/support/answers/39999.html&quot; style=&quot;text-decoration: none;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: #1155cc; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: underline; vertical-align: baseline;&quot;&gt;http://www.xilinx.com/support/answers/39999.html&lt;/span&gt;&lt;/a&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt; Tried its fixes, but still it won’t work! :/ I guess I’ll have to either use BRAM generator or change the code slightly. Still one more issue at hand, which I had thought to be completely done (see prev. blog post)&lt;/span&gt;&lt;/div&gt;&lt;/li&gt;&lt;li dir=&quot;ltr&quot; style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; list-style-type: disc; text-decoration: none; vertical-align: baseline;&quot;&gt;&lt;div dir=&quot;ltr&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-top: 0pt;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;While browsing the HDMI2USB code which I had modified while integrating the vga capture code , I found that I had left the clock multiplexer for VGA pixel clock commented. Jahanzeb had added the VGA Pixel clock’s multiplexer named &amp;nbsp;BUFGMUX_VGATP. It is a BUFGMUX resource, for multiplexing clocks. And I had left this commented. &lt;/span&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: italic; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;That meant when during testing of integrated code, when I pressed the Atlys Right Button (selecting VGA source), the code would select all the signals (rgb, de, hsync, vsync, resx and resy) but the pixel clock would still be of Test Image! :-o &lt;/span&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;This was simple but horrible mistake. I quickly uncommented the code and started its synthesis and implementation, eager to test the result and hoping better results this time. But, there was another bummer for me. The adding another &lt;/span&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;&lt;span id=&quot;docs-internal-guid-ea2c611e-093f-58c9-25fb-8d4afb7e95ac&quot; style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;BUFGMUX&lt;/span&gt; resulted in code becoming completely unroutable! uhh! &lt;/span&gt;&lt;/div&gt;&lt;/li&gt;&lt;/ul&gt;&lt;div dir=&quot;ltr&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-left: 36pt; margin-top: 0pt;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;&lt;br class=&quot;kix-line-break&quot; /&gt;&lt;/span&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;This was the error given by map: &lt;/span&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;&lt;br class=&quot;kix-line-break&quot; /&gt;&lt;/span&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;“ERROR:Place:1320 - Unroutable Placement! A BUFGMUX cascade pair is not placed at a routable site. The driver BUFGMUX component img_sel_comp/BUFGMUX_VGATP&amp;gt; is placed at site &amp;lt;BUFGMUX_X2Y10&amp;gt;. The load BUFGMUX component &amp;lt;img_sel_comp/BUFGMUX_PCLK&amp;gt; is placed at site &amp;lt;BUFGMUX_X3Y13&amp;gt;. The driver BUFGMUX must be in TOP half of the chip to be able to route to the load BUFGMUX. This placement is UNROUTABLE in PAR and therefore, this error &amp;nbsp;condition should be fixed in your design. You may use the CLOCK_DEDICATED_ROUTE constraint in the .ucf file to demote this message to a WARNING in order to generate an NCD file. This NCD file can then be used in FPGA Editor to debug the problem. A list of all the COMP.PINS used in this clock placement rule is listed below. These examples can be used directly in the .ucf file to demote this ERROR to a WARNING. &amp;lt; PIN &quot;img_sel_comp/BUFGMUX_VGATP.O&quot; CLOCK_DEDICATED_ROUTE = FALSE; &amp;gt;”&lt;/span&gt;&lt;/div&gt;&lt;br /&gt;&lt;div dir=&quot;ltr&quot; style=&quot;line-height: 1.15; margin-bottom: 0pt; margin-left: 36pt; margin-top: 0pt;&quot;&gt;&lt;span style=&quot;background-color: transparent; color: black; font-family: Arial; font-size: 15px; font-style: normal; font-variant: normal; font-weight: normal; text-decoration: none; vertical-align: baseline;&quot;&gt;I tried all 16 possible BUFGMUX locations, one worked(BUFGMUX_X3Y8) but after adding the constraint “NET &quot;DATACK&quot; CLOCK_DEDICATED_ROUTE = FALSE;”. Lets see if this works good.&lt;/span&gt;&lt;/div&gt;&lt;/div&gt;&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://dreamsxtrinsic.blogspot.com/&quot;&gt;Dreams eXtrinsic&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Sat, 05 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/05/gsoc-daily-log-loads-of-issues/</guid>
      <dc:date>2014-07-05T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>Daily snippet</title>
      <link>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/05/daily-snippet/</link>
      <description>&lt;ul type=&quot;disc&quot;&gt;&lt;li&gt;Created footprints, completed footprint associations and started a PCB with components laid out for RS232C, RS422, DMX512, GPIO8, IR and MIDI daughterboards.&lt;/li&gt;&lt;li&gt;Rough estimate of maximum daughterboard PCB length:&lt;/li&gt;&lt;/ul&gt;&lt;div class=&quot;MsoNormal&quot; style=&quot;margin: 0in 0in 0.0001pt 0.75in;&quot;&gt;&lt;span style=&quot;font-family: 'Times New Roman', serif; font-size: 13.5pt;&quot;&gt;IR daughterboard: 70 mm&lt;br /&gt;DMX512&amp;nbsp;daughterboard: 75 mm&lt;br /&gt;RS422&amp;nbsp;daughterboard: 90 mm&lt;br /&gt;GPIO8&amp;nbsp;daughterboard: 65 mm&lt;br /&gt;RS232&amp;nbsp;daughterboard: 60 mm&lt;br /&gt;MIDI&amp;nbsp;daughterboard: 70 mm&lt;o:p&gt;&lt;/o:p&gt;&lt;/span&gt;&lt;/div&gt;&lt;div class=&quot;MsoListParagraph&quot; style=&quot;margin-bottom: 0.0001pt; text-indent: -0.25in;&quot;&gt;&lt;/div&gt;&lt;ul&gt;&lt;li&gt;90 mm seems minimum daughterboard length to have.&lt;/li&gt;&lt;li&gt;Will start arranging components on motherboard PCB, with minimum keepout length of 90 mm for daughterboard slots and will see if there is space for setting daughterboard length greater than 90 mm.&lt;/li&gt;&lt;/ul&gt;&lt;!--[if !supportLists]--&gt;&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://ptzfortimvideos-gsoc14.blogspot.com/&quot;&gt;Serial port expansion for HDMI2USB with PTZ camera control example&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Sat, 05 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/05/daily-snippet/</guid>
      <dc:date>2014-07-05T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>Week 7 Progress</title>
      <link>http://planet.timvideos.us/gsoc-2014/2014/07/04/week-7-progress/</link>
      <description>&lt;p&gt;I’ve been traveling for past 3 days for some university related work. But, I have been working on my project as well. I somehow got an internet connection for posting this update.&lt;/p&gt;

</description>
      <pubDate>Fri, 04 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014/2014/07/04/week-7-progress/</guid>
      <dc:date>2014-07-04T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>UDP  working on Atlys</title>
      <link>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/04/udp-working-on-atlys/</link>
      <description>Today was working on hardware (Atlys board) trying to get FPGA to send UDP packets to the PC.&lt;br /&gt;The first attempt failed as the PC didn't have the 1G Ethernet card. The 2nd attempt took a while as the cable drivers were not installed. Its a big pain to get drivers installed on linux (Ubuntu 13.04 in particular). Finally i got that done and now UDP packets are being captured by Wireshark on the PC. Here is the snapshot.&lt;br /&gt;&lt;br /&gt;FPGA IP address = 192.168.1.2 (It is acting as source of UDP)&lt;br /&gt;PC IP address &amp;nbsp; &amp;nbsp; &amp;nbsp;= 192.168.1.1 (It is acting as destination of UDP)&lt;br /&gt;&lt;br /&gt;&lt;br /&gt;&lt;div class=&quot;separator&quot; style=&quot;clear: both; text-align: center;&quot;&gt;&lt;a href=&quot;http://4.bp.blogspot.com/-C23R4JSa0o0/U7ZRi-8gJVI/AAAAAAAAAJk/nB6G6yf-37k/s1600/wireshark_capture_udp.jpg&quot; imageanchor=&quot;1&quot; style=&quot;margin-left: 1em; margin-right: 1em;&quot;&gt;&lt;img border=&quot;0&quot; src=&quot;http://4.bp.blogspot.com/-C23R4JSa0o0/U7ZRi-8gJVI/AAAAAAAAAJk/nB6G6yf-37k/s1600/wireshark_capture_udp.jpg&quot; height=&quot;271&quot; width=&quot;400&quot; /&gt;&lt;/a&gt;&lt;/div&gt;&lt;br /&gt;&lt;br /&gt;Time to send RTP packets piggybacked on UDP!!&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://hdmi2ethernet.blogspot.com/&quot;&gt;GSOC 2014&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Fri, 04 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/04/udp-working-on-atlys/</guid>
      <dc:date>2014-07-04T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>RTP Integration</title>
      <link>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/04/rtp-integration/</link>
      <description>Now that UDP is working on Atlys FGPA and i can send UDP packets from Atlys FGPA to PC, i am working on adding RTP on top of UDP. Since i already have the RTP packetizer that interfaces with MAC, the only thing that is left is replacing the input &lt;b&gt;simulation&lt;/b&gt; model to RTP packetizer (that provides it with pixels) with actual &lt;b&gt;synthesizable&lt;/b&gt; model. I have HDMI pixel data dumped in a file, which is being read by RTP packetizer to create RTP packets. But now, i need something like DDR2 or RAM that holds this data. This stackoverflow &lt;a href=&quot;http://stackoverflow.com/questions/4321067/is-readmem-synthesizable-in-verilog&quot;&gt;post&lt;/a&gt;&amp;nbsp;may be good enough as well. Let me try that and update the blog.&lt;br /&gt;&lt;br /&gt;Its 4th of July holiday in US. Time to take a break as my family is coming to visit me for the day. I will keep it going on the weekend.&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://hdmi2ethernet.blogspot.com/&quot;&gt;GSOC 2014&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Fri, 04 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014-hdmi2usb/2014/07/04/rtp-integration/</guid>
      <dc:date>2014-07-04T00:00:00+00:00</dc:date>
    </item>
    <item>
      <title>[GSoC Snippet] 04/07/2014</title>
      <link>http://planet.timvideos.us/gsoc-2014/2014/07/04/gsoc-snippet-04-07-2014/</link>
      <description>Today I talked with Tim about deployment of getting-started page, we've created document with steps of deployment and we will continue tomorrow.&lt;br /&gt;&lt;br /&gt;I also found some great posts about organizing work with GitHub Issues:&amp;nbsp;&lt;a href=&quot;http://www.ianbicking.org/blog/2014/03/use-github-issues-to-organize-a-project.html&quot;&gt;http://www.ianbicking.org/blog/2014/03/use-github-issues-to-organize-a-project.html&lt;/a&gt;&amp;nbsp;and&amp;nbsp;&lt;a href=&quot;http://wiredcraft.com/posts/2014/01/08/how-we-write-our-github-issues.html&quot;&gt;http://wiredcraft.com/posts/2014/01/08/how-we-write-our-github-issues.html&lt;/a&gt;. Great post how to keep well organization of projects and issues and make sure that every feature is created incremental.&lt;br /&gt;&lt;br /&gt;I also found great application to manage Issues and assignment and status (to make Issues more like Trello or Kanban table):&amp;nbsp;&lt;a href=&quot;https://waffle.io/&quot;&gt;https://waffle.io/&lt;/a&gt;&amp;nbsp;and &lt;a href=&quot;http://octokan.com/&quot;&gt;http://octokan.com&lt;/a&gt;, I've tested them, and I very like waffle.io, because of nice and easy interface, it can be used by everyone in organization to track progress of projects and it is free of charge!&lt;br /&gt;&lt;br /&gt;&lt;b&gt;[code] &lt;/b&gt;added labels to issues website on Planet&lt;br /&gt;&lt;b&gt;[code]&lt;/b&gt; added issue content to issues website on Planet (currently they are not generated from markdown, I will fix it tomorrow)&lt;div class=&quot;author&quot;&gt;
  &lt;span&gt;
    &lt;i&gt;Originally posted on &lt;a href=&quot;http://pinoit.blogspot.com&quot;&gt;pino IT / ruby / developer&lt;/a&gt;&lt;/i&gt;
  &lt;/span&gt;
&lt;/div&gt;


</description>
      <pubDate>Fri, 04 Jul 2014 00:00:00 +0000</pubDate>
      <guid>http://planet.timvideos.us/gsoc-2014/2014/07/04/gsoc-snippet-04-07-2014/</guid>
      <dc:date>2014-07-04T00:00:00+00:00</dc:date>
    </item>
    <dc:date>2014-07-08T00:00:00+00:00</dc:date>
  </channel>
</rss>