===== 506 SMP Simulator Configuration =====
L1_SIZE:		1048576
L1_ASSOC:        16
L1_BLOCKSIZE:    64
NUMBER OF PROCESSORS:16
COHERENCE PROTOCOL:  MSI
TRACE FILE:          CGad
===== Simulation results (Cache_0)	=====
01. number of reads:                             631024
02. number of read misses:                       2358
03. number of writes:                            346576
04. number of write misses:                      10911
05. number of write backs:                       10
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      2358
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     2285
11. number of invalid to modified (INV->MOD):    10911
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_1)	=====
01. number of reads:                             1584
02. number of read misses:                       144
03. number of writes:                            649
04. number of write misses:                      13
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      144
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     21
11. number of invalid to modified (INV->MOD):    13
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          7
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_2)	=====
01. number of reads:                             1579
02. number of read misses:                       144
03. number of writes:                            649
04. number of write misses:                      11
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      144
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     23
11. number of invalid to modified (INV->MOD):    11
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      6
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     6
19. number of flushes:                           7
===== Simulation results (Cache_3)	=====
01. number of reads:                             1588
02. number of read misses:                       143
03. number of writes:                            649
04. number of write misses:                      13
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      143
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     22
11. number of invalid to modified (INV->MOD):    13
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      11
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     11
19. number of flushes:                           7
===== Simulation results (Cache_4)	=====
01. number of reads:                             1589
02. number of read misses:                       146
03. number of writes:                            649
04. number of write misses:                      12
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      146
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     22
11. number of invalid to modified (INV->MOD):    12
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      16
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     16
19. number of flushes:                           7
===== Simulation results (Cache_5)	=====
01. number of reads:                             1596
02. number of read misses:                       148
03. number of writes:                            649
04. number of write misses:                      12
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      148
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     22
11. number of invalid to modified (INV->MOD):    12
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      21
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     21
19. number of flushes:                           7
===== Simulation results (Cache_6)	=====
01. number of reads:                             1595
02. number of read misses:                       143
03. number of writes:                            649
04. number of write misses:                      12
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      143
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     22
11. number of invalid to modified (INV->MOD):    12
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      26
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     26
19. number of flushes:                           7
===== Simulation results (Cache_7)	=====
01. number of reads:                             1583
02. number of read misses:                       140
03. number of writes:                            649
04. number of write misses:                      14
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      140
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     20
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      31
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     31
19. number of flushes:                           7
===== Simulation results (Cache_8)	=====
01. number of reads:                             1596
02. number of read misses:                       146
03. number of writes:                            649
04. number of write misses:                      12
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      146
08. number of modified to shared (MOD->SHD):     6
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     23
11. number of invalid to modified (INV->MOD):    12
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      35
16. number of cache to cache transfers:          7
17. number of interventions:                     6
18. number of invalidations:                     36
19. number of flushes:                           7
===== Simulation results (Cache_9)	=====
01. number of reads:                             1593
02. number of read misses:                       143
03. number of writes:                            649
04. number of write misses:                      14
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      143
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     20
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      41
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     41
19. number of flushes:                           7
===== Simulation results (Cache_10)	=====
01. number of reads:                             1607
02. number of read misses:                       146
03. number of writes:                            649
04. number of write misses:                      13
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      146
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     21
11. number of invalid to modified (INV->MOD):    13
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      46
16. number of cache to cache transfers:          0
17. number of interventions:                     7
18. number of invalidations:                     46
19. number of flushes:                           7
===== Simulation results (Cache_11)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_12)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_13)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_14)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_15)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
