<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Hardware Acceleration for AI: The Complete Landscape — Darrell S. Best Jr.</title>
  
  <!-- Favicon from online service -->
  <link rel="icon" href="https://img.icons8.com/color/48/000000/artificial-intelligence.png" type="image/png">
  <link rel="shortcut icon" href="https://img.icons8.com/color/48/000000/artificial-intelligence.png" type="image/png">
  <meta name="theme-color" content="#4ECCA3">
  
  <link rel="stylesheet" href="../css/main.css" />
  <!-- Load Feather Icons from unpkg -->
  <script src="https://unpkg.com/feather-icons"></script>
</head>
<body>
  <!-- Mobile Header (Visible on Mobile Only) -->
  <header class="mobile-header">
    <div class="container">
      <h1 class="logo">Darrell S. Best Jr.</h1>
      <button id="mobile-nav-toggle" aria-label="Toggle Navigation">
        <span class="hamburger">
          <span class="hamburger-box">
            <span class="hamburger-inner"></span>
          </span>
        </span>
      </button>
    </div>
  </header>

  <!-- Mobile menu overlay -->
  <div id="sidebar-overlay"></div>
  
  <!-- Sidebar Navigation -->
  <nav id="sidebar">
    <!-- Profile Picture Slot -->
    <div class="profile-pic">
      <img src="../me.png" alt="Darrell S. Best Jr." />
    </div>
    <div class="nav-header">
      <h2>Darrell S. Best Jr.</h2>
    </div>
    <ul>
      <li>
        <a href="../index.html#hero" class="nav-item">
          <i data-feather="home"></i>  Home
        </a>
      </li>
      <li>
        <a href="../index.html#about" class="nav-item">
          <i data-feather="user"></i>  About
        </a>
      </li>
      <li>
        <a href="../index.html#experience" class="nav-item">
          <i data-feather="briefcase"></i>  Experience
        </a>
      </li>
      <li>
        <a href="../index.html#projects" class="nav-item">
          <i data-feather="file-text"></i>  Articles
        </a>
      </li>
      <li>
        <a href="../blog.html" class="nav-item active">
          <i data-feather="book-open"></i>  Blog
        </a>
      </li>
      <li>
        <a href="../index.html#education" class="nav-item">
          <i data-feather="book"></i>  Education
        </a>
      </li>
      <li>
        <a href="../index.html#publications" class="nav-item">
          <i data-feather="file-text"></i>  Publications
        </a>
      </li>
      <li>
        <a href="../index.html#skills" class="nav-item">
          <i data-feather="code"></i>  Skills
        </a>
      </li>
      <li>
        <a href="../index.html#contact" class="nav-item">
          <i data-feather="mail"></i>  Contact
        </a>
      </li>
    </ul>
  </nav>

  <!-- Main Content Area -->
  <div id="maincontent">
    <!-- Blog Post Header -->
    <section id="blog-post-header" class="section">
      <div class="container">
        <div class="blog-post-meta">
          <span class="blog-post-date">February 18, 2025</span>
          <span class="blog-post-category">Hardware</span>
          <span class="blog-post-updated">Updated: May 28, 2025</span>
        </div>
        <h1>Hardware Acceleration for AI: The Complete Landscape</h1>
        <div class="blog-post-tags">
          <span class="tag">Hardware</span>
          <span class="tag">FPGA</span>
          <span class="tag">GPU</span>
          <span class="tag">Performance</span>
          <span class="tag">ASIC</span>
          <span class="tag">TPU</span>
          <span class="tag">Blackwell</span>
        </div>
        <div class="blog-post-image-full">
          <img src="https://images.unsplash.com/photo-1591405351990-4726e331f141?ixlib=rb-4.0.3&ixid=M3wxMjA3fDB8MHxwaG90by1wYWdlfHx8fGVufDB8fHx8fA%3D%3D&auto=format&fit=crop&w=2070&q=80" alt="AI Hardware Article">
        </div>
      </div>
    </section>

    <!-- Blog Post Content -->
    <section id="blog-post-content" class="section">
      <div class="container">
        <article class="blog-post-full">
          <h2>The Hardware Arms Race in AI</h2>
          <p>
            The explosive growth of large language models and generative AI in 2024-2025 has intensified the hardware arms race to unprecedented levels. With models like GPT-4 requiring over 25,000 NVIDIA A100 GPUs for training and inference costs reaching millions of dollars monthly, the choice of hardware accelerator has become a strategic decision affecting both capability and economics. The landscape now extends far beyond the traditional GPU vs. FPGA debate to include purpose-built ASICs, revolutionary architectures, and emerging paradigms that promise to reshape AI computing.
          </p>
          
          <p>
            Having worked extensively with both technologies in my career, particularly during my work on the Sonic Screwdriver FPGA bitstream error correction project, I've gained firsthand experience with the strengths, limitations, and optimal use cases for each. This article provides a comparative analysis of GPUs and FPGAs for AI acceleration, examining their architectures, performance characteristics, energy efficiency, and suitability for different AI workloads.
          </p>

          <h2>Understanding the Architectures</h2>
          <p>
            Before diving into comparisons, it's important to understand the fundamental architectural differences between GPUs and FPGAs:
          </p>
          
          <h3>GPU Architecture</h3>
          <p>
            Graphics Processing Units were originally designed for rendering graphics but have evolved into powerful general-purpose parallel processors. Key architectural features include:
          </p>
          <ul>
            <li><strong>Massive Parallelism:</strong> Modern GPUs contain thousands of small, efficient cores designed to perform the same operation on multiple data points simultaneously (SIMD architecture)</li>
            <li><strong>Memory Hierarchy:</strong> High-bandwidth memory subsystems optimized for streaming large amounts of data</li>
            <li><strong>Fixed Function Units:</strong> Specialized hardware blocks for common operations like tensor multiplication</li>
            <li><strong>Programming Model:</strong> Relatively straightforward programming using frameworks like CUDA or OpenCL</li>
          </ul>
          
          <h3>FPGA Architecture</h3>
          <p>
            Field-Programmable Gate Arrays are reconfigurable integrated circuits that can be programmed to implement custom digital circuits. Their architecture includes:
          </p>
          <ul>
            <li><strong>Configurable Logic Blocks (CLBs):</strong> Basic building blocks that can be configured to implement various logical functions</li>
            <li><strong>Programmable Interconnects:</strong> Flexible routing resources that connect CLBs in customizable patterns</li>
            <li><strong>Specialized Blocks:</strong> Modern FPGAs include hardened DSP blocks, memory blocks, and sometimes even CPU cores</li>
            <li><strong>Programming Model:</strong> Traditionally programmed using Hardware Description Languages (HDLs) like VHDL or Verilog, though high-level synthesis tools are increasingly available</li>
          </ul>
          
          <h3>Enter the ASICs: Purpose-Built AI Silicon</h3>
          <p>
            Application-Specific Integrated Circuits (ASICs) represent the extreme end of specialization:
          </p>
          <ul>
            <li><strong>Google TPUs:</strong> Tensor Processing Units optimized for matrix multiplication, powering everything from Search to Bard</li>
            <li><strong>Tesla Dojo:</strong> Custom chip for autonomous driving with 362 TFLOPS per node</li>
            <li><strong>Cerebras WSE-3:</strong> Largest chip ever built with 4 trillion transistors, 900,000 AI cores on a single wafer</li>
            <li><strong>Groq LPU:</strong> Language Processing Unit achieving 500 tokens/second for LLM inference</li>
            <li><strong>Amazon Trainium/Inferentia:</strong> AWS custom chips offering 50% cost reduction over GPUs</li>
          </ul>
          
          <h3>Fundamental Architecture Comparison</h3>
          <p>
            The hardware landscape now spans a spectrum of flexibility vs. efficiency:
          </p>
          <ul>
            <li><strong>CPUs:</strong> Maximum flexibility, lowest efficiency for AI workloads</li>
            <li><strong>GPUs:</strong> Good balance of flexibility and performance, industry standard</li>
            <li><strong>FPGAs:</strong> Reconfigurable hardware, moderate efficiency, longer development</li>
            <li><strong>ASICs:</strong> Fixed function, maximum efficiency, highest development cost</li>
          </ul>

          <h2>Performance Comparison</h2>
          <p>
            When comparing performance between GPUs and FPGAs for AI workloads, several factors come into play:
          </p>
          
          <h3>The Performance Revolution of 2024-2025</h3>
          <p>
            The hardware landscape has been transformed by breakthrough announcements:
          </p>
          <ul>
            <li><strong>NVIDIA Blackwell B200:</strong> 20 PFLOPS of FP4 compute, 2.5x performance of H100 with 192GB HBM3e memory at 8TB/s bandwidth</li>
            <li><strong>NVIDIA H200:</strong> 141GB HBM3e memory, 4.8TB/s bandwidth, 1.9x LLM performance over H100</li>
            <li><strong>AMD MI300X:</strong> 192GB HBM3 memory, 5.3TB/s bandwidth, challenging NVIDIA's dominance</li>
            <li><strong>Intel Gaudi 3:</strong> 1.84 PFLOPS BF16, designed specifically for LLM training and inference</li>
            <li><strong>Google TPU v5p:</strong> 459 TFLOPS per chip, pods scaling to 8,960 chips with 3D torus topology</li>
          </ul>
          
          <h3>Latency</h3>
          <p>
            FPGAs often have an edge when it comes to latency:
          </p>
          <ul>
            <li>The ability to create dedicated data paths and pipeline structures can minimize processing delays</li>
            <li>GPUs typically operate in batch mode, which can introduce latency for individual inferences</li>
            <li>For real-time applications with strict latency requirements, FPGAs may be preferable</li>
          </ul>
          
          <h3>Throughput</h3>
          <p>
            For high-throughput applications, the comparison is more nuanced:
          </p>
          <ul>
            <li>GPUs excel at processing large batches of data in parallel, making them ideal for training and high-throughput inference</li>
            <li>FPGAs can achieve impressive throughput for specific algorithms through custom dataflow architectures</li>
            <li>The optimal choice depends on the specific workload characteristics and batch size</li>
          </ul>
          
          <h3>Precision Flexibility</h3>
          <p>
            Both platforms offer various precision options, but with different trade-offs:
          </p>
          <ul>
            <li>Modern GPUs support FP32, FP16, INT8, and increasingly specialized formats like NVIDIA's TF32</li>
            <li>FPGAs allow for completely custom data types and bit widths, potentially enabling more efficient computation for algorithms that don't require standard precisions</li>
          </ul>

          <h2>Energy Efficiency</h2>
          <p>
            As AI deployments scale, energy efficiency has become increasingly important:
          </p>
          
          <h3>Performance per Watt</h3>
          <p>
            FPGAs often have an advantage in performance per watt:
          </p>
          <ul>
            <li>Custom circuits can be optimized to eliminate unnecessary operations and minimize data movement</li>
            <li>GPUs, while becoming more efficient with each generation, still consume significant power due to their general-purpose nature</li>
            <li>For edge deployments or data centers with power constraints, FPGAs may offer better efficiency</li>
          </ul>
          
          <h3>Dynamic Power Management</h3>
          <p>
            Both platforms offer power management capabilities:
          </p>
          <ul>
            <li>GPUs can dynamically adjust clock speeds and power states based on workload</li>
            <li>FPGAs can be partially reconfigured or clock-gated to reduce power consumption when certain functions aren't needed</li>
          </ul>
          
          <h3>Real-World Performance and Cost Analysis (2025)</h3>
          <p>
            Current market dynamics and performance metrics:
          </p>
          <ul>
            <li><strong>Training Costs:</strong> GPT-4 training estimated at $100M+, driving demand for more efficient hardware</li>
            <li><strong>Inference Economics:</strong> ChatGPT inference costs ~$0.36 per 1000 queries on A100s vs $0.12 on specialized chips</li>
            <li><strong>Performance/Watt:</strong> Groq LPU: 0.5W per token, H100: 2W per token, Cerebras: 0.3W per token</li>
            <li><strong>Availability Crisis:</strong> H100 GPUs backordered 52+ weeks, driving adoption of alternatives</li>
            <li><strong>Price Points:</strong> H100: $40,000+, MI300X: $15,000-20,000, Gaudi 3: $10,000-15,000</li>
          </ul>

          <h2>Development Ecosystem and Accessibility</h2>
          <p>
            The maturity and accessibility of the development ecosystem significantly impact the practical utility of these accelerators:
          </p>
          
          <h3>GPU Ecosystem</h3>
          <p>
            GPUs benefit from a mature, comprehensive ecosystem:
          </p>
          <ul>
            <li><strong>Software Frameworks:</strong> Deep integration with popular AI frameworks like TensorFlow, PyTorch, and ONNX</li>
            <li><strong>Development Tools:</strong> Robust profiling, debugging, and optimization tools</li>
            <li><strong>Community Support:</strong> Large community of developers and extensive documentation</li>
            <li><strong>Pre-optimized Libraries:</strong> Comprehensive libraries of optimized primitives (cuDNN, cuBLAS, etc.)</li>
          </ul>
          
          <h3>FPGA Ecosystem</h3>
          <p>
            The FPGA ecosystem for AI has been evolving rapidly but still faces challenges:
          </p>
          <ul>
            <li><strong>High-Level Synthesis:</strong> Tools like Intel's OpenVINO and Xilinx's Vitis AI are making FPGAs more accessible to software developers</li>
            <li><strong>Framework Integration:</strong> Improving but still less seamless than GPU integration</li>
            <li><strong>Development Complexity:</strong> Typically requires specialized hardware expertise for optimal results</li>
            <li><strong>Design Cycle:</strong> Longer development and iteration cycles compared to GPU programming</li>
          </ul>
          
          <h3>Skill Requirements</h3>
          <p>
            The skill sets required for effective development differ significantly:
          </p>
          <ul>
            <li>GPU development leverages familiar software programming paradigms, making it accessible to most software engineers with some parallel programming knowledge</li>
            <li>FPGA development traditionally requires hardware design skills, though this is changing with newer high-level tools</li>
            <li>The learning curve for FPGA-based AI acceleration remains steeper than for GPUs</li>
          </ul>

          <h2>Use Case Analysis</h2>
          <p>
            Based on my experience and industry observations, here's how these accelerators align with different AI use cases:
          </p>
          
          <h3>Hardware Selection for Modern AI Workloads</h3>
          <p>
            <strong>Foundation Model Training (1B+ parameters):</strong>
          </p>
          <ul>
            <li><strong>Best:</strong> NVIDIA H100/H200 clusters with NVLink and InfiniBand</li>
            <li><strong>Alternative:</strong> Google TPU v5p pods for cost efficiency at scale</li>
            <li><strong>Emerging:</strong> Cerebras CS-3 for 10x faster training on specific architectures</li>
          </ul>
          
          <p>
            <strong>LLM Inference at Scale:</strong>
          </p>
          <ul>
            <li><strong>Lowest Latency:</strong> Groq LPU - 500 tokens/sec, 10x faster than GPUs</li>
            <li><strong>Best Cost/Performance:</strong> AMD MI300X with 192GB memory for large models</li>
            <li><strong>Cloud Native:</strong> AWS Inferentia2 or Google TPU v5e for managed deployments</li>
          </ul>
          
          <p>
            <strong>Edge AI Deployment:</strong>
          </p>
          <ul>
            <li><strong>Mobile/IoT:</strong> Qualcomm Cloud AI 100, NVIDIA Jetson Orin</li>
            <li><strong>Industrial:</strong> Intel/Altera Arria 10 FPGAs with AI acceleration</li>
            <li><strong>Automotive:</strong> Tesla FSD chip, Mobileye EyeQ</li>
          </ul>
          
          <h3>Performance Benchmarks (May 2025)</h3>
          <p>
            Real-world performance on common AI tasks:
          </p>
          <ul>
            <li><strong>Llama 3 70B Inference:</strong><br>
              - Groq LPU: 500 tokens/sec<br>
              - H100 SXM: 150 tokens/sec<br>
              - MI300X: 140 tokens/sec<br>
              - A100: 50 tokens/sec</li>
            <li><strong>Stable Diffusion XL:</strong><br>
              - H100: 95 images/sec<br>
              - 4090 Consumer: 8.5 images/sec<br>
              - MI300X: 82 images/sec<br>
              - Apple M3 Max: 3.2 images/sec</li>
            <li><strong>BERT-Large Training:</strong><br>
              - DGX H100: 12 min/epoch<br>
              - TPU v5p pod: 10 min/epoch<br>
              -8x A100: 31 min/epoch<br>
              - Cerebras CS-3: 8 min/epoch</li>
          </ul>
          
          <h3>Hybrid Approaches</h3>
          <p>
            Increasingly, organizations are adopting hybrid approaches:
          </p>
          <ul>
            <li>Training models on GPUs, then deploying optimized versions on FPGAs</li>
            <li>Using GPUs for general AI workloads and FPGAs for specialized functions</li>
            <li>Developing systems that can dynamically select the appropriate accelerator based on workload characteristics</li>
          </ul>

          <h2>Case Study: FPGA Bitstream Error Correction</h2>
          <p>
            In my work on the Sonic Screwdriver project, we faced the challenge of developing an AI system to detect and correct errors in FPGA bitstreams—a task with both unique computational requirements and strict performance constraints.
          </p>
          
          <h3>Initial Approach with GPUs</h3>
          <p>
            We initially prototyped the system using GPUs:
          </p>
          <ul>
            <li>Development was rapid, allowing us to experiment with different model architectures</li>
            <li>Training performance was excellent, enabling us to iterate quickly</li>
            <li>However, inference latency was higher than our requirements allowed</li>
            <li>Power consumption was also a concern for the target deployment environment</li>
          </ul>
          
          <h3>Migration to FPGAs</h3>
          <p>
            We ultimately migrated the inference pipeline to FPGAs:
          </p>
          <ul>
            <li>Custom tokenization logic was implemented directly in hardware, eliminating preprocessing overhead</li>
            <li>The transformer model was optimized with custom data paths for our specific architecture</li>
            <li>Latency was reduced by 78% compared to the GPU implementation</li>
            <li>Power consumption decreased by approximately 65%</li>
          </ul>
          
          <h3>Lessons Learned</h3>
          <p>
            This project highlighted several key insights:
          </p>
          <ul>
            <li>The ideal development workflow combined GPU-based training and experimentation with FPGA-based deployment</li>
            <li>Quantization-aware training was essential for maintaining accuracy when implementing the model on FPGAs</li>
            <li>The development timeline was longer than a GPU-only approach but justified by the performance improvements</li>
            <li>Domain-specific knowledge of both AI and hardware design was crucial for success</li>
          </ul>

          <h2>Future Trends</h2>
          <p>
            Looking ahead, several trends are shaping the landscape of AI acceleration hardware:
          </p>
          
          <h3>The NVIDIA Blackwell Revolution</h3>
          <p>
            NVIDIA's Blackwell architecture represents a generational leap:
          </p>
          <ul>
            <li><strong>B200 GPU:</strong> 208B transistors, 20 PFLOPS FP4, 2.5x performance per watt vs H100</li>
            <li><strong>GB200 NVL72:</strong> 72 Blackwell GPUs + 36 Grace CPUs in single rack, 130TB/s bandwidth</li>
            <li><strong>1.4 Exaflops:</strong> Single rack performance for training, 30x inference improvement</li>
            <li><strong>RAS Engine:</strong> AI-powered reliability system predicting failures before they occur</li>
            <li><strong>$2M+ per system:</strong> But 25x better TCO for LLM inference vs H100</li>
          </ul>
          
          <h3>Emerging Paradigms</h3>
          <p>
            Next-generation approaches gaining traction:
          </p>
          <ul>
            <li><strong>Optical Computing:</strong> Lightmatter's Passage achieving 100x efficiency for matrix operations</li>
            <li><strong>Analog AI:</strong> Mythic's analog processors for ultra-low power edge inference</li>
            <li><strong>Neuromorphic:</strong> Intel Loihi 2 and IBM TrueNorth mimicking brain architecture</li>
            <li><strong>Quantum-Classical Hybrid:</strong> IonQ and Rigetti exploring quantum advantage for specific AI tasks</li>
            <li><strong>In-Memory Computing:</strong> Samsung's HBM-PIM integrating compute into memory chips</li>
          </ul>
          
          <h3>Revolutionary AI Systems and Platforms</h3>
          <p>
            2024-2025 has seen the emergence of complete AI computing systems:
          </p>
          <ul>
            <li><strong>NVIDIA DGX GH200:</strong> 256 Grace Hopper Superchips, 144TB combined memory, 1 Exaflop of FP8 performance</li>
            <li><strong>NVIDIA DGX Cloud:</strong> AI supercomputing as a service, starting at $37,000/month per instance</li>
            <li><strong>Cerebras CS-3:</strong> Cluster of WSE-3 chips delivering 2 Exaflops, training GPT-3 sized models in days not months</li>
            <li><strong>Intel Gaudi 3 Systems:</strong> 8-chip systems with 10 PB/s chip-to-chip bandwidth</li>
            <li><strong>AMD Instinct Platform:</strong> MI300A combining CPU and GPU on single chip for unified memory access</li>
          </ul>
          
          <h3>Software Ecosystem Evolution</h3>
          <p>
            Hardware diversity is driving software innovation:
          </p>
          <ul>
            <li><strong>PyTorch 2.0:</strong> torch.compile() enabling 2x speedups across hardware</li>
            <li><strong>JAX:</strong> Google's framework optimizing for TPUs and GPUs seamlessly</li>
            <li><strong>Triton:</strong> OpenAI's language for writing GPU kernels in Python</li>
            <li><strong>Apache TVM:</strong> Unified compilation for any hardware backend</li>
            <li><strong>MLIR:</strong> Multi-level IR enabling better hardware optimization</li>
          </ul>
          
          <h3>Key Trends Shaping 2025-2026</h3>
          <p>
            The immediate future of AI hardware:
          </p>
          <ul>
            <li><strong>3nm at Scale:</strong> Apple M4, NVIDIA Blackwell Ultra on TSMC 3nm</li>
            <li><strong>Chiplet Revolution:</strong> AMD's success driving modular designs industry-wide</li>
            <li><strong>CXL Adoption:</strong> Compute Express Link enabling memory pooling across devices</li>
            <li><strong>Liquid Cooling Standard:</strong> Required for 1000W+ AI chips</li>
            <li><strong>Edge AI Explosion:</strong> $50B market for sub-10W AI accelerators</li>
          </ul>

          <h2>The Economics of AI Computing (2025)</h2>
          <p>
            The AI hardware market has reached critical inflection points:
          </p>
          <ul>
            <li><strong>Market Size:</strong> $150B+ in 2025, growing 35% annually</li>
            <li><strong>Supply Constraints:</strong> TSMC's 3nm capacity booked through 2026</li>
            <li><strong>Power Crisis:</strong> AI datacenters consuming 1-2% of global electricity</li>
            <li><strong>Sovereign AI:</strong> 25+ countries building national AI compute infrastructure</li>
            <li><strong>Cloud Dominance:</strong> 70% of AI workloads now on AWS, Azure, GCP</li>
          </ul>
          
          <h2>Conclusion: Navigating the AI Hardware Revolution</h2>
          <p>
            The AI hardware landscape of 2025 has evolved far beyond the simple GPU vs FPGA debate. With NVIDIA's Blackwell delivering 30x inference improvements, specialized ASICs like Groq achieving 10x latency reductions, and emerging technologies promising 100x efficiency gains, the choice of hardware has become both more complex and more critical.
          </p>
          
          <p>
            The explosion of generative AI has created unprecedented demand, with companies spending billions on compute infrastructure. Meta alone is deploying 600,000 H100 equivalents, while startups are finding creative solutions with alternative hardware to avoid the GPU shortage. The emergence of powerful alternatives from AMD, Intel, and custom silicon providers is finally breaking NVIDIA's near-monopoly, leading to more competitive pricing and innovation.
          </p>
          
          <p>
            For practitioners, the key is understanding that different workloads demand different solutions. Training large foundation models still requires the raw power of GPU clusters or TPU pods. Inference at scale benefits from specialized accelerators like Groq's LPU or AWS Inferentia. Edge deployments need efficient solutions like FPGAs or dedicated AI chips. The winners will be those who can navigate this complex landscape, balancing performance, cost, availability, and power efficiency.
          </p>
          
          <p>
            As we look toward the future, with optical computing, neuromorphic chips, and quantum-classical hybrids on the horizon, one thing is clear: the hardware foundation of AI is undergoing its most dramatic transformation yet. The choices made today in AI infrastructure will determine who can compete in the age of artificial general intelligence. The race is on, and hardware is the limiting factor.
          </p>
        </article>

        <div class="blog-post-navigation">
          <a href="../blog.html" class="btn btn-secondary">
            <i data-feather="arrow-left"></i> Back to Blog
          </a>
        </div>
      </div>
    </section>

    <footer>
      <div class="container">
        <p>&copy; 2025 Darrell S. Best Jr. All rights reserved.</p>
      </div>
    </footer>
  </div>

  <script src="../script.js"></script>
  <!-- Initialize Feather Icons -->
  <script>
    feather.replace();
  </script>
</body>
</html>