// Seed: 3588726816
module module_0 (
    input  supply0 id_0,
    output supply1 id_1,
    input  supply0 id_2,
    input  supply0 id_3
);
  assign id_1 = id_2;
  wire id_5;
  id_6();
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6
);
  assign id_0 = id_6;
  wire id_8;
  tri  id_9 = id_2 == 1;
  module_0(
      id_3, id_0, id_1, id_3
  );
  wire id_10 = id_3;
endmodule
