// Generated by CIRCT firtool-1.76.0
module instruction_fetch(	// src/main/scala/Frontend/instruction_fetch.scala:69:7
  input         clock,	// src/main/scala/Frontend/instruction_fetch.scala:69:7
                reset,	// src/main/scala/Frontend/instruction_fetch.scala:69:7
                io_flush,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_commit_valid,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [31:0] io_commit_bits_fetch_PC,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input         io_commit_bits_T_NT,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [5:0]  io_commit_bits_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [2:0]  io_commit_bits_br_type,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [1:0]  io_commit_bits_fetch_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input         io_commit_bits_is_misprediction,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [31:0] io_commit_bits_expected_PC,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [15:0] io_commit_bits_GHR,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [6:0]  io_commit_bits_TOS,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_commit_bits_NEXT,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [3:0]  io_commit_bits_RAT_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [7:0]  io_commit_bits_free_list_front_pointer,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [6:0]  io_commit_bits_RD_0,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_commit_bits_RD_1,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_commit_bits_RD_2,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_commit_bits_RD_3,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input         io_commit_bits_RD_valid_0,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_commit_bits_RD_valid_1,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_commit_bits_RD_valid_2,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_commit_bits_RD_valid_3,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output        io_memory_response_ready,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input         io_memory_response_valid,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [31:0] io_memory_response_bits_fetch_PC,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input         io_memory_response_bits_valid_bits_0,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_memory_response_bits_valid_bits_1,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_memory_response_bits_valid_bits_2,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_memory_response_bits_valid_bits_3,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [31:0] io_memory_response_bits_instructions_0_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [3:0]  io_memory_response_bits_instructions_0_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [5:0]  io_memory_response_bits_instructions_0_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [31:0] io_memory_response_bits_instructions_1_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [3:0]  io_memory_response_bits_instructions_1_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [5:0]  io_memory_response_bits_instructions_1_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [31:0] io_memory_response_bits_instructions_2_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [3:0]  io_memory_response_bits_instructions_2_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [5:0]  io_memory_response_bits_instructions_2_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [31:0] io_memory_response_bits_instructions_3_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [3:0]  io_memory_response_bits_instructions_3_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input  [5:0]  io_memory_response_bits_instructions_3_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input         io_memory_request_ready,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output        io_memory_request_valid,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [31:0] io_memory_request_bits_addr,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_memory_request_bits_wr_data,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output        io_memory_request_bits_wr_en,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input         io_fetch_packet_ready,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output        io_fetch_packet_valid,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [31:0] io_fetch_packet_bits_fetch_PC,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output        io_fetch_packet_bits_valid_bits_0,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_fetch_packet_bits_valid_bits_1,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_fetch_packet_bits_valid_bits_2,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_fetch_packet_bits_valid_bits_3,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [31:0] io_fetch_packet_bits_instructions_0_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [3:0]  io_fetch_packet_bits_instructions_0_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [31:0] io_fetch_packet_bits_instructions_1_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [3:0]  io_fetch_packet_bits_instructions_1_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [31:0] io_fetch_packet_bits_instructions_2_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [3:0]  io_fetch_packet_bits_instructions_2_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [31:0] io_fetch_packet_bits_instructions_3_instruction,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [3:0]  io_fetch_packet_bits_instructions_3_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  input         io_predictions_ready,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output        io_predictions_valid,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_predictions_bits_valid,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [31:0] io_predictions_bits_fetch_PC,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output        io_predictions_bits_is_misprediction,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [31:0] io_predictions_bits_predicted_PC,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output        io_predictions_bits_T_NT,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [2:0]  io_predictions_bits_br_type,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [15:0] io_predictions_bits_GHR,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [6:0]  io_predictions_bits_NEXT,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
                io_predictions_bits_TOS,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [1:0]  io_predictions_bits_dominant_index,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [31:0] io_predictions_bits_resolved_PC,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output        io_revert_valid,	// src/main/scala/Frontend/instruction_fetch.scala:74:16
  output [31:0] io_revert_bits_PC	// src/main/scala/Frontend/instruction_fetch.scala:74:16
);

  wire        _BTB_Q_io_in_ready;	// src/main/scala/Frontend/instruction_fetch.scala:99:35
  wire        _BTB_Q_io_out_valid;	// src/main/scala/Frontend/instruction_fetch.scala:99:35
  wire        _BTB_Q_io_out_bits_hit;	// src/main/scala/Frontend/instruction_fetch.scala:99:35
  wire [31:0] _BTB_Q_io_out_bits_target;	// src/main/scala/Frontend/instruction_fetch.scala:99:35
  wire [2:0]  _BTB_Q_io_out_bits_br_type;	// src/main/scala/Frontend/instruction_fetch.scala:99:35
  wire [15:0] _BTB_Q_io_out_bits_GHR;	// src/main/scala/Frontend/instruction_fetch.scala:99:35
  wire        _BTB_Q_io_out_bits_T_NT;	// src/main/scala/Frontend/instruction_fetch.scala:99:35
  wire        _PC_Q_io_in_ready;	// src/main/scala/Frontend/instruction_fetch.scala:98:35
  wire [31:0] _PC_Q_io_out_bits_addr;	// src/main/scala/Frontend/instruction_fetch.scala:98:35
  wire        _instruction_Q_io_out_valid;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [31:0] _instruction_Q_io_out_bits_fetch_PC;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire        _instruction_Q_io_out_bits_valid_bits_0;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire        _instruction_Q_io_out_bits_valid_bits_1;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire        _instruction_Q_io_out_bits_valid_bits_2;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire        _instruction_Q_io_out_bits_valid_bits_3;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [31:0] _instruction_Q_io_out_bits_instructions_0_instruction;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [3:0]  _instruction_Q_io_out_bits_instructions_0_packet_index;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [5:0]  _instruction_Q_io_out_bits_instructions_0_ROB_index;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [31:0] _instruction_Q_io_out_bits_instructions_1_instruction;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [3:0]  _instruction_Q_io_out_bits_instructions_1_packet_index;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [5:0]  _instruction_Q_io_out_bits_instructions_1_ROB_index;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [31:0] _instruction_Q_io_out_bits_instructions_2_instruction;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [3:0]  _instruction_Q_io_out_bits_instructions_2_packet_index;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [5:0]  _instruction_Q_io_out_bits_instructions_2_ROB_index;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [31:0] _instruction_Q_io_out_bits_instructions_3_instruction;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [3:0]  _instruction_Q_io_out_bits_instructions_3_packet_index;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire [5:0]  _instruction_Q_io_out_bits_instructions_3_ROB_index;	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  wire        _PC_gen_io_PC_next_valid;	// src/main/scala/Frontend/instruction_fetch.scala:92:37
  wire [31:0] _PC_gen_io_PC_next_bits_addr;	// src/main/scala/Frontend/instruction_fetch.scala:92:37
  wire [31:0] _PC_gen_io_PC_next_bits_wr_data;	// src/main/scala/Frontend/instruction_fetch.scala:92:37
  wire        _PC_gen_io_PC_next_bits_wr_en;	// src/main/scala/Frontend/instruction_fetch.scala:92:37
  wire        _predecoder_io_revert_valid;	// src/main/scala/Frontend/instruction_fetch.scala:91:37
  wire [31:0] _predecoder_io_revert_bits_PC;	// src/main/scala/Frontend/instruction_fetch.scala:91:37
  wire        _predecoder_io_prediction_ready;	// src/main/scala/Frontend/instruction_fetch.scala:91:37
  wire        _predecoder_io_fetch_packet_ready;	// src/main/scala/Frontend/instruction_fetch.scala:91:37
  wire [15:0] _predecoder_io_GHR;	// src/main/scala/Frontend/instruction_fetch.scala:91:37
  wire [31:0] _predecoder_io_RAS_update_call_addr;	// src/main/scala/Frontend/instruction_fetch.scala:91:37
  wire        _predecoder_io_RAS_update_call;	// src/main/scala/Frontend/instruction_fetch.scala:91:37
  wire        _predecoder_io_RAS_update_ret;	// src/main/scala/Frontend/instruction_fetch.scala:91:37
  wire        _bp_io_predict_ready;	// src/main/scala/Frontend/instruction_fetch.scala:90:37
  wire [6:0]  _bp_io_RAS_read_NEXT;	// src/main/scala/Frontend/instruction_fetch.scala:90:37
  wire [6:0]  _bp_io_RAS_read_TOS;	// src/main/scala/Frontend/instruction_fetch.scala:90:37
  wire [31:0] _bp_io_RAS_read_ret_addr;	// src/main/scala/Frontend/instruction_fetch.scala:90:37
  wire        _bp_io_prediction_valid;	// src/main/scala/Frontend/instruction_fetch.scala:90:37
  wire        _bp_io_prediction_bits_hit;	// src/main/scala/Frontend/instruction_fetch.scala:90:37
  wire [31:0] _bp_io_prediction_bits_target;	// src/main/scala/Frontend/instruction_fetch.scala:90:37
  wire [2:0]  _bp_io_prediction_bits_br_type;	// src/main/scala/Frontend/instruction_fetch.scala:90:37
  wire [15:0] _bp_io_prediction_bits_GHR;	// src/main/scala/Frontend/instruction_fetch.scala:90:37
  wire        _bp_io_prediction_bits_T_NT;	// src/main/scala/Frontend/instruction_fetch.scala:90:37
  wire        bp_io_flush = io_flush | _predecoder_io_revert_valid;	// src/main/scala/Frontend/instruction_fetch.scala:91:37, :154:48
  BP bp (	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .clock                             (clock),
    .reset                             (reset),
    .io_flush                          (bp_io_flush),	// src/main/scala/Frontend/instruction_fetch.scala:154:48
    .io_predict_ready                  (_bp_io_predict_ready),
    .io_predict_valid                  (_PC_Q_io_in_ready & _PC_gen_io_PC_next_valid),	// src/main/scala/Frontend/instruction_fetch.scala:92:37, :98:35, src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_predict_bits_addr              (_PC_Q_io_out_bits_addr),	// src/main/scala/Frontend/instruction_fetch.scala:98:35
    .io_commit_valid                   (io_commit_valid),
    .io_commit_bits_fetch_PC           (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT               (io_commit_bits_T_NT),
    .io_commit_bits_br_type            (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction   (io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC        (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                (io_commit_bits_GHR),
    .io_commit_bits_TOS                (io_commit_bits_TOS),
    .io_commit_bits_NEXT               (io_commit_bits_NEXT),
    .io_RAS_update_call_addr           (_predecoder_io_RAS_update_call_addr),	// src/main/scala/Frontend/instruction_fetch.scala:91:37
    .io_RAS_update_call                (_predecoder_io_RAS_update_call),	// src/main/scala/Frontend/instruction_fetch.scala:91:37
    .io_RAS_update_ret                 (_predecoder_io_RAS_update_ret),	// src/main/scala/Frontend/instruction_fetch.scala:91:37
    .io_RAS_read_NEXT                  (_bp_io_RAS_read_NEXT),
    .io_RAS_read_TOS                   (_bp_io_RAS_read_TOS),
    .io_RAS_read_ret_addr              (_bp_io_RAS_read_ret_addr),
    .io_GHR                            (_predecoder_io_GHR),	// src/main/scala/Frontend/instruction_fetch.scala:91:37
    .io_prediction_ready               (_BTB_Q_io_in_ready),	// src/main/scala/Frontend/instruction_fetch.scala:99:35
    .io_prediction_valid               (_bp_io_prediction_valid),
    .io_prediction_bits_hit            (_bp_io_prediction_bits_hit),
    .io_prediction_bits_target         (_bp_io_prediction_bits_target),
    .io_prediction_bits_br_type        (_bp_io_prediction_bits_br_type),
    .io_prediction_bits_GHR            (_bp_io_prediction_bits_GHR),
    .io_prediction_bits_T_NT           (_bp_io_prediction_bits_T_NT)
  );	// src/main/scala/Frontend/instruction_fetch.scala:90:37
  predecoder predecoder (	// src/main/scala/Frontend/instruction_fetch.scala:91:37
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_flush                                               (io_flush),
    .io_revert_valid                                        (_predecoder_io_revert_valid),
    .io_revert_bits_PC
      (_predecoder_io_revert_bits_PC),
    .io_prediction_ready
      (_predecoder_io_prediction_ready),
    .io_prediction_valid                                    (_BTB_Q_io_out_valid),	// src/main/scala/Frontend/instruction_fetch.scala:99:35
    .io_prediction_bits_hit                                 (_BTB_Q_io_out_bits_hit),	// src/main/scala/Frontend/instruction_fetch.scala:99:35
    .io_prediction_bits_target                              (_BTB_Q_io_out_bits_target),	// src/main/scala/Frontend/instruction_fetch.scala:99:35
    .io_prediction_bits_br_type                             (_BTB_Q_io_out_bits_br_type),	// src/main/scala/Frontend/instruction_fetch.scala:99:35
    .io_prediction_bits_GHR                                 (_BTB_Q_io_out_bits_GHR),	// src/main/scala/Frontend/instruction_fetch.scala:99:35
    .io_prediction_bits_T_NT                                (_BTB_Q_io_out_bits_T_NT),	// src/main/scala/Frontend/instruction_fetch.scala:99:35
    .io_fetch_packet_ready
      (_predecoder_io_fetch_packet_ready),
    .io_fetch_packet_valid                                  (_instruction_Q_io_out_valid),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_fetch_PC
      (_instruction_Q_io_out_bits_fetch_PC),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_Q_io_out_bits_valid_bits_0),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_Q_io_out_bits_valid_bits_1),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_Q_io_out_bits_valid_bits_2),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_Q_io_out_bits_valid_bits_3),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_Q_io_out_bits_instructions_0_instruction),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_Q_io_out_bits_instructions_0_packet_index),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_Q_io_out_bits_instructions_0_ROB_index),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_Q_io_out_bits_instructions_1_instruction),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_Q_io_out_bits_instructions_1_packet_index),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_Q_io_out_bits_instructions_1_ROB_index),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_Q_io_out_bits_instructions_2_instruction),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_Q_io_out_bits_instructions_2_packet_index),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_Q_io_out_bits_instructions_2_ROB_index),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_Q_io_out_bits_instructions_3_instruction),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_Q_io_out_bits_instructions_3_packet_index),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_Q_io_out_bits_instructions_3_ROB_index),	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .io_RAS_read_NEXT                                       (_bp_io_RAS_read_NEXT),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_RAS_read_TOS                                        (_bp_io_RAS_read_TOS),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_RAS_read_ret_addr                                   (_bp_io_RAS_read_ret_addr),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_commit_valid                                        (io_commit_valid),
    .io_commit_bits_fetch_PC                                (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                                    (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index                               (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                                 (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC                             (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                                     (io_commit_bits_GHR),
    .io_commit_bits_TOS                                     (io_commit_bits_TOS),
    .io_commit_bits_NEXT                                    (io_commit_bits_NEXT),
    .io_commit_bits_RAT_index                               (io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer
      (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0                                    (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                                    (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                                    (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                                    (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0                              (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1                              (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2                              (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3                              (io_commit_bits_RD_valid_3),
    .io_predictions_ready                                   (io_predictions_ready),
    .io_predictions_valid                                   (io_predictions_valid),
    .io_predictions_bits_valid                              (io_predictions_bits_valid),
    .io_predictions_bits_fetch_PC
      (io_predictions_bits_fetch_PC),
    .io_predictions_bits_is_misprediction
      (io_predictions_bits_is_misprediction),
    .io_predictions_bits_predicted_PC
      (io_predictions_bits_predicted_PC),
    .io_predictions_bits_T_NT                               (io_predictions_bits_T_NT),
    .io_predictions_bits_br_type                            (io_predictions_bits_br_type),
    .io_predictions_bits_GHR                                (io_predictions_bits_GHR),
    .io_predictions_bits_NEXT                               (io_predictions_bits_NEXT),
    .io_predictions_bits_TOS                                (io_predictions_bits_TOS),
    .io_predictions_bits_dominant_index
      (io_predictions_bits_dominant_index),
    .io_predictions_bits_resolved_PC
      (io_predictions_bits_resolved_PC),
    .io_final_fetch_packet_ready                            (io_fetch_packet_ready),
    .io_final_fetch_packet_valid                            (io_fetch_packet_valid),
    .io_final_fetch_packet_bits_fetch_PC
      (io_fetch_packet_bits_fetch_PC),
    .io_final_fetch_packet_bits_valid_bits_0
      (io_fetch_packet_bits_valid_bits_0),
    .io_final_fetch_packet_bits_valid_bits_1
      (io_fetch_packet_bits_valid_bits_1),
    .io_final_fetch_packet_bits_valid_bits_2
      (io_fetch_packet_bits_valid_bits_2),
    .io_final_fetch_packet_bits_valid_bits_3
      (io_fetch_packet_bits_valid_bits_3),
    .io_final_fetch_packet_bits_instructions_0_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_final_fetch_packet_bits_instructions_0_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_final_fetch_packet_bits_instructions_0_ROB_index    (/* unused */),
    .io_final_fetch_packet_bits_instructions_1_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_final_fetch_packet_bits_instructions_1_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_final_fetch_packet_bits_instructions_1_ROB_index    (/* unused */),
    .io_final_fetch_packet_bits_instructions_2_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_final_fetch_packet_bits_instructions_2_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_final_fetch_packet_bits_instructions_2_ROB_index    (/* unused */),
    .io_final_fetch_packet_bits_instructions_3_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_final_fetch_packet_bits_instructions_3_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_final_fetch_packet_bits_instructions_3_ROB_index    (/* unused */),
    .io_GHR                                                 (_predecoder_io_GHR),
    .io_RAS_update_call_addr
      (_predecoder_io_RAS_update_call_addr),
    .io_RAS_update_call
      (_predecoder_io_RAS_update_call),
    .io_RAS_update_ret
      (_predecoder_io_RAS_update_ret)
  );	// src/main/scala/Frontend/instruction_fetch.scala:91:37
  PC_gen PC_gen (	// src/main/scala/Frontend/instruction_fetch.scala:92:37
    .clock                                  (clock),
    .reset                                  (reset),
    .io_commit_valid                        (io_commit_valid),
    .io_commit_bits_fetch_PC                (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                    (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index               (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                 (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction        (io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC             (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                     (io_commit_bits_GHR),
    .io_commit_bits_TOS                     (io_commit_bits_TOS),
    .io_commit_bits_NEXT                    (io_commit_bits_NEXT),
    .io_commit_bits_RAT_index               (io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0                    (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                    (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                    (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                    (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0              (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1              (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2              (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3              (io_commit_bits_RD_valid_3),
    .io_revert_valid                        (_predecoder_io_revert_valid),	// src/main/scala/Frontend/instruction_fetch.scala:91:37
    .io_revert_bits_PC                      (_predecoder_io_revert_bits_PC),	// src/main/scala/Frontend/instruction_fetch.scala:91:37
    .io_prediction_ready                    (/* unused */),
    .io_prediction_valid                    (_bp_io_prediction_valid),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_prediction_bits_hit                 (_bp_io_prediction_bits_hit),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_prediction_bits_target              (_bp_io_prediction_bits_target),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_prediction_bits_br_type             (_bp_io_prediction_bits_br_type),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_prediction_bits_GHR                 (_bp_io_prediction_bits_GHR),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_prediction_bits_T_NT                (_bp_io_prediction_bits_T_NT),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_RAS_read_NEXT                       (_bp_io_RAS_read_NEXT),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_RAS_read_TOS                        (_bp_io_RAS_read_TOS),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_RAS_read_ret_addr                   (_bp_io_RAS_read_ret_addr),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_PC_next_ready                       (_PC_Q_io_in_ready),	// src/main/scala/Frontend/instruction_fetch.scala:98:35
    .io_PC_next_valid                       (_PC_gen_io_PC_next_valid),
    .io_PC_next_bits_addr                   (_PC_gen_io_PC_next_bits_addr),
    .io_PC_next_bits_wr_data                (_PC_gen_io_PC_next_bits_wr_data),
    .io_PC_next_bits_wr_en                  (_PC_gen_io_PC_next_bits_wr_en)
  );	// src/main/scala/Frontend/instruction_fetch.scala:92:37
  Q instruction_Q (	// src/main/scala/Frontend/instruction_fetch.scala:97:35
    .clock                                   (clock),
    .reset                                   (reset),
    .io_in_ready                             (io_memory_response_ready),
    .io_in_valid                             (io_memory_response_valid),
    .io_in_bits_fetch_PC                     (io_memory_response_bits_fetch_PC),
    .io_in_bits_valid_bits_0                 (io_memory_response_bits_valid_bits_0),
    .io_in_bits_valid_bits_1                 (io_memory_response_bits_valid_bits_1),
    .io_in_bits_valid_bits_2                 (io_memory_response_bits_valid_bits_2),
    .io_in_bits_valid_bits_3                 (io_memory_response_bits_valid_bits_3),
    .io_in_bits_instructions_0_instruction
      (io_memory_response_bits_instructions_0_instruction),
    .io_in_bits_instructions_0_packet_index
      (io_memory_response_bits_instructions_0_packet_index),
    .io_in_bits_instructions_0_ROB_index
      (io_memory_response_bits_instructions_0_ROB_index),
    .io_in_bits_instructions_1_instruction
      (io_memory_response_bits_instructions_1_instruction),
    .io_in_bits_instructions_1_packet_index
      (io_memory_response_bits_instructions_1_packet_index),
    .io_in_bits_instructions_1_ROB_index
      (io_memory_response_bits_instructions_1_ROB_index),
    .io_in_bits_instructions_2_instruction
      (io_memory_response_bits_instructions_2_instruction),
    .io_in_bits_instructions_2_packet_index
      (io_memory_response_bits_instructions_2_packet_index),
    .io_in_bits_instructions_2_ROB_index
      (io_memory_response_bits_instructions_2_ROB_index),
    .io_in_bits_instructions_3_instruction
      (io_memory_response_bits_instructions_3_instruction),
    .io_in_bits_instructions_3_packet_index
      (io_memory_response_bits_instructions_3_packet_index),
    .io_in_bits_instructions_3_ROB_index
      (io_memory_response_bits_instructions_3_ROB_index),
    .io_out_ready                            (_predecoder_io_fetch_packet_ready),	// src/main/scala/Frontend/instruction_fetch.scala:91:37
    .io_out_valid                            (_instruction_Q_io_out_valid),
    .io_out_bits_fetch_PC                    (_instruction_Q_io_out_bits_fetch_PC),
    .io_out_bits_valid_bits_0                (_instruction_Q_io_out_bits_valid_bits_0),
    .io_out_bits_valid_bits_1                (_instruction_Q_io_out_bits_valid_bits_1),
    .io_out_bits_valid_bits_2                (_instruction_Q_io_out_bits_valid_bits_2),
    .io_out_bits_valid_bits_3                (_instruction_Q_io_out_bits_valid_bits_3),
    .io_out_bits_instructions_0_instruction
      (_instruction_Q_io_out_bits_instructions_0_instruction),
    .io_out_bits_instructions_0_packet_index
      (_instruction_Q_io_out_bits_instructions_0_packet_index),
    .io_out_bits_instructions_0_ROB_index
      (_instruction_Q_io_out_bits_instructions_0_ROB_index),
    .io_out_bits_instructions_1_instruction
      (_instruction_Q_io_out_bits_instructions_1_instruction),
    .io_out_bits_instructions_1_packet_index
      (_instruction_Q_io_out_bits_instructions_1_packet_index),
    .io_out_bits_instructions_1_ROB_index
      (_instruction_Q_io_out_bits_instructions_1_ROB_index),
    .io_out_bits_instructions_2_instruction
      (_instruction_Q_io_out_bits_instructions_2_instruction),
    .io_out_bits_instructions_2_packet_index
      (_instruction_Q_io_out_bits_instructions_2_packet_index),
    .io_out_bits_instructions_2_ROB_index
      (_instruction_Q_io_out_bits_instructions_2_ROB_index),
    .io_out_bits_instructions_3_instruction
      (_instruction_Q_io_out_bits_instructions_3_instruction),
    .io_out_bits_instructions_3_packet_index
      (_instruction_Q_io_out_bits_instructions_3_packet_index),
    .io_out_bits_instructions_3_ROB_index
      (_instruction_Q_io_out_bits_instructions_3_ROB_index),
    .io_flush                                (bp_io_flush)	// src/main/scala/Frontend/instruction_fetch.scala:154:48
  );	// src/main/scala/Frontend/instruction_fetch.scala:97:35
  Q_1 PC_Q (	// src/main/scala/Frontend/instruction_fetch.scala:98:35
    .clock               (clock),
    .reset               (reset),
    .io_in_ready         (_PC_Q_io_in_ready),
    .io_in_valid         (_PC_gen_io_PC_next_valid & _bp_io_predict_ready),	// src/main/scala/Frontend/instruction_fetch.scala:90:37, :92:37, :149:56
    .io_in_bits_addr     (_PC_gen_io_PC_next_bits_addr),	// src/main/scala/Frontend/instruction_fetch.scala:92:37
    .io_in_bits_wr_data  (_PC_gen_io_PC_next_bits_wr_data),	// src/main/scala/Frontend/instruction_fetch.scala:92:37
    .io_in_bits_wr_en    (_PC_gen_io_PC_next_bits_wr_en),	// src/main/scala/Frontend/instruction_fetch.scala:92:37
    .io_out_ready        (io_memory_request_ready),
    .io_out_valid        (io_memory_request_valid),
    .io_out_bits_addr    (_PC_Q_io_out_bits_addr),
    .io_out_bits_wr_data (io_memory_request_bits_wr_data),
    .io_out_bits_wr_en   (io_memory_request_bits_wr_en),
    .io_flush            (bp_io_flush)	// src/main/scala/Frontend/instruction_fetch.scala:154:48
  );	// src/main/scala/Frontend/instruction_fetch.scala:98:35
  Q_2 BTB_Q (	// src/main/scala/Frontend/instruction_fetch.scala:99:35
    .clock               (clock),
    .reset               (reset),
    .io_in_ready         (_BTB_Q_io_in_ready),
    .io_in_valid         (_bp_io_prediction_valid),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_in_bits_hit      (_bp_io_prediction_bits_hit),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_in_bits_target   (_bp_io_prediction_bits_target),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_in_bits_br_type  (_bp_io_prediction_bits_br_type),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_in_bits_GHR      (_bp_io_prediction_bits_GHR),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_in_bits_T_NT     (_bp_io_prediction_bits_T_NT),	// src/main/scala/Frontend/instruction_fetch.scala:90:37
    .io_out_ready        (_instruction_Q_io_out_valid & _predecoder_io_prediction_ready),	// src/main/scala/Frontend/instruction_fetch.scala:91:37, :97:35, :133:66
    .io_out_valid        (_BTB_Q_io_out_valid),
    .io_out_bits_hit     (_BTB_Q_io_out_bits_hit),
    .io_out_bits_target  (_BTB_Q_io_out_bits_target),
    .io_out_bits_br_type (_BTB_Q_io_out_bits_br_type),
    .io_out_bits_GHR     (_BTB_Q_io_out_bits_GHR),
    .io_out_bits_T_NT    (_BTB_Q_io_out_bits_T_NT),
    .io_flush            (bp_io_flush)	// src/main/scala/Frontend/instruction_fetch.scala:154:48
  );	// src/main/scala/Frontend/instruction_fetch.scala:99:35
  assign io_memory_request_bits_addr = _PC_Q_io_out_bits_addr;	// src/main/scala/Frontend/instruction_fetch.scala:69:7, :98:35
  assign io_revert_valid = _predecoder_io_revert_valid;	// src/main/scala/Frontend/instruction_fetch.scala:69:7, :91:37
  assign io_revert_bits_PC = _predecoder_io_revert_bits_PC;	// src/main/scala/Frontend/instruction_fetch.scala:69:7, :91:37
endmodule

