{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488155691927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488155691932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 18:34:51 2017 " "Processing started: Sun Feb 26 18:34:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488155691932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155691932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game_top -c game_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off game_top -c game_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155691932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488155692191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488155692191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/VGA_top_level.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/VGA_top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_pos_const.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tank_pos_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_pos_const " "Found design unit 1: tank_pos_const" {  } { { "tank_pos_const.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/tank_pos_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/ps2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pos_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pos_decoder-pos_gen " "Found design unit 1: pos_decoder-pos_gen" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""} { "Info" "ISGN_ENTITY_NAME" "1 pos_decoder " "Found entity 1: pos_decoder" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pixelGenerator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pixelGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "oneshot.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file graphic_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphic_const " "Found design unit 1: graphic_const" {  } { { "graphic_const.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/graphic_const.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 graphic_const-body " "Found design unit 2: graphic_const-body" {  } { { "graphic_const.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/graphic_const.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_top-structural " "Found design unit 1: game_top-structural" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/game_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_top " "Found entity 1: game_top" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/game_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_tb-tb_arch " "Found design unit 1: divider_tb-tb_arch" {  } { { "divider_tb.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/divider_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_tb " "Found entity 1: divider_tb" {  } { { "divider_tb.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/divider_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file divider_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_const " "Found design unit 1: divider_const" {  } { { "divider_const.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/divider_const.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider_const-body " "Found design unit 2: divider_const-body" {  } { { "divider_const.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/divider_const.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-behavioral_sequential " "Found design unit 1: divider-behavioral_sequential" {  } { { "divider.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/divider.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Found design unit 1: comparator-behavioral" {  } { { "comparator.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/comparator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/comparator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "colorROM.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "colorROM.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488155700784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_top " "Elaborating entity \"game_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist3 game_top.vhd(34) " "Verilog HDL or VHDL warning at game_top.vhd(34): object \"hist3\" assigned a value but never read" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/game_top.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 "|game_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist2 game_top.vhd(35) " "Verilog HDL or VHDL warning at game_top.vhd(35): object \"hist2\" assigned a value but never read" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/game_top.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 "|game_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist1 game_top.vhd(36) " "Verilog HDL or VHDL warning at game_top.vhd(36): object \"hist1\" assigned a value but never read" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/game_top.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 "|game_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist0 game_top.vhd(37) " "Verilog HDL or VHDL warning at game_top.vhd(37): object \"hist0\" assigned a value but never read" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/game_top.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 "|game_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:p1 " "Elaborating entity \"ps2\" for hierarchy \"ps2:p1\"" {  } { { "game_top.vhd" "p1" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/game_top.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:p1\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:p1\|keyboard:u1\"" {  } { { "ps2.vhd" "u1" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/ps2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:p1\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:p1\|oneshot:pulser\"" {  } { { "ps2.vhd" "pulser" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/ps2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd ps2:p1\|leddcd:lcddcd0 " "Elaborating entity \"leddcd\" for hierarchy \"ps2:p1\|leddcd:lcddcd0\"" {  } { { "ps2.vhd" "lcddcd0" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/ps2.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_decoder pos_decoder:p2 " "Elaborating entity \"pos_decoder\" for hierarchy \"pos_decoder:p2\"" {  } { { "game_top.vhd" "p2" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/game_top.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pos_y1 pos_decoder.vhd(16) " "VHDL Signal Declaration warning at pos_decoder.vhd(16): used implicit default value for signal \"pos_y1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488155700815 "|game_top|pos_decoder:p2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pos_y2 pos_decoder.vhd(18) " "VHDL Signal Declaration warning at pos_decoder.vhd(18): used implicit default value for signal \"pos_y2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488155700815 "|game_top|pos_decoder:p2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_pos_y1 pos_decoder.vhd(30) " "Verilog HDL or VHDL warning at pos_decoder.vhd(30): object \"sig_pos_y1\" assigned a value but never read" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 "|game_top|pos_decoder:p2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_pos_y2 pos_decoder.vhd(32) " "Verilog HDL or VHDL warning at pos_decoder.vhd(32): object \"sig_pos_y2\" assigned a value but never read" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488155700815 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[0\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[0\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[0\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[0\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[1\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[1\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[1\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[1\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[2\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[2\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[2\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[2\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[3\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[3\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[3\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[3\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[4\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[4\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[4\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[4\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[5\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[5\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[5\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[5\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[6\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[6\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[6\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[6\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[7\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[7\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[7\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[7\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[8\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[8\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[8\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[8\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[9\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[9\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[9\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[9\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[10\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[10\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[10\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[10\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[11\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[11\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[11\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[11\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[12\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[12\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[12\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[12\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[13\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[13\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[13\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[13\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[14\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[14\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[14\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[14\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[15\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[15\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[15\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[15\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[16\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[16\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[16\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[16\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[17\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[17\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[17\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[17\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "pos_x2\[18\] pos_decoder.vhd(36) " "HDL error at pos_decoder.vhd(36): can't infer register for \"pos_x2\[18\]\" because its behavior does not match any supported register model" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 36 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos_x2\[18\] pos_decoder.vhd(26) " "Inferred latch for \"pos_x2\[18\]\" at pos_decoder.vhd(26)" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/pos_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700831 "|game_top|pos_decoder:p2"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pos_decoder:p2 " "Can't elaborate user hierarchy \"pos_decoder:p2\"" {  } { { "game_top.vhd" "p2" { Text "C:/Users/Ziheng/Documents/EECS355/finalproject/game_top.vhd" 125 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488155700878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488155700987 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 26 18:35:00 2017 " "Processing ended: Sun Feb 26 18:35:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488155700987 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488155700987 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488155700987 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155700987 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488155701628 ""}
