$date
	Mon May 22 09:21:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fsm1 $end
$var wire 2 ! lb [1:0] $end
$var wire 2 " la [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset_b $end
$var reg 1 % ta $end
$var reg 1 & tb $end
$var integer 32 ' f [31:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ reset_n $end
$var wire 1 % ta $end
$var wire 1 & tb $end
$var wire 2 ( lb [1:0] $end
$var wire 2 ) la [1:0] $end
$var parameter 2 * GREEN $end
$var parameter 2 + RED $end
$var parameter 2 , S0 $end
$var parameter 2 - S1 $end
$var parameter 2 . S2 $end
$var parameter 2 / S3 $end
$var parameter 2 0 YELLOW $end
$var reg 2 1 state_curr [1:0] $end
$var reg 16 2 state_dbg [15:0] $end
$var reg 2 3 state_next [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 0
b11 /
b10 .
b1 -
b0 ,
b10 +
b0 *
$end
#0
$dumpvars
b0 3
b101001100110000 2
b0 1
b0 )
b10 (
b10000000000000000000000000000011 '
0&
1%
0$
1#
b0 "
b10 !
$end
#5000
0#
#10000
1#
#15000
0#
#20000
1#
#21000
1$
#25000
0#
#30000
1#
#35000
0#
#40000
1#
#41000
1&
#45000
0#
#50000
1#
#55000
0#
#60000
1#
#61000
b1 3
0%
#65000
0#
#70000
b1 "
b1 )
b101001100110001 2
b10 3
b1 1
1#
#75000
0#
#80000
b0 !
b0 (
b101001100110010 2
b10 "
b10 )
b10 1
1#
#85000
0#
#90000
1#
#95000
0#
#100000
1#
#101000
1%
#105000
0#
#110000
1#
#115000
0#
#120000
1#
#121000
b11 3
0&
#125000
0#
#130000
b1 !
b1 (
b101001100110011 2
b0 3
b11 1
1#
#135000
0#
#140000
b0 "
b0 )
b101001100110000 2
b10 !
b10 (
b0 1
1#
#145000
0#
#150000
1#
#155000
0#
#160000
1#
#161000
b1 3
0%
#165000
0#
#170000
b1 "
b1 )
b101001100110001 2
b10 3
b1 1
1#
#175000
0#
#180000
b0 !
b0 (
b101001100110010 2
b11 3
b10 "
b10 )
b10 1
1#
#185000
0#
#190000
b1 !
b1 (
b101001100110011 2
b0 3
b11 1
1#
#195000
0#
#200000
b0 "
b0 )
b101001100110000 2
b1 3
b10 !
b10 (
b0 1
1#
#205000
0#
#210000
b1 "
b1 )
b101001100110001 2
b10 3
b1 1
1#
