{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 300 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -y 740 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -y 780 -defaultsOSRD
preplace port cam_gpio -pg 1 -y 280 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -y 760 -defaultsOSRD
preplace port hdmi_tx -pg 1 -y 750 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 320 -defaultsOSRD
preplace port cam_iic -pg 1 -y 340 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -y 820 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -y 800 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -y 860 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -y 840 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 9 -y 790 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 8 -y 360 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 4 -y 840 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 8 -y 680 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 9 -y 340 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 7 -y 690 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -y 560 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 7 -y 400 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 10 -y 750 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 6 -y 510 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 500 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 4 -y 490 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 660 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 9 -y 100 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 6 -y 710 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 2 -y 630 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 10 -y 360 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 5 950 300 NJ 300 NJ 300 2070J 280 2540J
preplace netloc dphy_data_hs_p_1 1 0 4 NJ 800 NJ 800 NJ 800 NJ
preplace netloc s_axil_clk_50 1 1 9 200 520 630 280 980 640 1320 570 1700J 600 2120 570 2560 490 3020J 480 3420
preplace netloc dphy_data_lp_n_1 1 0 4 NJ 860 NJ 860 NJ 860 NJ
preplace netloc clk_wiz_0_locked 1 1 1 220
preplace netloc axi_vdma_0_s2mm_introut 1 8 1 3000
preplace netloc DVIClocking_0_SerialClk 1 6 4 NJ 510 NJ 510 2970J 930 3440
preplace netloc mm_clk_150 1 1 9 210 730 NJ 730 1000J 660 1350 560 1680 610 2100 270 2550 190 3040 470 3430
preplace netloc dphy_hs_clock_1 1 0 4 -10J 530 NJ 530 620J 740 NJ
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 9 1 3410
preplace netloc processing_system7_0_M_AXI_GP0 1 2 9 640 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 3080J 220 NJ 220 3890
preplace netloc axi_vdma_0_M_AXI_MM2S 1 8 1 2960
preplace netloc axi_mem_intercon_1_M00_AXI 1 9 1 3440
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 7 1 2500
preplace netloc dphy_clk_lp_p_1 1 0 4 NJ 760 NJ 760 NJ 760 NJ
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 8 1 3010
preplace netloc v_tc_0_irq 1 8 1 3050
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 2 2 600 900 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 10 210 270 NJ 270 NJ 270 NJ 270 NJ 270 2090 210 NJ 210 3070J 460 3410J 210 3900
preplace netloc dphy_clk_lp_n_1 1 0 4 NJ 780 NJ 780 NJ 780 NJ
preplace netloc processing_system7_0_IIC_0 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 970
preplace netloc axi_mem_intercon_M00_AXI 1 9 1 3440
preplace netloc dphy_data_hs_n_1 1 0 4 NJ 820 NJ 820 NJ 820 NJ
preplace netloc rgb2dvi_0_TMDS 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 960
preplace netloc v_axi4s_vid_out_0_locked 1 9 1 3420
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 2 7 640 720 940 650 1340 550 1690 620 2130 580 2520 220 3060
preplace netloc xlconcat_0_dout 1 9 1 3440
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 7 3 2550 950 NJ 950 3410
preplace netloc ref_clk_200 1 1 3 200 740 590J 880 NJ
preplace netloc processing_system7_0_FIXED_IO 1 10 1 NJ
preplace netloc AXI_GammaCorrection_0_AXI_Stream_Master 1 7 1 2530
preplace netloc clk_wiz_1_locked 1 4 2 1320 520 NJ
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 2 7 610 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 3090
preplace netloc axi_vdma_0_mm2s_introut 1 8 1 3030
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 4 1 1370
preplace netloc clk_wiz_1_pxl_clk_5x 1 4 2 1340 500 NJ
preplace netloc processing_system7_0_GPIO_0 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 4 950 580 NJ 580 1670J 630 2080J
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 2 960 630 1330J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 0 750 NJ 750 NJ 750 990 590 1330J 540 1710J 590 2110J 540 NJ 540 2980J 640 NJ 640 3890
preplace netloc v_tc_0_vtiming_out 1 8 1 2980
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 5 940 290 NJ 290 NJ 290 NJ 290 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 8 1 3010
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 4 1 1360
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 6 1 2140
preplace netloc dphy_data_lp_p_1 1 0 4 NJ 840 NJ 840 NJ 840 NJ
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 5 1 N
preplace netloc DVIClocking_0_aLockedOut 1 6 1 2090
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 7 2 2500 230 2990J
preplace netloc PixelClk_Generator_clk_out1 1 6 4 2080 300 2510 530 2960 940 3430
levelinfo -pg 1 -30 100 410 790 1160 1520 1890 2320 2770 3260 3670 3920 -top -20 -bot 1020
",
}
{
   da_axi4_cnt: "1",
}
