Analysis & Synthesis report for Processor
Wed Dec 07 18:13:31 2016
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1|altsyncram_csg1:auto_generated
 15. Source assignments for RegisterBank:fu_registerbank|altsyncram:registers[0][31]__2|altsyncram_csg1:auto_generated
 16. Source assignments for Memory:fu_memory|altsyncram:altsyncram_component|altsyncram_dpj1:auto_generated
 17. Parameter Settings for User Entity Instance: NMux:fu_mux0
 18. Parameter Settings for User Entity Instance: NMux:fu_mux1
 19. Parameter Settings for User Entity Instance: NMux:fu_mux2
 20. Parameter Settings for User Entity Instance: NMux:fu_mux3
 21. Parameter Settings for User Entity Instance: NMux:fu_mux4
 22. Parameter Settings for User Entity Instance: NMux:fu_mux5
 23. Parameter Settings for User Entity Instance: RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1
 24. Parameter Settings for User Entity Instance: RegisterBank:fu_registerbank|altsyncram:registers[0][31]__2
 25. Parameter Settings for User Entity Instance: Memory:fu_memory|altsyncram:altsyncram_component
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "Memory:fu_memory"
 28. Port Connectivity Checks: "Shift2Left:fu_shift2left1"
 29. Port Connectivity Checks: "NMux:fu_mux5"
 30. Port Connectivity Checks: "NMux:fu_mux4"
 31. Port Connectivity Checks: "NMux:fu_mux1"
 32. Port Connectivity Checks: "NMux:fu_mux0"
 33. Port Connectivity Checks: "Register32:fu_aluout"
 34. Port Connectivity Checks: "Register32:fu_mdr"
 35. Port Connectivity Checks: "Register32:fu_registerb"
 36. Port Connectivity Checks: "Register32:fu_registera"
 37. Port Connectivity Checks: "Register32:fu_instructionregister"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 07 18:13:31 2016       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; Processor                                   ;
; Top-level Entity Name              ; Processor                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 661                                         ;
;     Total combinational functions  ; 469                                         ;
;     Dedicated logic registers      ; 337                                         ;
; Total registers                    ; 337                                         ;
; Total pins                         ; 226                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 34,752                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Processor          ; Processor          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; Processor.vhd                    ; yes             ; User VHDL File                   ; C:/vhdlmips/Processor.vhd                                                    ;         ;
; NMux.vhd                         ; yes             ; User VHDL File                   ; C:/vhdlmips/NMux.vhd                                                         ;         ;
; pkg.vhd                          ; yes             ; User VHDL File                   ; C:/vhdlmips/pkg.vhd                                                          ;         ;
; Shift2Left.vhd                   ; yes             ; User VHDL File                   ; C:/vhdlmips/Shift2Left.vhd                                                   ;         ;
; Register32.vhd                   ; yes             ; User VHDL File                   ; C:/vhdlmips/Register32.vhd                                                   ;         ;
; SignalExtension.vhd              ; yes             ; User VHDL File                   ; C:/vhdlmips/SignalExtension.vhd                                              ;         ;
; Memory.v                         ; yes             ; User Wizard-Generated File       ; C:/vhdlmips/Memory.v                                                         ;         ;
; memory.mif                       ; yes             ; User Memory Initialization File  ; C:/vhdlmips/memory.mif                                                       ;         ;
; ControlUnit.vhd                  ; yes             ; User VHDL File                   ; C:/vhdlmips/ControlUnit.vhd                                                  ;         ;
; ALU.vhd                          ; yes             ; User VHDL File                   ; C:/vhdlmips/ALU.vhd                                                          ;         ;
; ALUControl.vhd                   ; yes             ; User VHDL File                   ; C:/vhdlmips/ALUControl.vhd                                                   ;         ;
; RegisterBank.vhd                 ; yes             ; User VHDL File                   ; C:/vhdlmips/RegisterBank.vhd                                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_csg1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/vhdlmips/db/altsyncram_csg1.tdf                                           ;         ;
; db/altsyncram_dpj1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/vhdlmips/db/altsyncram_dpj1.tdf                                           ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 661       ;
;                                             ;           ;
; Total combinational functions               ; 469       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 236       ;
;     -- 3 input functions                    ; 210       ;
;     -- <=2 input functions                  ; 23        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 406       ;
;     -- arithmetic mode                      ; 63        ;
;                                             ;           ;
; Total registers                             ; 337       ;
;     -- Dedicated logic registers            ; 337       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 226       ;
; Total memory bits                           ; 34752     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 431       ;
; Total fan-out                               ; 4329      ;
; Average fan-out                             ; 3.20      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |Processor                                ; 469 (1)             ; 337 (0)                   ; 34752       ; 0            ; 0       ; 0         ; 226  ; 0            ; |Processor                                                                                            ; Processor       ; work         ;
;    |ALU:fu_alu|                           ; 168 (168)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU:fu_alu                                                                                 ; ALU             ; work         ;
;    |ALUControl:fu_alucontrol|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALUControl:fu_alucontrol                                                                   ; ALUControl      ; work         ;
;    |ControlUnit:fu_controlunit|           ; 36 (36)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ControlUnit:fu_controlunit                                                                 ; ControlUnit     ; work         ;
;    |Memory:fu_memory|                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|Memory:fu_memory                                                                           ; Memory          ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|Memory:fu_memory|altsyncram:altsyncram_component                                           ; altsyncram      ; work         ;
;          |altsyncram_dpj1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|Memory:fu_memory|altsyncram:altsyncram_component|altsyncram_dpj1:auto_generated            ; altsyncram_dpj1 ; work         ;
;    |NMux:fu_mux0|                         ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|NMux:fu_mux0                                                                               ; NMux            ; work         ;
;    |NMux:fu_mux1|                         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|NMux:fu_mux1                                                                               ; NMux            ; work         ;
;    |NMux:fu_mux2|                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|NMux:fu_mux2                                                                               ; NMux            ; work         ;
;    |NMux:fu_mux3|                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|NMux:fu_mux3                                                                               ; NMux            ; work         ;
;    |NMux:fu_mux4|                         ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|NMux:fu_mux4                                                                               ; NMux            ; work         ;
;    |NMux:fu_mux5|                         ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|NMux:fu_mux5                                                                               ; NMux            ; work         ;
;    |Register32:fu_aluout|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|Register32:fu_aluout                                                                       ; Register32      ; work         ;
;    |Register32:fu_mdr|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|Register32:fu_mdr                                                                          ; Register32      ; work         ;
;    |Register32:fu_pc|                     ; 29 (29)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|Register32:fu_pc                                                                           ; Register32      ; work         ;
;    |Register32:fu_registera|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|Register32:fu_registera                                                                    ; Register32      ; work         ;
;    |Register32:fu_registerb|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|Register32:fu_registerb                                                                    ; Register32      ; work         ;
;    |RegisterBank:fu_registerbank|         ; 90 (90)             ; 158 (158)                 ; 1984        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|RegisterBank:fu_registerbank                                                               ; RegisterBank    ; work         ;
;       |altsyncram:registers[0][31]__1|    ; 0 (0)               ; 0 (0)                     ; 992         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1                                ; altsyncram      ; work         ;
;          |altsyncram_csg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 992         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1|altsyncram_csg1:auto_generated ; altsyncram_csg1 ; work         ;
;       |altsyncram:registers[0][31]__2|    ; 0 (0)               ; 0 (0)                     ; 992         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|RegisterBank:fu_registerbank|altsyncram:registers[0][31]__2                                ; altsyncram      ; work         ;
;          |altsyncram_csg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 992         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|RegisterBank:fu_registerbank|altsyncram:registers[0][31]__2|altsyncram_csg1:auto_generated ; altsyncram_csg1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+
; Memory:fu_memory|altsyncram:altsyncram_component|altsyncram_dpj1:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; memory.mif ;
; RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1|altsyncram_csg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 31           ; 32           ; 31           ; 992   ; None       ;
; RegisterBank:fu_registerbank|altsyncram:registers[0][31]__2|altsyncram_csg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 31           ; 32           ; 31           ; 992   ; None       ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |Processor|Memory:fu_memory ; Memory.v        ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+------------------------------------------------+-------------------------------------------------+
; Register name                                  ; Reason for Removal                              ;
+------------------------------------------------+-------------------------------------------------+
; ControlUnit:fu_controlunit|CurrentState[4..31] ; Stuck at GND due to stuck port data_in          ;
; Register32:fu_instructionregister|q[0]         ; Merged with Register32:fu_mdr|q[0]              ;
; Register32:fu_instructionregister|q[25]        ; Merged with Register32:fu_mdr|q[25]             ;
; Register32:fu_instructionregister|q[24]        ; Merged with Register32:fu_mdr|q[24]             ;
; Register32:fu_instructionregister|q[23]        ; Merged with Register32:fu_mdr|q[23]             ;
; Register32:fu_instructionregister|q[22]        ; Merged with Register32:fu_mdr|q[22]             ;
; Register32:fu_instructionregister|q[21]        ; Merged with Register32:fu_mdr|q[21]             ;
; Register32:fu_instructionregister|q[20]        ; Merged with Register32:fu_mdr|q[20]             ;
; Register32:fu_instructionregister|q[19]        ; Merged with Register32:fu_mdr|q[19]             ;
; Register32:fu_instructionregister|q[18]        ; Merged with Register32:fu_mdr|q[18]             ;
; Register32:fu_instructionregister|q[17]        ; Merged with Register32:fu_mdr|q[17]             ;
; Register32:fu_instructionregister|q[16]        ; Merged with Register32:fu_mdr|q[16]             ;
; Register32:fu_instructionregister|q[15]        ; Merged with Register32:fu_mdr|q[15]             ;
; Register32:fu_instructionregister|q[14]        ; Merged with Register32:fu_mdr|q[14]             ;
; Register32:fu_instructionregister|q[13]        ; Merged with Register32:fu_mdr|q[13]             ;
; Register32:fu_instructionregister|q[12]        ; Merged with Register32:fu_mdr|q[12]             ;
; Register32:fu_instructionregister|q[11]        ; Merged with Register32:fu_mdr|q[11]             ;
; Register32:fu_instructionregister|q[10]        ; Merged with Register32:fu_mdr|q[10]             ;
; Register32:fu_instructionregister|q[9]         ; Merged with Register32:fu_mdr|q[9]              ;
; Register32:fu_instructionregister|q[8]         ; Merged with Register32:fu_mdr|q[8]              ;
; Register32:fu_instructionregister|q[7]         ; Merged with Register32:fu_mdr|q[7]              ;
; Register32:fu_instructionregister|q[6]         ; Merged with Register32:fu_mdr|q[6]              ;
; Register32:fu_instructionregister|q[5]         ; Merged with Register32:fu_mdr|q[5]              ;
; Register32:fu_instructionregister|q[4]         ; Merged with Register32:fu_mdr|q[4]              ;
; Register32:fu_instructionregister|q[3]         ; Merged with Register32:fu_mdr|q[3]              ;
; Register32:fu_instructionregister|q[2]         ; Merged with Register32:fu_mdr|q[2]              ;
; Register32:fu_instructionregister|q[1]         ; Merged with Register32:fu_mdr|q[1]              ;
; ControlUnit:fu_controlunit|OrigPC[0]           ; Merged with ControlUnit:fu_controlunit|OpALU[0] ;
; Total Number of Removed Registers = 55         ;                                                 ;
+------------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 337   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 160   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 132   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; RegisterBank:fu_registerbank|registers[8][1] ; 3       ;
; Total number of inverted registers = 1       ;         ;
+----------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Processor|Register32:fu_pc|q[0]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Processor|Register32:fu_pc|q[29]        ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |Processor|Register32:fu_pc|q[8]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Processor|ALUControl:fu_alucontrol|Mux3 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Processor|NMux:fu_mux4|Mux30            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Processor|NMux:fu_mux4|Mux10            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Processor|NMux:fu_mux4|Mux27            ;
; 8:1                ; 31 bits   ; 155 LEs       ; 62 LEs               ; 93 LEs                 ; No         ; |Processor|ALU:fu_alu|Mux30              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1|altsyncram_csg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for RegisterBank:fu_registerbank|altsyncram:registers[0][31]__2|altsyncram_csg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:fu_memory|altsyncram:altsyncram_component|altsyncram_dpj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: NMux:fu_mux0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; controlwidth   ; 1     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: NMux:fu_mux1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; controlwidth   ; 1     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: NMux:fu_mux2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; controlwidth   ; 1     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: NMux:fu_mux3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; controlwidth   ; 1     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: NMux:fu_mux4 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; controlwidth   ; 2     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: NMux:fu_mux5 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; controlwidth   ; 2     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 31                   ; Untyped                                      ;
; WIDTHAD_A                          ; 5                    ; Untyped                                      ;
; NUMWORDS_A                         ; 32                   ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 31                   ; Untyped                                      ;
; WIDTHAD_B                          ; 5                    ; Untyped                                      ;
; NUMWORDS_B                         ; 32                   ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_csg1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterBank:fu_registerbank|altsyncram:registers[0][31]__2 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 31                   ; Untyped                                      ;
; WIDTHAD_A                          ; 5                    ; Untyped                                      ;
; NUMWORDS_A                         ; 32                   ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 31                   ; Untyped                                      ;
; WIDTHAD_B                          ; 5                    ; Untyped                                      ;
; NUMWORDS_B                         ; 32                   ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_csg1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:fu_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; memory.mif           ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_dpj1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 3                                                           ;
; Entity Instance                           ; RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 31                                                          ;
;     -- NUMWORDS_A                         ; 32                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 31                                                          ;
;     -- NUMWORDS_B                         ; 32                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                    ;
; Entity Instance                           ; RegisterBank:fu_registerbank|altsyncram:registers[0][31]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 31                                                          ;
;     -- NUMWORDS_A                         ; 32                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 31                                                          ;
;     -- NUMWORDS_B                         ; 32                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                    ;
; Entity Instance                           ; Memory:fu_memory|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 32                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "Memory:fu_memory" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; clken ; Input ; Info     ; Stuck at VCC      ;
+-------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shift2Left:fu_shift2left1"                                                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; input[31..26]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; output[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "NMux:fu_mux5"   ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; muxin[3] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "NMux:fu_mux4"          ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; muxin[1][31..3] ; Input ; Info     ; Stuck at GND ;
; muxin[1][1..0]  ; Input ; Info     ; Stuck at GND ;
; muxin[1][2]     ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NMux:fu_mux1"                                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; muxin[0][31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; muxin[1][31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; muxout[31..5]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NMux:fu_mux0"                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; muxout[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Register32:fu_aluout" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; enable ; Input ; Info     ; Stuck at VCC         ;
+--------+-------+----------+----------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Register32:fu_mdr" ;
+--------+-------+----------+-------------------+
; Port   ; Type  ; Severity ; Details           ;
+--------+-------+----------+-------------------+
; enable ; Input ; Info     ; Stuck at VCC      ;
+--------+-------+----------+-------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Register32:fu_registerb" ;
+--------+-------+----------+-------------------------+
; Port   ; Type  ; Severity ; Details                 ;
+--------+-------+----------+-------------------------+
; enable ; Input ; Info     ; Stuck at VCC            ;
+--------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Register32:fu_registera" ;
+--------+-------+----------+-------------------------+
; Port   ; Type  ; Severity ; Details                 ;
+--------+-------+----------+-------------------------+
; enable ; Input ; Info     ; Stuck at VCC            ;
+--------+-------+----------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register32:fu_instructionregister"                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 226                         ;
; cycloneiii_ff         ; 337                         ;
;     CLR               ; 128                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 26                          ;
;     ENA               ; 128                         ;
;     ENA CLR SCLR      ; 4                           ;
;     plain             ; 49                          ;
; cycloneiii_lcell_comb ; 471                         ;
;     arith             ; 63                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 62                          ;
;     normal            ; 408                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 148                         ;
;         4 data inputs ; 236                         ;
; cycloneiii_ram_block  ; 94                          ;
;                       ;                             ;
; Max LUT depth         ; 8.40                        ;
; Average LUT depth     ; 3.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Dec 07 18:13:12 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 2 design units, including 1 entities, in source file processor.vhd
    Info (12022): Found design unit 1: Processor-LogicFunction File: C:/vhdlmips/Processor.vhd Line: 49
    Info (12023): Found entity 1: Processor File: C:/vhdlmips/Processor.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file nmux.vhd
    Info (12022): Found design unit 1: NMux-Primitive File: C:/vhdlmips/NMux.vhd Line: 18
    Info (12023): Found entity 1: NMux File: C:/vhdlmips/NMux.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file pkg.vhd
    Info (12022): Found design unit 1: datatypes File: C:/vhdlmips/pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shift2left.vhd
    Info (12022): Found design unit 1: Shift2Left-Primitive File: C:/vhdlmips/Shift2Left.vhd Line: 12
    Info (12023): Found entity 1: Shift2Left File: C:/vhdlmips/Shift2Left.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register32.vhd
    Info (12022): Found design unit 1: Register32-DFF File: C:/vhdlmips/Register32.vhd Line: 14
    Info (12023): Found entity 1: Register32 File: C:/vhdlmips/Register32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file signalextension.vhd
    Info (12022): Found design unit 1: SignalExtension-Primitive File: C:/vhdlmips/SignalExtension.vhd Line: 13
    Info (12023): Found entity 1: SignalExtension File: C:/vhdlmips/SignalExtension.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: Memory File: C:/vhdlmips/Memory.v Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-Primitive File: C:/vhdlmips/ControlUnit.vhd Line: 30
    Info (12023): Found entity 1: ControlUnit File: C:/vhdlmips/ControlUnit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-Primitive File: C:/vhdlmips/ALU.vhd Line: 19
    Info (12023): Found entity 1: ALU File: C:/vhdlmips/ALU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alucontrol.vhd
    Info (12022): Found design unit 1: ALUControl-Primitive File: C:/vhdlmips/ALUControl.vhd Line: 14
    Info (12023): Found entity 1: ALUControl File: C:/vhdlmips/ALUControl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registerbank.vhd
    Info (12022): Found design unit 1: RegisterBank-Primitive File: C:/vhdlmips/RegisterBank.vhd Line: 33
    Info (12023): Found entity 1: RegisterBank File: C:/vhdlmips/RegisterBank.vhd Line: 17
Info (12127): Elaborating entity "Processor" for the top level hierarchy
Critical Warning (10920): VHDL Incomplete Partial Association warning at Processor.vhd(518): port or argument "output" has 4/32 unassociated elements File: C:/vhdlmips/Processor.vhd Line: 518
Warning (10873): Using initial value X (don't care) for net "debug6[31..16]" at Processor.vhd(42) File: C:/vhdlmips/Processor.vhd Line: 42
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:fu_controlunit" File: C:/vhdlmips/Processor.vhd Line: 298
Info (12128): Elaborating entity "Register32" for hierarchy "Register32:fu_instructionregister" File: C:/vhdlmips/Processor.vhd Line: 323
Info (12128): Elaborating entity "NMux" for hierarchy "NMux:fu_mux0" File: C:/vhdlmips/Processor.vhd Line: 395
Info (12128): Elaborating entity "NMux" for hierarchy "NMux:fu_mux4" File: C:/vhdlmips/Processor.vhd Line: 451
Info (12128): Elaborating entity "RegisterBank" for hierarchy "RegisterBank:fu_registerbank" File: C:/vhdlmips/Processor.vhd Line: 475
Info (12128): Elaborating entity "altsyncram" for hierarchy "RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1"
Info (12130): Elaborated megafunction instantiation "RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1"
Info (12133): Instantiated megafunction "RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "31"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "31"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_csg1.tdf
    Info (12023): Found entity 1: altsyncram_csg1 File: C:/vhdlmips/db/altsyncram_csg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_csg1" for hierarchy "RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1|altsyncram_csg1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SignalExtension" for hierarchy "SignalExtension:fu_signalextension" File: C:/vhdlmips/Processor.vhd Line: 497
Info (12128): Elaborating entity "Shift2Left" for hierarchy "Shift2Left:fu_shift2left0" File: C:/vhdlmips/Processor.vhd Line: 505
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:fu_alu" File: C:/vhdlmips/Processor.vhd Line: 527
Warning (10541): VHDL Signal Declaration warning at ALU.vhd(13): used implicit default value for signal "zero" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/vhdlmips/ALU.vhd Line: 13
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:fu_alucontrol" File: C:/vhdlmips/Processor.vhd Line: 539
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:fu_memory" File: C:/vhdlmips/Processor.vhd Line: 551
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:fu_memory|altsyncram:altsyncram_component" File: C:/vhdlmips/Memory.v Line: 92
Info (12130): Elaborated megafunction instantiation "Memory:fu_memory|altsyncram:altsyncram_component" File: C:/vhdlmips/Memory.v Line: 92
Info (12133): Instantiated megafunction "Memory:fu_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/vhdlmips/Memory.v Line: 92
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dpj1.tdf
    Info (12023): Found entity 1: altsyncram_dpj1 File: C:/vhdlmips/db/altsyncram_dpj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dpj1" for hierarchy "Memory:fu_memory|altsyncram:altsyncram_component|altsyncram_dpj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug6[16]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[17]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[18]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[19]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[20]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[21]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[22]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[23]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[24]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[25]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[26]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[27]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[28]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[29]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[30]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debug6[31]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 42
    Warning (13410): Pin "debugstate[4]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[5]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[6]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[7]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[8]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[9]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[10]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[11]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[12]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[13]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[14]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[15]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[16]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[17]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[18]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[19]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[20]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[21]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[22]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[23]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[24]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[25]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[26]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[27]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[28]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[29]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[30]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
    Warning (13410): Pin "debugstate[31]" is stuck at GND File: C:/vhdlmips/Processor.vhd Line: 45
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1041 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 224 output pins
    Info (21061): Implemented 721 logic cells
    Info (21064): Implemented 94 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 699 megabytes
    Info: Processing ended: Wed Dec 07 18:13:31 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:40


