#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fde3a600cd0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fde3a640750_0 .var "Clk", 0 0;
v0x7fde3a6407e0_0 .var "Reset", 0 0;
v0x7fde3a6408f0_0 .var "Start", 0 0;
v0x7fde3a640980_0 .var "address", 26 0;
v0x7fde3a640a10_0 .var/i "counter", 31 0;
v0x7fde3a640ae0_0 .net "cpu_mem_addr", 31 0, L_0x7fde3a6446d0;  1 drivers
v0x7fde3a640b70_0 .net "cpu_mem_data", 255 0, L_0x7fde3a644850;  1 drivers
v0x7fde3a640c00_0 .net "cpu_mem_enable", 0 0, L_0x7fde3a644350;  1 drivers
v0x7fde3a640c90_0 .net "cpu_mem_write", 0 0, L_0x7fde3a644940;  1 drivers
v0x7fde3a640da0_0 .var "flag", 0 0;
v0x7fde3a640e30_0 .var/i "i", 31 0;
v0x7fde3a640ed0_0 .var "index", 4 0;
v0x7fde3a640f80_0 .net "mem_cpu_ack", 0 0, L_0x7fde3a645700;  1 drivers
v0x7fde3a641010_0 .net "mem_cpu_data", 255 0, v0x7fde3a640040_0;  1 drivers
v0x7fde3a6410b0_0 .var/i "outfile", 31 0;
v0x7fde3a641160_0 .var/i "outfile2", 31 0;
v0x7fde3a641210_0 .var "tag", 23 0;
S_0x7fde3a61e8c0 .scope module, "CPU" "CPU" 2 23, 3 1 0, S_0x7fde3a600cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
L_0x7fde3a6413a0 .functor AND 1, v0x7fde3a62f900_0, v0x7fde3a630db0_0, C4<1>, C4<1>;
L_0x7fde3a641430 .functor OR 1, v0x7fde3a62fb20_0, L_0x7fde3a6413a0, C4<0>, C4<0>;
L_0x7fde3a641d70 .functor AND 1, v0x7fde3a62f900_0, v0x7fde3a630db0_0, C4<1>, C4<1>;
L_0x7fde3a642ef0 .functor AND 1, v0x7fde3a62f900_0, v0x7fde3a630db0_0, C4<1>, C4<1>;
L_0x7fde3a642f60 .functor OR 1, v0x7fde3a62fb20_0, L_0x7fde3a642ef0, C4<0>, C4<0>;
v0x7fde3a63e720_0 .net *"_s0", 0 0, L_0x7fde3a6413a0;  1 drivers
v0x7fde3a63e7e0_0 .net *"_s11", 3 0, L_0x7fde3a641e60;  1 drivers
v0x7fde3a63e880_0 .net *"_s12", 25 0, L_0x7fde3a641f40;  1 drivers
L_0x104745050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fde3a63e930_0 .net/2u *"_s13", 1 0, L_0x104745050;  1 drivers
v0x7fde3a63e9e0_0 .net *"_s21", 29 0, L_0x7fde3a642b30;  1 drivers
L_0x104745128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fde3a63ead0_0 .net *"_s23", 1 0, L_0x104745128;  1 drivers
v0x7fde3a63eb80_0 .net *"_s27", 0 0, L_0x7fde3a642ef0;  1 drivers
v0x7fde3a63ec30_0 .net "cache_stall", 0 0, L_0x7fde3a643980;  1 drivers
v0x7fde3a63ecc0_0 .net "clk_i", 0 0, v0x7fde3a640750_0;  1 drivers
v0x7fde3a63edd0_0 .net "flush", 0 0, L_0x7fde3a641430;  1 drivers
v0x7fde3a63ee60_0 .net "mem_ack_i", 0 0, L_0x7fde3a645700;  alias, 1 drivers
v0x7fde3a63ef10_0 .net "mem_addr_o", 31 0, L_0x7fde3a6446d0;  alias, 1 drivers
v0x7fde3a63efa0_0 .net "mem_data_i", 255 0, v0x7fde3a640040_0;  alias, 1 drivers
v0x7fde3a63f030_0 .net "mem_data_o", 255 0, L_0x7fde3a644850;  alias, 1 drivers
v0x7fde3a63f0e0_0 .net "mem_enable_o", 0 0, L_0x7fde3a644350;  alias, 1 drivers
v0x7fde3a63f190_0 .net "mem_write_o", 0 0, L_0x7fde3a644940;  alias, 1 drivers
v0x7fde3a63f240_0 .net "rst_i", 0 0, v0x7fde3a6407e0_0;  1 drivers
v0x7fde3a63f410_0 .net "start_i", 0 0, v0x7fde3a6408f0_0;  1 drivers
L_0x7fde3a642060 .concat [ 2 26 4 0], L_0x104745050, L_0x7fde3a641f40, L_0x7fde3a641e60;
L_0x7fde3a642c10 .concat [ 2 30 0 0], L_0x104745128, L_0x7fde3a642b30;
S_0x7fde3a61eb00 .scope module, "ADD" "Adder" 3 161, 4 1 0, S_0x7fde3a61e8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fde3a61ec60_0 .net "data1_in", 31 0, L_0x7fde3a642c10;  1 drivers
v0x7fde3a62ea50_0 .net "data2_in", 31 0, v0x7fde3a634310_0;  1 drivers
v0x7fde3a62eb00_0 .net "data_o", 31 0, L_0x7fde3a6429f0;  1 drivers
L_0x7fde3a6429f0 .arith/sum 32, L_0x7fde3a642c10, v0x7fde3a634310_0;
S_0x7fde3a62ec10 .scope module, "ALU" "ALU" 3 255, 5 3 0, S_0x7fde3a61e8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fde3a62ee80_0 .net "ALUCtrl_i", 2 0, v0x7fde3a62f420_0;  1 drivers
v0x7fde3a62ef40_0 .net "data1_i", 31 0, v0x7fde3a63da50_0;  1 drivers
v0x7fde3a62eff0_0 .net "data2_i", 31 0, v0x7fde3a63ce20_0;  1 drivers
v0x7fde3a62f0b0_0 .var "data_o", 31 0;
E_0x7fde3a62ee30 .event edge, v0x7fde3a62ee80_0, v0x7fde3a62eff0_0, v0x7fde3a62ef40_0;
S_0x7fde3a62f1c0 .scope module, "ALU_Control" "ALU_Control" 3 262, 6 1 0, S_0x7fde3a61e8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x7fde3a62f420_0 .var "ALUCtrl_o", 2 0;
v0x7fde3a62f4f0_0 .net "ALUOp_i", 1 0, v0x7fde3a6326e0_0;  1 drivers
v0x7fde3a62f590_0 .net "funct_i", 5 0, L_0x7fde3a643500;  1 drivers
E_0x7fde3a62f3e0 .event edge, v0x7fde3a62f4f0_0, v0x7fde3a62f590_0;
S_0x7fde3a62f6a0 .scope module, "Control" "Control" 3 36, 7 1 0, S_0x7fde3a61e8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "Inst_i"
    .port_info 1 /OUTPUT 1 "Branch_o"
    .port_info 2 /OUTPUT 1 "Jump_o"
    .port_info 3 /OUTPUT 8 "Control_o"
v0x7fde3a62f900_0 .var "Branch_o", 0 0;
v0x7fde3a62f9b0_0 .var "Control_o", 7 0;
v0x7fde3a62fa60_0 .net "Inst_i", 5 0, L_0x7fde3a641520;  1 drivers
v0x7fde3a62fb20_0 .var "Jump_o", 0 0;
E_0x7fde3a62f8b0 .event edge, v0x7fde3a62fa60_0;
S_0x7fde3a62fc20 .scope module, "EX_MEM" "EX_MEM" 3 223, 8 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "WB_in"
    .port_info 3 /INPUT 2 "M_in"
    .port_info 4 /INPUT 32 "ALU_in"
    .port_info 5 /INPUT 5 "instruction_mux_in"
    .port_info 6 /INPUT 32 "RDdata2_in"
    .port_info 7 /INPUT 1 "hold_i"
    .port_info 8 /OUTPUT 1 "MemWrite"
    .port_info 9 /OUTPUT 1 "MemRead"
    .port_info 10 /OUTPUT 2 "WB_out"
    .port_info 11 /OUTPUT 32 "ALU_out"
    .port_info 12 /OUTPUT 5 "instruction_mux_out"
    .port_info 13 /OUTPUT 32 "RDdata2_out"
v0x7fde3a630040_0 .net "ALU_in", 31 0, v0x7fde3a62f0b0_0;  1 drivers
v0x7fde3a6300f0_0 .var "ALU_out", 31 0;
v0x7fde3a630190_0 .net "M_in", 1 0, v0x7fde3a632f50_0;  1 drivers
v0x7fde3a630250_0 .var "MemRead", 0 0;
v0x7fde3a6302f0_0 .var "MemWrite", 0 0;
v0x7fde3a6303d0_0 .net "RDdata2_in", 31 0, v0x7fde3a63e150_0;  1 drivers
v0x7fde3a630480_0 .var "RDdata2_out", 31 0;
v0x7fde3a630530_0 .net "WB_in", 1 0, v0x7fde3a633510_0;  1 drivers
v0x7fde3a6305e0_0 .var "WB_out", 1 0;
v0x7fde3a6306f0_0 .net "clk", 0 0, v0x7fde3a640750_0;  alias, 1 drivers
v0x7fde3a630790_0 .net "hold_i", 0 0, L_0x7fde3a643980;  alias, 1 drivers
v0x7fde3a630830_0 .net "instruction_mux_in", 4 0, v0x7fde3a63c870_0;  1 drivers
v0x7fde3a6308e0_0 .var "instruction_mux_out", 4 0;
o0x104713758 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fde3a630990_0 .net "reset", 0 0, o0x104713758;  0 drivers
E_0x7fde3a62ffd0 .event posedge, v0x7fde3a6306f0_0;
E_0x7fde3a630000 .event posedge, v0x7fde3a630990_0;
L_0x7fde3a6415c0 .part v0x7fde3a6305e0_0, 0, 1;
S_0x7fde3a630b80 .scope module, "Eq" "Eq" 3 43, 9 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 1 "branch_o"
v0x7fde3a630db0_0 .var "branch_o", 0 0;
v0x7fde3a630e60_0 .net "data1_i", 31 0, L_0x7fde3a642380;  1 drivers
v0x7fde3a630f00_0 .net "data2_i", 31 0, L_0x7fde3a642670;  1 drivers
E_0x7fde3a630d80 .event edge, v0x7fde3a630e60_0, v0x7fde3a630f00_0;
S_0x7fde3a630fb0 .scope module, "Forwarding" "Forwarding" 3 49, 10 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 1 /INPUT 1 "MEM_WB_RegWrite"
    .port_info 2 /INPUT 5 "EX_MEM_RegisterRd"
    .port_info 3 /INPUT 5 "MEM_WB_RegisterRd"
    .port_info 4 /INPUT 5 "ID_EX_RegisterRs"
    .port_info 5 /INPUT 5 "ID_Ex_RegisterRt"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x7fde3a6312d0_0 .net "EX_MEM_RegWrite", 0 0, L_0x7fde3a6415c0;  1 drivers
v0x7fde3a631380_0 .net "EX_MEM_RegisterRd", 4 0, v0x7fde3a6308e0_0;  1 drivers
v0x7fde3a631420_0 .var "ForwardA", 1 0;
v0x7fde3a6314d0_0 .var "ForwardB", 1 0;
v0x7fde3a631580_0 .net "ID_EX_RegisterRs", 4 0, v0x7fde3a632c70_0;  1 drivers
v0x7fde3a631670_0 .net "ID_Ex_RegisterRt", 4 0, v0x7fde3a632b00_0;  1 drivers
v0x7fde3a631720_0 .net "MEM_WB_RegWrite", 0 0, v0x7fde3a635370_0;  1 drivers
v0x7fde3a6317c0_0 .net "MEM_WB_RegisterRd", 4 0, v0x7fde3a6356e0_0;  1 drivers
E_0x7fde3a631260/0 .event edge, v0x7fde3a6312d0_0, v0x7fde3a6308e0_0, v0x7fde3a631580_0, v0x7fde3a631670_0;
E_0x7fde3a631260/1 .event edge, v0x7fde3a631720_0, v0x7fde3a6317c0_0;
E_0x7fde3a631260 .event/or E_0x7fde3a631260/0, E_0x7fde3a631260/1;
S_0x7fde3a631930 .scope module, "Hazard_Detect" "Hazard_Detect" 3 60, 11 1 0, S_0x7fde3a61e8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "ID_EX_MemRead"
    .port_info 1 /INPUT 5 "IF_ID_RegisterRs"
    .port_info 2 /INPUT 5 "IF_ID_RegisterRt"
    .port_info 3 /INPUT 5 "ID_EX_RegisterRt"
    .port_info 4 /OUTPUT 1 "PC_Write"
    .port_info 5 /OUTPUT 1 "IF_ID_Write"
    .port_info 6 /OUTPUT 1 "data_o"
v0x7fde3a631be0_0 .net "ID_EX_MemRead", 0 0, L_0x7fde3a6416c0;  1 drivers
v0x7fde3a631c80_0 .net "ID_EX_RegisterRt", 4 0, v0x7fde3a632b00_0;  alias, 1 drivers
v0x7fde3a631d40_0 .net "IF_ID_RegisterRs", 4 0, L_0x7fde3a6417a0;  1 drivers
v0x7fde3a631df0_0 .net "IF_ID_RegisterRt", 4 0, L_0x7fde3a641880;  1 drivers
v0x7fde3a631ea0_0 .var "IF_ID_Write", 0 0;
v0x7fde3a631f80_0 .var "PC_Write", 0 0;
v0x7fde3a632020_0 .var "data_o", 0 0;
E_0x7fde3a631b90 .event edge, v0x7fde3a631be0_0, v0x7fde3a631670_0, v0x7fde3a631d40_0, v0x7fde3a631df0_0;
S_0x7fde3a632170 .scope module, "ID_EX" "ID_EX" 3 194, 12 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "WB_in"
    .port_info 3 /INPUT 2 "M_in"
    .port_info 4 /INPUT 4 "EX_in"
    .port_info 5 /INPUT 32 "RDdata1_in"
    .port_info 6 /INPUT 32 "RDdata2_in"
    .port_info 7 /INPUT 32 "sign_extended_in"
    .port_info 8 /INPUT 5 "Inst_25_to_21_in"
    .port_info 9 /INPUT 5 "Inst_20_to_16_in"
    .port_info 10 /INPUT 5 "Inst_15_to_11_in"
    .port_info 11 /INPUT 6 "Inst_5_to_0_in"
    .port_info 12 /INPUT 32 "pc_plus4_in"
    .port_info 13 /INPUT 1 "hold_i"
    .port_info 14 /OUTPUT 2 "WB_out"
    .port_info 15 /OUTPUT 2 "M_out"
    .port_info 16 /OUTPUT 1 "ALUSrc_out"
    .port_info 17 /OUTPUT 2 "ALUOp_out"
    .port_info 18 /OUTPUT 1 "RegDst_out"
    .port_info 19 /OUTPUT 32 "RDdata1_out"
    .port_info 20 /OUTPUT 32 "RDdata2_out"
    .port_info 21 /OUTPUT 32 "sign_extended_out"
    .port_info 22 /OUTPUT 5 "Inst_25_to_21_out"
    .port_info 23 /OUTPUT 5 "Inst_20_to_16_out"
    .port_info 24 /OUTPUT 5 "Inst_15_to_11_out"
    .port_info 25 /OUTPUT 6 "Inst_5_to_0_out"
v0x7fde3a6326e0_0 .var "ALUOp_out", 1 0;
v0x7fde3a6327a0_0 .var "ALUSrc_out", 0 0;
v0x7fde3a632830_0 .net "EX_in", 3 0, L_0x7fde3a643180;  1 drivers
v0x7fde3a6328c0_0 .net "Inst_15_to_11_in", 4 0, L_0x7fde3a643460;  1 drivers
v0x7fde3a632960_0 .var "Inst_15_to_11_out", 4 0;
v0x7fde3a632a50_0 .net "Inst_20_to_16_in", 4 0, L_0x7fde3a6433c0;  1 drivers
v0x7fde3a632b00_0 .var "Inst_20_to_16_out", 4 0;
v0x7fde3a632be0_0 .net "Inst_25_to_21_in", 4 0, L_0x7fde3a643220;  1 drivers
v0x7fde3a632c70_0 .var "Inst_25_to_21_out", 4 0;
o0x1047141a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fde3a632da0_0 .net "Inst_5_to_0_in", 5 0, o0x1047141a8;  0 drivers
v0x7fde3a632e30_0 .var "Inst_5_to_0_out", 5 0;
v0x7fde3a632ec0_0 .net "M_in", 1 0, L_0x7fde3a6430a0;  1 drivers
v0x7fde3a632f50_0 .var "M_out", 1 0;
v0x7fde3a633010_0 .net "RDdata1_in", 31 0, L_0x7fde3a642380;  alias, 1 drivers
v0x7fde3a6330c0_0 .var "RDdata1_out", 31 0;
v0x7fde3a633160_0 .net "RDdata2_in", 31 0, L_0x7fde3a642670;  alias, 1 drivers
v0x7fde3a633220_0 .var "RDdata2_out", 31 0;
v0x7fde3a6333c0_0 .var "RegDst_out", 0 0;
v0x7fde3a633460_0 .net "WB_in", 1 0, L_0x7fde3a643000;  1 drivers
v0x7fde3a633510_0 .var "WB_out", 1 0;
v0x7fde3a6335d0_0 .net "clk", 0 0, v0x7fde3a640750_0;  alias, 1 drivers
v0x7fde3a633660_0 .net "hold_i", 0 0, L_0x7fde3a643980;  alias, 1 drivers
v0x7fde3a6336f0_0 .net "pc_plus4_in", 31 0, v0x7fde3a634310_0;  alias, 1 drivers
o0x1047142f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fde3a633780_0 .net "reset", 0 0, o0x1047142f8;  0 drivers
v0x7fde3a633810_0 .net "sign_extended_in", 31 0, v0x7fde3a6372f0_0;  1 drivers
v0x7fde3a6338a0_0 .var "sign_extended_out", 31 0;
E_0x7fde3a631160 .event posedge, v0x7fde3a633780_0;
L_0x7fde3a6416c0 .part v0x7fde3a632f50_0, 0, 1;
L_0x7fde3a643500 .part v0x7fde3a6338a0_0, 0, 6;
S_0x7fde3a633ba0 .scope module, "IF_ID" "IF_ID" 3 182, 13 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "hazard_in"
    .port_info 3 /INPUT 1 "flush"
    .port_info 4 /INPUT 32 "pc_plus4_in"
    .port_info 5 /INPUT 32 "instruction_in"
    .port_info 6 /INPUT 1 "hold_i"
    .port_info 7 /OUTPUT 32 "instruction_out"
    .port_info 8 /OUTPUT 32 "pc_plus4_out"
v0x7fde3a633ed0_0 .net "clk", 0 0, v0x7fde3a640750_0;  alias, 1 drivers
v0x7fde3a6323a0_0 .net "flush", 0 0, L_0x7fde3a642f60;  1 drivers
v0x7fde3a633fb0_0 .net "hazard_in", 0 0, v0x7fde3a631ea0_0;  1 drivers
v0x7fde3a634040_0 .net "hold_i", 0 0, L_0x7fde3a643980;  alias, 1 drivers
v0x7fde3a634110_0 .net "instruction_in", 31 0, L_0x7fde3a641c80;  1 drivers
v0x7fde3a6341e0_0 .var "instruction_out", 31 0;
v0x7fde3a634270_0 .net "pc_plus4_in", 31 0, L_0x7fde3a642d70;  1 drivers
v0x7fde3a634310_0 .var "pc_plus4_out", 31 0;
o0x104714928 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fde3a6343f0_0 .net "reset", 0 0, o0x104714928;  0 drivers
E_0x7fde3a633e80 .event posedge, v0x7fde3a6343f0_0;
L_0x7fde3a641520 .part v0x7fde3a6341e0_0, 26, 6;
L_0x7fde3a6417a0 .part v0x7fde3a6341e0_0, 21, 5;
L_0x7fde3a641880 .part v0x7fde3a6341e0_0, 16, 5;
L_0x7fde3a641f40 .part v0x7fde3a6341e0_0, 0, 26;
L_0x7fde3a642720 .part v0x7fde3a6341e0_0, 21, 5;
L_0x7fde3a642830 .part v0x7fde3a6341e0_0, 16, 5;
L_0x7fde3a642910 .part v0x7fde3a6341e0_0, 0, 16;
L_0x7fde3a643220 .part v0x7fde3a6341e0_0, 21, 5;
L_0x7fde3a6433c0 .part v0x7fde3a6341e0_0, 16, 5;
L_0x7fde3a643460 .part v0x7fde3a6341e0_0, 11, 5;
S_0x7fde3a6345b0 .scope module, "IM" "Instruction_Memory" 3 70, 14 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fde3a641c80 .functor BUFZ 32, L_0x7fde3a641940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fde3a634710_0 .net *"_s0", 31 0, L_0x7fde3a641940;  1 drivers
v0x7fde3a6347d0_0 .net *"_s2", 31 0, L_0x7fde3a641b00;  1 drivers
v0x7fde3a634880_0 .net *"_s4", 29 0, L_0x7fde3a641a20;  1 drivers
L_0x104745008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fde3a634940_0 .net *"_s6", 1 0, L_0x104745008;  1 drivers
v0x7fde3a6349f0_0 .net "addr_i", 31 0, v0x7fde3a635f90_0;  1 drivers
v0x7fde3a634ae0_0 .net "instr_o", 31 0, L_0x7fde3a641c80;  alias, 1 drivers
v0x7fde3a634b80 .array "memory", 511 0, 31 0;
L_0x7fde3a641940 .array/port v0x7fde3a634b80, L_0x7fde3a641b00;
L_0x7fde3a641a20 .part v0x7fde3a635f90_0, 2, 30;
L_0x7fde3a641b00 .concat [ 30 2 0 0], L_0x7fde3a641a20, L_0x104745008;
S_0x7fde3a634c40 .scope module, "MEM_WB" "MEM_WB" 3 240, 15 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "WB_in"
    .port_info 3 /INPUT 32 "ReadData_in"
    .port_info 4 /INPUT 32 "ALU_in"
    .port_info 5 /INPUT 5 "instruction_mux_in"
    .port_info 6 /INPUT 1 "hold_i"
    .port_info 7 /OUTPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 1 "MemtoReg"
    .port_info 9 /OUTPUT 32 "ReadData_out"
    .port_info 10 /OUTPUT 32 "ALU_out"
    .port_info 11 /OUTPUT 5 "instruction_mux_out"
v0x7fde3a634fb0_0 .net "ALU_in", 31 0, v0x7fde3a6300f0_0;  1 drivers
v0x7fde3a635080_0 .var "ALU_out", 31 0;
v0x7fde3a635120_0 .var "MemtoReg", 0 0;
v0x7fde3a6351d0_0 .net "ReadData_in", 31 0, L_0x7fde3a643a90;  1 drivers
v0x7fde3a635280_0 .var "ReadData_out", 31 0;
v0x7fde3a635370_0 .var "RegWrite", 0 0;
v0x7fde3a635400_0 .net "WB_in", 1 0, v0x7fde3a6305e0_0;  1 drivers
v0x7fde3a6354b0_0 .net "clk", 0 0, v0x7fde3a640750_0;  alias, 1 drivers
v0x7fde3a635540_0 .net "hold_i", 0 0, L_0x7fde3a643980;  alias, 1 drivers
v0x7fde3a635650_0 .net "instruction_mux_in", 4 0, v0x7fde3a6308e0_0;  alias, 1 drivers
v0x7fde3a6356e0_0 .var "instruction_mux_out", 4 0;
o0x104714d18 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fde3a635780_0 .net "reset", 0 0, o0x104714d18;  0 drivers
E_0x7fde3a634f70 .event posedge, v0x7fde3a635780_0;
S_0x7fde3a635930 .scope module, "PC" "PC" 3 134, 16 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /INPUT 1 "IsHazzard_i"
    .port_info 5 /INPUT 1 "hold_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x7fde3a635c20_0 .net "IsHazzard_i", 0 0, v0x7fde3a631f80_0;  1 drivers
v0x7fde3a635ce0_0 .net "clk_i", 0 0, v0x7fde3a640750_0;  alias, 1 drivers
v0x7fde3a635df0_0 .net "hold_i", 0 0, L_0x7fde3a643980;  alias, 1 drivers
v0x7fde3a635f00_0 .net "pc_i", 31 0, v0x7fde3a63c2d0_0;  1 drivers
v0x7fde3a635f90_0 .var "pc_o", 31 0;
v0x7fde3a636020_0 .net "rst_i", 0 0, v0x7fde3a6407e0_0;  alias, 1 drivers
v0x7fde3a6360b0_0 .net "start_i", 0 0, v0x7fde3a6408f0_0;  alias, 1 drivers
E_0x7fde3a635bd0/0 .event negedge, v0x7fde3a636020_0;
E_0x7fde3a635bd0/1 .event posedge, v0x7fde3a6306f0_0;
E_0x7fde3a635bd0 .event/or E_0x7fde3a635bd0/0, E_0x7fde3a635bd0/1;
S_0x7fde3a636190 .scope module, "Registers" "Registers" 3 144, 17 1 0, S_0x7fde3a61e8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fde3a642380 .functor BUFZ 32, L_0x7fde3a6421c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fde3a642670 .functor BUFZ 32, L_0x7fde3a642430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fde3a636460_0 .net "RDaddr_i", 4 0, v0x7fde3a6356e0_0;  alias, 1 drivers
v0x7fde3a636550_0 .net "RDdata_i", 31 0, v0x7fde3a63d3c0_0;  1 drivers
v0x7fde3a6365f0_0 .net "RSaddr_i", 4 0, L_0x7fde3a642720;  1 drivers
v0x7fde3a6366a0_0 .net "RSdata_o", 31 0, L_0x7fde3a642380;  alias, 1 drivers
v0x7fde3a636780_0 .net "RTaddr_i", 4 0, L_0x7fde3a642830;  1 drivers
v0x7fde3a636850_0 .net "RTdata_o", 31 0, L_0x7fde3a642670;  alias, 1 drivers
v0x7fde3a636930_0 .net "RegWrite_i", 0 0, v0x7fde3a635370_0;  alias, 1 drivers
v0x7fde3a636a00_0 .net *"_s0", 31 0, L_0x7fde3a6421c0;  1 drivers
v0x7fde3a636a90_0 .net *"_s10", 6 0, L_0x7fde3a642510;  1 drivers
L_0x1047450e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fde3a636ba0_0 .net *"_s13", 1 0, L_0x1047450e0;  1 drivers
v0x7fde3a636c30_0 .net *"_s2", 6 0, L_0x7fde3a642260;  1 drivers
L_0x104745098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fde3a636ce0_0 .net *"_s5", 1 0, L_0x104745098;  1 drivers
v0x7fde3a636d90_0 .net *"_s8", 31 0, L_0x7fde3a642430;  1 drivers
v0x7fde3a636e40_0 .net "clk_i", 0 0, v0x7fde3a640750_0;  alias, 1 drivers
v0x7fde3a636ed0 .array "register", 31 0, 31 0;
E_0x7fde3a636400 .event edge, v0x7fde3a631720_0, v0x7fde3a636550_0, v0x7fde3a6317c0_0;
L_0x7fde3a6421c0 .array/port v0x7fde3a636ed0, L_0x7fde3a642260;
L_0x7fde3a642260 .concat [ 5 2 0 0], L_0x7fde3a642720, L_0x104745098;
L_0x7fde3a642430 .array/port v0x7fde3a636ed0, L_0x7fde3a642510;
L_0x7fde3a642510 .concat [ 5 2 0 0], L_0x7fde3a642830, L_0x1047450e0;
S_0x7fde3a636ff0 .scope module, "Signed_Extend" "Signed_Extend" 3 156, 18 1 0, S_0x7fde3a61e8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fde3a637230_0 .net "data_i", 15 0, L_0x7fde3a642910;  1 drivers
v0x7fde3a6372f0_0 .var "data_o", 31 0;
E_0x7fde3a6371e0 .event edge, v0x7fde3a637230_0;
L_0x7fde3a642b30 .part v0x7fde3a6372f0_0, 0, 30;
S_0x7fde3a637390 .scope module, "add_pc" "Adder" 3 167, 4 1 0, S_0x7fde3a61e8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fde3a6375b0_0 .net "data1_in", 31 0, v0x7fde3a635f90_0;  alias, 1 drivers
L_0x104745170 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fde3a637690_0 .net "data2_in", 31 0, L_0x104745170;  1 drivers
v0x7fde3a637730_0 .net "data_o", 31 0, L_0x7fde3a642d70;  alias, 1 drivers
L_0x7fde3a642d70 .arith/sum 32, v0x7fde3a635f90_0, L_0x104745170;
S_0x7fde3a637830 .scope module, "dcache" "dcache_top" 3 269, 19 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "p1_data_i"
    .port_info 9 /INPUT 32 "p1_addr_i"
    .port_info 10 /INPUT 1 "p1_MemRead_i"
    .port_info 11 /INPUT 1 "p1_MemWrite_i"
    .port_info 12 /OUTPUT 32 "p1_data_o"
    .port_info 13 /OUTPUT 1 "p1_stall_o"
P_0x7fde3a637ae0 .param/l "STATE_IDLE" 0 19 68, C4<000>;
P_0x7fde3a637b20 .param/l "STATE_MISS" 0 19 72, C4<100>;
P_0x7fde3a637b60 .param/l "STATE_READMISS" 0 19 69, C4<001>;
P_0x7fde3a637ba0 .param/l "STATE_READMISSOK" 0 19 70, C4<010>;
P_0x7fde3a637be0 .param/l "STATE_WRITEBACK" 0 19 71, C4<011>;
L_0x7fde3a6435a0 .functor OR 1, v0x7fde3a630250_0, v0x7fde3a6302f0_0, C4<0>, C4<0>;
L_0x7fde3a6438d0 .functor NOT 1, L_0x7fde3a644d70, C4<0>, C4<0>, C4<0>;
L_0x7fde3a643980 .functor AND 1, L_0x7fde3a6438d0, L_0x7fde3a6435a0, C4<1>, C4<1>;
L_0x7fde3a643a90 .functor BUFZ 32, v0x7fde3a63aa50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fde3a643e10 .functor BUFZ 5, L_0x7fde3a643750, C4<00000>, C4<00000>, C4<00000>;
L_0x7fde3a643eb0 .functor BUFZ 1, L_0x7fde3a6435a0, C4<0>, C4<0>, C4<0>;
L_0x7fde3a643f20 .functor OR 1, v0x7fde3a63a040_0, L_0x7fde3a644a30, C4<0>, C4<0>;
L_0x7fde3a644350 .functor BUFZ 1, v0x7fde3a63a630_0, C4<0>, C4<0>, C4<0>;
L_0x7fde3a644850 .functor BUFZ 256, L_0x7fde3a6455a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fde3a644940 .functor BUFZ 1, v0x7fde3a63a750_0, C4<0>, C4<0>, C4<0>;
L_0x7fde3a644a30 .functor AND 1, L_0x7fde3a644d70, v0x7fde3a6302f0_0, C4<1>, C4<1>;
L_0x7fde3a644b00 .functor BUFZ 1, L_0x7fde3a644a30, C4<0>, C4<0>, C4<0>;
L_0x7fde3a644c90 .functor AND 1, L_0x7fde3a644b70, L_0x7fde3a643b40, C4<1>, C4<1>;
L_0x7fde3a644f00 .functor BUFZ 256, L_0x7fde3a6455a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1047451b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fde3a6394d0_0 .net/2u *"_s26", 0 0, L_0x1047451b8;  1 drivers
L_0x104745200 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fde3a639590_0 .net/2u *"_s34", 4 0, L_0x104745200;  1 drivers
v0x7fde3a639630_0 .net *"_s36", 31 0, L_0x7fde3a644440;  1 drivers
L_0x104745248 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fde3a6396d0_0 .net/2u *"_s38", 4 0, L_0x104745248;  1 drivers
v0x7fde3a639780_0 .net *"_s40", 31 0, L_0x7fde3a6445b0;  1 drivers
v0x7fde3a639870_0 .net *"_s52", 0 0, L_0x7fde3a644b70;  1 drivers
v0x7fde3a639910_0 .net *"_s54", 0 0, L_0x7fde3a644c90;  1 drivers
L_0x104745290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fde3a6399b0_0 .net/2u *"_s56", 0 0, L_0x104745290;  1 drivers
L_0x1047452d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fde3a639a60_0 .net/2u *"_s58", 0 0, L_0x1047452d8;  1 drivers
v0x7fde3a639b70_0 .net *"_s8", 0 0, L_0x7fde3a6438d0;  1 drivers
v0x7fde3a639c20_0 .net "cache_dirty", 0 0, L_0x7fde3a644b00;  1 drivers
v0x7fde3a639cc0_0 .net "cache_sram_data", 255 0, L_0x7fde3a6441b0;  1 drivers
v0x7fde3a639d80_0 .net "cache_sram_enable", 0 0, L_0x7fde3a643eb0;  1 drivers
v0x7fde3a639e10_0 .net "cache_sram_index", 4 0, L_0x7fde3a643e10;  1 drivers
v0x7fde3a639ee0_0 .net "cache_sram_tag", 23 0, L_0x7fde3a644010;  1 drivers
v0x7fde3a639f70_0 .net "cache_sram_write", 0 0, L_0x7fde3a643f20;  1 drivers
v0x7fde3a63a040_0 .var "cache_we", 0 0;
v0x7fde3a63a1d0_0 .net "clk_i", 0 0, v0x7fde3a640750_0;  alias, 1 drivers
v0x7fde3a63a360_0 .net "hit", 0 0, L_0x7fde3a644d70;  1 drivers
v0x7fde3a63a3f0_0 .net "mem_ack_i", 0 0, L_0x7fde3a645700;  alias, 1 drivers
v0x7fde3a63a480_0 .net "mem_addr_o", 31 0, L_0x7fde3a6446d0;  alias, 1 drivers
v0x7fde3a63a510_0 .net "mem_data_i", 255 0, v0x7fde3a640040_0;  alias, 1 drivers
v0x7fde3a63a5a0_0 .net "mem_data_o", 255 0, L_0x7fde3a644850;  alias, 1 drivers
v0x7fde3a63a630_0 .var "mem_enable", 0 0;
v0x7fde3a63a6c0_0 .net "mem_enable_o", 0 0, L_0x7fde3a644350;  alias, 1 drivers
v0x7fde3a63a750_0 .var "mem_write", 0 0;
v0x7fde3a63a7e0_0 .net "mem_write_o", 0 0, L_0x7fde3a644940;  alias, 1 drivers
v0x7fde3a63a880_0 .net "p1_MemRead_i", 0 0, v0x7fde3a630250_0;  1 drivers
v0x7fde3a63a930_0 .net "p1_MemWrite_i", 0 0, v0x7fde3a6302f0_0;  1 drivers
v0x7fde3a63a9c0_0 .net "p1_addr_i", 31 0, v0x7fde3a6300f0_0;  alias, 1 drivers
v0x7fde3a63aa50_0 .var "p1_data", 31 0;
v0x7fde3a63aae0_0 .net "p1_data_i", 31 0, v0x7fde3a630480_0;  1 drivers
v0x7fde3a63ab70_0 .net "p1_data_o", 31 0, L_0x7fde3a643a90;  alias, 1 drivers
v0x7fde3a63a0f0_0 .net "p1_index", 4 0, L_0x7fde3a643750;  1 drivers
v0x7fde3a63ae00_0 .net "p1_offset", 4 0, L_0x7fde3a6436b0;  1 drivers
v0x7fde3a63ae90_0 .net "p1_req", 0 0, L_0x7fde3a6435a0;  1 drivers
v0x7fde3a63af20_0 .net "p1_stall_o", 0 0, L_0x7fde3a643980;  alias, 1 drivers
v0x7fde3a63afb0_0 .net "p1_tag", 21 0, L_0x7fde3a6437f0;  1 drivers
v0x7fde3a63b050_0 .net "r_hit_data", 255 0, L_0x7fde3a644f00;  1 drivers
v0x7fde3a63b100_0 .net "rst_i", 0 0, v0x7fde3a6407e0_0;  alias, 1 drivers
v0x7fde3a63b1b0_0 .net "sram_cache_data", 255 0, L_0x7fde3a6455a0;  1 drivers
v0x7fde3a63b260_0 .net "sram_cache_tag", 23 0, L_0x7fde3a645170;  1 drivers
v0x7fde3a63b310_0 .net "sram_dirty", 0 0, L_0x7fde3a643c20;  1 drivers
v0x7fde3a63b3a0_0 .net "sram_tag", 21 0, L_0x7fde3a643cf0;  1 drivers
v0x7fde3a63b450_0 .net "sram_valid", 0 0, L_0x7fde3a643b40;  1 drivers
v0x7fde3a63b4f0_0 .var "state", 2 0;
v0x7fde3a63b5a0_0 .var "w_hit_data", 255 0;
v0x7fde3a63b650_0 .var "write_back", 0 0;
v0x7fde3a63b6f0_0 .net "write_hit", 0 0, L_0x7fde3a644a30;  1 drivers
E_0x7fde3a637ee0 .event edge, v0x7fde3a630480_0, v0x7fde3a63b050_0, v0x7fde3a63ae00_0;
E_0x7fde3a637f30 .event edge, v0x7fde3a63b050_0, v0x7fde3a63ae00_0;
L_0x7fde3a6436b0 .part v0x7fde3a6300f0_0, 0, 5;
L_0x7fde3a643750 .part v0x7fde3a6300f0_0, 5, 5;
L_0x7fde3a6437f0 .part v0x7fde3a6300f0_0, 10, 22;
L_0x7fde3a643b40 .part L_0x7fde3a645170, 23, 1;
L_0x7fde3a643c20 .part L_0x7fde3a645170, 22, 1;
L_0x7fde3a643cf0 .part L_0x7fde3a645170, 0, 22;
L_0x7fde3a644010 .concat [ 22 1 1 0], L_0x7fde3a6437f0, L_0x7fde3a644b00, L_0x1047451b8;
L_0x7fde3a6441b0 .functor MUXZ 256, v0x7fde3a640040_0, v0x7fde3a63b5a0_0, L_0x7fde3a644d70, C4<>;
L_0x7fde3a644440 .concat [ 5 5 22 0], L_0x104745200, L_0x7fde3a643750, L_0x7fde3a643cf0;
L_0x7fde3a6445b0 .concat [ 5 5 22 0], L_0x104745248, L_0x7fde3a643750, L_0x7fde3a6437f0;
L_0x7fde3a6446d0 .functor MUXZ 32, L_0x7fde3a6445b0, L_0x7fde3a644440, v0x7fde3a63b650_0, C4<>;
L_0x7fde3a644b70 .cmp/eq 22, L_0x7fde3a643cf0, L_0x7fde3a6437f0;
L_0x7fde3a644d70 .functor MUXZ 1, L_0x1047452d8, L_0x104745290, L_0x7fde3a644c90, C4<>;
S_0x7fde3a637f70 .scope module, "dcache_data_sram" "dcache_data_sram" 19 220, 20 1 0, S_0x7fde3a637830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 256 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 256 "data_o"
v0x7fde3a6381f0_0 .net *"_s0", 255 0, L_0x7fde3a6452d0;  1 drivers
v0x7fde3a6382b0_0 .net *"_s2", 6 0, L_0x7fde3a645370;  1 drivers
L_0x1047453b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fde3a638360_0 .net *"_s5", 1 0, L_0x1047453b0;  1 drivers
L_0x1047453f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fde3a638420_0 .net/2u *"_s6", 255 0, L_0x1047453f8;  1 drivers
v0x7fde3a6384d0_0 .net "addr_i", 4 0, L_0x7fde3a643e10;  alias, 1 drivers
v0x7fde3a6385c0_0 .net "clk_i", 0 0, v0x7fde3a640750_0;  alias, 1 drivers
v0x7fde3a638650_0 .net "data_i", 255 0, L_0x7fde3a6441b0;  alias, 1 drivers
v0x7fde3a638700_0 .net "data_o", 255 0, L_0x7fde3a6455a0;  alias, 1 drivers
v0x7fde3a6387b0_0 .net "enable_i", 0 0, L_0x7fde3a643eb0;  alias, 1 drivers
v0x7fde3a6388c0 .array "memory", 31 0, 255 0;
v0x7fde3a638950_0 .net "write_i", 0 0, L_0x7fde3a643f20;  alias, 1 drivers
L_0x7fde3a6452d0 .array/port v0x7fde3a6388c0, L_0x7fde3a645370;
L_0x7fde3a645370 .concat [ 5 2 0 0], L_0x7fde3a643e10, L_0x1047453b0;
L_0x7fde3a6455a0 .functor MUXZ 256, L_0x1047453f8, L_0x7fde3a6452d0, L_0x7fde3a643eb0, C4<>;
S_0x7fde3a638a80 .scope module, "dcache_tag_sram" "dcache_tag_sram" 19 207, 21 1 0, S_0x7fde3a637830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 24 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 24 "data_o"
v0x7fde3a638cc0_0 .net *"_s0", 23 0, L_0x7fde3a644f70;  1 drivers
v0x7fde3a638d50_0 .net *"_s2", 6 0, L_0x7fde3a645010;  1 drivers
L_0x104745320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fde3a638df0_0 .net *"_s5", 1 0, L_0x104745320;  1 drivers
L_0x104745368 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fde3a638eb0_0 .net/2u *"_s6", 23 0, L_0x104745368;  1 drivers
v0x7fde3a638f60_0 .net "addr_i", 4 0, L_0x7fde3a643e10;  alias, 1 drivers
v0x7fde3a639040_0 .net "clk_i", 0 0, v0x7fde3a640750_0;  alias, 1 drivers
v0x7fde3a6390d0_0 .net "data_i", 23 0, L_0x7fde3a644010;  alias, 1 drivers
v0x7fde3a639170_0 .net "data_o", 23 0, L_0x7fde3a645170;  alias, 1 drivers
v0x7fde3a639220_0 .net "enable_i", 0 0, L_0x7fde3a643eb0;  alias, 1 drivers
v0x7fde3a639350 .array "memory", 31 0, 23 0;
v0x7fde3a6393e0_0 .net "write_i", 0 0, L_0x7fde3a643f20;  alias, 1 drivers
L_0x7fde3a644f70 .array/port v0x7fde3a639350, L_0x7fde3a645010;
L_0x7fde3a645010 .concat [ 5 2 0 0], L_0x7fde3a643e10, L_0x104745320;
L_0x7fde3a645170 .functor MUXZ 24, L_0x104745368, L_0x7fde3a644f70, L_0x7fde3a643eb0, C4<>;
S_0x7fde3a63b8e0 .scope module, "mux1" "mux1" 3 76, 22 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "Isbranch_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fde3a63bb70_0 .net "Isbranch_i", 0 0, L_0x7fde3a641d70;  1 drivers
v0x7fde3a63bc20_0 .net "data1_i", 31 0, L_0x7fde3a6429f0;  alias, 1 drivers
v0x7fde3a63bcc0_0 .net "data2_i", 31 0, L_0x7fde3a642d70;  alias, 1 drivers
v0x7fde3a63bd90_0 .var "data_o", 31 0;
E_0x7fde3a63bb10 .event edge, v0x7fde3a63bb70_0, v0x7fde3a62eb00_0, v0x7fde3a634270_0;
L_0x7fde3a641e60 .part v0x7fde3a63bd90_0, 28, 4;
S_0x7fde3a63be40 .scope module, "mux2" "mux2" 3 83, 23 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "Isjump_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fde3a63c0b0_0 .net "Isjump_i", 0 0, v0x7fde3a62fb20_0;  1 drivers
v0x7fde3a63c170_0 .net "data1_i", 31 0, v0x7fde3a63bd90_0;  1 drivers
v0x7fde3a63c220_0 .net "data2_i", 31 0, L_0x7fde3a642060;  1 drivers
v0x7fde3a63c2d0_0 .var "data_o", 31 0;
E_0x7fde3a63c050 .event edge, v0x7fde3a62fb20_0, v0x7fde3a63c220_0, v0x7fde3a63bd90_0;
S_0x7fde3a63c3e0 .scope module, "mux3" "mux3" 3 91, 24 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "IsRegDst_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x7fde3a63c650_0 .net "IsRegDst_i", 0 0, v0x7fde3a6333c0_0;  1 drivers
v0x7fde3a63c710_0 .net "data1_i", 4 0, v0x7fde3a632b00_0;  alias, 1 drivers
v0x7fde3a63c7a0_0 .net "data2_i", 4 0, v0x7fde3a632960_0;  1 drivers
v0x7fde3a63c870_0 .var "data_o", 4 0;
E_0x7fde3a63c5f0 .event edge, v0x7fde3a6333c0_0, v0x7fde3a632960_0, v0x7fde3a631670_0;
S_0x7fde3a63c970 .scope module, "mux4" "mux4" 3 98, 25 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "IsALUSrc_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fde3a63cbe0_0 .net "IsALUSrc_i", 0 0, v0x7fde3a6327a0_0;  1 drivers
v0x7fde3a63cca0_0 .net "data1_i", 31 0, v0x7fde3a63e150_0;  alias, 1 drivers
v0x7fde3a63cd50_0 .net "data2_i", 31 0, v0x7fde3a6338a0_0;  1 drivers
v0x7fde3a63ce20_0 .var "data_o", 31 0;
E_0x7fde3a63cb80 .event edge, v0x7fde3a6327a0_0, v0x7fde3a6338a0_0, v0x7fde3a6303d0_0;
S_0x7fde3a63cf10 .scope module, "mux5" "mux5" 3 105, 26 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "IsMemtoReg_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fde3a63d180_0 .net "IsMemtoReg_i", 0 0, v0x7fde3a635120_0;  1 drivers
v0x7fde3a63d240_0 .net "data1_i", 31 0, v0x7fde3a635280_0;  1 drivers
v0x7fde3a63d2f0_0 .net "data2_i", 31 0, v0x7fde3a635080_0;  1 drivers
v0x7fde3a63d3c0_0 .var "data_o", 31 0;
E_0x7fde3a63d120 .event edge, v0x7fde3a635120_0, v0x7fde3a635280_0, v0x7fde3a635080_0;
S_0x7fde3a63d4b0 .scope module, "mux6" "mux6" 3 112, 27 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "IsForward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fde3a63d750_0 .net "IsForward_i", 1 0, v0x7fde3a631420_0;  1 drivers
v0x7fde3a63d820_0 .net "data1_i", 31 0, v0x7fde3a6330c0_0;  1 drivers
v0x7fde3a63d8d0_0 .net "data2_i", 31 0, v0x7fde3a63d3c0_0;  alias, 1 drivers
v0x7fde3a63d9c0_0 .net "data3_i", 31 0, v0x7fde3a6300f0_0;  alias, 1 drivers
v0x7fde3a63da50_0 .var "data_o", 31 0;
E_0x7fde3a63d710 .event edge, v0x7fde3a631420_0, v0x7fde3a6330c0_0, v0x7fde3a6300f0_0, v0x7fde3a636550_0;
S_0x7fde3a63db80 .scope module, "mux7" "mux7" 3 120, 28 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "IsForward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fde3a63de10_0 .net "IsForward_i", 1 0, v0x7fde3a6314d0_0;  1 drivers
v0x7fde3a63dee0_0 .net "data1_i", 31 0, v0x7fde3a633220_0;  1 drivers
v0x7fde3a63df90_0 .net "data2_i", 31 0, v0x7fde3a63d3c0_0;  alias, 1 drivers
v0x7fde3a63e040_0 .net "data3_i", 31 0, v0x7fde3a6300f0_0;  alias, 1 drivers
v0x7fde3a63e150_0 .var "data_o", 31 0;
E_0x7fde3a63ddb0 .event edge, v0x7fde3a6314d0_0, v0x7fde3a633220_0, v0x7fde3a6300f0_0, v0x7fde3a636550_0;
S_0x7fde3a63e290 .scope module, "mux8" "mux8" 3 128, 29 1 0, S_0x7fde3a61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_i"
    .port_info 1 /INPUT 1 "IsHazzard_i"
    .port_info 2 /OUTPUT 8 "data_o"
v0x7fde3a63e4b0_0 .net "IsHazzard_i", 0 0, v0x7fde3a632020_0;  1 drivers
v0x7fde3a63e570_0 .net "data_i", 7 0, v0x7fde3a62f9b0_0;  1 drivers
v0x7fde3a63e620_0 .var "data_o", 7 0;
E_0x7fde3a63d660 .event edge, v0x7fde3a632020_0, v0x7fde3a62f9b0_0;
L_0x7fde3a643000 .part v0x7fde3a63e620_0, 0, 2;
L_0x7fde3a6430a0 .part v0x7fde3a63e620_0, 2, 2;
L_0x7fde3a643180 .part v0x7fde3a63e620_0, 4, 4;
S_0x7fde3a63f4b0 .scope module, "Data_Memory" "Data_Memory" 2 36, 30 1 0, S_0x7fde3a600cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x7fde3a63f620 .param/l "STATE_ACK" 0 30 34, C4<010>;
P_0x7fde3a63f660 .param/l "STATE_FINISH" 0 30 35, C4<011>;
P_0x7fde3a63f6a0 .param/l "STATE_IDLE" 0 30 32, C4<000>;
P_0x7fde3a63f6e0 .param/l "STATE_WAIT" 0 30 33, C4<001>;
L_0x7fde3a645700 .functor BUFZ 1, v0x7fde3a63fb80_0, C4<0>, C4<0>, C4<0>;
v0x7fde3a63f960_0 .net *"_s2", 31 0, L_0x7fde3a645890;  1 drivers
v0x7fde3a63fa10_0 .net *"_s4", 26 0, L_0x7fde3a6457f0;  1 drivers
L_0x104745440 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fde3a63fac0_0 .net *"_s6", 4 0, L_0x104745440;  1 drivers
v0x7fde3a63fb80_0 .var "ack", 0 0;
v0x7fde3a63fc20_0 .net "ack_o", 0 0, L_0x7fde3a645700;  alias, 1 drivers
v0x7fde3a63fd30_0 .net "addr", 26 0, L_0x7fde3a6459d0;  1 drivers
v0x7fde3a63fdc0_0 .net "addr_i", 31 0, L_0x7fde3a6446d0;  alias, 1 drivers
v0x7fde3a63fea0_0 .net "clk_i", 0 0, v0x7fde3a640750_0;  alias, 1 drivers
v0x7fde3a63ff30_0 .var "count", 3 0;
v0x7fde3a640040_0 .var "data", 255 0;
v0x7fde3a6400d0_0 .net "data_i", 255 0, L_0x7fde3a644850;  alias, 1 drivers
v0x7fde3a640170_0 .net "data_o", 255 0, v0x7fde3a640040_0;  alias, 1 drivers
v0x7fde3a640250_0 .net "enable_i", 0 0, L_0x7fde3a644350;  alias, 1 drivers
v0x7fde3a640320 .array "memory", 511 0, 255 0;
v0x7fde3a6403b0_0 .var "ok", 0 0;
v0x7fde3a640440_0 .net "rst_i", 0 0, v0x7fde3a6407e0_0;  alias, 1 drivers
v0x7fde3a6404d0_0 .var "state", 1 0;
v0x7fde3a640660_0 .net "write_i", 0 0, L_0x7fde3a644940;  alias, 1 drivers
L_0x7fde3a6457f0 .part L_0x7fde3a6446d0, 5, 27;
L_0x7fde3a645890 .concat [ 27 5 0 0], L_0x7fde3a6457f0, L_0x104745440;
L_0x7fde3a6459d0 .part L_0x7fde3a645890, 0, 27;
    .scope S_0x7fde3a62f6a0;
T_0 ;
    %wait E_0x7fde3a62f8b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a62f900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a62fb20_0, 0, 1;
    %load/vec4 v0x7fde3a62fa60_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 2;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
T_0.0 ;
    %load/vec4 v0x7fde3a62fa60_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
T_0.2 ;
    %load/vec4 v0x7fde3a62fa60_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
T_0.4 ;
    %load/vec4 v0x7fde3a62fa60_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
T_0.6 ;
    %load/vec4 v0x7fde3a62fa60_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde3a62fb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
T_0.8 ;
    %load/vec4 v0x7fde3a62fa60_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde3a62f900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a62f9b0_0, 4, 1;
T_0.10 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fde3a630b80;
T_1 ;
    %wait E_0x7fde3a630d80;
    %load/vec4 v0x7fde3a630e60_0;
    %load/vec4 v0x7fde3a630f00_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde3a630db0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a630db0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fde3a630fb0;
T_2 ;
    %wait E_0x7fde3a631260;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde3a631420_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde3a6314d0_0, 0, 2;
    %load/vec4 v0x7fde3a6312d0_0;
    %load/vec4 v0x7fde3a631380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fde3a631380_0;
    %load/vec4 v0x7fde3a631580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fde3a631420_0, 0, 2;
T_2.0 ;
    %load/vec4 v0x7fde3a6312d0_0;
    %load/vec4 v0x7fde3a631380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fde3a631380_0;
    %load/vec4 v0x7fde3a631670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fde3a6314d0_0, 0, 2;
T_2.2 ;
    %load/vec4 v0x7fde3a631720_0;
    %load/vec4 v0x7fde3a6317c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fde3a6317c0_0;
    %load/vec4 v0x7fde3a631580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fde3a631420_0, 0, 2;
T_2.4 ;
    %load/vec4 v0x7fde3a631720_0;
    %load/vec4 v0x7fde3a6317c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fde3a6317c0_0;
    %load/vec4 v0x7fde3a631670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fde3a6314d0_0, 0, 2;
T_2.6 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fde3a631930;
T_3 ;
    %wait E_0x7fde3a631b90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a632020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a631f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a631ea0_0, 0, 1;
    %load/vec4 v0x7fde3a631be0_0;
    %load/vec4 v0x7fde3a631c80_0;
    %load/vec4 v0x7fde3a631d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fde3a631c80_0;
    %load/vec4 v0x7fde3a631df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde3a632020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde3a631f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde3a631ea0_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fde3a63b8e0;
T_4 ;
    %wait E_0x7fde3a63bb10;
    %load/vec4 v0x7fde3a63bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fde3a63bc20_0;
    %store/vec4 v0x7fde3a63bd90_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fde3a63bcc0_0;
    %store/vec4 v0x7fde3a63bd90_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fde3a63be40;
T_5 ;
    %wait E_0x7fde3a63c050;
    %load/vec4 v0x7fde3a63c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fde3a63c220_0;
    %store/vec4 v0x7fde3a63c2d0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fde3a63c170_0;
    %store/vec4 v0x7fde3a63c2d0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fde3a63c3e0;
T_6 ;
    %wait E_0x7fde3a63c5f0;
    %load/vec4 v0x7fde3a63c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fde3a63c7a0_0;
    %store/vec4 v0x7fde3a63c870_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fde3a63c710_0;
    %store/vec4 v0x7fde3a63c870_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fde3a63c970;
T_7 ;
    %wait E_0x7fde3a63cb80;
    %load/vec4 v0x7fde3a63cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fde3a63cd50_0;
    %store/vec4 v0x7fde3a63ce20_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fde3a63cca0_0;
    %store/vec4 v0x7fde3a63ce20_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fde3a63cf10;
T_8 ;
    %wait E_0x7fde3a63d120;
    %load/vec4 v0x7fde3a63d180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fde3a63d240_0;
    %store/vec4 v0x7fde3a63d3c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fde3a63d2f0_0;
    %store/vec4 v0x7fde3a63d3c0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fde3a63d4b0;
T_9 ;
    %wait E_0x7fde3a63d710;
    %load/vec4 v0x7fde3a63d750_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7fde3a63d820_0;
    %store/vec4 v0x7fde3a63da50_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fde3a63d750_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7fde3a63d9c0_0;
    %store/vec4 v0x7fde3a63da50_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fde3a63d750_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x7fde3a63d8d0_0;
    %store/vec4 v0x7fde3a63da50_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fde3a63d820_0;
    %store/vec4 v0x7fde3a63da50_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fde3a63db80;
T_10 ;
    %wait E_0x7fde3a63ddb0;
    %load/vec4 v0x7fde3a63de10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7fde3a63dee0_0;
    %store/vec4 v0x7fde3a63e150_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fde3a63de10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7fde3a63e040_0;
    %store/vec4 v0x7fde3a63e150_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fde3a63de10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x7fde3a63df90_0;
    %store/vec4 v0x7fde3a63e150_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7fde3a63dee0_0;
    %store/vec4 v0x7fde3a63e150_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fde3a63e290;
T_11 ;
    %wait E_0x7fde3a63d660;
    %load/vec4 v0x7fde3a63e4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fde3a63e620_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fde3a63e570_0;
    %store/vec4 v0x7fde3a63e620_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fde3a635930;
T_12 ;
    %wait E_0x7fde3a635bd0;
    %load/vec4 v0x7fde3a636020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fde3a635f90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fde3a6360b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fde3a635c20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fde3a635df0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.4, 9;
    %load/vec4 v0x7fde3a635f90_0;
    %assign/vec4 v0x7fde3a635f90_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7fde3a635f00_0;
    %assign/vec4 v0x7fde3a635f90_0, 0;
T_12.5 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fde3a636190;
T_13 ;
    %wait E_0x7fde3a636400;
    %load/vec4 v0x7fde3a636930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fde3a636550_0;
    %load/vec4 v0x7fde3a636460_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fde3a636ed0, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fde3a636ff0;
T_14 ;
    %wait E_0x7fde3a6371e0;
    %load/vec4 v0x7fde3a637230_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a6372f0_0, 4, 16;
    %load/vec4 v0x7fde3a637230_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fde3a6372f0_0, 4, 16;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fde3a633ba0;
T_15 ;
    %wait E_0x7fde3a633e80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a6341e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a634310_0, 0, 32;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fde3a633ba0;
T_16 ;
    %wait E_0x7fde3a62ffd0;
    %load/vec4 v0x7fde3a634270_0;
    %assign/vec4 v0x7fde3a634310_0, 0;
    %load/vec4 v0x7fde3a6323a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fde3a6341e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fde3a633fb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fde3a634040_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.2, 9;
    %load/vec4 v0x7fde3a6341e0_0;
    %assign/vec4 v0x7fde3a6341e0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fde3a634110_0;
    %assign/vec4 v0x7fde3a6341e0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fde3a632170;
T_17 ;
    %wait E_0x7fde3a631160;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde3a633510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde3a632f50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a6327a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde3a6326e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a6333c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a6330c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a633220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a6338a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fde3a632960_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fde3a632b00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fde3a632c70_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fde3a632e30_0, 0, 6;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fde3a632170;
T_18 ;
    %wait E_0x7fde3a62ffd0;
    %load/vec4 v0x7fde3a633660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fde3a633510_0;
    %assign/vec4 v0x7fde3a633510_0, 0;
    %load/vec4 v0x7fde3a632f50_0;
    %assign/vec4 v0x7fde3a632f50_0, 0;
    %load/vec4 v0x7fde3a6327a0_0;
    %assign/vec4 v0x7fde3a6327a0_0, 0;
    %load/vec4 v0x7fde3a6326e0_0;
    %assign/vec4 v0x7fde3a6326e0_0, 0;
    %load/vec4 v0x7fde3a6333c0_0;
    %assign/vec4 v0x7fde3a6333c0_0, 0;
    %load/vec4 v0x7fde3a6330c0_0;
    %assign/vec4 v0x7fde3a6330c0_0, 0;
    %load/vec4 v0x7fde3a633220_0;
    %assign/vec4 v0x7fde3a633220_0, 0;
    %load/vec4 v0x7fde3a6338a0_0;
    %assign/vec4 v0x7fde3a6338a0_0, 0;
    %load/vec4 v0x7fde3a632960_0;
    %assign/vec4 v0x7fde3a632960_0, 0;
    %load/vec4 v0x7fde3a632b00_0;
    %assign/vec4 v0x7fde3a632b00_0, 0;
    %load/vec4 v0x7fde3a632c70_0;
    %assign/vec4 v0x7fde3a632c70_0, 0;
    %load/vec4 v0x7fde3a632e30_0;
    %assign/vec4 v0x7fde3a632e30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fde3a633460_0;
    %assign/vec4 v0x7fde3a633510_0, 0;
    %load/vec4 v0x7fde3a632ec0_0;
    %assign/vec4 v0x7fde3a632f50_0, 0;
    %load/vec4 v0x7fde3a632830_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fde3a6327a0_0, 0;
    %load/vec4 v0x7fde3a632830_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7fde3a6326e0_0, 0;
    %load/vec4 v0x7fde3a632830_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fde3a6333c0_0, 0;
    %load/vec4 v0x7fde3a633010_0;
    %assign/vec4 v0x7fde3a6330c0_0, 0;
    %load/vec4 v0x7fde3a633160_0;
    %assign/vec4 v0x7fde3a633220_0, 0;
    %load/vec4 v0x7fde3a633810_0;
    %assign/vec4 v0x7fde3a6338a0_0, 0;
    %load/vec4 v0x7fde3a6328c0_0;
    %assign/vec4 v0x7fde3a632960_0, 0;
    %load/vec4 v0x7fde3a632a50_0;
    %assign/vec4 v0x7fde3a632b00_0, 0;
    %load/vec4 v0x7fde3a632be0_0;
    %assign/vec4 v0x7fde3a632c70_0, 0;
    %load/vec4 v0x7fde3a632da0_0;
    %assign/vec4 v0x7fde3a632e30_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fde3a62fc20;
T_19 ;
    %wait E_0x7fde3a630000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a6302f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a630250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fde3a6305e0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a6300f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a630480_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fde3a6308e0_0, 0, 5;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fde3a62fc20;
T_20 ;
    %wait E_0x7fde3a62ffd0;
    %load/vec4 v0x7fde3a630790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7fde3a6305e0_0;
    %assign/vec4 v0x7fde3a6305e0_0, 0;
    %load/vec4 v0x7fde3a6302f0_0;
    %assign/vec4 v0x7fde3a6302f0_0, 0;
    %load/vec4 v0x7fde3a630250_0;
    %assign/vec4 v0x7fde3a630250_0, 0;
    %load/vec4 v0x7fde3a6300f0_0;
    %assign/vec4 v0x7fde3a6300f0_0, 0;
    %load/vec4 v0x7fde3a630480_0;
    %assign/vec4 v0x7fde3a630480_0, 0;
    %load/vec4 v0x7fde3a6308e0_0;
    %assign/vec4 v0x7fde3a6308e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fde3a630530_0;
    %assign/vec4 v0x7fde3a6305e0_0, 0;
    %load/vec4 v0x7fde3a630190_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fde3a6302f0_0, 0;
    %load/vec4 v0x7fde3a630190_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fde3a630250_0, 0;
    %load/vec4 v0x7fde3a630040_0;
    %assign/vec4 v0x7fde3a6300f0_0, 0;
    %load/vec4 v0x7fde3a6303d0_0;
    %assign/vec4 v0x7fde3a630480_0, 0;
    %load/vec4 v0x7fde3a630830_0;
    %assign/vec4 v0x7fde3a6308e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fde3a634c40;
T_21 ;
    %wait E_0x7fde3a634f70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a635370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a635120_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fde3a6356e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a635080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a635280_0, 0, 32;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fde3a634c40;
T_22 ;
    %wait E_0x7fde3a62ffd0;
    %load/vec4 v0x7fde3a635540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x7fde3a635370_0;
    %assign/vec4 v0x7fde3a635370_0, 0;
    %load/vec4 v0x7fde3a635120_0;
    %assign/vec4 v0x7fde3a635120_0, 0;
    %load/vec4 v0x7fde3a635280_0;
    %assign/vec4 v0x7fde3a635280_0, 0;
    %load/vec4 v0x7fde3a635080_0;
    %assign/vec4 v0x7fde3a635080_0, 0;
    %load/vec4 v0x7fde3a6356e0_0;
    %assign/vec4 v0x7fde3a6356e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fde3a635400_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fde3a635370_0, 0;
    %load/vec4 v0x7fde3a635400_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fde3a635120_0, 0;
    %load/vec4 v0x7fde3a6351d0_0;
    %assign/vec4 v0x7fde3a635280_0, 0;
    %load/vec4 v0x7fde3a634fb0_0;
    %assign/vec4 v0x7fde3a635080_0, 0;
    %load/vec4 v0x7fde3a635650_0;
    %assign/vec4 v0x7fde3a6356e0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fde3a62ec10;
T_23 ;
    %wait E_0x7fde3a62ee30;
    %load/vec4 v0x7fde3a62ee80_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x7fde3a62ef40_0;
    %load/vec4 v0x7fde3a62eff0_0;
    %and;
    %store/vec4 v0x7fde3a62f0b0_0, 0, 32;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fde3a62ee80_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x7fde3a62ef40_0;
    %load/vec4 v0x7fde3a62eff0_0;
    %or;
    %store/vec4 v0x7fde3a62f0b0_0, 0, 32;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x7fde3a62ee80_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x7fde3a62ef40_0;
    %load/vec4 v0x7fde3a62eff0_0;
    %add;
    %store/vec4 v0x7fde3a62f0b0_0, 0, 32;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x7fde3a62ee80_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_23.6, 4;
    %load/vec4 v0x7fde3a62ef40_0;
    %load/vec4 v0x7fde3a62eff0_0;
    %mul;
    %store/vec4 v0x7fde3a62f0b0_0, 0, 32;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x7fde3a62ee80_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_23.8, 4;
    %load/vec4 v0x7fde3a62ef40_0;
    %load/vec4 v0x7fde3a62eff0_0;
    %sub;
    %store/vec4 v0x7fde3a62f0b0_0, 0, 32;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x7fde3a62ef40_0;
    %store/vec4 v0x7fde3a62f0b0_0, 0, 32;
T_23.9 ;
T_23.7 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fde3a62f1c0;
T_24 ;
    %wait E_0x7fde3a62f3e0;
    %load/vec4 v0x7fde3a62f4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %load/vec4 v0x7fde3a62f590_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %jmp T_24.8;
T_24.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fde3a62f420_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fde3a62f420_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fde3a62f420_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fde3a62f420_0, 0;
    %jmp T_24.8;
T_24.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fde3a62f420_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24.2;
T_24.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fde3a62f420_0, 0;
    %jmp T_24.2;
T_24.2 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fde3a638a80;
T_25 ;
    %wait E_0x7fde3a62ffd0;
    %load/vec4 v0x7fde3a639220_0;
    %load/vec4 v0x7fde3a6393e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x7fde3a6390d0_0;
    %load/vec4 v0x7fde3a638f60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fde3a639350, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fde3a637f70;
T_26 ;
    %wait E_0x7fde3a62ffd0;
    %load/vec4 v0x7fde3a6387b0_0;
    %load/vec4 v0x7fde3a638950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x7fde3a638650_0;
    %load/vec4 v0x7fde3a6384d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fde3a6388c0, 0, 4;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fde3a637830;
T_27 ;
    %wait E_0x7fde3a637f30;
    %load/vec4 v0x7fde3a63a360_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0x7fde3a63b050_0;
    %load/vec4 v0x7fde3a63ae00_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 32, 0, 32;
    %part/u 32;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x7fde3a63aa50_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fde3a637830;
T_28 ;
    %wait E_0x7fde3a637ee0;
    %load/vec4 v0x7fde3a63ae00_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0x7fde3a63aae0_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x7fde3a63b050_0;
    %parti/s 32, 224, 9;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %load/vec4 v0x7fde3a63ae00_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.2, 8;
    %load/vec4 v0x7fde3a63aae0_0;
    %jmp/1 T_28.3, 8;
T_28.2 ; End of true expr.
    %load/vec4 v0x7fde3a63b050_0;
    %parti/s 32, 192, 9;
    %jmp/0 T_28.3, 8;
 ; End of false expr.
    %blend;
T_28.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fde3a63ae00_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.4, 8;
    %load/vec4 v0x7fde3a63aae0_0;
    %jmp/1 T_28.5, 8;
T_28.4 ; End of true expr.
    %load/vec4 v0x7fde3a63b050_0;
    %parti/s 32, 160, 9;
    %jmp/0 T_28.5, 8;
 ; End of false expr.
    %blend;
T_28.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fde3a63ae00_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.6, 8;
    %load/vec4 v0x7fde3a63aae0_0;
    %jmp/1 T_28.7, 8;
T_28.6 ; End of true expr.
    %load/vec4 v0x7fde3a63b050_0;
    %parti/s 32, 128, 9;
    %jmp/0 T_28.7, 8;
 ; End of false expr.
    %blend;
T_28.7;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fde3a63ae00_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.8, 8;
    %load/vec4 v0x7fde3a63aae0_0;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %load/vec4 v0x7fde3a63b050_0;
    %parti/s 32, 96, 8;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fde3a63ae00_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.10, 8;
    %load/vec4 v0x7fde3a63aae0_0;
    %jmp/1 T_28.11, 8;
T_28.10 ; End of true expr.
    %load/vec4 v0x7fde3a63b050_0;
    %parti/s 32, 64, 8;
    %jmp/0 T_28.11, 8;
 ; End of false expr.
    %blend;
T_28.11;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fde3a63ae00_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.12, 8;
    %load/vec4 v0x7fde3a63aae0_0;
    %jmp/1 T_28.13, 8;
T_28.12 ; End of true expr.
    %load/vec4 v0x7fde3a63b050_0;
    %parti/s 32, 32, 7;
    %jmp/0 T_28.13, 8;
 ; End of false expr.
    %blend;
T_28.13;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fde3a63ae00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.14, 8;
    %load/vec4 v0x7fde3a63aae0_0;
    %jmp/1 T_28.15, 8;
T_28.14 ; End of true expr.
    %load/vec4 v0x7fde3a63b050_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_28.15, 8;
 ; End of false expr.
    %blend;
T_28.15;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fde3a63b5a0_0, 0, 256;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fde3a637830;
T_29 ;
    %wait E_0x7fde3a635bd0;
    %load/vec4 v0x7fde3a63b100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fde3a63b4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63a630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63a750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63a040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63b650_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fde3a63b4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %jmp T_29.7;
T_29.2 ;
    %load/vec4 v0x7fde3a63ae90_0;
    %load/vec4 v0x7fde3a63a360_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fde3a63b4f0_0, 0;
    %jmp T_29.9;
T_29.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fde3a63b4f0_0, 0;
T_29.9 ;
    %jmp T_29.7;
T_29.3 ;
    %load/vec4 v0x7fde3a63b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fde3a63a630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fde3a63a750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fde3a63b650_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fde3a63b4f0_0, 0;
    %jmp T_29.11;
T_29.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fde3a63a630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63a750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63b650_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fde3a63b4f0_0, 0;
T_29.11 ;
    %jmp T_29.7;
T_29.4 ;
    %load/vec4 v0x7fde3a63a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63a630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fde3a63a040_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fde3a63b4f0_0, 0;
    %jmp T_29.13;
T_29.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fde3a63b4f0_0, 0;
T_29.13 ;
    %jmp T_29.7;
T_29.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63a040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fde3a63b4f0_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x7fde3a63a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63a750_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fde3a63b4f0_0, 0;
    %jmp T_29.15;
T_29.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fde3a63b4f0_0, 0;
T_29.15 ;
    %jmp T_29.7;
T_29.7 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fde3a63f4b0;
T_30 ;
    %wait E_0x7fde3a635bd0;
    %load/vec4 v0x7fde3a640440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fde3a63ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a6403b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63fb80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fde3a6404d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fde3a6404d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %jmp T_30.6;
T_30.2 ;
    %load/vec4 v0x7fde3a640250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %load/vec4 v0x7fde3a63ff30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fde3a63ff30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fde3a6404d0_0, 0;
    %jmp T_30.8;
T_30.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fde3a6404d0_0, 0;
T_30.8 ;
    %jmp T_30.6;
T_30.3 ;
    %load/vec4 v0x7fde3a63ff30_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_30.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fde3a6403b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fde3a6404d0_0, 0;
    %jmp T_30.10;
T_30.9 ;
    %load/vec4 v0x7fde3a63ff30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fde3a63ff30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fde3a6404d0_0, 0;
T_30.10 ;
    %jmp T_30.6;
T_30.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fde3a63ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a6403b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fde3a63fb80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fde3a6404d0_0, 0;
    %jmp T_30.6;
T_30.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fde3a63fb80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fde3a6404d0_0, 0;
    %jmp T_30.6;
T_30.6 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fde3a63f4b0;
T_31 ;
    %wait E_0x7fde3a62ffd0;
    %load/vec4 v0x7fde3a6403b0_0;
    %load/vec4 v0x7fde3a640660_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %ix/getv 4, v0x7fde3a63fd30_0;
    %load/vec4a v0x7fde3a640320, 4;
    %store/vec4 v0x7fde3a640040_0, 0, 256;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fde3a63f4b0;
T_32 ;
    %wait E_0x7fde3a62ffd0;
    %load/vec4 v0x7fde3a6403b0_0;
    %load/vec4 v0x7fde3a640660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x7fde3a6400d0_0;
    %ix/getv 3, v0x7fde3a63fd30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fde3a640320, 0, 4;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fde3a600cd0;
T_33 ;
    %delay 3525163520, 5;
    %load/vec4 v0x7fde3a640750_0;
    %inv;
    %store/vec4 v0x7fde3a640750_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fde3a600cd0;
T_34 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fde3a640a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a640e30_0, 0, 32;
T_34.0 ;
    %load/vec4 v0x7fde3a640e30_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_34.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fde3a640e30_0;
    %store/vec4a v0x7fde3a634b80, 4, 0;
    %load/vec4 v0x7fde3a640e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fde3a640e30_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a640e30_0, 0, 32;
T_34.2 ;
    %load/vec4 v0x7fde3a640e30_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fde3a640e30_0;
    %store/vec4a v0x7fde3a640320, 4, 0;
    %load/vec4 v0x7fde3a640e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fde3a640e30_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a640e30_0, 0, 32;
T_34.4 ;
    %load/vec4 v0x7fde3a640e30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_34.5, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x7fde3a640e30_0;
    %store/vec4a v0x7fde3a639350, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fde3a640e30_0;
    %store/vec4a v0x7fde3a6388c0, 4, 0;
    %load/vec4 v0x7fde3a640e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fde3a640e30_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a640e30_0, 0, 32;
T_34.6 ;
    %load/vec4 v0x7fde3a640e30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_34.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fde3a640e30_0;
    %store/vec4a v0x7fde3a636ed0, 4, 0;
    %load/vec4 v0x7fde3a640e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fde3a640e30_0, 0, 32;
    %jmp T_34.6;
T_34.7 ;
    %vpi_call 2 73 "$readmemb", "instruction.txt", v0x7fde3a634b80 {0 0 0};
    %vpi_func 2 76 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fde3a6410b0_0, 0, 32;
    %vpi_func 2 77 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fde3a641160_0, 0, 32;
    %pushi/vec4 5, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fde3a640320, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a640750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a6407e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a6408f0_0, 0, 1;
    %delay 3410065408, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde3a6407e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde3a6408f0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x7fde3a600cd0;
T_35 ;
    %wait E_0x7fde3a62ffd0;
    %load/vec4 v0x7fde3a640a10_0;
    %cmpi/e 150, 0, 32;
    %jmp/0xz  T_35.0, 4;
    %vpi_call 2 96 "$fdisplay", v0x7fde3a6410b0_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fde3a640e30_0, 0, 32;
T_35.2 ;
    %load/vec4 v0x7fde3a640e30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_35.3, 5;
    %ix/getv/s 4, v0x7fde3a640e30_0;
    %load/vec4a v0x7fde3a639350, 4;
    %store/vec4 v0x7fde3a641210_0, 0, 24;
    %load/vec4 v0x7fde3a640e30_0;
    %pad/s 5;
    %store/vec4 v0x7fde3a640ed0_0, 0, 5;
    %load/vec4 v0x7fde3a641210_0;
    %parti/s 22, 0, 2;
    %load/vec4 v0x7fde3a640ed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fde3a640980_0, 0, 27;
    %ix/getv/s 4, v0x7fde3a640e30_0;
    %load/vec4a v0x7fde3a6388c0, 4;
    %ix/getv 4, v0x7fde3a640980_0;
    %store/vec4a v0x7fde3a640320, 4, 0;
    %load/vec4 v0x7fde3a640e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fde3a640e30_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
T_35.0 ;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v0x7fde3a640a10_0;
    %cmp/s;
    %jmp/0xz  T_35.4, 5;
    %vpi_call 2 105 "$stop" {0 0 0};
T_35.4 ;
    %vpi_call 2 108 "$fdisplay", v0x7fde3a6410b0_0, "cycle = %d, Start = %b", v0x7fde3a640a10_0, v0x7fde3a6408f0_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fde3a6410b0_0, "PC = %d", v0x7fde3a635f90_0 {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7fde3a6410b0_0, "Registers" {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7fde3a6410b0_0, "R0(r0) = %h, R8 (t0) = %h, R16(s0) = %h, R24(t8) = %h", &A<v0x7fde3a636ed0, 0>, &A<v0x7fde3a636ed0, 8>, &A<v0x7fde3a636ed0, 16>, &A<v0x7fde3a636ed0, 24> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7fde3a6410b0_0, "R1(at) = %h, R9 (t1) = %h, R17(s1) = %h, R25(t9) = %h", &A<v0x7fde3a636ed0, 1>, &A<v0x7fde3a636ed0, 9>, &A<v0x7fde3a636ed0, 17>, &A<v0x7fde3a636ed0, 25> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7fde3a6410b0_0, "R2(v0) = %h, R10(t2) = %h, R18(s2) = %h, R26(k0) = %h", &A<v0x7fde3a636ed0, 2>, &A<v0x7fde3a636ed0, 10>, &A<v0x7fde3a636ed0, 18>, &A<v0x7fde3a636ed0, 26> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7fde3a6410b0_0, "R3(v1) = %h, R11(t3) = %h, R19(s3) = %h, R27(k1) = %h", &A<v0x7fde3a636ed0, 3>, &A<v0x7fde3a636ed0, 11>, &A<v0x7fde3a636ed0, 19>, &A<v0x7fde3a636ed0, 27> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7fde3a6410b0_0, "R4(a0) = %h, R12(t4) = %h, R20(s4) = %h, R28(gp) = %h", &A<v0x7fde3a636ed0, 4>, &A<v0x7fde3a636ed0, 12>, &A<v0x7fde3a636ed0, 20>, &A<v0x7fde3a636ed0, 28> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x7fde3a6410b0_0, "R5(a1) = %h, R13(t5) = %h, R21(s5) = %h, R29(sp) = %h", &A<v0x7fde3a636ed0, 5>, &A<v0x7fde3a636ed0, 13>, &A<v0x7fde3a636ed0, 21>, &A<v0x7fde3a636ed0, 29> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x7fde3a6410b0_0, "R6(a2) = %h, R14(t6) = %h, R22(s6) = %h, R30(s8) = %h", &A<v0x7fde3a636ed0, 6>, &A<v0x7fde3a636ed0, 14>, &A<v0x7fde3a636ed0, 22>, &A<v0x7fde3a636ed0, 30> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x7fde3a6410b0_0, "R7(a3) = %h, R15(t7) = %h, R23(s7) = %h, R31(ra) = %h", &A<v0x7fde3a636ed0, 7>, &A<v0x7fde3a636ed0, 15>, &A<v0x7fde3a636ed0, 23>, &A<v0x7fde3a636ed0, 31> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x7fde3a6410b0_0, "Data Memory: 0x0000 = %h", &A<v0x7fde3a640320, 0> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7fde3a6410b0_0, "Data Memory: 0x0020 = %h", &A<v0x7fde3a640320, 1> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7fde3a6410b0_0, "Data Memory: 0x0040 = %h", &A<v0x7fde3a640320, 2> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7fde3a6410b0_0, "Data Memory: 0x0060 = %h", &A<v0x7fde3a640320, 3> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7fde3a6410b0_0, "Data Memory: 0x0080 = %h", &A<v0x7fde3a640320, 4> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7fde3a6410b0_0, "Data Memory: 0x00A0 = %h", &A<v0x7fde3a640320, 5> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x7fde3a6410b0_0, "Data Memory: 0x00C0 = %h", &A<v0x7fde3a640320, 6> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x7fde3a6410b0_0, "Data Memory: 0x00E0 = %h", &A<v0x7fde3a640320, 7> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x7fde3a6410b0_0, "Data Memory: 0x0400 = %h", &A<v0x7fde3a640320, 32> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x7fde3a6410b0_0, "\012" {0 0 0};
    %load/vec4 v0x7fde3a63af20_0;
    %load/vec4 v0x7fde3a63b4f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x7fde3a63b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.8, 8;
    %load/vec4 v0x7fde3a63a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.10, 8;
    %vpi_call 2 140 "$fdisplay", v0x7fde3a641160_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7fde3a640a10_0, v0x7fde3a63a9c0_0, v0x7fde3a63aae0_0 {0 0 0};
    %jmp T_35.11;
T_35.10 ;
    %load/vec4 v0x7fde3a63a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.12, 8;
    %vpi_call 2 142 "$fdisplay", v0x7fde3a641160_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7fde3a640a10_0, v0x7fde3a63a9c0_0, v0x7fde3a63ab70_0 {0 0 0};
T_35.12 ;
T_35.11 ;
    %jmp T_35.9;
T_35.8 ;
    %load/vec4 v0x7fde3a63a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.14, 8;
    %vpi_call 2 146 "$fdisplay", v0x7fde3a641160_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7fde3a640a10_0, v0x7fde3a63a9c0_0, v0x7fde3a63aae0_0 {0 0 0};
    %jmp T_35.15;
T_35.14 ;
    %load/vec4 v0x7fde3a63a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.16, 8;
    %vpi_call 2 148 "$fdisplay", v0x7fde3a641160_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7fde3a640a10_0, v0x7fde3a63a9c0_0, v0x7fde3a63ab70_0 {0 0 0};
T_35.16 ;
T_35.15 ;
T_35.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fde3a640da0_0, 0, 1;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v0x7fde3a63af20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.18, 8;
    %load/vec4 v0x7fde3a640da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.20, 8;
    %load/vec4 v0x7fde3a63a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.22, 8;
    %vpi_call 2 155 "$fdisplay", v0x7fde3a641160_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7fde3a640a10_0, v0x7fde3a63a9c0_0, v0x7fde3a63aae0_0 {0 0 0};
    %jmp T_35.23;
T_35.22 ;
    %load/vec4 v0x7fde3a63a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.24, 8;
    %vpi_call 2 157 "$fdisplay", v0x7fde3a641160_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7fde3a640a10_0, v0x7fde3a63a9c0_0, v0x7fde3a63ab70_0 {0 0 0};
T_35.24 ;
T_35.23 ;
T_35.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fde3a640da0_0, 0, 1;
T_35.18 ;
T_35.7 ;
    %load/vec4 v0x7fde3a640a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fde3a640a10_0, 0, 32;
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "CPU.v";
    "Adder.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "EX_MEM.v";
    "Eq.v";
    "Forwarding.v";
    "Hazard_Detect.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "PC.v";
    "Registers.v";
    "Signed_Extend.v";
    "dcache_top.v";
    "dcache_data_sram.v";
    "dcache_tag_sram.v";
    "mux1.v";
    "mux2.v";
    "mux3.v";
    "mux4.v";
    "mux5.v";
    "mux6.v";
    "mux7.v";
    "mux8.v";
    "Data_Memory.v";
