IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2023-05-06 23:22
Instance: FIFO_hdmi_out (E:\FPGA\Pango\PGL50H\HDMI_out\ipcore\FIFO_hdmi_out\FIFO_hdmi_out.idf)
IP: DRM Based FIFO (1.6)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipml_fifo_ctrl_v1_3.v' to 'rtl' ...
Copy 'rtl\ipml_fifo_v1_6.v.xml' to 'rtl' ...
Copy 'rtl\ipml_prefetch_fifo_v1_6.v.xml' to 'rtl' ...
Copy 'rtl\ipml_reg_fifo_v1_0.v' to 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl\ipml_sdpram_v1_6_FIFO_hdmi_out.v' ...
Compile file 'rtl\ipml_fifo_v1_6.v.xml' to 'rtl\ipml_fifo_v1_6_FIFO_hdmi_out.v' ...
Compile file 'rtl\ipml_prefetch_fifo_v1_6.v.xml' to 'rtl\ipml_prefetch_fifo_v1_6_FIFO_hdmi_out.v' ...
Copy 'ipml_fifo_wrapper_v1_6.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_6.v.xml' to 'FIFO_hdmi_out.v' ...
Found top module 'FIFO_hdmi_out' in file 'FIFO_hdmi_out.v'.
Copy 'ipml_prefetch_fifo_wrapper_v1_6.v.xml' ...
Compile file 'ipml_prefetch_fifo_wrapper_v1_6.v.xml' to 'FIFO_hdmi_out_prefetch.v' ...
Copy 'ipml_fifo_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_3_tb.v.xml' to 'FIFO_hdmi_out_tb.v' ...
Create template file 'FIFO_hdmi_out_tmpl.v' ...
Create template file 'FIFO_hdmi_out_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
