
OCTO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000060d4  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  000060d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001d0  20000070  00006144  00020070  2**2
                  ALLOC
  3 .stack        00002000  20000240  00006314  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003ce63  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005be0  00000000  00000000  0005cf54  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00008945  00000000  00000000  00062b34  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000988  00000000  00000000  0006b479  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000009c8  00000000  00000000  0006be01  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e35b  00000000  00000000  0006c7c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000172c8  00000000  00000000  0008ab24  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088028  00000000  00000000  000a1dec  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001f60  00000000  00000000  00129e14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002240 	.word	0x20002240
       4:	00002cc1 	.word	0x00002cc1
       8:	00002cbd 	.word	0x00002cbd
       c:	00002cbd 	.word	0x00002cbd
	...
      2c:	00002cbd 	.word	0x00002cbd
	...
      38:	00002cbd 	.word	0x00002cbd
      3c:	00002cbd 	.word	0x00002cbd
      40:	00002cbd 	.word	0x00002cbd
      44:	00002cbd 	.word	0x00002cbd
      48:	00002cbd 	.word	0x00002cbd
      4c:	000006dd 	.word	0x000006dd
      50:	00000115 	.word	0x00000115
      54:	00002cbd 	.word	0x00002cbd
      58:	00002cbd 	.word	0x00002cbd
      5c:	00002cbd 	.word	0x00002cbd
      60:	00002cbd 	.word	0x00002cbd
      64:	00002531 	.word	0x00002531
      68:	00002541 	.word	0x00002541
      6c:	00002551 	.word	0x00002551
      70:	00002561 	.word	0x00002561
	...
      7c:	00002cbd 	.word	0x00002cbd
      80:	00002cbd 	.word	0x00002cbd
      84:	00002cbd 	.word	0x00002cbd
      88:	00002cbd 	.word	0x00002cbd
      8c:	00002cbd 	.word	0x00002cbd
      90:	00002cbd 	.word	0x00002cbd
	...
      9c:	00001055 	.word	0x00001055
      a0:	00002cbd 	.word	0x00002cbd
      a4:	00001269 	.word	0x00001269
      a8:	00002cbd 	.word	0x00002cbd
      ac:	00002cbd 	.word	0x00002cbd
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	000060d4 	.word	0x000060d4

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000074 	.word	0x20000074
     108:	000060d4 	.word	0x000060d4
     10c:	000060d4 	.word	0x000060d4
     110:	00000000 	.word	0x00000000

00000114 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     116:	2200      	movs	r2, #0
     118:	4b15      	ldr	r3, [pc, #84]	; (170 <EIC_Handler+0x5c>)
     11a:	701a      	strb	r2, [r3, #0]
     11c:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     11e:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     120:	4e14      	ldr	r6, [pc, #80]	; (174 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     122:	4c13      	ldr	r4, [pc, #76]	; (170 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     124:	2b1f      	cmp	r3, #31
     126:	d919      	bls.n	15c <EIC_Handler+0x48>
     128:	e00f      	b.n	14a <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     12a:	2100      	movs	r1, #0
     12c:	e000      	b.n	130 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     12e:	4912      	ldr	r1, [pc, #72]	; (178 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     130:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     132:	009b      	lsls	r3, r3, #2
     134:	599b      	ldr	r3, [r3, r6]
     136:	2b00      	cmp	r3, #0
     138:	d000      	beq.n	13c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     13a:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     13c:	7823      	ldrb	r3, [r4, #0]
     13e:	3301      	adds	r3, #1
     140:	b2db      	uxtb	r3, r3
     142:	7023      	strb	r3, [r4, #0]
     144:	2b0f      	cmp	r3, #15
     146:	d9ed      	bls.n	124 <EIC_Handler+0x10>
     148:	e011      	b.n	16e <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     14a:	0029      	movs	r1, r5
     14c:	4019      	ands	r1, r3
     14e:	2201      	movs	r2, #1
     150:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     152:	2100      	movs	r1, #0
     154:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     156:	4211      	tst	r1, r2
     158:	d1e7      	bne.n	12a <EIC_Handler+0x16>
     15a:	e7ef      	b.n	13c <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     15c:	0029      	movs	r1, r5
     15e:	4019      	ands	r1, r3
     160:	2201      	movs	r2, #1
     162:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     164:	4904      	ldr	r1, [pc, #16]	; (178 <EIC_Handler+0x64>)
     166:	6909      	ldr	r1, [r1, #16]
     168:	4211      	tst	r1, r2
     16a:	d1e0      	bne.n	12e <EIC_Handler+0x1a>
     16c:	e7e6      	b.n	13c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     16e:	bd70      	pop	{r4, r5, r6, pc}
     170:	200000d4 	.word	0x200000d4
     174:	200000d8 	.word	0x200000d8
     178:	40001800 	.word	0x40001800

0000017c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     17c:	4a04      	ldr	r2, [pc, #16]	; (190 <_extint_enable+0x14>)
     17e:	7811      	ldrb	r1, [r2, #0]
     180:	2302      	movs	r3, #2
     182:	430b      	orrs	r3, r1
     184:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     186:	7853      	ldrb	r3, [r2, #1]
     188:	b25b      	sxtb	r3, r3
     18a:	2b00      	cmp	r3, #0
     18c:	dbfb      	blt.n	186 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     18e:	4770      	bx	lr
     190:	40001800 	.word	0x40001800

00000194 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     194:	b500      	push	{lr}
     196:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     198:	4a12      	ldr	r2, [pc, #72]	; (1e4 <_system_extint_init+0x50>)
     19a:	6991      	ldr	r1, [r2, #24]
     19c:	2340      	movs	r3, #64	; 0x40
     19e:	430b      	orrs	r3, r1
     1a0:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     1a2:	a901      	add	r1, sp, #4
     1a4:	2300      	movs	r3, #0
     1a6:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     1a8:	2005      	movs	r0, #5
     1aa:	4b0f      	ldr	r3, [pc, #60]	; (1e8 <_system_extint_init+0x54>)
     1ac:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     1ae:	2005      	movs	r0, #5
     1b0:	4b0e      	ldr	r3, [pc, #56]	; (1ec <_system_extint_init+0x58>)
     1b2:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     1b4:	4a0e      	ldr	r2, [pc, #56]	; (1f0 <_system_extint_init+0x5c>)
     1b6:	7811      	ldrb	r1, [r2, #0]
     1b8:	2301      	movs	r3, #1
     1ba:	430b      	orrs	r3, r1
     1bc:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     1be:	7853      	ldrb	r3, [r2, #1]
     1c0:	b25b      	sxtb	r3, r3
     1c2:	2b00      	cmp	r3, #0
     1c4:	dbfb      	blt.n	1be <_system_extint_init+0x2a>
     1c6:	4b0b      	ldr	r3, [pc, #44]	; (1f4 <_system_extint_init+0x60>)
     1c8:	0019      	movs	r1, r3
     1ca:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     1cc:	2200      	movs	r2, #0
     1ce:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     1d0:	4299      	cmp	r1, r3
     1d2:	d1fc      	bne.n	1ce <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1d4:	2210      	movs	r2, #16
     1d6:	4b08      	ldr	r3, [pc, #32]	; (1f8 <_system_extint_init+0x64>)
     1d8:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     1da:	4b08      	ldr	r3, [pc, #32]	; (1fc <_system_extint_init+0x68>)
     1dc:	4798      	blx	r3
}
     1de:	b003      	add	sp, #12
     1e0:	bd00      	pop	{pc}
     1e2:	46c0      	nop			; (mov r8, r8)
     1e4:	40000400 	.word	0x40000400
     1e8:	00002b65 	.word	0x00002b65
     1ec:	00002ad9 	.word	0x00002ad9
     1f0:	40001800 	.word	0x40001800
     1f4:	200000d8 	.word	0x200000d8
     1f8:	e000e100 	.word	0xe000e100
     1fc:	0000017d 	.word	0x0000017d

00000200 <usart_write_callback>:
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_write_callback(struct usart_module *const usart_module)
{
    //port_pin_toggle_output_level(LED_GREEN_PIN);
}
     200:	4770      	bx	lr
     202:	46c0      	nop			; (mov r8, r8)

00000204 <usart_read_callback>:
//! \brief Callback Function for USART Read (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_read_callback(struct usart_module *const usart_module)
{
     204:	b510      	push	{r4, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     206:	2280      	movs	r2, #128	; 0x80
     208:	0212      	lsls	r2, r2, #8
     20a:	4b04      	ldr	r3, [pc, #16]	; (21c <usart_read_callback+0x18>)
     20c:	61da      	str	r2, [r3, #28]
    port_pin_toggle_output_level(LED_GREEN_PIN);
    usart_write_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     20e:	2205      	movs	r2, #5
     210:	4903      	ldr	r1, [pc, #12]	; (220 <usart_read_callback+0x1c>)
     212:	4804      	ldr	r0, [pc, #16]	; (224 <usart_read_callback+0x20>)
     214:	4b04      	ldr	r3, [pc, #16]	; (228 <usart_read_callback+0x24>)
     216:	4798      	blx	r3
    
    // Treat the BT received messages over here!!    
}
     218:	bd10      	pop	{r4, pc}
     21a:	46c0      	nop			; (mov r8, r8)
     21c:	41004400 	.word	0x41004400
     220:	20000180 	.word	0x20000180
     224:	20000118 	.word	0x20000118
     228:	000022f5 	.word	0x000022f5

0000022c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     22c:	b570      	push	{r4, r5, r6, lr}
     22e:	b082      	sub	sp, #8
     230:	0005      	movs	r5, r0
     232:	000e      	movs	r6, r1
	uint16_t temp = 0;
     234:	2200      	movs	r2, #0
     236:	466b      	mov	r3, sp
     238:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     23a:	4c06      	ldr	r4, [pc, #24]	; (254 <usart_serial_getchar+0x28>)
     23c:	466b      	mov	r3, sp
     23e:	1d99      	adds	r1, r3, #6
     240:	0028      	movs	r0, r5
     242:	47a0      	blx	r4
     244:	2800      	cmp	r0, #0
     246:	d1f9      	bne.n	23c <usart_serial_getchar+0x10>

	*c = temp;
     248:	466b      	mov	r3, sp
     24a:	3306      	adds	r3, #6
     24c:	881b      	ldrh	r3, [r3, #0]
     24e:	7033      	strb	r3, [r6, #0]
}
     250:	b002      	add	sp, #8
     252:	bd70      	pop	{r4, r5, r6, pc}
     254:	000021e1 	.word	0x000021e1

00000258 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     258:	b570      	push	{r4, r5, r6, lr}
     25a:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     25c:	b28c      	uxth	r4, r1
     25e:	4e03      	ldr	r6, [pc, #12]	; (26c <usart_serial_putchar+0x14>)
     260:	0021      	movs	r1, r4
     262:	0028      	movs	r0, r5
     264:	47b0      	blx	r6
     266:	2800      	cmp	r0, #0
     268:	d1fa      	bne.n	260 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     26a:	bd70      	pop	{r4, r5, r6, pc}
     26c:	000021b5 	.word	0x000021b5

00000270 <configure_usart>:

//=============================================================================
//! \brief Setup Function for USART (Debug and BT).
//=============================================================================
void configure_usart(void)
{
     270:	b530      	push	{r4, r5, lr}
     272:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     274:	2380      	movs	r3, #128	; 0x80
     276:	05db      	lsls	r3, r3, #23
     278:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     27a:	2300      	movs	r3, #0
     27c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     27e:	22ff      	movs	r2, #255	; 0xff
     280:	4669      	mov	r1, sp
     282:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     284:	2200      	movs	r2, #0
     286:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     288:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     28a:	2196      	movs	r1, #150	; 0x96
     28c:	0189      	lsls	r1, r1, #6
     28e:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     290:	2101      	movs	r1, #1
     292:	2024      	movs	r0, #36	; 0x24
     294:	466c      	mov	r4, sp
     296:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     298:	3001      	adds	r0, #1
     29a:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     29c:	3125      	adds	r1, #37	; 0x25
     29e:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     2a0:	3101      	adds	r1, #1
     2a2:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     2a4:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     2a6:	3105      	adds	r1, #5
     2a8:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
     2aa:	3101      	adds	r1, #1
     2ac:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     2ae:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     2b0:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     2b2:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     2b4:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     2b6:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     2b8:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
     2ba:	2313      	movs	r3, #19
     2bc:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     2be:	7762      	strb	r2, [r4, #29]
    usart_get_config_defaults(&config_usart);
    
// Debug USART
#ifdef DBG_MODE
    config_usart.baudrate    = 9600;
    config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
     2c0:	2380      	movs	r3, #128	; 0x80
     2c2:	035b      	lsls	r3, r3, #13
     2c4:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
     2c6:	4b32      	ldr	r3, [pc, #200]	; (390 <configure_usart+0x120>)
     2c8:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
     2ca:	4b32      	ldr	r3, [pc, #200]	; (394 <configure_usart+0x124>)
     2cc:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
     2ce:	2301      	movs	r3, #1
     2d0:	425b      	negs	r3, r3
     2d2:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
     2d4:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {}
     2d6:	4d30      	ldr	r5, [pc, #192]	; (398 <configure_usart+0x128>)
     2d8:	4c30      	ldr	r4, [pc, #192]	; (39c <configure_usart+0x12c>)
     2da:	466a      	mov	r2, sp
     2dc:	4930      	ldr	r1, [pc, #192]	; (3a0 <configure_usart+0x130>)
     2de:	0028      	movs	r0, r5
     2e0:	47a0      	blx	r4
     2e2:	2800      	cmp	r0, #0
     2e4:	d1f9      	bne.n	2da <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     2e6:	4d2c      	ldr	r5, [pc, #176]	; (398 <configure_usart+0x128>)
     2e8:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     2ea:	0020      	movs	r0, r4
     2ec:	4b2d      	ldr	r3, [pc, #180]	; (3a4 <configure_usart+0x134>)
     2ee:	4798      	blx	r3
     2f0:	231f      	movs	r3, #31
     2f2:	4018      	ands	r0, r3
     2f4:	3b1e      	subs	r3, #30
     2f6:	4083      	lsls	r3, r0
     2f8:	4a2b      	ldr	r2, [pc, #172]	; (3a8 <configure_usart+0x138>)
     2fa:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     2fc:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     2fe:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     300:	2b00      	cmp	r3, #0
     302:	d1fc      	bne.n	2fe <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     304:	6822      	ldr	r2, [r4, #0]
     306:	3302      	adds	r3, #2
     308:	4313      	orrs	r3, r2
     30a:	6023      	str	r3, [r4, #0]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     30c:	4822      	ldr	r0, [pc, #136]	; (398 <configure_usart+0x128>)
     30e:	4b27      	ldr	r3, [pc, #156]	; (3ac <configure_usart+0x13c>)
     310:	6018      	str	r0, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     312:	4a27      	ldr	r2, [pc, #156]	; (3b0 <configure_usart+0x140>)
     314:	4b27      	ldr	r3, [pc, #156]	; (3b4 <configure_usart+0x144>)
     316:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     318:	4a27      	ldr	r2, [pc, #156]	; (3b8 <configure_usart+0x148>)
     31a:	4b28      	ldr	r3, [pc, #160]	; (3bc <configure_usart+0x14c>)
     31c:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
     31e:	466a      	mov	r2, sp
     320:	491f      	ldr	r1, [pc, #124]	; (3a0 <configure_usart+0x130>)
     322:	4b1e      	ldr	r3, [pc, #120]	; (39c <configure_usart+0x12c>)
     324:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     326:	4d26      	ldr	r5, [pc, #152]	; (3c0 <configure_usart+0x150>)
     328:	682b      	ldr	r3, [r5, #0]
     32a:	6898      	ldr	r0, [r3, #8]
     32c:	2100      	movs	r1, #0
     32e:	4c25      	ldr	r4, [pc, #148]	; (3c4 <configure_usart+0x154>)
     330:	47a0      	blx	r4
	setbuf(stdin, NULL);
     332:	682b      	ldr	r3, [r5, #0]
     334:	6858      	ldr	r0, [r3, #4]
     336:	2100      	movs	r1, #0
     338:	47a0      	blx	r4
    stdio_serial_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart);
#endif


//BT USART
    config_usart.baudrate    = 9600;
     33a:	2396      	movs	r3, #150	; 0x96
     33c:	019b      	lsls	r3, r3, #6
     33e:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = BT_UART_SERCOM_MUX_SETTING;
     340:	2380      	movs	r3, #128	; 0x80
     342:	035b      	lsls	r3, r3, #13
     344:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = BT_UART_SERCOM_PINMUX_PAD0;
     346:	4b20      	ldr	r3, [pc, #128]	; (3c8 <configure_usart+0x158>)
     348:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = BT_UART_SERCOM_PINMUX_PAD1;
     34a:	4b20      	ldr	r3, [pc, #128]	; (3cc <configure_usart+0x15c>)
     34c:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = BT_UART_SERCOM_PINMUX_PAD2;
     34e:	2301      	movs	r3, #1
     350:	425b      	negs	r3, r3
     352:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = BT_UART_SERCOM_PINMUX_PAD3;
     354:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&bt_usart_instance, BT_UART_MODULE, &config_usart) != STATUS_OK) {}
     356:	4d1e      	ldr	r5, [pc, #120]	; (3d0 <configure_usart+0x160>)
     358:	4c10      	ldr	r4, [pc, #64]	; (39c <configure_usart+0x12c>)
     35a:	466a      	mov	r2, sp
     35c:	491d      	ldr	r1, [pc, #116]	; (3d4 <configure_usart+0x164>)
     35e:	0028      	movs	r0, r5
     360:	47a0      	blx	r4
     362:	2800      	cmp	r0, #0
     364:	d1f9      	bne.n	35a <configure_usart+0xea>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     366:	4d1a      	ldr	r5, [pc, #104]	; (3d0 <configure_usart+0x160>)
     368:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     36a:	0020      	movs	r0, r4
     36c:	4b0d      	ldr	r3, [pc, #52]	; (3a4 <configure_usart+0x134>)
     36e:	4798      	blx	r3
     370:	231f      	movs	r3, #31
     372:	4018      	ands	r0, r3
     374:	3b1e      	subs	r3, #30
     376:	4083      	lsls	r3, r0
     378:	4a0b      	ldr	r2, [pc, #44]	; (3a8 <configure_usart+0x138>)
     37a:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     37c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     37e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     380:	2b00      	cmp	r3, #0
     382:	d1fc      	bne.n	37e <configure_usart+0x10e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     384:	6822      	ldr	r2, [r4, #0]
     386:	3302      	adds	r3, #2
     388:	4313      	orrs	r3, r2
     38a:	6023      	str	r3, [r4, #0]
   
    usart_enable(&bt_usart_instance);
    
}
     38c:	b011      	add	sp, #68	; 0x44
     38e:	bd30      	pop	{r4, r5, pc}
     390:	00160002 	.word	0x00160002
     394:	00170002 	.word	0x00170002
     398:	2000014c 	.word	0x2000014c
     39c:	00001e7d 	.word	0x00001e7d
     3a0:	42001400 	.word	0x42001400
     3a4:	00002505 	.word	0x00002505
     3a8:	e000e100 	.word	0xe000e100
     3ac:	20000194 	.word	0x20000194
     3b0:	00000259 	.word	0x00000259
     3b4:	20000190 	.word	0x20000190
     3b8:	0000022d 	.word	0x0000022d
     3bc:	2000018c 	.word	0x2000018c
     3c0:	2000006c 	.word	0x2000006c
     3c4:	00004db9 	.word	0x00004db9
     3c8:	00100002 	.word	0x00100002
     3cc:	00110002 	.word	0x00110002
     3d0:	20000118 	.word	0x20000118
     3d4:	42000c00 	.word	0x42000c00

000003d8 <configure_usart_callbacks>:

//=============================================================================
//! \brief Configure callback Function for USART (BT).
//=============================================================================
void configure_usart_callbacks(void)
{
     3d8:	b570      	push	{r4, r5, r6, lr}
    //! [setup_register_callbacks]
    usart_register_callback(&bt_usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     3da:	4c08      	ldr	r4, [pc, #32]	; (3fc <configure_usart_callbacks+0x24>)
     3dc:	2200      	movs	r2, #0
     3de:	4908      	ldr	r1, [pc, #32]	; (400 <configure_usart_callbacks+0x28>)
     3e0:	0020      	movs	r0, r4
     3e2:	4d08      	ldr	r5, [pc, #32]	; (404 <configure_usart_callbacks+0x2c>)
     3e4:	47a8      	blx	r5
    usart_register_callback(&bt_usart_instance, usart_read_callback,  USART_CALLBACK_BUFFER_RECEIVED);
     3e6:	2201      	movs	r2, #1
     3e8:	4907      	ldr	r1, [pc, #28]	; (408 <configure_usart_callbacks+0x30>)
     3ea:	0020      	movs	r0, r4
     3ec:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     3ee:	2231      	movs	r2, #49	; 0x31
     3f0:	5ca1      	ldrb	r1, [r4, r2]
     3f2:	2303      	movs	r3, #3
     3f4:	430b      	orrs	r3, r1
     3f6:	54a3      	strb	r3, [r4, r2]

    //! [setup_enable_callbacks]
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
    //! [setup_enable_callbacks]
}
     3f8:	bd70      	pop	{r4, r5, r6, pc}
     3fa:	46c0      	nop			; (mov r8, r8)
     3fc:	20000118 	.word	0x20000118
     400:	00000201 	.word	0x00000201
     404:	000022dd 	.word	0x000022dd
     408:	00000205 	.word	0x00000205

0000040c <bt_usart_receive_job>:
{
    usart_write_buffer_job(&bt_usart_instance, string, sizeof(string));
}

void bt_usart_receive_job(void)
{
     40c:	b510      	push	{r4, lr}
    usart_read_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     40e:	2205      	movs	r2, #5
     410:	4902      	ldr	r1, [pc, #8]	; (41c <bt_usart_receive_job+0x10>)
     412:	4803      	ldr	r0, [pc, #12]	; (420 <bt_usart_receive_job+0x14>)
     414:	4b03      	ldr	r3, [pc, #12]	; (424 <bt_usart_receive_job+0x18>)
     416:	4798      	blx	r3
}
     418:	bd10      	pop	{r4, pc}
     41a:	46c0      	nop			; (mov r8, r8)
     41c:	20000180 	.word	0x20000180
     420:	20000118 	.word	0x20000118
     424:	00002315 	.word	0x00002315

00000428 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     428:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     42a:	2000      	movs	r0, #0
     42c:	4b08      	ldr	r3, [pc, #32]	; (450 <delay_init+0x28>)
     42e:	4798      	blx	r3
     430:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     432:	4c08      	ldr	r4, [pc, #32]	; (454 <delay_init+0x2c>)
     434:	21fa      	movs	r1, #250	; 0xfa
     436:	0089      	lsls	r1, r1, #2
     438:	47a0      	blx	r4
     43a:	4b07      	ldr	r3, [pc, #28]	; (458 <delay_init+0x30>)
     43c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     43e:	4907      	ldr	r1, [pc, #28]	; (45c <delay_init+0x34>)
     440:	0028      	movs	r0, r5
     442:	47a0      	blx	r4
     444:	4b06      	ldr	r3, [pc, #24]	; (460 <delay_init+0x38>)
     446:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     448:	2205      	movs	r2, #5
     44a:	4b06      	ldr	r3, [pc, #24]	; (464 <delay_init+0x3c>)
     44c:	601a      	str	r2, [r3, #0]
}
     44e:	bd70      	pop	{r4, r5, r6, pc}
     450:	00002a4d 	.word	0x00002a4d
     454:	00003099 	.word	0x00003099
     458:	20000004 	.word	0x20000004
     45c:	000f4240 	.word	0x000f4240
     460:	20000000 	.word	0x20000000
     464:	e000e010 	.word	0xe000e010

00000468 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     468:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     46a:	4b08      	ldr	r3, [pc, #32]	; (48c <delay_cycles_us+0x24>)
     46c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     46e:	4a08      	ldr	r2, [pc, #32]	; (490 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     470:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     472:	2180      	movs	r1, #128	; 0x80
     474:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     476:	e006      	b.n	486 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     478:	2c00      	cmp	r4, #0
     47a:	d004      	beq.n	486 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     47c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     47e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     480:	6813      	ldr	r3, [r2, #0]
     482:	420b      	tst	r3, r1
     484:	d0fc      	beq.n	480 <delay_cycles_us+0x18>
     486:	3801      	subs	r0, #1
     488:	d2f6      	bcs.n	478 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     48a:	bd30      	pop	{r4, r5, pc}
     48c:	20000000 	.word	0x20000000
     490:	e000e010 	.word	0xe000e010

00000494 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     494:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     496:	7a98      	ldrb	r0, [r3, #10]
     498:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     49a:	4770      	bx	lr

0000049c <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     49c:	b570      	push	{r4, r5, r6, lr}
     49e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     4a0:	6806      	ldr	r6, [r0, #0]
     4a2:	2208      	movs	r2, #8
     4a4:	4b05      	ldr	r3, [pc, #20]	; (4bc <rtc_count_enable+0x20>)
     4a6:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     4a8:	4d05      	ldr	r5, [pc, #20]	; (4c0 <rtc_count_enable+0x24>)
     4aa:	0020      	movs	r0, r4
     4ac:	47a8      	blx	r5
     4ae:	2800      	cmp	r0, #0
     4b0:	d1fb      	bne.n	4aa <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     4b2:	8832      	ldrh	r2, [r6, #0]
     4b4:	2302      	movs	r3, #2
     4b6:	4313      	orrs	r3, r2
     4b8:	8033      	strh	r3, [r6, #0]
}
     4ba:	bd70      	pop	{r4, r5, r6, pc}
     4bc:	e000e100 	.word	0xe000e100
     4c0:	00000495 	.word	0x00000495

000004c4 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     4c4:	b570      	push	{r4, r5, r6, lr}
     4c6:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     4c8:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     4ca:	2108      	movs	r1, #8
     4cc:	2380      	movs	r3, #128	; 0x80
     4ce:	4a06      	ldr	r2, [pc, #24]	; (4e8 <rtc_count_disable+0x24>)
     4d0:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     4d2:	4d06      	ldr	r5, [pc, #24]	; (4ec <rtc_count_disable+0x28>)
     4d4:	0020      	movs	r0, r4
     4d6:	47a8      	blx	r5
     4d8:	2800      	cmp	r0, #0
     4da:	d1fb      	bne.n	4d4 <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     4dc:	8833      	ldrh	r3, [r6, #0]
     4de:	2202      	movs	r2, #2
     4e0:	4393      	bics	r3, r2
     4e2:	8033      	strh	r3, [r6, #0]
}
     4e4:	bd70      	pop	{r4, r5, r6, pc}
     4e6:	46c0      	nop			; (mov r8, r8)
     4e8:	e000e100 	.word	0xe000e100
     4ec:	00000495 	.word	0x00000495

000004f0 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     4f0:	b570      	push	{r4, r5, r6, lr}
     4f2:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     4f4:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     4f6:	4b07      	ldr	r3, [pc, #28]	; (514 <rtc_count_reset+0x24>)
     4f8:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     4fa:	2300      	movs	r3, #0
     4fc:	82a3      	strh	r3, [r4, #20]
	module->enabled_callback    = 0;
     4fe:	82e3      	strh	r3, [r4, #22]
#endif

	while (rtc_count_is_syncing(module)) {
     500:	4d05      	ldr	r5, [pc, #20]	; (518 <rtc_count_reset+0x28>)
     502:	0020      	movs	r0, r4
     504:	47a8      	blx	r5
     506:	2800      	cmp	r0, #0
     508:	d1fb      	bne.n	502 <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     50a:	8832      	ldrh	r2, [r6, #0]
     50c:	2301      	movs	r3, #1
     50e:	4313      	orrs	r3, r2
     510:	8033      	strh	r3, [r6, #0]
}
     512:	bd70      	pop	{r4, r5, r6, pc}
     514:	000004c5 	.word	0x000004c5
     518:	00000495 	.word	0x00000495

0000051c <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     51c:	b5f0      	push	{r4, r5, r6, r7, lr}
     51e:	b083      	sub	sp, #12
     520:	0004      	movs	r4, r0
     522:	9101      	str	r1, [sp, #4]
     524:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     526:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     528:	4f11      	ldr	r7, [pc, #68]	; (570 <rtc_count_set_compare+0x54>)
     52a:	0020      	movs	r0, r4
     52c:	47b8      	blx	r7
     52e:	2800      	cmp	r0, #0
     530:	d1fb      	bne.n	52a <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     532:	7923      	ldrb	r3, [r4, #4]
     534:	2b00      	cmp	r3, #0
     536:	d00a      	beq.n	54e <rtc_count_set_compare+0x32>
     538:	2b01      	cmp	r3, #1
     53a:	d116      	bne.n	56a <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     53c:	3017      	adds	r0, #23

	/* Set compare values based on operation mode. */
	switch (module->mode) {
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     53e:	2d01      	cmp	r5, #1
     540:	d814      	bhi.n	56c <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     542:	3506      	adds	r5, #6
     544:	00ad      	lsls	r5, r5, #2
     546:	9b01      	ldr	r3, [sp, #4]
     548:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     54a:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;

			break;
     54c:	e00e      	b.n	56c <rtc_count_set_compare+0x50>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
				return STATUS_ERR_INVALID_ARG;
     54e:	2017      	movs	r0, #23

			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     550:	2d02      	cmp	r5, #2
     552:	d80b      	bhi.n	56c <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     554:	4b07      	ldr	r3, [pc, #28]	; (574 <rtc_count_set_compare+0x58>)
     556:	9a01      	ldr	r2, [sp, #4]
     558:	429a      	cmp	r2, r3
     55a:	d807      	bhi.n	56c <rtc_count_set_compare+0x50>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     55c:	466b      	mov	r3, sp
     55e:	889b      	ldrh	r3, [r3, #4]
     560:	350c      	adds	r5, #12
     562:	006d      	lsls	r5, r5, #1
     564:	53ab      	strh	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     566:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;

			break;
     568:	e000      	b.n	56c <rtc_count_set_compare+0x50>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     56a:	201a      	movs	r0, #26
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
     56c:	b003      	add	sp, #12
     56e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     570:	00000495 	.word	0x00000495
     574:	0000ffff 	.word	0x0000ffff

00000578 <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     578:	b5f0      	push	{r4, r5, r6, r7, lr}
     57a:	b083      	sub	sp, #12
     57c:	0004      	movs	r4, r0
     57e:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     580:	6001      	str	r1, [r0, #0]
     582:	4a2e      	ldr	r2, [pc, #184]	; (63c <rtc_count_init+0xc4>)
     584:	6991      	ldr	r1, [r2, #24]
     586:	2320      	movs	r3, #32
     588:	430b      	orrs	r3, r1
     58a:	6193      	str	r3, [r2, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     58c:	a901      	add	r1, sp, #4
     58e:	2302      	movs	r3, #2
     590:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     592:	2004      	movs	r0, #4
     594:	4b2a      	ldr	r3, [pc, #168]	; (640 <rtc_count_init+0xc8>)
     596:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     598:	2004      	movs	r0, #4
     59a:	4b2a      	ldr	r3, [pc, #168]	; (644 <rtc_count_init+0xcc>)
     59c:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     59e:	0020      	movs	r0, r4
     5a0:	4b29      	ldr	r3, [pc, #164]	; (648 <rtc_count_init+0xd0>)
     5a2:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     5a4:	78b3      	ldrb	r3, [r6, #2]
     5a6:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     5a8:	7933      	ldrb	r3, [r6, #4]
     5aa:	7163      	strb	r3, [r4, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     5ac:	4b27      	ldr	r3, [pc, #156]	; (64c <rtc_count_init+0xd4>)
     5ae:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     5b0:	6827      	ldr	r7, [r4, #0]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     5b2:	8833      	ldrh	r3, [r6, #0]
     5b4:	803b      	strh	r3, [r7, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     5b6:	78b3      	ldrb	r3, [r6, #2]
     5b8:	2b00      	cmp	r3, #0
     5ba:	d017      	beq.n	5ec <rtc_count_init+0x74>
						(enum rtc_count_compare)i);
			}
			break;
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     5bc:	2017      	movs	r0, #23
	Rtc *const rtc_module = module->hw;

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     5be:	2b01      	cmp	r3, #1
     5c0:	d13a      	bne.n	638 <rtc_count_init+0xc0>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     5c2:	883b      	ldrh	r3, [r7, #0]
     5c4:	b29b      	uxth	r3, r3
     5c6:	803b      	strh	r3, [r7, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     5c8:	78f3      	ldrb	r3, [r6, #3]
     5ca:	2b00      	cmp	r3, #0
     5cc:	d003      	beq.n	5d6 <rtc_count_init+0x5e>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     5ce:	883a      	ldrh	r2, [r7, #0]
     5d0:	2380      	movs	r3, #128	; 0x80
     5d2:	4313      	orrs	r3, r2
     5d4:	803b      	strh	r3, [r7, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
     5d6:	4d1e      	ldr	r5, [pc, #120]	; (650 <rtc_count_init+0xd8>)
     5d8:	0020      	movs	r0, r4
     5da:	47a8      	blx	r5
     5dc:	2800      	cmp	r0, #0
     5de:	d1fb      	bne.n	5d8 <rtc_count_init+0x60>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     5e0:	2200      	movs	r2, #0
     5e2:	68b1      	ldr	r1, [r6, #8]
     5e4:	0020      	movs	r0, r4
     5e6:	4b1b      	ldr	r3, [pc, #108]	; (654 <rtc_count_init+0xdc>)
     5e8:	4798      	blx	r3
     5ea:	e01b      	b.n	624 <rtc_count_init+0xac>
			}
			break;

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     5ec:	883a      	ldrh	r2, [r7, #0]
     5ee:	2304      	movs	r3, #4
     5f0:	4313      	orrs	r3, r2
     5f2:	803b      	strh	r3, [r7, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     5f4:	78f3      	ldrb	r3, [r6, #3]
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     5f6:	2017      	movs	r0, #23
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     5f8:	2b00      	cmp	r3, #0
     5fa:	d11d      	bne.n	638 <rtc_count_init+0xc0>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     5fc:	4d14      	ldr	r5, [pc, #80]	; (650 <rtc_count_init+0xd8>)
     5fe:	0020      	movs	r0, r4
     600:	47a8      	blx	r5
     602:	2800      	cmp	r0, #0
     604:	d1fb      	bne.n	5fe <rtc_count_init+0x86>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     606:	2200      	movs	r2, #0
     608:	68b1      	ldr	r1, [r6, #8]
     60a:	0020      	movs	r0, r4
     60c:	4b11      	ldr	r3, [pc, #68]	; (654 <rtc_count_init+0xdc>)
     60e:	4798      	blx	r3
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     610:	4d0f      	ldr	r5, [pc, #60]	; (650 <rtc_count_init+0xd8>)
     612:	0020      	movs	r0, r4
     614:	47a8      	blx	r5
     616:	2800      	cmp	r0, #0
     618:	d1fb      	bne.n	612 <rtc_count_init+0x9a>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     61a:	2201      	movs	r2, #1
     61c:	68f1      	ldr	r1, [r6, #12]
     61e:	0020      	movs	r0, r4
     620:	4b0c      	ldr	r3, [pc, #48]	; (654 <rtc_count_init+0xdc>)
     622:	4798      	blx	r3
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     624:	7933      	ldrb	r3, [r6, #4]
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     626:	2000      	movs	r0, #0
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     628:	2b00      	cmp	r3, #0
     62a:	d005      	beq.n	638 <rtc_count_init+0xc0>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     62c:	887a      	ldrh	r2, [r7, #2]
     62e:	2380      	movs	r3, #128	; 0x80
     630:	01db      	lsls	r3, r3, #7
     632:	4313      	orrs	r3, r2
     634:	807b      	strh	r3, [r7, #2]
     636:	e7ff      	b.n	638 <rtc_count_init+0xc0>
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
}
     638:	b003      	add	sp, #12
     63a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     63c:	40000400 	.word	0x40000400
     640:	00002b65 	.word	0x00002b65
     644:	00002ad9 	.word	0x00002ad9
     648:	000004f1 	.word	0x000004f1
     64c:	20000188 	.word	0x20000188
     650:	00000495 	.word	0x00000495
     654:	0000051d 	.word	0x0000051d

00000658 <rtc_count_set_period>:
 * \retval STATUS_ERR_UNSUPPORTED_DEV  If module is not operated in 16-bit mode
 */
enum status_code rtc_count_set_period(
		struct rtc_module *const module,
		const uint16_t period_value)
{
     658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     65a:	0004      	movs	r4, r0
     65c:	000e      	movs	r6, r1
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     65e:	7903      	ldrb	r3, [r0, #4]
		return STATUS_ERR_UNSUPPORTED_DEV;
     660:	2015      	movs	r0, #21
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     662:	2b00      	cmp	r3, #0
     664:	d106      	bne.n	674 <rtc_count_set_period+0x1c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     666:	6827      	ldr	r7, [r4, #0]
	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}

	while (rtc_count_is_syncing(module)) {
     668:	4d03      	ldr	r5, [pc, #12]	; (678 <rtc_count_set_period+0x20>)
     66a:	0020      	movs	r0, r4
     66c:	47a8      	blx	r5
     66e:	2800      	cmp	r0, #0
     670:	d1fb      	bne.n	66a <rtc_count_set_period+0x12>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE1.PER.reg = period_value;
     672:	82be      	strh	r6, [r7, #20]

	return STATUS_OK;
}
     674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     676:	46c0      	nop			; (mov r8, r8)
     678:	00000495 	.word	0x00000495

0000067c <rtc_count_register_callback>:
{

	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     67c:	2a02      	cmp	r2, #2
     67e:	d00b      	beq.n	698 <rtc_count_register_callback+0x1c>
		status = STATUS_OK;
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
     680:	7903      	ldrb	r3, [r0, #4]
     682:	2b00      	cmp	r3, #0
     684:	d005      	beq.n	692 <rtc_count_register_callback+0x16>
     686:	2b01      	cmp	r3, #1
     688:	d111      	bne.n	6ae <rtc_count_register_callback+0x32>
     68a:	3316      	adds	r3, #22
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP32) {
     68c:	2a01      	cmp	r2, #1
     68e:	d80f      	bhi.n	6b0 <rtc_count_register_callback+0x34>
     690:	e002      	b.n	698 <rtc_count_register_callback+0x1c>
     692:	2317      	movs	r3, #23
			}

			break;
		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP16) {
     694:	2a02      	cmp	r2, #2
     696:	d80b      	bhi.n	6b0 <rtc_count_register_callback+0x34>
		}
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     698:	1c93      	adds	r3, r2, #2
     69a:	009b      	lsls	r3, r3, #2
     69c:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     69e:	8a81      	ldrh	r1, [r0, #20]
     6a0:	2301      	movs	r3, #1
     6a2:	4093      	lsls	r3, r2
     6a4:	430b      	orrs	r3, r1
     6a6:	b29b      	uxth	r3, r3
     6a8:	8283      	strh	r3, [r0, #20]
     6aa:	2300      	movs	r3, #0
     6ac:	e000      	b.n	6b0 <rtc_count_register_callback+0x34>
			if (callback_type > RTC_NUM_OF_COMP16) {
				status = STATUS_ERR_INVALID_ARG;
			}
			break;
		default:
			status = STATUS_ERR_INVALID_ARG;
     6ae:	2317      	movs	r3, #23
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     6b0:	0018      	movs	r0, r3
     6b2:	4770      	bx	lr

000006b4 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
     6b4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6b6:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     6b8:	2902      	cmp	r1, #2
     6ba:	d102      	bne.n	6c2 <rtc_count_enable_callback+0xe>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
     6bc:	2380      	movs	r3, #128	; 0x80
     6be:	71d3      	strb	r3, [r2, #7]
     6c0:	e004      	b.n	6cc <rtc_count_enable_callback+0x18>
	} else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << callback_type);
     6c2:	2301      	movs	r3, #1
     6c4:	408b      	lsls	r3, r1
     6c6:	2403      	movs	r4, #3
     6c8:	4023      	ands	r3, r4
     6ca:	71d3      	strb	r3, [r2, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     6cc:	8ac2      	ldrh	r2, [r0, #22]
     6ce:	2301      	movs	r3, #1
     6d0:	408b      	lsls	r3, r1
     6d2:	4313      	orrs	r3, r2
     6d4:	b29b      	uxth	r3, r3
     6d6:	82c3      	strh	r3, [r0, #22]
}
     6d8:	bd10      	pop	{r4, pc}
     6da:	46c0      	nop			; (mov r8, r8)

000006dc <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     6dc:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     6de:	4b12      	ldr	r3, [pc, #72]	; (728 <RTC_Handler+0x4c>)
     6e0:	681a      	ldr	r2, [r3, #0]

	Rtc *const rtc_module = module->hw;
     6e2:	6814      	ldr	r4, [r2, #0]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     6e4:	8ad3      	ldrh	r3, [r2, #22]
	callback_mask &= module->registered_callback;
     6e6:	8a91      	ldrh	r1, [r2, #20]
     6e8:	4019      	ands	r1, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     6ea:	7a23      	ldrb	r3, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     6ec:	79e0      	ldrb	r0, [r4, #7]
     6ee:	4003      	ands	r3, r0

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     6f0:	09d8      	lsrs	r0, r3, #7
     6f2:	d006      	beq.n	702 <RTC_Handler+0x26>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     6f4:	074b      	lsls	r3, r1, #29
     6f6:	d501      	bpl.n	6fc <RTC_Handler+0x20>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     6f8:	6913      	ldr	r3, [r2, #16]
     6fa:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     6fc:	2380      	movs	r3, #128	; 0x80
     6fe:	7223      	strb	r3, [r4, #8]
     700:	e010      	b.n	724 <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     702:	07d8      	lsls	r0, r3, #31
     704:	d506      	bpl.n	714 <RTC_Handler+0x38>
		/* Compare 0 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     706:	07cb      	lsls	r3, r1, #31
     708:	d501      	bpl.n	70e <RTC_Handler+0x32>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     70a:	6893      	ldr	r3, [r2, #8]
     70c:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     70e:	2301      	movs	r3, #1
     710:	7223      	strb	r3, [r4, #8]
     712:	e007      	b.n	724 <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     714:	079b      	lsls	r3, r3, #30
     716:	d505      	bpl.n	724 <RTC_Handler+0x48>
		#if (RTC_NUM_OF_COMP16 > 1) || defined(__DOXYGEN__)
		/* Compare 1 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     718:	078b      	lsls	r3, r1, #30
     71a:	d501      	bpl.n	720 <RTC_Handler+0x44>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     71c:	68d3      	ldr	r3, [r2, #12]
     71e:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     720:	2302      	movs	r3, #2
     722:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     724:	bd10      	pop	{r4, pc}
     726:	46c0      	nop			; (mov r8, r8)
     728:	20000188 	.word	0x20000188

0000072c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     72c:	b5f0      	push	{r4, r5, r6, r7, lr}
     72e:	4647      	mov	r7, r8
     730:	b480      	push	{r7}
     732:	000c      	movs	r4, r1
     734:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     736:	2800      	cmp	r0, #0
     738:	d10d      	bne.n	756 <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
     73a:	2a00      	cmp	r2, #0
     73c:	dd0e      	ble.n	75c <_read+0x30>
     73e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     740:	4e08      	ldr	r6, [pc, #32]	; (764 <_read+0x38>)
     742:	4d09      	ldr	r5, [pc, #36]	; (768 <_read+0x3c>)
     744:	6830      	ldr	r0, [r6, #0]
     746:	0021      	movs	r1, r4
     748:	682b      	ldr	r3, [r5, #0]
     74a:	4798      	blx	r3
		ptr++;
     74c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     74e:	42a7      	cmp	r7, r4
     750:	d1f8      	bne.n	744 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     752:	4640      	mov	r0, r8
     754:	e003      	b.n	75e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     756:	2001      	movs	r0, #1
     758:	4240      	negs	r0, r0
     75a:	e000      	b.n	75e <_read+0x32>
	}

	for (; len > 0; --len) {
     75c:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
     75e:	bc04      	pop	{r2}
     760:	4690      	mov	r8, r2
     762:	bdf0      	pop	{r4, r5, r6, r7, pc}
     764:	20000194 	.word	0x20000194
     768:	2000018c 	.word	0x2000018c

0000076c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     76c:	b5f0      	push	{r4, r5, r6, r7, lr}
     76e:	4647      	mov	r7, r8
     770:	b480      	push	{r7}
     772:	000e      	movs	r6, r1
     774:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     776:	3801      	subs	r0, #1
     778:	2802      	cmp	r0, #2
     77a:	d811      	bhi.n	7a0 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
     77c:	2a00      	cmp	r2, #0
     77e:	d012      	beq.n	7a6 <_write+0x3a>
     780:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     782:	4b0c      	ldr	r3, [pc, #48]	; (7b4 <_write+0x48>)
     784:	4698      	mov	r8, r3
     786:	4f0c      	ldr	r7, [pc, #48]	; (7b8 <_write+0x4c>)
     788:	4643      	mov	r3, r8
     78a:	6818      	ldr	r0, [r3, #0]
     78c:	5d31      	ldrb	r1, [r6, r4]
     78e:	683b      	ldr	r3, [r7, #0]
     790:	4798      	blx	r3
     792:	2800      	cmp	r0, #0
     794:	db09      	blt.n	7aa <_write+0x3e>
			return -1;
		}
		++nChars;
     796:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     798:	42a5      	cmp	r5, r4
     79a:	d1f5      	bne.n	788 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
     79c:	0020      	movs	r0, r4
     79e:	e006      	b.n	7ae <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     7a0:	2001      	movs	r0, #1
     7a2:	4240      	negs	r0, r0
     7a4:	e003      	b.n	7ae <_write+0x42>
	}

	for (; len != 0; --len) {
     7a6:	2000      	movs	r0, #0
     7a8:	e001      	b.n	7ae <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     7aa:	2001      	movs	r0, #1
     7ac:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
     7ae:	bc04      	pop	{r2}
     7b0:	4690      	mov	r8, r2
     7b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7b4:	20000194 	.word	0x20000194
     7b8:	20000190 	.word	0x20000190

000007bc <configure_adc_VMPPT>:
//=============================================================================
//! \brief Initialize ADC peripheral.
//! \return TRUE if that ADC was successfully configured.
//=============================================================================
bool configure_adc_VMPPT (void)
{
     7bc:	b510      	push	{r4, lr}
     7be:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     7c0:	4668      	mov	r0, sp
     7c2:	4b11      	ldr	r3, [pc, #68]	; (808 <configure_adc_VMPPT+0x4c>)
     7c4:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     7c6:	2303      	movs	r3, #3
     7c8:	466a      	mov	r2, sp
     7ca:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = VMPPT_ADC_0_PIN;
     7cc:	3301      	adds	r3, #1
     7ce:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     7d0:	4c0e      	ldr	r4, [pc, #56]	; (80c <configure_adc_VMPPT+0x50>)
     7d2:	490f      	ldr	r1, [pc, #60]	; (810 <configure_adc_VMPPT+0x54>)
     7d4:	0020      	movs	r0, r4
     7d6:	4b0f      	ldr	r3, [pc, #60]	; (814 <configure_adc_VMPPT+0x58>)
     7d8:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     7da:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     7dc:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     7de:	b25b      	sxtb	r3, r3
     7e0:	2b00      	cmp	r3, #0
     7e2:	dbfb      	blt.n	7dc <configure_adc_VMPPT+0x20>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     7e4:	2180      	movs	r1, #128	; 0x80
     7e6:	0409      	lsls	r1, r1, #16
     7e8:	4b0b      	ldr	r3, [pc, #44]	; (818 <configure_adc_VMPPT+0x5c>)
     7ea:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     7ec:	7811      	ldrb	r1, [r2, #0]
     7ee:	2302      	movs	r3, #2
     7f0:	430b      	orrs	r3, r1
     7f2:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     7f4:	4b05      	ldr	r3, [pc, #20]	; (80c <configure_adc_VMPPT+0x50>)
     7f6:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     7f8:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     7fa:	b25b      	sxtb	r3, r3
     7fc:	2b00      	cmp	r3, #0
     7fe:	dbfb      	blt.n	7f8 <configure_adc_VMPPT+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     800:	2001      	movs	r0, #1
     802:	b00c      	add	sp, #48	; 0x30
     804:	bd10      	pop	{r4, pc}
     806:	46c0      	nop			; (mov r8, r8)
     808:	00000be1 	.word	0x00000be1
     80c:	20000198 	.word	0x20000198
     810:	42004000 	.word	0x42004000
     814:	00000c29 	.word	0x00000c29
     818:	e000e100 	.word	0xe000e100

0000081c <configure_adc_TEMP>:

bool configure_adc_TEMP (void)
{
     81c:	b510      	push	{r4, lr}
     81e:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     820:	4668      	mov	r0, sp
     822:	4b11      	ldr	r3, [pc, #68]	; (868 <configure_adc_TEMP+0x4c>)
     824:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     826:	2303      	movs	r3, #3
     828:	466a      	mov	r2, sp
     82a:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = TEMP_ADC_1_PIN;
     82c:	3304      	adds	r3, #4
     82e:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     830:	4c0e      	ldr	r4, [pc, #56]	; (86c <configure_adc_TEMP+0x50>)
     832:	490f      	ldr	r1, [pc, #60]	; (870 <configure_adc_TEMP+0x54>)
     834:	0020      	movs	r0, r4
     836:	4b0f      	ldr	r3, [pc, #60]	; (874 <configure_adc_TEMP+0x58>)
     838:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     83a:	6822      	ldr	r2, [r4, #0]
     83c:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     83e:	b25b      	sxtb	r3, r3
     840:	2b00      	cmp	r3, #0
     842:	dbfb      	blt.n	83c <configure_adc_TEMP+0x20>
     844:	2180      	movs	r1, #128	; 0x80
     846:	0409      	lsls	r1, r1, #16
     848:	4b0b      	ldr	r3, [pc, #44]	; (878 <configure_adc_TEMP+0x5c>)
     84a:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     84c:	7811      	ldrb	r1, [r2, #0]
     84e:	2302      	movs	r3, #2
     850:	430b      	orrs	r3, r1
     852:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     854:	4b05      	ldr	r3, [pc, #20]	; (86c <configure_adc_TEMP+0x50>)
     856:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     858:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     85a:	b25b      	sxtb	r3, r3
     85c:	2b00      	cmp	r3, #0
     85e:	dbfb      	blt.n	858 <configure_adc_TEMP+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     860:	2001      	movs	r0, #1
     862:	b00c      	add	sp, #48	; 0x30
     864:	bd10      	pop	{r4, pc}
     866:	46c0      	nop			; (mov r8, r8)
     868:	00000be1 	.word	0x00000be1
     86c:	20000198 	.word	0x20000198
     870:	42004000 	.word	0x42004000
     874:	00000c29 	.word	0x00000c29
     878:	e000e100 	.word	0xe000e100

0000087c <turn_off_adc>:
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     87c:	4b0a      	ldr	r3, [pc, #40]	; (8a8 <turn_off_adc+0x2c>)
     87e:	681a      	ldr	r2, [r3, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     880:	2080      	movs	r0, #128	; 0x80
     882:	0400      	lsls	r0, r0, #16
     884:	2380      	movs	r3, #128	; 0x80
     886:	4909      	ldr	r1, [pc, #36]	; (8ac <turn_off_adc+0x30>)
     888:	50c8      	str	r0, [r1, r3]
     88a:	7e53      	ldrb	r3, [r2, #25]
#	else
		system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	while (adc_is_syncing(module_inst)) {
     88c:	b25b      	sxtb	r3, r3
     88e:	2b00      	cmp	r3, #0
     890:	dbfb      	blt.n	88a <turn_off_adc+0xe>
		/* Wait for synchronization */
	}

	adc_module->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
     892:	7813      	ldrb	r3, [r2, #0]
     894:	2102      	movs	r1, #2
     896:	438b      	bics	r3, r1
     898:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     89a:	4b03      	ldr	r3, [pc, #12]	; (8a8 <turn_off_adc+0x2c>)
     89c:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     89e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     8a0:	b25b      	sxtb	r3, r3
     8a2:	2b00      	cmp	r3, #0
     8a4:	dbfb      	blt.n	89e <turn_off_adc+0x22>


void turn_off_adc(void)
{
    adc_disable(&adc_instance);
}
     8a6:	4770      	bx	lr
     8a8:	20000198 	.word	0x20000198
     8ac:	e000e100 	.word	0xe000e100

000008b0 <get_value_VMPPT>:


void get_value_VMPPT (uint32_t *value, uint32_t *converted)
{
     8b0:	b5f0      	push	{r4, r5, r6, r7, lr}
     8b2:	b083      	sub	sp, #12
     8b4:	000f      	movs	r7, r1
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     8b6:	4b20      	ldr	r3, [pc, #128]	; (938 <get_value_VMPPT+0x88>)
     8b8:	6819      	ldr	r1, [r3, #0]
     8ba:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     8bc:	b25b      	sxtb	r3, r3
     8be:	2b00      	cmp	r3, #0
     8c0:	dbfb      	blt.n	8ba <get_value_VMPPT+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     8c2:	7b0a      	ldrb	r2, [r1, #12]
     8c4:	2302      	movs	r3, #2
     8c6:	4313      	orrs	r3, r2
     8c8:	730b      	strb	r3, [r1, #12]
     8ca:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     8cc:	b25b      	sxtb	r3, r3
     8ce:	2b00      	cmp	r3, #0
     8d0:	dbfb      	blt.n	8ca <get_value_VMPPT+0x1a>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     8d2:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     8d4:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     8d6:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     8d8:	7e0b      	ldrb	r3, [r1, #24]
     8da:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     8dc:	0022      	movs	r2, r4
     8de:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     8e0:	421e      	tst	r6, r3
     8e2:	d000      	beq.n	8e6 <get_value_VMPPT+0x36>
		status_flags |= ADC_STATUS_WINDOW;
     8e4:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     8e6:	421d      	tst	r5, r3
     8e8:	d000      	beq.n	8ec <get_value_VMPPT+0x3c>
		status_flags |= ADC_STATUS_OVERRUN;
     8ea:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     8ec:	4214      	tst	r4, r2
     8ee:	d0f3      	beq.n	8d8 <get_value_VMPPT+0x28>
     8f0:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     8f2:	b25b      	sxtb	r3, r3
     8f4:	2b00      	cmp	r3, #0
     8f6:	dbfb      	blt.n	8f0 <get_value_VMPPT+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     8f8:	8b4a      	ldrh	r2, [r1, #26]
     8fa:	ab01      	add	r3, sp, #4
     8fc:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     8fe:	2301      	movs	r3, #1
     900:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     902:	7e0a      	ldrb	r2, [r1, #24]
     904:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     906:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     908:	0754      	lsls	r4, r2, #29
     90a:	d501      	bpl.n	910 <get_value_VMPPT+0x60>
		status_flags |= ADC_STATUS_WINDOW;
     90c:	2402      	movs	r4, #2
     90e:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     910:	0792      	lsls	r2, r2, #30
     912:	d501      	bpl.n	918 <get_value_VMPPT+0x68>
		status_flags |= ADC_STATUS_OVERRUN;
     914:	2204      	movs	r2, #4
     916:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     918:	075b      	lsls	r3, r3, #29
     91a:	d501      	bpl.n	920 <get_value_VMPPT+0x70>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     91c:	2302      	movs	r3, #2
     91e:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = ((VMPPT_PULL_UP + VMPPT_PULL_DOWN) * D_ADC_VREF * adc_reading / VMPPT_PULL_DOWN) / D_ADC_RESOLUTION;
     920:	9b01      	ldr	r3, [sp, #4]
    
    *value = adc_reading;
     922:	6003      	str	r3, [r0, #0]
    *converted = reading;
     924:	4805      	ldr	r0, [pc, #20]	; (93c <get_value_VMPPT+0x8c>)
     926:	4358      	muls	r0, r3
     928:	21dc      	movs	r1, #220	; 0xdc
     92a:	0309      	lsls	r1, r1, #12
     92c:	4b04      	ldr	r3, [pc, #16]	; (940 <get_value_VMPPT+0x90>)
     92e:	4798      	blx	r3
     930:	6038      	str	r0, [r7, #0]
    
    return;
}
     932:	b003      	add	sp, #12
     934:	bdf0      	pop	{r4, r5, r6, r7, pc}
     936:	46c0      	nop			; (mov r8, r8)
     938:	20000198 	.word	0x20000198
     93c:	00101d00 	.word	0x00101d00
     940:	00003099 	.word	0x00003099

00000944 <get_value_TEMP>:


void get_value_TEMP (uint32_t *value, uint32_t *converted)
{
     944:	b5f0      	push	{r4, r5, r6, r7, lr}
     946:	b083      	sub	sp, #12
     948:	000f      	movs	r7, r1
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     94a:	4b22      	ldr	r3, [pc, #136]	; (9d4 <get_value_TEMP+0x90>)
     94c:	6819      	ldr	r1, [r3, #0]
     94e:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     950:	b25b      	sxtb	r3, r3
     952:	2b00      	cmp	r3, #0
     954:	dbfb      	blt.n	94e <get_value_TEMP+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     956:	7b0a      	ldrb	r2, [r1, #12]
     958:	2302      	movs	r3, #2
     95a:	4313      	orrs	r3, r2
     95c:	730b      	strb	r3, [r1, #12]
     95e:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     960:	b25b      	sxtb	r3, r3
     962:	2b00      	cmp	r3, #0
     964:	dbfb      	blt.n	95e <get_value_TEMP+0x1a>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     966:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     968:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     96a:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     96c:	7e0b      	ldrb	r3, [r1, #24]
     96e:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     970:	0022      	movs	r2, r4
     972:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     974:	421e      	tst	r6, r3
     976:	d000      	beq.n	97a <get_value_TEMP+0x36>
		status_flags |= ADC_STATUS_WINDOW;
     978:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     97a:	421d      	tst	r5, r3
     97c:	d000      	beq.n	980 <get_value_TEMP+0x3c>
		status_flags |= ADC_STATUS_OVERRUN;
     97e:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     980:	4214      	tst	r4, r2
     982:	d0f3      	beq.n	96c <get_value_TEMP+0x28>
     984:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     986:	b25b      	sxtb	r3, r3
     988:	2b00      	cmp	r3, #0
     98a:	dbfb      	blt.n	984 <get_value_TEMP+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     98c:	8b4a      	ldrh	r2, [r1, #26]
     98e:	ab01      	add	r3, sp, #4
     990:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     992:	2301      	movs	r3, #1
     994:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     996:	7e0a      	ldrb	r2, [r1, #24]
     998:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     99a:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     99c:	0754      	lsls	r4, r2, #29
     99e:	d501      	bpl.n	9a4 <get_value_TEMP+0x60>
		status_flags |= ADC_STATUS_WINDOW;
     9a0:	2402      	movs	r4, #2
     9a2:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     9a4:	0792      	lsls	r2, r2, #30
     9a6:	d501      	bpl.n	9ac <get_value_TEMP+0x68>
		status_flags |= ADC_STATUS_OVERRUN;
     9a8:	2204      	movs	r2, #4
     9aa:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     9ac:	075b      	lsls	r3, r3, #29
     9ae:	d501      	bpl.n	9b4 <get_value_TEMP+0x70>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     9b0:	2302      	movs	r3, #2
     9b2:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = D_ADC_VREF * adc_reading / D_ADC_RESOLUTION;
     9b4:	9a01      	ldr	r2, [sp, #4]
    
    uint32_t temp = (1858300 - 1000 * reading) / 1167; // + 2731; // Remove the earlier commentary for convertion to Kelvin
    
    *value = adc_reading;
     9b6:	6002      	str	r2, [r0, #0]
    *converted = temp;
     9b8:	4b07      	ldr	r3, [pc, #28]	; (9d8 <get_value_TEMP+0x94>)
     9ba:	4353      	muls	r3, r2
     9bc:	0b1b      	lsrs	r3, r3, #12
     9be:	20fa      	movs	r0, #250	; 0xfa
     9c0:	0080      	lsls	r0, r0, #2
     9c2:	4343      	muls	r3, r0
     9c4:	4a05      	ldr	r2, [pc, #20]	; (9dc <get_value_TEMP+0x98>)
     9c6:	1ad0      	subs	r0, r2, r3
     9c8:	4905      	ldr	r1, [pc, #20]	; (9e0 <get_value_TEMP+0x9c>)
     9ca:	4b06      	ldr	r3, [pc, #24]	; (9e4 <get_value_TEMP+0xa0>)
     9cc:	4798      	blx	r3
     9ce:	6038      	str	r0, [r7, #0]
    
    return;
}
     9d0:	b003      	add	sp, #12
     9d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9d4:	20000198 	.word	0x20000198
     9d8:	00000ce4 	.word	0x00000ce4
     9dc:	001c5afc 	.word	0x001c5afc
     9e0:	0000048f 	.word	0x0000048f
     9e4:	00003099 	.word	0x00003099

000009e8 <configure_dac>:
//
struct dac_module dac_instance;

//
void configure_dac()
{
     9e8:	b510      	push	{r4, lr}
     9ea:	b082      	sub	sp, #8
    struct dac_config config_dac;
    dac_get_config_defaults(&config_dac);
     9ec:	4668      	mov	r0, sp
     9ee:	4b07      	ldr	r3, [pc, #28]	; (a0c <configure_dac+0x24>)
     9f0:	4798      	blx	r3
    config_dac.reference = DAC_REFERENCE_INT1V;
     9f2:	2300      	movs	r3, #0
     9f4:	466a      	mov	r2, sp
     9f6:	7013      	strb	r3, [r2, #0]
    dac_init(&dac_instance, DAC, &config_dac);
     9f8:	4c05      	ldr	r4, [pc, #20]	; (a10 <configure_dac+0x28>)
     9fa:	4906      	ldr	r1, [pc, #24]	; (a14 <configure_dac+0x2c>)
     9fc:	0020      	movs	r0, r4
     9fe:	4b06      	ldr	r3, [pc, #24]	; (a18 <configure_dac+0x30>)
     a00:	4798      	blx	r3
    dac_enable(&dac_instance);
     a02:	0020      	movs	r0, r4
     a04:	4b05      	ldr	r3, [pc, #20]	; (a1c <configure_dac+0x34>)
     a06:	4798      	blx	r3
}
     a08:	b002      	add	sp, #8
     a0a:	bd10      	pop	{r4, pc}
     a0c:	00001119 	.word	0x00001119
     a10:	200001b8 	.word	0x200001b8
     a14:	42004800 	.word	0x42004800
     a18:	0000112d 	.word	0x0000112d
     a1c:	00001205 	.word	0x00001205

00000a20 <set_led_bright_percent>:

//
void set_led_bright_percent(uint16_t perthousand)
{
     a20:	b510      	push	{r4, lr}
    uint16_t led_data = (perthousand*DAC_LED_FULL)/1000;
    
    dac_chan_write(&dac_instance, DAC_CHANNEL_0, led_data);
     a22:	2356      	movs	r3, #86	; 0x56
     a24:	33ff      	adds	r3, #255	; 0xff
     a26:	4358      	muls	r0, r3
     a28:	21fa      	movs	r1, #250	; 0xfa
     a2a:	0089      	lsls	r1, r1, #2
     a2c:	4b03      	ldr	r3, [pc, #12]	; (a3c <set_led_bright_percent+0x1c>)
     a2e:	4798      	blx	r3
     a30:	b282      	uxth	r2, r0
     a32:	2100      	movs	r1, #0
     a34:	4802      	ldr	r0, [pc, #8]	; (a40 <set_led_bright_percent+0x20>)
     a36:	4b03      	ldr	r3, [pc, #12]	; (a44 <set_led_bright_percent+0x24>)
     a38:	4798      	blx	r3
     a3a:	bd10      	pop	{r4, pc}
     a3c:	000031ad 	.word	0x000031ad
     a40:	200001b8 	.word	0x200001b8
     a44:	00001241 	.word	0x00001241

00000a48 <configure_gas_gauge>:
const uint8_t test_pattern[] = {0xF0, 0x01};
static uint8_t read_buffer[DATA_LENGTH] = {0x02, 0x02};


void configure_gas_gauge()
{
     a48:	b530      	push	{r4, r5, lr}
     a4a:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     a4c:	aa01      	add	r2, sp, #4
     a4e:	2364      	movs	r3, #100	; 0x64
     a50:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     a52:	4b21      	ldr	r3, [pc, #132]	; (ad8 <configure_gas_gauge+0x90>)
     a54:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     a56:	2300      	movs	r3, #0
     a58:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     a5a:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     a5c:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     a5e:	2180      	movs	r1, #128	; 0x80
     a60:	0389      	lsls	r1, r1, #14
     a62:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
     a64:	2101      	movs	r1, #1
     a66:	4249      	negs	r1, r1
     a68:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
     a6a:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     a6c:	3125      	adds	r1, #37	; 0x25
     a6e:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     a70:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     a72:	3108      	adds	r1, #8
     a74:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     a76:	3101      	adds	r1, #1
     a78:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     a7a:	3101      	adds	r1, #1
     a7c:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     a7e:	33d7      	adds	r3, #215	; 0xd7
     a80:	8613      	strh	r3, [r2, #48]	; 0x30
    struct i2c_master_config config_gas_gauge;
    
    i2c_master_get_config_defaults(&config_gas_gauge);
    
    config_gas_gauge.baud_rate   = I2C_MASTER_BAUD_RATE_100KHZ;
    config_gas_gauge.pinmux_pad0 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD0;
     a82:	4b16      	ldr	r3, [pc, #88]	; (adc <configure_gas_gauge+0x94>)
     a84:	61d3      	str	r3, [r2, #28]
    config_gas_gauge.pinmux_pad1 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD1;
     a86:	4b16      	ldr	r3, [pc, #88]	; (ae0 <configure_gas_gauge+0x98>)
     a88:	6213      	str	r3, [r2, #32]
    
    i2c_master_init(&gas_gauge_instance, GAS_GAUGE_I2C_MODULE, &config_gas_gauge);
     a8a:	4c16      	ldr	r4, [pc, #88]	; (ae4 <configure_gas_gauge+0x9c>)
     a8c:	4916      	ldr	r1, [pc, #88]	; (ae8 <configure_gas_gauge+0xa0>)
     a8e:	0020      	movs	r0, r4
     a90:	4b16      	ldr	r3, [pc, #88]	; (aec <configure_gas_gauge+0xa4>)
     a92:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     a94:	6824      	ldr	r4, [r4, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     a96:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     a98:	69e3      	ldr	r3, [r4, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     a9a:	421a      	tst	r2, r3
     a9c:	d1fc      	bne.n	a98 <configure_gas_gauge+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     a9e:	6822      	ldr	r2, [r4, #0]
     aa0:	2302      	movs	r3, #2
     aa2:	4313      	orrs	r3, r2
     aa4:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     aa6:	4d0f      	ldr	r5, [pc, #60]	; (ae4 <configure_gas_gauge+0x9c>)
     aa8:	6828      	ldr	r0, [r5, #0]
     aaa:	4b11      	ldr	r3, [pc, #68]	; (af0 <configure_gas_gauge+0xa8>)
     aac:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     aae:	231f      	movs	r3, #31
     ab0:	4018      	ands	r0, r3
     ab2:	3b1e      	subs	r3, #30
     ab4:	4083      	lsls	r3, r0
     ab6:	4a0f      	ldr	r2, [pc, #60]	; (af4 <configure_gas_gauge+0xac>)
     ab8:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     aba:	88e8      	ldrh	r0, [r5, #6]
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
     abc:	2300      	movs	r3, #0
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     abe:	2110      	movs	r1, #16
     ac0:	e005      	b.n	ace <configure_gas_gauge+0x86>
		timeout_counter++;
     ac2:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     ac4:	4283      	cmp	r3, r0
     ac6:	d302      	bcc.n	ace <configure_gas_gauge+0x86>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     ac8:	2310      	movs	r3, #16
     aca:	8363      	strh	r3, [r4, #26]
     acc:	e002      	b.n	ad4 <configure_gas_gauge+0x8c>
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     ace:	8b62      	ldrh	r2, [r4, #26]
     ad0:	420a      	tst	r2, r1
     ad2:	d0f6      	beq.n	ac2 <configure_gas_gauge+0x7a>
    
    i2c_master_enable(&gas_gauge_instance);
}
     ad4:	b00f      	add	sp, #60	; 0x3c
     ad6:	bd30      	pop	{r4, r5, pc}
     ad8:	00000d48 	.word	0x00000d48
     adc:	00080002 	.word	0x00080002
     ae0:	00090002 	.word	0x00090002
     ae4:	200001dc 	.word	0x200001dc
     ae8:	42000800 	.word	0x42000800
     aec:	0000133d 	.word	0x0000133d
     af0:	00002505 	.word	0x00002505
     af4:	e000e100 	.word	0xe000e100

00000af8 <gas_gauge_read>:

bool gas_gauge_read(uint32_t *value, uint32_t *percent)
{
     af8:	b5f0      	push	{r4, r5, r6, r7, lr}
     afa:	b085      	sub	sp, #20
     afc:	0005      	movs	r5, r0
     afe:	000c      	movs	r4, r1
    /* Timeout counter. */
    uint16_t timeout = 0;
    
    
    /* Init i2c packet. */
    struct i2c_master_packet packet = {
     b00:	a901      	add	r1, sp, #4
     b02:	4b0e      	ldr	r3, [pc, #56]	; (b3c <gas_gauge_read+0x44>)
     b04:	000a      	movs	r2, r1
     b06:	cbc1      	ldmia	r3!, {r0, r6, r7}
     b08:	c2c1      	stmia	r2!, {r0, r6, r7}
        .hs_master_code = 0x0,
    };
    
    /* Read from slave until success. */
    //packet.data = read_buffer;
    if (i2c_master_read_packet_wait(&gas_gauge_instance, &packet) == STATUS_OK) {
     b0a:	480d      	ldr	r0, [pc, #52]	; (b40 <gas_gauge_read+0x48>)
     b0c:	4b0d      	ldr	r3, [pc, #52]	; (b44 <gas_gauge_read+0x4c>)
     b0e:	4798      	blx	r3
    i2c_master_enable(&gas_gauge_instance);
}

bool gas_gauge_read(uint32_t *value, uint32_t *percent)
{
    bool ok = false;
     b10:	2300      	movs	r3, #0
        .hs_master_code = 0x0,
    };
    
    /* Read from slave until success. */
    //packet.data = read_buffer;
    if (i2c_master_read_packet_wait(&gas_gauge_instance, &packet) == STATUS_OK) {
     b12:	2800      	cmp	r0, #0
     b14:	d10f      	bne.n	b36 <gas_gauge_read+0x3e>
            //break;
        //}
        
        //printf("TWI SETUP READ - SUCCESS!\n");

        uint16_t twi_reading = read_buffer[0] << 8 | read_buffer[1];
     b16:	4b0c      	ldr	r3, [pc, #48]	; (b48 <gas_gauge_read+0x50>)
     b18:	7818      	ldrb	r0, [r3, #0]
     b1a:	0200      	lsls	r0, r0, #8
     b1c:	785b      	ldrb	r3, [r3, #1]
     b1e:	4318      	orrs	r0, r3
        uint16_t twi_percent = (twi_reading * 1000) / FULL_SCALE_GAUGE;

        *value     = twi_reading;
     b20:	6028      	str	r0, [r5, #0]
        *percent   = twi_percent;
     b22:	23fa      	movs	r3, #250	; 0xfa
     b24:	009b      	lsls	r3, r3, #2
     b26:	4358      	muls	r0, r3
     b28:	4908      	ldr	r1, [pc, #32]	; (b4c <gas_gauge_read+0x54>)
     b2a:	4b09      	ldr	r3, [pc, #36]	; (b50 <gas_gauge_read+0x58>)
     b2c:	4798      	blx	r3
     b2e:	0400      	lsls	r0, r0, #16
     b30:	0c00      	lsrs	r0, r0, #16
     b32:	6020      	str	r0, [r4, #0]

        ok = true;
     b34:	2301      	movs	r3, #1
    {
        //printf("TWI SETUP READ - FAILED!\n");
    }
    
    return ok;
     b36:	0018      	movs	r0, r3
     b38:	b005      	add	sp, #20
     b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b3c:	00005d4c 	.word	0x00005d4c
     b40:	200001dc 	.word	0x200001dc
     b44:	00001835 	.word	0x00001835
     b48:	20000008 	.word	0x20000008
     b4c:	0000ffff 	.word	0x0000ffff
     b50:	000031ad 	.word	0x000031ad

00000b54 <rtc_overflow_callback>:
    rtc_count_set_period(&rtc_instance, 1);
}

void rtc_overflow_callback(void)
{
    tick_counter++;
     b54:	4a02      	ldr	r2, [pc, #8]	; (b60 <rtc_overflow_callback+0xc>)
     b56:	6813      	ldr	r3, [r2, #0]
     b58:	3301      	adds	r3, #1
     b5a:	6013      	str	r3, [r2, #0]
}
     b5c:	4770      	bx	lr
     b5e:	46c0      	nop			; (mov r8, r8)
     b60:	2000008c 	.word	0x2000008c

00000b64 <configure_rtc_count>:

struct rtc_module rtc_instance;
uint32_t tick_counter = 0;

void configure_rtc_count()
{
     b64:	b510      	push	{r4, lr}
     b66:	b084      	sub	sp, #16
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
	config->clear_on_match      = false;
     b68:	2300      	movs	r3, #0
     b6a:	466a      	mov	r2, sp
     b6c:	70d3      	strb	r3, [r2, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
     b6e:	9302      	str	r3, [sp, #8]
     b70:	9303      	str	r3, [sp, #12]
    struct rtc_count_config config_rtc_count;
    
    rtc_count_get_config_defaults(&config_rtc_count);
    
    config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_1;
     b72:	8013      	strh	r3, [r2, #0]
    config_rtc_count.mode                = RTC_COUNT_MODE_16BIT;
     b74:	7093      	strb	r3, [r2, #2]
    config_rtc_count.continuously_update = true;
     b76:	2301      	movs	r3, #1
     b78:	7113      	strb	r3, [r2, #4]


    rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
     b7a:	4c0b      	ldr	r4, [pc, #44]	; (ba8 <configure_rtc_count+0x44>)
     b7c:	490b      	ldr	r1, [pc, #44]	; (bac <configure_rtc_count+0x48>)
     b7e:	0020      	movs	r0, r4
     b80:	4b0b      	ldr	r3, [pc, #44]	; (bb0 <configure_rtc_count+0x4c>)
     b82:	4798      	blx	r3
    rtc_count_enable(&rtc_instance);
     b84:	0020      	movs	r0, r4
     b86:	4b0b      	ldr	r3, [pc, #44]	; (bb4 <configure_rtc_count+0x50>)
     b88:	4798      	blx	r3
    
    rtc_count_register_callback(&rtc_instance, rtc_overflow_callback, RTC_COUNT_CALLBACK_OVERFLOW);
     b8a:	2202      	movs	r2, #2
     b8c:	490a      	ldr	r1, [pc, #40]	; (bb8 <configure_rtc_count+0x54>)
     b8e:	0020      	movs	r0, r4
     b90:	4b0a      	ldr	r3, [pc, #40]	; (bbc <configure_rtc_count+0x58>)
     b92:	4798      	blx	r3
    rtc_count_enable_callback(&rtc_instance, RTC_COUNT_CALLBACK_OVERFLOW);
     b94:	2102      	movs	r1, #2
     b96:	0020      	movs	r0, r4
     b98:	4b09      	ldr	r3, [pc, #36]	; (bc0 <configure_rtc_count+0x5c>)
     b9a:	4798      	blx	r3

    rtc_count_set_period(&rtc_instance, 1);
     b9c:	2101      	movs	r1, #1
     b9e:	0020      	movs	r0, r4
     ba0:	4b08      	ldr	r3, [pc, #32]	; (bc4 <configure_rtc_count+0x60>)
     ba2:	4798      	blx	r3
}
     ba4:	b004      	add	sp, #16
     ba6:	bd10      	pop	{r4, pc}
     ba8:	20000204 	.word	0x20000204
     bac:	40001400 	.word	0x40001400
     bb0:	00000579 	.word	0x00000579
     bb4:	0000049d 	.word	0x0000049d
     bb8:	00000b55 	.word	0x00000b55
     bbc:	0000067d 	.word	0x0000067d
     bc0:	000006b5 	.word	0x000006b5
     bc4:	00000659 	.word	0x00000659

00000bc8 <get_tick>:



uint32_t get_tick()
{
    return tick_counter;
     bc8:	4b01      	ldr	r3, [pc, #4]	; (bd0 <get_tick+0x8>)
     bca:	6818      	ldr	r0, [r3, #0]
}
     bcc:	4770      	bx	lr
     bce:	46c0      	nop			; (mov r8, r8)
     bd0:	2000008c 	.word	0x2000008c

00000bd4 <tick_elapsed>:
//!
//! \return The number of milliseconds elapsed
//=============================================================================
uint32_t tick_elapsed(uint32_t reference)
{
    return  (tick_counter - reference);
     bd4:	4b01      	ldr	r3, [pc, #4]	; (bdc <tick_elapsed+0x8>)
     bd6:	681b      	ldr	r3, [r3, #0]
     bd8:	1a18      	subs	r0, r3, r0
     bda:	4770      	bx	lr
     bdc:	2000008c 	.word	0x2000008c

00000be0 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     be0:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     be2:	2200      	movs	r2, #0
     be4:	2300      	movs	r3, #0
     be6:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     be8:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     bea:	2100      	movs	r1, #0
     bec:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     bee:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     bf0:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     bf2:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     bf4:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     bf6:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     bf8:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     bfa:	24c0      	movs	r4, #192	; 0xc0
     bfc:	0164      	lsls	r4, r4, #5
     bfe:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     c00:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     c02:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     c04:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     c06:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     c08:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     c0a:	242a      	movs	r4, #42	; 0x2a
     c0c:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     c0e:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     c10:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     c12:	3c06      	subs	r4, #6
     c14:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     c16:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     c18:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     c1a:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     c1c:	232b      	movs	r3, #43	; 0x2b
     c1e:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     c20:	3301      	adds	r3, #1
     c22:	54c1      	strb	r1, [r0, r3]
}
     c24:	bd10      	pop	{r4, pc}
     c26:	46c0      	nop			; (mov r8, r8)

00000c28 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     c28:	b5f0      	push	{r4, r5, r6, r7, lr}
     c2a:	465f      	mov	r7, fp
     c2c:	4656      	mov	r6, sl
     c2e:	464d      	mov	r5, r9
     c30:	4644      	mov	r4, r8
     c32:	b4f0      	push	{r4, r5, r6, r7}
     c34:	b097      	sub	sp, #92	; 0x5c
     c36:	0007      	movs	r7, r0
     c38:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     c3a:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     c3c:	4ac2      	ldr	r2, [pc, #776]	; (f48 <adc_init+0x320>)
     c3e:	6a13      	ldr	r3, [r2, #32]
     c40:	2080      	movs	r0, #128	; 0x80
     c42:	0240      	lsls	r0, r0, #9
     c44:	4303      	orrs	r3, r0
     c46:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     c48:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     c4a:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     c4c:	07db      	lsls	r3, r3, #31
     c4e:	d500      	bpl.n	c52 <adc_init+0x2a>
     c50:	e1f3      	b.n	103a <adc_init+0x412>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     c52:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     c54:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     c56:	079b      	lsls	r3, r3, #30
     c58:	d500      	bpl.n	c5c <adc_init+0x34>
     c5a:	e1ee      	b.n	103a <adc_init+0x412>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     c5c:	7873      	ldrb	r3, [r6, #1]
     c5e:	713b      	strb	r3, [r7, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     c60:	2b00      	cmp	r3, #0
     c62:	d104      	bne.n	c6e <adc_init+0x46>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     c64:	4ab9      	ldr	r2, [pc, #740]	; (f4c <adc_init+0x324>)
     c66:	6c11      	ldr	r1, [r2, #64]	; 0x40
     c68:	3304      	adds	r3, #4
     c6a:	430b      	orrs	r3, r1
     c6c:	6413      	str	r3, [r2, #64]	; 0x40
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     c6e:	2300      	movs	r3, #0
     c70:	60bb      	str	r3, [r7, #8]
     c72:	60fb      	str	r3, [r7, #12]
     c74:	613b      	str	r3, [r7, #16]
	};

	module_inst->registered_callback_mask = 0;
     c76:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     c78:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     c7a:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     c7c:	773b      	strb	r3, [r7, #28]

	_adc_instances[0] = module_inst;
     c7e:	4bb4      	ldr	r3, [pc, #720]	; (f50 <adc_init+0x328>)
     c80:	601f      	str	r7, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     c82:	232a      	movs	r3, #42	; 0x2a
     c84:	5cf3      	ldrb	r3, [r6, r3]
     c86:	2b00      	cmp	r3, #0
     c88:	d105      	bne.n	c96 <adc_init+0x6e>
     c8a:	7d33      	ldrb	r3, [r6, #20]
     c8c:	2b00      	cmp	r3, #0
     c8e:	d102      	bne.n	c96 <adc_init+0x6e>
			!config->freerunning) {
		module_inst->software_trigger = true;
     c90:	3301      	adds	r3, #1
     c92:	777b      	strb	r3, [r7, #29]
     c94:	e001      	b.n	c9a <adc_init+0x72>
	} else {
		module_inst->software_trigger = false;
     c96:	2300      	movs	r3, #0
     c98:	777b      	strb	r3, [r7, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     c9a:	683b      	ldr	r3, [r7, #0]
     c9c:	469b      	mov	fp, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     c9e:	7833      	ldrb	r3, [r6, #0]
     ca0:	466a      	mov	r2, sp
     ca2:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     ca4:	4669      	mov	r1, sp
     ca6:	201e      	movs	r0, #30
     ca8:	4baa      	ldr	r3, [pc, #680]	; (f54 <adc_init+0x32c>)
     caa:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     cac:	201e      	movs	r0, #30
     cae:	4baa      	ldr	r3, [pc, #680]	; (f58 <adc_init+0x330>)
     cb0:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     cb2:	232c      	movs	r3, #44	; 0x2c
     cb4:	5cf3      	ldrb	r3, [r6, r3]
     cb6:	2b00      	cmp	r3, #0
     cb8:	d047      	beq.n	d4a <adc_init+0x122>
		uint8_t offset = config->pin_scan.offset_start_scan;
     cba:	222b      	movs	r2, #43	; 0x2b
     cbc:	5cb5      	ldrb	r5, [r6, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     cbe:	7b32      	ldrb	r2, [r6, #12]
     cc0:	4691      	mov	r9, r2
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     cc2:	18aa      	adds	r2, r5, r2
     cc4:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     cc6:	189b      	adds	r3, r3, r2
     cc8:	b2db      	uxtb	r3, r3
     cca:	4698      	mov	r8, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     ccc:	429a      	cmp	r2, r3
     cce:	d226      	bcs.n	d1e <adc_init+0xf6>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     cd0:	4ba2      	ldr	r3, [pc, #648]	; (f5c <adc_init+0x334>)
     cd2:	469a      	mov	sl, r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
		config.mux_position = 1;

		system_pinmux_pin_set_config(pin_map_result, &config);
     cd4:	0033      	movs	r3, r6
     cd6:	464e      	mov	r6, r9
     cd8:	46b9      	mov	r9, r7
     cda:	4647      	mov	r7, r8
     cdc:	4698      	mov	r8, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     cde:	240f      	movs	r4, #15
     ce0:	402c      	ands	r4, r5
     ce2:	4643      	mov	r3, r8
     ce4:	7b1b      	ldrb	r3, [r3, #12]
     ce6:	18e4      	adds	r4, r4, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     ce8:	2250      	movs	r2, #80	; 0x50
     cea:	499d      	ldr	r1, [pc, #628]	; (f60 <adc_init+0x338>)
     cec:	a802      	add	r0, sp, #8
     cee:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     cf0:	2c13      	cmp	r4, #19
     cf2:	d80c      	bhi.n	d0e <adc_init+0xe6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     cf4:	00a4      	lsls	r4, r4, #2
     cf6:	ab02      	add	r3, sp, #8
     cf8:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     cfa:	a901      	add	r1, sp, #4
     cfc:	2300      	movs	r3, #0
     cfe:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     d00:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     d02:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     d04:	3301      	adds	r3, #1
     d06:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     d08:	b2c0      	uxtb	r0, r0
     d0a:	4b96      	ldr	r3, [pc, #600]	; (f64 <adc_init+0x33c>)
     d0c:	4798      	blx	r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
     d0e:	3501      	adds	r5, #1
     d10:	b2ed      	uxtb	r5, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     d12:	1973      	adds	r3, r6, r5
     d14:	b2db      	uxtb	r3, r3
     d16:	42bb      	cmp	r3, r7
     d18:	d3e1      	bcc.n	cde <adc_init+0xb6>
     d1a:	464f      	mov	r7, r9
     d1c:	4646      	mov	r6, r8
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     d1e:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     d20:	2250      	movs	r2, #80	; 0x50
     d22:	498f      	ldr	r1, [pc, #572]	; (f60 <adc_init+0x338>)
     d24:	a802      	add	r0, sp, #8
     d26:	4b8d      	ldr	r3, [pc, #564]	; (f5c <adc_init+0x334>)
     d28:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     d2a:	2c13      	cmp	r4, #19
     d2c:	d837      	bhi.n	d9e <adc_init+0x176>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     d2e:	00a4      	lsls	r4, r4, #2
     d30:	ab02      	add	r3, sp, #8
     d32:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     d34:	a901      	add	r1, sp, #4
     d36:	2300      	movs	r3, #0
     d38:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     d3a:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     d3c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     d3e:	3301      	adds	r3, #1
     d40:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     d42:	b2c0      	uxtb	r0, r0
     d44:	4b87      	ldr	r3, [pc, #540]	; (f64 <adc_init+0x33c>)
     d46:	4798      	blx	r3
     d48:	e029      	b.n	d9e <adc_init+0x176>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
     d4a:	7b34      	ldrb	r4, [r6, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     d4c:	2250      	movs	r2, #80	; 0x50
     d4e:	4984      	ldr	r1, [pc, #528]	; (f60 <adc_init+0x338>)
     d50:	a802      	add	r0, sp, #8
     d52:	4b82      	ldr	r3, [pc, #520]	; (f5c <adc_init+0x334>)
     d54:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     d56:	2c13      	cmp	r4, #19
     d58:	d80c      	bhi.n	d74 <adc_init+0x14c>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     d5a:	00a4      	lsls	r4, r4, #2
     d5c:	ab02      	add	r3, sp, #8
     d5e:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     d60:	a901      	add	r1, sp, #4
     d62:	2300      	movs	r3, #0
     d64:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     d66:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     d68:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     d6a:	3301      	adds	r3, #1
     d6c:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     d6e:	b2c0      	uxtb	r0, r0
     d70:	4b7c      	ldr	r3, [pc, #496]	; (f64 <adc_init+0x33c>)
     d72:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
     d74:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     d76:	2250      	movs	r2, #80	; 0x50
     d78:	4979      	ldr	r1, [pc, #484]	; (f60 <adc_init+0x338>)
     d7a:	a802      	add	r0, sp, #8
     d7c:	4b77      	ldr	r3, [pc, #476]	; (f5c <adc_init+0x334>)
     d7e:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     d80:	2c13      	cmp	r4, #19
     d82:	d80c      	bhi.n	d9e <adc_init+0x176>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     d84:	00a4      	lsls	r4, r4, #2
     d86:	ab02      	add	r3, sp, #8
     d88:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     d8a:	a901      	add	r1, sp, #4
     d8c:	2300      	movs	r3, #0
     d8e:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     d90:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     d92:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     d94:	3301      	adds	r3, #1
     d96:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     d98:	b2c0      	uxtb	r0, r0
     d9a:	4b72      	ldr	r3, [pc, #456]	; (f64 <adc_init+0x33c>)
     d9c:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     d9e:	7d73      	ldrb	r3, [r6, #21]
     da0:	009b      	lsls	r3, r3, #2
     da2:	b2db      	uxtb	r3, r3
     da4:	465a      	mov	r2, fp
     da6:	7013      	strb	r3, [r2, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
     da8:	7db3      	ldrb	r3, [r6, #22]
     daa:	01db      	lsls	r3, r3, #7
     dac:	7872      	ldrb	r2, [r6, #1]
     dae:	4313      	orrs	r3, r2
     db0:	b2db      	uxtb	r3, r3
     db2:	465a      	mov	r2, fp
     db4:	7053      	strb	r3, [r2, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     db6:	7933      	ldrb	r3, [r6, #4]
     db8:	2b34      	cmp	r3, #52	; 0x34
     dba:	d900      	bls.n	dbe <adc_init+0x196>
     dbc:	e13c      	b.n	1038 <adc_init+0x410>
     dbe:	009b      	lsls	r3, r3, #2
     dc0:	4a69      	ldr	r2, [pc, #420]	; (f68 <adc_init+0x340>)
     dc2:	58d3      	ldr	r3, [r2, r3]
     dc4:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     dc6:	2104      	movs	r1, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     dc8:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     dca:	2202      	movs	r2, #2
     dcc:	e01a      	b.n	e04 <adc_init+0x1dc>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     dce:	7c72      	ldrb	r2, [r6, #17]
		accumulate = config->accumulate_samples;
     dd0:	7c31      	ldrb	r1, [r6, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     dd2:	2410      	movs	r4, #16
     dd4:	e016      	b.n	e04 <adc_init+0x1dc>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     dd6:	2106      	movs	r1, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     dd8:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     dda:	2201      	movs	r2, #1
     ddc:	e012      	b.n	e04 <adc_init+0x1dc>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     dde:	2108      	movs	r1, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     de0:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     de2:	2200      	movs	r2, #0
     de4:	e00e      	b.n	e04 <adc_init+0x1dc>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     de6:	2100      	movs	r1, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     de8:	2430      	movs	r4, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     dea:	2200      	movs	r2, #0
     dec:	e00a      	b.n	e04 <adc_init+0x1dc>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     dee:	2100      	movs	r1, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     df0:	2420      	movs	r4, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     df2:	2200      	movs	r2, #0
     df4:	e006      	b.n	e04 <adc_init+0x1dc>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     df6:	2100      	movs	r1, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     df8:	2400      	movs	r4, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     dfa:	2200      	movs	r2, #0
     dfc:	e002      	b.n	e04 <adc_init+0x1dc>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     dfe:	2102      	movs	r1, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     e00:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     e02:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     e04:	0112      	lsls	r2, r2, #4
     e06:	2370      	movs	r3, #112	; 0x70
     e08:	4013      	ands	r3, r2
     e0a:	430b      	orrs	r3, r1
     e0c:	465a      	mov	r2, fp
     e0e:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     e10:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     e12:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     e14:	2b3f      	cmp	r3, #63	; 0x3f
     e16:	d900      	bls.n	e1a <adc_init+0x1f2>
     e18:	e10f      	b.n	103a <adc_init+0x412>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     e1a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     e1c:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     e1e:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     e20:	b25b      	sxtb	r3, r3
     e22:	2b00      	cmp	r3, #0
     e24:	dbfb      	blt.n	e1e <adc_init+0x1f6>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     e26:	7cf2      	ldrb	r2, [r6, #19]
     e28:	8873      	ldrh	r3, [r6, #2]
     e2a:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     e2c:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     e2e:	5cb2      	ldrb	r2, [r6, r2]
     e30:	00d2      	lsls	r2, r2, #3
     e32:	4313      	orrs	r3, r2
     e34:	7d32      	ldrb	r2, [r6, #20]
     e36:	0092      	lsls	r2, r2, #2
     e38:	4313      	orrs	r3, r2
     e3a:	7cb2      	ldrb	r2, [r6, #18]
     e3c:	0052      	lsls	r2, r2, #1
     e3e:	4313      	orrs	r3, r2
     e40:	4323      	orrs	r3, r4
     e42:	465a      	mov	r2, fp
     e44:	8093      	strh	r3, [r2, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     e46:	7e33      	ldrb	r3, [r6, #24]
     e48:	2b00      	cmp	r3, #0
     e4a:	d020      	beq.n	e8e <adc_init+0x266>
		switch (resolution) {
     e4c:	2c10      	cmp	r4, #16
     e4e:	d05c      	beq.n	f0a <adc_init+0x2e2>
     e50:	d802      	bhi.n	e58 <adc_init+0x230>
     e52:	2c00      	cmp	r4, #0
     e54:	d03b      	beq.n	ece <adc_init+0x2a6>
     e56:	e01a      	b.n	e8e <adc_init+0x266>
     e58:	2c20      	cmp	r4, #32
     e5a:	d01a      	beq.n	e92 <adc_init+0x26a>
     e5c:	2c30      	cmp	r4, #48	; 0x30
     e5e:	d116      	bne.n	e8e <adc_init+0x266>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     e60:	7cf2      	ldrb	r2, [r6, #19]
     e62:	2a00      	cmp	r2, #0
     e64:	d00a      	beq.n	e7c <adc_init+0x254>
     e66:	69f2      	ldr	r2, [r6, #28]
     e68:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     e6a:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     e6c:	2aff      	cmp	r2, #255	; 0xff
     e6e:	d900      	bls.n	e72 <adc_init+0x24a>
     e70:	e0e3      	b.n	103a <adc_init+0x412>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     e72:	6a32      	ldr	r2, [r6, #32]
     e74:	3280      	adds	r2, #128	; 0x80
     e76:	2aff      	cmp	r2, #255	; 0xff
     e78:	d900      	bls.n	e7c <adc_init+0x254>
     e7a:	e0de      	b.n	103a <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     e7c:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     e7e:	69f2      	ldr	r2, [r6, #28]
     e80:	2aff      	cmp	r2, #255	; 0xff
     e82:	dd00      	ble.n	e86 <adc_init+0x25e>
     e84:	e0d9      	b.n	103a <adc_init+0x412>
     e86:	6a32      	ldr	r2, [r6, #32]
     e88:	2aff      	cmp	r2, #255	; 0xff
     e8a:	dd00      	ble.n	e8e <adc_init+0x266>
     e8c:	e0d5      	b.n	103a <adc_init+0x412>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     e8e:	6839      	ldr	r1, [r7, #0]
     e90:	e072      	b.n	f78 <adc_init+0x350>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     e92:	7cf2      	ldrb	r2, [r6, #19]
     e94:	2a00      	cmp	r2, #0
     e96:	d00f      	beq.n	eb8 <adc_init+0x290>
     e98:	69f2      	ldr	r2, [r6, #28]
     e9a:	2180      	movs	r1, #128	; 0x80
     e9c:	0089      	lsls	r1, r1, #2
     e9e:	468c      	mov	ip, r1
     ea0:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     ea2:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     ea4:	4931      	ldr	r1, [pc, #196]	; (f6c <adc_init+0x344>)
     ea6:	428a      	cmp	r2, r1
     ea8:	d900      	bls.n	eac <adc_init+0x284>
     eaa:	e0c6      	b.n	103a <adc_init+0x412>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     eac:	6a32      	ldr	r2, [r6, #32]
     eae:	4462      	add	r2, ip
     eb0:	492e      	ldr	r1, [pc, #184]	; (f6c <adc_init+0x344>)
     eb2:	428a      	cmp	r2, r1
     eb4:	d900      	bls.n	eb8 <adc_init+0x290>
     eb6:	e0c0      	b.n	103a <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     eb8:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     eba:	4a2c      	ldr	r2, [pc, #176]	; (f6c <adc_init+0x344>)
     ebc:	69f1      	ldr	r1, [r6, #28]
     ebe:	4291      	cmp	r1, r2
     ec0:	dd00      	ble.n	ec4 <adc_init+0x29c>
     ec2:	e0ba      	b.n	103a <adc_init+0x412>
     ec4:	6a31      	ldr	r1, [r6, #32]
     ec6:	4291      	cmp	r1, r2
     ec8:	dd00      	ble.n	ecc <adc_init+0x2a4>
     eca:	e0b6      	b.n	103a <adc_init+0x412>
     ecc:	e7df      	b.n	e8e <adc_init+0x266>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     ece:	7cf2      	ldrb	r2, [r6, #19]
     ed0:	2a00      	cmp	r2, #0
     ed2:	d00f      	beq.n	ef4 <adc_init+0x2cc>
     ed4:	69f2      	ldr	r2, [r6, #28]
     ed6:	2180      	movs	r1, #128	; 0x80
     ed8:	0109      	lsls	r1, r1, #4
     eda:	468c      	mov	ip, r1
     edc:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     ede:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     ee0:	4923      	ldr	r1, [pc, #140]	; (f70 <adc_init+0x348>)
     ee2:	428a      	cmp	r2, r1
     ee4:	d900      	bls.n	ee8 <adc_init+0x2c0>
     ee6:	e0a8      	b.n	103a <adc_init+0x412>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     ee8:	6a32      	ldr	r2, [r6, #32]
     eea:	4462      	add	r2, ip
     eec:	4920      	ldr	r1, [pc, #128]	; (f70 <adc_init+0x348>)
     eee:	428a      	cmp	r2, r1
     ef0:	d900      	bls.n	ef4 <adc_init+0x2cc>
     ef2:	e0a2      	b.n	103a <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     ef4:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     ef6:	4a1e      	ldr	r2, [pc, #120]	; (f70 <adc_init+0x348>)
     ef8:	69f1      	ldr	r1, [r6, #28]
     efa:	4291      	cmp	r1, r2
     efc:	dd00      	ble.n	f00 <adc_init+0x2d8>
     efe:	e09c      	b.n	103a <adc_init+0x412>
     f00:	6a31      	ldr	r1, [r6, #32]
     f02:	4291      	cmp	r1, r2
     f04:	dd00      	ble.n	f08 <adc_init+0x2e0>
     f06:	e098      	b.n	103a <adc_init+0x412>
     f08:	e7c1      	b.n	e8e <adc_init+0x266>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     f0a:	7cf2      	ldrb	r2, [r6, #19]
     f0c:	2a00      	cmp	r2, #0
     f0e:	d00f      	beq.n	f30 <adc_init+0x308>
     f10:	69f2      	ldr	r2, [r6, #28]
     f12:	2180      	movs	r1, #128	; 0x80
     f14:	0209      	lsls	r1, r1, #8
     f16:	468c      	mov	ip, r1
     f18:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f1a:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     f1c:	4915      	ldr	r1, [pc, #84]	; (f74 <adc_init+0x34c>)
     f1e:	428a      	cmp	r2, r1
     f20:	d900      	bls.n	f24 <adc_init+0x2fc>
     f22:	e08a      	b.n	103a <adc_init+0x412>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     f24:	6a32      	ldr	r2, [r6, #32]
     f26:	4462      	add	r2, ip
     f28:	4912      	ldr	r1, [pc, #72]	; (f74 <adc_init+0x34c>)
     f2a:	428a      	cmp	r2, r1
     f2c:	d900      	bls.n	f30 <adc_init+0x308>
     f2e:	e084      	b.n	103a <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f30:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     f32:	4a10      	ldr	r2, [pc, #64]	; (f74 <adc_init+0x34c>)
     f34:	69f1      	ldr	r1, [r6, #28]
     f36:	4291      	cmp	r1, r2
     f38:	dd00      	ble.n	f3c <adc_init+0x314>
     f3a:	e07e      	b.n	103a <adc_init+0x412>
     f3c:	6a31      	ldr	r1, [r6, #32]
     f3e:	4291      	cmp	r1, r2
     f40:	dd00      	ble.n	f44 <adc_init+0x31c>
     f42:	e07a      	b.n	103a <adc_init+0x412>
     f44:	e7a3      	b.n	e8e <adc_init+0x266>
     f46:	46c0      	nop			; (mov r8, r8)
     f48:	40000400 	.word	0x40000400
     f4c:	40000800 	.word	0x40000800
     f50:	2000021c 	.word	0x2000021c
     f54:	00002b65 	.word	0x00002b65
     f58:	00002ad9 	.word	0x00002ad9
     f5c:	00004d61 	.word	0x00004d61
     f60:	00005e2c 	.word	0x00005e2c
     f64:	00002c5d 	.word	0x00002c5d
     f68:	00005d58 	.word	0x00005d58
     f6c:	000003ff 	.word	0x000003ff
     f70:	00000fff 	.word	0x00000fff
     f74:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     f78:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
     f7a:	b252      	sxtb	r2, r2
     f7c:	2a00      	cmp	r2, #0
     f7e:	dbfb      	blt.n	f78 <adc_init+0x350>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     f80:	465a      	mov	r2, fp
     f82:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     f84:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     f86:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     f88:	b25b      	sxtb	r3, r3
     f8a:	2b00      	cmp	r3, #0
     f8c:	dbfb      	blt.n	f86 <adc_init+0x35e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
     f8e:	8bb3      	ldrh	r3, [r6, #28]
     f90:	465a      	mov	r2, fp
     f92:	8393      	strh	r3, [r2, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     f94:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     f96:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
     f98:	b25b      	sxtb	r3, r3
     f9a:	2b00      	cmp	r3, #0
     f9c:	dbfb      	blt.n	f96 <adc_init+0x36e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     f9e:	8c33      	ldrh	r3, [r6, #32]
     fa0:	465a      	mov	r2, fp
     fa2:	8413      	strh	r3, [r2, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     fa4:	232c      	movs	r3, #44	; 0x2c
     fa6:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     fa8:	2b00      	cmp	r3, #0
     faa:	d004      	beq.n	fb6 <adc_init+0x38e>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     fac:	3b01      	subs	r3, #1
     fae:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     fb0:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     fb2:	2b0f      	cmp	r3, #15
     fb4:	d841      	bhi.n	103a <adc_init+0x412>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     fb6:	222b      	movs	r2, #43	; 0x2b
     fb8:	5cb2      	ldrb	r2, [r6, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     fba:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     fbc:	2a0f      	cmp	r2, #15
     fbe:	d83c      	bhi.n	103a <adc_init+0x412>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     fc0:	6838      	ldr	r0, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     fc2:	7e41      	ldrb	r1, [r0, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
     fc4:	b249      	sxtb	r1, r1
     fc6:	2900      	cmp	r1, #0
     fc8:	dbfb      	blt.n	fc2 <adc_init+0x39a>
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
     fca:	89f0      	ldrh	r0, [r6, #14]
     fcc:	7b31      	ldrb	r1, [r6, #12]
     fce:	4301      	orrs	r1, r0
     fd0:	68b0      	ldr	r0, [r6, #8]
     fd2:	4301      	orrs	r1, r0
     fd4:	0512      	lsls	r2, r2, #20
     fd6:	430a      	orrs	r2, r1
     fd8:	041b      	lsls	r3, r3, #16
     fda:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     fdc:	465a      	mov	r2, fp
     fde:	6113      	str	r3, [r2, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
     fe0:	232a      	movs	r3, #42	; 0x2a
     fe2:	5cf3      	ldrb	r3, [r6, r3]
     fe4:	7513      	strb	r3, [r2, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
     fe6:	230f      	movs	r3, #15
     fe8:	7593      	strb	r3, [r2, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
     fea:	3315      	adds	r3, #21
     fec:	5cf3      	ldrb	r3, [r6, r3]
     fee:	2b00      	cmp	r3, #0
     ff0:	d010      	beq.n	1014 <adc_init+0x3ec>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     ff2:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
     ff4:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     ff6:	4a14      	ldr	r2, [pc, #80]	; (1048 <adc_init+0x420>)
     ff8:	4293      	cmp	r3, r2
     ffa:	d81e      	bhi.n	103a <adc_init+0x412>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     ffc:	465a      	mov	r2, fp
     ffe:	8493      	strh	r3, [r2, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1000:	8d32      	ldrh	r2, [r6, #40]	; 0x28
    1002:	2380      	movs	r3, #128	; 0x80
    1004:	011b      	lsls	r3, r3, #4
    1006:	18d3      	adds	r3, r2, r3
    1008:	b29b      	uxth	r3, r3
    100a:	490f      	ldr	r1, [pc, #60]	; (1048 <adc_init+0x420>)
    100c:	428b      	cmp	r3, r1
    100e:	d814      	bhi.n	103a <adc_init+0x412>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    1010:	465b      	mov	r3, fp
    1012:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    1014:	4b0d      	ldr	r3, [pc, #52]	; (104c <adc_init+0x424>)
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1016:	6819      	ldr	r1, [r3, #0]
    1018:	0149      	lsls	r1, r1, #5
    101a:	23e0      	movs	r3, #224	; 0xe0
    101c:	00db      	lsls	r3, r3, #3
    101e:	4019      	ands	r1, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    1020:	4b0b      	ldr	r3, [pc, #44]	; (1050 <adc_init+0x428>)
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1022:	685a      	ldr	r2, [r3, #4]
    1024:	0150      	lsls	r0, r2, #5
    1026:	681a      	ldr	r2, [r3, #0]
    1028:	0ed3      	lsrs	r3, r2, #27
    102a:	4303      	orrs	r3, r0
    102c:	b2db      	uxtb	r3, r3
    102e:	430b      	orrs	r3, r1
    1030:	465a      	mov	r2, fp
    1032:	8513      	strh	r3, [r2, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    1034:	2000      	movs	r0, #0
    1036:	e000      	b.n	103a <adc_init+0x412>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    1038:	2017      	movs	r0, #23
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    103a:	b017      	add	sp, #92	; 0x5c
    103c:	bc3c      	pop	{r2, r3, r4, r5}
    103e:	4690      	mov	r8, r2
    1040:	4699      	mov	r9, r3
    1042:	46a2      	mov	sl, r4
    1044:	46ab      	mov	fp, r5
    1046:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1048:	00000fff 	.word	0x00000fff
    104c:	00806024 	.word	0x00806024
    1050:	00806020 	.word	0x00806020

00001054 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    1054:	b570      	push	{r4, r5, r6, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    1056:	4b2d      	ldr	r3, [pc, #180]	; (110c <ADC_Handler+0xb8>)
    1058:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    105a:	6823      	ldr	r3, [r4, #0]
    105c:	7e1d      	ldrb	r5, [r3, #24]
    105e:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    1060:	07ea      	lsls	r2, r5, #31
    1062:	d535      	bpl.n	10d0 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1064:	7ee2      	ldrb	r2, [r4, #27]
    1066:	07d2      	lsls	r2, r2, #31
    1068:	d532      	bpl.n	10d0 <ADC_Handler+0x7c>
    106a:	7ea2      	ldrb	r2, [r4, #26]
    106c:	07d2      	lsls	r2, r2, #31
    106e:	d52f      	bpl.n	10d0 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    1070:	2201      	movs	r2, #1
    1072:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1074:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1076:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    1078:	b25b      	sxtb	r3, r3
    107a:	2b00      	cmp	r3, #0
    107c:	dbfb      	blt.n	1076 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    107e:	6961      	ldr	r1, [r4, #20]
    1080:	1c8b      	adds	r3, r1, #2
    1082:	6163      	str	r3, [r4, #20]
    1084:	8b53      	ldrh	r3, [r2, #26]
    1086:	b29b      	uxth	r3, r3
    1088:	800b      	strh	r3, [r1, #0]

			if (--module->remaining_conversions > 0) {
    108a:	8b23      	ldrh	r3, [r4, #24]
    108c:	3b01      	subs	r3, #1
    108e:	b29b      	uxth	r3, r3
    1090:	8323      	strh	r3, [r4, #24]
    1092:	2b00      	cmp	r3, #0
    1094:	d011      	beq.n	10ba <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    1096:	7f63      	ldrb	r3, [r4, #29]
    1098:	2b00      	cmp	r3, #0
    109a:	d019      	beq.n	10d0 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    109c:	6822      	ldr	r2, [r4, #0]
    109e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    10a0:	b25b      	sxtb	r3, r3
    10a2:	2b00      	cmp	r3, #0
    10a4:	dbfb      	blt.n	109e <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    10a6:	7b11      	ldrb	r1, [r2, #12]
    10a8:	2302      	movs	r3, #2
    10aa:	430b      	orrs	r3, r1
    10ac:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    10ae:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    10b0:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    10b2:	b25b      	sxtb	r3, r3
    10b4:	2b00      	cmp	r3, #0
    10b6:	dbfb      	blt.n	10b0 <ADC_Handler+0x5c>
    10b8:	e00a      	b.n	10d0 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    10ba:	7f23      	ldrb	r3, [r4, #28]
    10bc:	2b05      	cmp	r3, #5
    10be:	d107      	bne.n	10d0 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    10c0:	2300      	movs	r3, #0
    10c2:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    10c4:	3301      	adds	r3, #1
    10c6:	6822      	ldr	r2, [r4, #0]
    10c8:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    10ca:	0020      	movs	r0, r4
    10cc:	68a3      	ldr	r3, [r4, #8]
    10ce:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    10d0:	076b      	lsls	r3, r5, #29
    10d2:	d50b      	bpl.n	10ec <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    10d4:	2304      	movs	r3, #4
    10d6:	6822      	ldr	r2, [r4, #0]
    10d8:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    10da:	7ee3      	ldrb	r3, [r4, #27]
    10dc:	079b      	lsls	r3, r3, #30
    10de:	d505      	bpl.n	10ec <ADC_Handler+0x98>
    10e0:	7ea3      	ldrb	r3, [r4, #26]
    10e2:	079b      	lsls	r3, r3, #30
    10e4:	d502      	bpl.n	10ec <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    10e6:	0020      	movs	r0, r4
    10e8:	68e3      	ldr	r3, [r4, #12]
    10ea:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    10ec:	07ab      	lsls	r3, r5, #30
    10ee:	d50b      	bpl.n	1108 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    10f0:	2302      	movs	r3, #2
    10f2:	6822      	ldr	r2, [r4, #0]
    10f4:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    10f6:	7ee3      	ldrb	r3, [r4, #27]
    10f8:	075b      	lsls	r3, r3, #29
    10fa:	d505      	bpl.n	1108 <ADC_Handler+0xb4>
    10fc:	7ea3      	ldrb	r3, [r4, #26]
    10fe:	075b      	lsls	r3, r3, #29
    1100:	d502      	bpl.n	1108 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    1102:	6923      	ldr	r3, [r4, #16]
    1104:	0020      	movs	r0, r4
    1106:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    1108:	bd70      	pop	{r4, r5, r6, pc}
    110a:	46c0      	nop			; (mov r8, r8)
    110c:	2000021c 	.word	0x2000021c

00001110 <dac_is_syncing>:
		struct dac_module *const dev_inst)
{
	/* Sanity check arguments */
	Assert(dev_inst);

	Dac *const dac_module = dev_inst->hw;
    1110:	6803      	ldr	r3, [r0, #0]

#if (SAMC21)
	if (dac_module->SYNCBUSY.reg) {
#else
	if (dac_module->STATUS.reg & DAC_STATUS_SYNCBUSY) {
    1112:	79d8      	ldrb	r0, [r3, #7]
    1114:	09c0      	lsrs	r0, r0, #7
#endif
		return true;
	}

	return false;
}
    1116:	4770      	bx	lr

00001118 <dac_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->reference      = DAC_REFERENCE_INT1V;
    1118:	2300      	movs	r3, #0
    111a:	7003      	strb	r3, [r0, #0]
	config->output         = DAC_OUTPUT_EXTERNAL;
    111c:	2201      	movs	r2, #1
    111e:	7042      	strb	r2, [r0, #1]
	config->left_adjust    = false;
    1120:	7083      	strb	r3, [r0, #2]
#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	config->databuf_protection_bypass = false;
    1122:	7103      	strb	r3, [r0, #4]
#endif
	config->voltage_pump_disable = false;
    1124:	7143      	strb	r3, [r0, #5]
	config->clock_source   = GCLK_GENERATOR_0;
    1126:	70c3      	strb	r3, [r0, #3]
	config->run_in_standby = false;
    1128:	7183      	strb	r3, [r0, #6]
#if (SAMC21)
	config->dither_mode    = false;
#endif
}
    112a:	4770      	bx	lr

0000112c <dac_init>:
 */
enum status_code dac_init(
		struct dac_module *const module_inst,
		Dac *const module,
		struct dac_config *const config)
{
    112c:	b5f0      	push	{r4, r5, r6, r7, lr}
    112e:	4647      	mov	r7, r8
    1130:	b480      	push	{r7}
    1132:	b084      	sub	sp, #16
    1134:	0005      	movs	r5, r0
    1136:	0014      	movs	r4, r2
	Assert(module_inst);
	Assert(module);
	Assert(config);

	/* Initialize device instance */
	module_inst->hw = module;
    1138:	6001      	str	r1, [r0, #0]
    113a:	4a2c      	ldr	r2, [pc, #176]	; (11ec <dac_init+0xc0>)
    113c:	6a13      	ldr	r3, [r2, #32]
    113e:	2080      	movs	r0, #128	; 0x80
    1140:	02c0      	lsls	r0, r0, #11
    1142:	4303      	orrs	r3, r0
    1144:	6213      	str	r3, [r2, #32]
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
    1146:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
    1148:	201c      	movs	r0, #28
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
    114a:	079b      	lsls	r3, r3, #30
    114c:	d44a      	bmi.n	11e4 <dac_init+0xb8>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
    114e:	780b      	ldrb	r3, [r1, #0]
		return STATUS_BUSY;
    1150:	3817      	subs	r0, #23
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
    1152:	07db      	lsls	r3, r3, #31
    1154:	d446      	bmi.n	11e4 <dac_init+0xb8>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    1156:	a903      	add	r1, sp, #12
    1158:	78e3      	ldrb	r3, [r4, #3]
    115a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(DAC_GCLK_ID, &gclk_chan_conf);
    115c:	301c      	adds	r0, #28
    115e:	4b24      	ldr	r3, [pc, #144]	; (11f0 <dac_init+0xc4>)
    1160:	4798      	blx	r3
	system_gclk_chan_enable(DAC_GCLK_ID);
    1162:	2021      	movs	r0, #33	; 0x21
    1164:	4b23      	ldr	r3, [pc, #140]	; (11f4 <dac_init+0xc8>)
    1166:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1168:	2600      	movs	r6, #0
    116a:	ab02      	add	r3, sp, #8
    116c:	705e      	strb	r6, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    116e:	70de      	strb	r6, [r3, #3]
	/* MUX the DAC VOUT pin */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	/* Set up the DAC VOUT pin */
	pin_conf.mux_position = MUX_PA02B_DAC_VOUT;
    1170:	2301      	movs	r3, #1
    1172:	aa02      	add	r2, sp, #8
    1174:	7013      	strb	r3, [r2, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1176:	7096      	strb	r6, [r2, #2]
	system_pinmux_pin_set_config(PIN_PA02B_DAC_VOUT, &pin_conf);
    1178:	0011      	movs	r1, r2
    117a:	2002      	movs	r0, #2
    117c:	4b1e      	ldr	r3, [pc, #120]	; (11f8 <dac_init+0xcc>)
    117e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(config);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    1180:	682f      	ldr	r7, [r5, #0]

	/* Set selected DAC output to be enabled when enabling the module */
	module_inst->output = config->output;
    1182:	7863      	ldrb	r3, [r4, #1]
    1184:	712b      	strb	r3, [r5, #4]
	module_inst->start_on_event = false;
    1186:	71ae      	strb	r6, [r5, #6]

	uint32_t new_ctrla = 0;
	uint32_t new_ctrlb = 0;

	/* Enable DAC in standby sleep mode if configured */
	if (config->run_in_standby) {
    1188:	79a3      	ldrb	r3, [r4, #6]
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
    118a:	1e5a      	subs	r2, r3, #1
    118c:	4193      	sbcs	r3, r2
    118e:	009b      	lsls	r3, r3, #2
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
    1190:	7821      	ldrb	r1, [r4, #0]

	/* Left adjust data if configured */
	if (config->left_adjust) {
    1192:	78a2      	ldrb	r2, [r4, #2]
	if (config->run_in_standby) {
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
    1194:	4688      	mov	r8, r1

	/* Left adjust data if configured */
	if (config->left_adjust) {
    1196:	2a00      	cmp	r2, #0
    1198:	d002      	beq.n	11a0 <dac_init+0x74>
		new_ctrlb |= DAC_CTRLB_LEFTADJ;
    119a:	2204      	movs	r2, #4
    119c:	4311      	orrs	r1, r2
    119e:	4688      	mov	r8, r1
	}

#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	/* Bypass DATABUF write protection if configured */
	if (config->databuf_protection_bypass) {
    11a0:	7922      	ldrb	r2, [r4, #4]
    11a2:	2a00      	cmp	r2, #0
    11a4:	d003      	beq.n	11ae <dac_init+0x82>
		new_ctrlb |= DAC_CTRLB_BDWP;
    11a6:	2210      	movs	r2, #16
    11a8:	4641      	mov	r1, r8
    11aa:	4311      	orrs	r1, r2
    11ac:	4688      	mov	r8, r1
	}
#endif

	/* Voltage pump disable if configured */
	if (config->voltage_pump_disable) {
    11ae:	7962      	ldrb	r2, [r4, #5]
    11b0:	2a00      	cmp	r2, #0
    11b2:	d003      	beq.n	11bc <dac_init+0x90>
		new_ctrlb |= DAC_CTRLB_VPD;
    11b4:	2208      	movs	r2, #8
    11b6:	4641      	mov	r1, r8
    11b8:	4311      	orrs	r1, r2
    11ba:	4688      	mov	r8, r1
	}

	/* Apply the new configuration to the hardware module */
	dac_module->CTRLA.reg = new_ctrla;
    11bc:	b2db      	uxtb	r3, r3
    11be:	703b      	strb	r3, [r7, #0]

	while (dac_is_syncing(module_inst)) {
    11c0:	4e0e      	ldr	r6, [pc, #56]	; (11fc <dac_init+0xd0>)
    11c2:	0028      	movs	r0, r5
    11c4:	47b0      	blx	r6
    11c6:	2800      	cmp	r0, #0
    11c8:	d1fb      	bne.n	11c2 <dac_init+0x96>
		/* Wait until the synchronization is complete */
	}

	dac_module->CTRLB.reg = new_ctrlb;
    11ca:	4643      	mov	r3, r8
    11cc:	466a      	mov	r2, sp
    11ce:	71d3      	strb	r3, [r2, #7]
    11d0:	79d3      	ldrb	r3, [r2, #7]
    11d2:	707b      	strb	r3, [r7, #1]

	/* Write configuration to module */
	_dac_set_config(module_inst, config);

	/* Store reference selection for later use */
	module_inst->reference = config->reference;
    11d4:	7823      	ldrb	r3, [r4, #0]
    11d6:	716b      	strb	r3, [r5, #5]

#if DAC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    11d8:	2300      	movs	r3, #0
    11da:	616b      	str	r3, [r5, #20]
    11dc:	61ab      	str	r3, [r5, #24]
    11de:	61eb      	str	r3, [r5, #28]
	};

	_dac_instances[0] = module_inst;
    11e0:	4b07      	ldr	r3, [pc, #28]	; (1200 <dac_init+0xd4>)
    11e2:	601d      	str	r5, [r3, #0]
#endif

	return STATUS_OK;
}
    11e4:	b004      	add	sp, #16
    11e6:	bc04      	pop	{r2}
    11e8:	4690      	mov	r8, r2
    11ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11ec:	40000400 	.word	0x40000400
    11f0:	00002b65 	.word	0x00002b65
    11f4:	00002ad9 	.word	0x00002ad9
    11f8:	00002c5d 	.word	0x00002c5d
    11fc:	00001111 	.word	0x00001111
    1200:	20000220 	.word	0x20000220

00001204 <dac_enable>:
 * \param[in] module_inst  Pointer to the DAC software instance struct
 *
 */
void dac_enable(
		struct dac_module *const module_inst)
{
    1204:	b570      	push	{r4, r5, r6, lr}
    1206:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    1208:	6806      	ldr	r6, [r0, #0]

	/* Enable selected output */
	dac_module->CTRLB.reg |= module_inst->output;
    120a:	7872      	ldrb	r2, [r6, #1]
    120c:	7903      	ldrb	r3, [r0, #4]
    120e:	4313      	orrs	r3, r2
    1210:	7073      	strb	r3, [r6, #1]

	while (dac_is_syncing(module_inst)) {
    1212:	4d09      	ldr	r5, [pc, #36]	; (1238 <dac_enable+0x34>)
    1214:	0020      	movs	r0, r4
    1216:	47a8      	blx	r5
    1218:	2800      	cmp	r0, #0
    121a:	d1fb      	bne.n	1214 <dac_enable+0x10>
		/* Wait until the synchronization is complete */
	}

	/* Enable the module */
	dac_module->CTRLA.reg |= DAC_CTRLA_ENABLE;
    121c:	7832      	ldrb	r2, [r6, #0]
    121e:	2302      	movs	r3, #2
    1220:	4313      	orrs	r3, r2
    1222:	7033      	strb	r3, [r6, #0]

	/* Enable internal bandgap reference if selected in the configuration */
	if (module_inst->reference == DAC_REFERENCE_INT1V) {
    1224:	7963      	ldrb	r3, [r4, #5]
    1226:	2b00      	cmp	r3, #0
    1228:	d104      	bne.n	1234 <dac_enable+0x30>
    122a:	4a04      	ldr	r2, [pc, #16]	; (123c <dac_enable+0x38>)
    122c:	6c11      	ldr	r1, [r2, #64]	; 0x40
    122e:	3304      	adds	r3, #4
    1230:	430b      	orrs	r3, r1
    1232:	6413      	str	r3, [r2, #64]	; 0x40
#else
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#endif
}
    1234:	bd70      	pop	{r4, r5, r6, pc}
    1236:	46c0      	nop			; (mov r8, r8)
    1238:	00001111 	.word	0x00001111
    123c:	40000800 	.word	0x40000800

00001240 <dac_chan_write>:
 */
enum status_code dac_chan_write(
		struct dac_module *const module_inst,
		enum dac_channel channel,
		const uint16_t data)
{
    1240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1242:	0004      	movs	r4, r0
    1244:	0017      	movs	r7, r2
	Assert(module_inst->hw);

	/* No channel support yet */
	UNUSED(channel);

	Dac *const dac_module = module_inst->hw;
    1246:	6806      	ldr	r6, [r0, #0]

	/* Wait until the synchronization is complete */
	while (dac_is_syncing(module_inst)) {
    1248:	4d06      	ldr	r5, [pc, #24]	; (1264 <dac_chan_write+0x24>)
    124a:	0020      	movs	r0, r4
    124c:	47a8      	blx	r5
    124e:	2800      	cmp	r0, #0
    1250:	d1fb      	bne.n	124a <dac_chan_write+0xa>
	};

	if (module_inst->start_on_event) {
    1252:	79a3      	ldrb	r3, [r4, #6]
    1254:	2b00      	cmp	r3, #0
    1256:	d001      	beq.n	125c <dac_chan_write+0x1c>
		/* Write the new value to the buffered DAC data register */
		dac_module->DATABUF.reg = data;
    1258:	81b7      	strh	r7, [r6, #12]
    125a:	e000      	b.n	125e <dac_chan_write+0x1e>
	} else {
		/* Write the new value to the DAC data register */
		dac_module->DATA.reg = data;
    125c:	8137      	strh	r7, [r6, #8]
	}

	return STATUS_OK;
}
    125e:	2000      	movs	r0, #0
    1260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1262:	46c0      	nop			; (mov r8, r8)
    1264:	00001111 	.word	0x00001111

00001268 <DAC_Handler>:
	}
}

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
    1268:	b570      	push	{r4, r5, r6, lr}
 *
 * \param[in] instance  DAC instance number
 */
static void _dac_interrupt_handler(const uint8_t instance)
{
	struct dac_module *module = _dac_instances[instance];
    126a:	4b26      	ldr	r3, [pc, #152]	; (1304 <DAC_Handler+0x9c>)
    126c:	681c      	ldr	r4, [r3, #0]
	Dac *const dac_hw = module->hw;
    126e:	6825      	ldr	r5, [r4, #0]

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
    1270:	79ab      	ldrb	r3, [r5, #6]
    1272:	07db      	lsls	r3, r3, #31
    1274:	d50a      	bpl.n	128c <DAC_Handler+0x24>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
    1276:	2301      	movs	r3, #1
    1278:	71ab      	strb	r3, [r5, #6]

		if ((module->callback) &&
    127a:	0023      	movs	r3, r4
    127c:	3314      	adds	r3, #20
    127e:	d005      	beq.n	128c <DAC_Handler+0x24>
    1280:	7c63      	ldrb	r3, [r4, #17]
    1282:	2b00      	cmp	r3, #0
    1284:	d002      	beq.n	128c <DAC_Handler+0x24>
			 (module->callback_enable[DAC_CALLBACK_DATA_UNDERRUN])){
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
    1286:	2000      	movs	r0, #0
    1288:	69a3      	ldr	r3, [r4, #24]
    128a:	4798      	blx	r3
		}
	}

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
    128c:	79ab      	ldrb	r3, [r5, #6]
    128e:	079b      	lsls	r3, r3, #30
    1290:	d537      	bpl.n	1302 <DAC_Handler+0x9a>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    1292:	2302      	movs	r3, #2
    1294:	71ab      	strb	r3, [r5, #6]

		/* If in a write buffer job */
		if (module->remaining_conversions) {
    1296:	89a3      	ldrh	r3, [r4, #12]
    1298:	b29b      	uxth	r3, r3
    129a:	2b00      	cmp	r3, #0
    129c:	d028      	beq.n	12f0 <DAC_Handler+0x88>

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
				module->job_buffer[module->transferred_conversions++];
    129e:	89e3      	ldrh	r3, [r4, #14]
    12a0:	b29b      	uxth	r3, r3
    12a2:	1c5a      	adds	r2, r3, #1
    12a4:	b292      	uxth	r2, r2
    12a6:	81e2      	strh	r2, [r4, #14]
    12a8:	005b      	lsls	r3, r3, #1
    12aa:	68a2      	ldr	r2, [r4, #8]
    12ac:	4694      	mov	ip, r2
    12ae:	4463      	add	r3, ip
    12b0:	881b      	ldrh	r3, [r3, #0]
    12b2:	b29b      	uxth	r3, r3

		/* If in a write buffer job */
		if (module->remaining_conversions) {

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
    12b4:	81ab      	strh	r3, [r5, #12]
				module->job_buffer[module->transferred_conversions++];

			/* Write buffer size decrement */
			module->remaining_conversions --;
    12b6:	89a3      	ldrh	r3, [r4, #12]
    12b8:	3b01      	subs	r3, #1
    12ba:	b29b      	uxth	r3, r3
    12bc:	81a3      	strh	r3, [r4, #12]

			/* If in a write buffer job and all the data are converted */
			if (module->remaining_conversions == 0) {
    12be:	89a3      	ldrh	r3, [r4, #12]
    12c0:	b29b      	uxth	r3, r3
    12c2:	2b00      	cmp	r3, #0
    12c4:	d114      	bne.n	12f0 <DAC_Handler+0x88>
				module->job_status = STATUS_OK;
    12c6:	2200      	movs	r2, #0
    12c8:	3320      	adds	r3, #32
    12ca:	54e2      	strb	r2, [r4, r3]

				/* Disable interrupt */
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
    12cc:	3b1e      	subs	r3, #30
    12ce:	712b      	strb	r3, [r5, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    12d0:	71ab      	strb	r3, [r5, #6]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    12d2:	2180      	movs	r1, #128	; 0x80
    12d4:	0489      	lsls	r1, r1, #18
    12d6:	337e      	adds	r3, #126	; 0x7e
    12d8:	4a0b      	ldr	r2, [pc, #44]	; (1308 <DAC_Handler+0xa0>)
    12da:	50d1      	str	r1, [r2, r3]
				system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_DAC);

				if ((module->callback) &&
    12dc:	0023      	movs	r3, r4
    12de:	3314      	adds	r3, #20
    12e0:	d00f      	beq.n	1302 <DAC_Handler+0x9a>
    12e2:	7ca3      	ldrb	r3, [r4, #18]
    12e4:	2b00      	cmp	r3, #0
    12e6:	d006      	beq.n	12f6 <DAC_Handler+0x8e>
					 (module->callback_enable[DAC_CALLBACK_TRANSFER_COMPLETE])) {
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
    12e8:	2000      	movs	r0, #0
    12ea:	69e3      	ldr	r3, [r4, #28]
    12ec:	4798      	blx	r3
    12ee:	e002      	b.n	12f6 <DAC_Handler+0x8e>
				}
			}
		}

		if ((module->callback) &&
    12f0:	0023      	movs	r3, r4
    12f2:	3314      	adds	r3, #20
    12f4:	d005      	beq.n	1302 <DAC_Handler+0x9a>
    12f6:	7c23      	ldrb	r3, [r4, #16]
    12f8:	2b00      	cmp	r3, #0
    12fa:	d002      	beq.n	1302 <DAC_Handler+0x9a>
			 (module->callback_enable[DAC_CALLBACK_DATA_EMPTY])) {
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
    12fc:	6963      	ldr	r3, [r4, #20]
    12fe:	2000      	movs	r0, #0
    1300:	4798      	blx	r3

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
	_dac_interrupt_handler(0);
}
    1302:	bd70      	pop	{r4, r5, r6, pc}
    1304:	20000220 	.word	0x20000220
    1308:	e000e100 	.word	0xe000e100

0000130c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    130c:	b500      	push	{lr}
    130e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1310:	ab01      	add	r3, sp, #4
    1312:	2280      	movs	r2, #128	; 0x80
    1314:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1316:	780a      	ldrb	r2, [r1, #0]
    1318:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    131a:	784a      	ldrb	r2, [r1, #1]
    131c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    131e:	788a      	ldrb	r2, [r1, #2]
    1320:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1322:	0019      	movs	r1, r3
    1324:	4b01      	ldr	r3, [pc, #4]	; (132c <port_pin_set_config+0x20>)
    1326:	4798      	blx	r3
}
    1328:	b003      	add	sp, #12
    132a:	bd00      	pop	{pc}
    132c:	00002c5d 	.word	0x00002c5d

00001330 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1330:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    1332:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1334:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    1336:	421a      	tst	r2, r3
    1338:	d1fc      	bne.n	1334 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    133a:	4770      	bx	lr

0000133c <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    133c:	b5f0      	push	{r4, r5, r6, r7, lr}
    133e:	465f      	mov	r7, fp
    1340:	4656      	mov	r6, sl
    1342:	464d      	mov	r5, r9
    1344:	4644      	mov	r4, r8
    1346:	b4f0      	push	{r4, r5, r6, r7}
    1348:	b08b      	sub	sp, #44	; 0x2c
    134a:	0007      	movs	r7, r0
    134c:	000d      	movs	r5, r1
    134e:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    1350:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1352:	0008      	movs	r0, r1
    1354:	4b99      	ldr	r3, [pc, #612]	; (15bc <i2c_master_init+0x280>)
    1356:	4798      	blx	r3
    1358:	4999      	ldr	r1, [pc, #612]	; (15c0 <i2c_master_init+0x284>)
    135a:	6a0a      	ldr	r2, [r1, #32]
    135c:	1c84      	adds	r4, r0, #2
    135e:	2301      	movs	r3, #1
    1360:	40a3      	lsls	r3, r4
    1362:	4313      	orrs	r3, r2
    1364:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1366:	a909      	add	r1, sp, #36	; 0x24
    1368:	7b33      	ldrb	r3, [r6, #12]
    136a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    136c:	3014      	adds	r0, #20
    136e:	b2c4      	uxtb	r4, r0
    1370:	0020      	movs	r0, r4
    1372:	4b94      	ldr	r3, [pc, #592]	; (15c4 <i2c_master_init+0x288>)
    1374:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1376:	0020      	movs	r0, r4
    1378:	4b93      	ldr	r3, [pc, #588]	; (15c8 <i2c_master_init+0x28c>)
    137a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    137c:	7b30      	ldrb	r0, [r6, #12]
    137e:	2100      	movs	r1, #0
    1380:	4b92      	ldr	r3, [pc, #584]	; (15cc <i2c_master_init+0x290>)
    1382:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    1384:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
    1386:	201c      	movs	r0, #28
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
	system_gclk_chan_enable(gclk_index);
	sercom_set_gclk_generator(config->generator_source, false);

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    1388:	079b      	lsls	r3, r3, #30
    138a:	d500      	bpl.n	138e <i2c_master_init+0x52>
    138c:	e10f      	b.n	15ae <i2c_master_init+0x272>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    138e:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
    1390:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    1392:	07db      	lsls	r3, r3, #31
    1394:	d500      	bpl.n	1398 <i2c_master_init+0x5c>
    1396:	e10a      	b.n	15ae <i2c_master_init+0x272>
		return STATUS_BUSY;
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1398:	6838      	ldr	r0, [r7, #0]
    139a:	4b88      	ldr	r3, [pc, #544]	; (15bc <i2c_master_init+0x280>)
    139c:	4699      	mov	r9, r3
    139e:	4798      	blx	r3
    13a0:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    13a2:	498b      	ldr	r1, [pc, #556]	; (15d0 <i2c_master_init+0x294>)
    13a4:	4b8b      	ldr	r3, [pc, #556]	; (15d4 <i2c_master_init+0x298>)
    13a6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    13a8:	00a4      	lsls	r4, r4, #2
    13aa:	4b8b      	ldr	r3, [pc, #556]	; (15d8 <i2c_master_init+0x29c>)
    13ac:	50e7      	str	r7, [r4, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
    13ae:	2300      	movs	r3, #0
    13b0:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
    13b2:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
    13b4:	2400      	movs	r4, #0
    13b6:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
    13b8:	83bb      	strh	r3, [r7, #28]

	module->status = STATUS_OK;
    13ba:	2225      	movs	r2, #37	; 0x25
    13bc:	54bc      	strb	r4, [r7, r2]
	module->buffer = NULL;
    13be:	623b      	str	r3, [r7, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    13c0:	3314      	adds	r3, #20
    13c2:	602b      	str	r3, [r5, #0]
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    13c4:	683b      	ldr	r3, [r7, #0]
    13c6:	4698      	mov	r8, r3
	Sercom *const sercom_hw = module->hw;

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    13c8:	0018      	movs	r0, r3
    13ca:	47c8      	blx	r9
    13cc:	4681      	mov	r9, r0
    13ce:	2380      	movs	r3, #128	; 0x80
    13d0:	aa08      	add	r2, sp, #32
    13d2:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    13d4:	7054      	strb	r4, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    13d6:	2301      	movs	r3, #1
    13d8:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    13da:	70d4      	strb	r4, [r2, #3]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	uint32_t pad0 = config->pinmux_pad0;
    13dc:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
    13de:	6a35      	ldr	r5, [r6, #32]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    13e0:	2800      	cmp	r0, #0
    13e2:	d103      	bne.n	13ec <i2c_master_init+0xb0>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    13e4:	2100      	movs	r1, #0
    13e6:	4640      	mov	r0, r8
    13e8:	4b7c      	ldr	r3, [pc, #496]	; (15dc <i2c_master_init+0x2a0>)
    13ea:	4798      	blx	r3
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    13ec:	ab08      	add	r3, sp, #32
    13ee:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    13f0:	2302      	movs	r3, #2
    13f2:	aa08      	add	r2, sp, #32
    13f4:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    13f6:	0c00      	lsrs	r0, r0, #16
    13f8:	b2c0      	uxtb	r0, r0
    13fa:	0011      	movs	r1, r2
    13fc:	4b78      	ldr	r3, [pc, #480]	; (15e0 <i2c_master_init+0x2a4>)
    13fe:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    1400:	2d00      	cmp	r5, #0
    1402:	d104      	bne.n	140e <i2c_master_init+0xd2>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    1404:	2101      	movs	r1, #1
    1406:	4640      	mov	r0, r8
    1408:	4b74      	ldr	r3, [pc, #464]	; (15dc <i2c_master_init+0x2a0>)
    140a:	4798      	blx	r3
    140c:	0005      	movs	r5, r0
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    140e:	ab08      	add	r3, sp, #32
    1410:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1412:	2302      	movs	r3, #2
    1414:	aa08      	add	r2, sp, #32
    1416:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    1418:	0c28      	lsrs	r0, r5, #16
    141a:	b2c0      	uxtb	r0, r0
    141c:	0011      	movs	r1, r2
    141e:	4b70      	ldr	r3, [pc, #448]	; (15e0 <i2c_master_init+0x2a4>)
    1420:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    1422:	8ab3      	ldrh	r3, [r6, #20]
    1424:	80fb      	strh	r3, [r7, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    1426:	8af3      	ldrh	r3, [r6, #22]
    1428:	813b      	strh	r3, [r7, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    142a:	7e32      	ldrb	r2, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    142c:	2380      	movs	r3, #128	; 0x80

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    142e:	2a00      	cmp	r2, #0
    1430:	d104      	bne.n	143c <i2c_master_init+0x100>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1432:	4b6c      	ldr	r3, [pc, #432]	; (15e4 <i2c_master_init+0x2a8>)
    1434:	789b      	ldrb	r3, [r3, #2]
    1436:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    1438:	0fdb      	lsrs	r3, r3, #31
    143a:	01db      	lsls	r3, r3, #7
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
		tmp_ctrla |= config->start_hold_time;
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    143c:	68b1      	ldr	r1, [r6, #8]
    143e:	6932      	ldr	r2, [r6, #16]
    1440:	430a      	orrs	r2, r1
    1442:	4313      	orrs	r3, r2

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    1444:	2224      	movs	r2, #36	; 0x24
    1446:	5cb2      	ldrb	r2, [r6, r2]
    1448:	2a00      	cmp	r2, #0
    144a:	d002      	beq.n	1452 <i2c_master_init+0x116>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    144c:	2280      	movs	r2, #128	; 0x80
    144e:	05d2      	lsls	r2, r2, #23
    1450:	4313      	orrs	r3, r2
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
		tmp_ctrla |= config->inactive_timeout;
    1452:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    1454:	4313      	orrs	r3, r2
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    1456:	222c      	movs	r2, #44	; 0x2c
    1458:	5cb2      	ldrb	r2, [r6, r2]
    145a:	2a00      	cmp	r2, #0
    145c:	d103      	bne.n	1466 <i2c_master_init+0x12a>
    145e:	2280      	movs	r2, #128	; 0x80
    1460:	0492      	lsls	r2, r2, #18
    1462:	4291      	cmp	r1, r2
    1464:	d102      	bne.n	146c <i2c_master_init+0x130>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    1466:	2280      	movs	r2, #128	; 0x80
    1468:	0512      	lsls	r2, r2, #20
    146a:	4313      	orrs	r3, r2
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    146c:	222d      	movs	r2, #45	; 0x2d
    146e:	5cb2      	ldrb	r2, [r6, r2]
    1470:	2a00      	cmp	r2, #0
    1472:	d002      	beq.n	147a <i2c_master_init+0x13e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    1474:	2280      	movs	r2, #128	; 0x80
    1476:	0412      	lsls	r2, r2, #16
    1478:	4313      	orrs	r3, r2
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    147a:	222e      	movs	r2, #46	; 0x2e
    147c:	5cb2      	ldrb	r2, [r6, r2]
    147e:	2a00      	cmp	r2, #0
    1480:	d002      	beq.n	1488 <i2c_master_init+0x14c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    1482:	2280      	movs	r2, #128	; 0x80
    1484:	03d2      	lsls	r2, r2, #15
    1486:	4313      	orrs	r3, r2
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    1488:	4642      	mov	r2, r8
    148a:	6812      	ldr	r2, [r2, #0]
    148c:	4313      	orrs	r3, r2
    148e:	4642      	mov	r2, r8
    1490:	6013      	str	r3, [r2, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    1492:	2380      	movs	r3, #128	; 0x80
    1494:	005b      	lsls	r3, r3, #1
    1496:	6053      	str	r3, [r2, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    1498:	4648      	mov	r0, r9
    149a:	3014      	adds	r0, #20
    149c:	b2c0      	uxtb	r0, r0
    149e:	4b52      	ldr	r3, [pc, #328]	; (15e8 <i2c_master_init+0x2ac>)
    14a0:	4798      	blx	r3
    14a2:	0005      	movs	r5, r0
    14a4:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    14a6:	27fa      	movs	r7, #250	; 0xfa
    14a8:	00bf      	lsls	r7, r7, #2
    14aa:	6833      	ldr	r3, [r6, #0]
    14ac:	435f      	muls	r7, r3
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    14ae:	6873      	ldr	r3, [r6, #4]
    14b0:	469a      	mov	sl, r3
	uint32_t trise       = config->sda_scl_rise_time_ns;
	
	tmp_baud = (int32_t)(div_ceil(
    14b2:	4c4e      	ldr	r4, [pc, #312]	; (15ec <i2c_master_init+0x2b0>)
    14b4:	47a0      	blx	r4
    14b6:	9002      	str	r0, [sp, #8]
    14b8:	9103      	str	r1, [sp, #12]
    14ba:	0078      	lsls	r0, r7, #1
    14bc:	47a0      	blx	r4
    14be:	9000      	str	r0, [sp, #0]
    14c0:	9101      	str	r1, [sp, #4]
    14c2:	8e30      	ldrh	r0, [r6, #48]	; 0x30
    14c4:	4368      	muls	r0, r5
    14c6:	47a0      	blx	r4
    14c8:	4b49      	ldr	r3, [pc, #292]	; (15f0 <i2c_master_init+0x2b4>)
    14ca:	469b      	mov	fp, r3
    14cc:	4a49      	ldr	r2, [pc, #292]	; (15f4 <i2c_master_init+0x2b8>)
    14ce:	4b4a      	ldr	r3, [pc, #296]	; (15f8 <i2c_master_init+0x2bc>)
    14d0:	47d8      	blx	fp
    14d2:	4d4a      	ldr	r5, [pc, #296]	; (15fc <i2c_master_init+0x2c0>)
    14d4:	2200      	movs	r2, #0
    14d6:	4b4a      	ldr	r3, [pc, #296]	; (1600 <i2c_master_init+0x2c4>)
    14d8:	47a8      	blx	r5
    14da:	9004      	str	r0, [sp, #16]
    14dc:	9105      	str	r1, [sp, #20]
    14de:	0038      	movs	r0, r7
    14e0:	47a0      	blx	r4
    14e2:	0002      	movs	r2, r0
    14e4:	000b      	movs	r3, r1
    14e6:	9804      	ldr	r0, [sp, #16]
    14e8:	9905      	ldr	r1, [sp, #20]
    14ea:	47d8      	blx	fp
    14ec:	0002      	movs	r2, r0
    14ee:	000b      	movs	r3, r1
    14f0:	4c44      	ldr	r4, [pc, #272]	; (1604 <i2c_master_init+0x2c8>)
    14f2:	9802      	ldr	r0, [sp, #8]
    14f4:	9903      	ldr	r1, [sp, #12]
    14f6:	47a0      	blx	r4
    14f8:	9a00      	ldr	r2, [sp, #0]
    14fa:	9b01      	ldr	r3, [sp, #4]
    14fc:	47a8      	blx	r5
    14fe:	2200      	movs	r2, #0
    1500:	4b41      	ldr	r3, [pc, #260]	; (1608 <i2c_master_init+0x2cc>)
    1502:	47a0      	blx	r4
    1504:	9a00      	ldr	r2, [sp, #0]
    1506:	9b01      	ldr	r3, [sp, #4]
    1508:	4c40      	ldr	r4, [pc, #256]	; (160c <i2c_master_init+0x2d0>)
    150a:	47a0      	blx	r4
    150c:	4b40      	ldr	r3, [pc, #256]	; (1610 <i2c_master_init+0x2d4>)
    150e:	4798      	blx	r3
    1510:	0004      	movs	r4, r0
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    1512:	68b2      	ldr	r2, [r6, #8]
    1514:	2380      	movs	r3, #128	; 0x80
    1516:	049b      	lsls	r3, r3, #18
    1518:	429a      	cmp	r2, r3
    151a:	d142      	bne.n	15a2 <i2c_master_init+0x266>
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
	uint32_t fscl        = 1000 * config->baud_rate;
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    151c:	21fa      	movs	r1, #250	; 0xfa
    151e:	0089      	lsls	r1, r1, #2
    1520:	4657      	mov	r7, sl
    1522:	434f      	muls	r7, r1
	tmp_baud = (int32_t)(div_ceil(
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    1524:	9802      	ldr	r0, [sp, #8]
    1526:	9903      	ldr	r1, [sp, #12]
    1528:	0002      	movs	r2, r0
    152a:	000b      	movs	r3, r1
    152c:	47a8      	blx	r5
    152e:	9000      	str	r0, [sp, #0]
    1530:	9101      	str	r1, [sp, #4]
    1532:	0038      	movs	r0, r7
    1534:	4b2d      	ldr	r3, [pc, #180]	; (15ec <i2c_master_init+0x2b0>)
    1536:	4798      	blx	r3
    1538:	2200      	movs	r2, #0
    153a:	4b36      	ldr	r3, [pc, #216]	; (1614 <i2c_master_init+0x2d8>)
    153c:	47d8      	blx	fp
    153e:	0002      	movs	r2, r0
    1540:	000b      	movs	r3, r1
    1542:	9800      	ldr	r0, [sp, #0]
    1544:	9901      	ldr	r1, [sp, #4]
    1546:	4e31      	ldr	r6, [pc, #196]	; (160c <i2c_master_init+0x2d0>)
    1548:	47b0      	blx	r6
    154a:	2200      	movs	r2, #0
    154c:	4b2e      	ldr	r3, [pc, #184]	; (1608 <i2c_master_init+0x2cc>)
    154e:	4e2d      	ldr	r6, [pc, #180]	; (1604 <i2c_master_init+0x2c8>)
    1550:	47b0      	blx	r6
    1552:	4b2f      	ldr	r3, [pc, #188]	; (1610 <i2c_master_init+0x2d4>)
    1554:	4798      	blx	r3
    1556:	1e06      	subs	r6, r0, #0
		if (tmp_baudlow_hs) {
    1558:	d006      	beq.n	1568 <i2c_master_init+0x22c>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    155a:	0039      	movs	r1, r7
    155c:	9807      	ldr	r0, [sp, #28]
    155e:	4b2e      	ldr	r3, [pc, #184]	; (1618 <i2c_master_init+0x2dc>)
    1560:	4798      	blx	r3
    1562:	3802      	subs	r0, #2
    1564:	1b83      	subs	r3, r0, r6
    1566:	e007      	b.n	1578 <i2c_master_init+0x23c>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    1568:	0079      	lsls	r1, r7, #1
    156a:	1e48      	subs	r0, r1, #1
    156c:	9b07      	ldr	r3, [sp, #28]
    156e:	469c      	mov	ip, r3
    1570:	4460      	add	r0, ip
    1572:	4b29      	ldr	r3, [pc, #164]	; (1618 <i2c_master_init+0x2dc>)
    1574:	4798      	blx	r3
    1576:	1e43      	subs	r3, r0, #1
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    1578:	2cff      	cmp	r4, #255	; 0xff
    157a:	d803      	bhi.n	1584 <i2c_master_init+0x248>
    157c:	2bff      	cmp	r3, #255	; 0xff
    157e:	d903      	bls.n	1588 <i2c_master_init+0x24c>
    1580:	2040      	movs	r0, #64	; 0x40
    1582:	e014      	b.n	15ae <i2c_master_init+0x272>
    1584:	2040      	movs	r0, #64	; 0x40

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    1586:	e012      	b.n	15ae <i2c_master_init+0x272>
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    1588:	22ff      	movs	r2, #255	; 0xff
    158a:	4014      	ands	r4, r2
    158c:	0636      	lsls	r6, r6, #24
    158e:	4334      	orrs	r4, r6
    1590:	041b      	lsls	r3, r3, #16
    1592:	22ff      	movs	r2, #255	; 0xff
    1594:	0412      	lsls	r2, r2, #16
    1596:	4013      	ands	r3, r2
    1598:	431c      	orrs	r4, r3
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    159a:	4643      	mov	r3, r8
    159c:	60dc      	str	r4, [r3, #12]
	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;
    159e:	2000      	movs	r0, #0
    15a0:	e005      	b.n	15ae <i2c_master_init+0x272>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    15a2:	2040      	movs	r0, #64	; 0x40
    15a4:	2cff      	cmp	r4, #255	; 0xff
    15a6:	d802      	bhi.n	15ae <i2c_master_init+0x272>

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
    15a8:	2600      	movs	r6, #0
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
    15aa:	2300      	movs	r3, #0
    15ac:	e7ec      	b.n	1588 <i2c_master_init+0x24c>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    15ae:	b00b      	add	sp, #44	; 0x2c
    15b0:	bc3c      	pop	{r2, r3, r4, r5}
    15b2:	4690      	mov	r8, r2
    15b4:	4699      	mov	r9, r3
    15b6:	46a2      	mov	sl, r4
    15b8:	46ab      	mov	fp, r5
    15ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15bc:	00001e39 	.word	0x00001e39
    15c0:	40000400 	.word	0x40000400
    15c4:	00002b65 	.word	0x00002b65
    15c8:	00002ad9 	.word	0x00002ad9
    15cc:	00001ce5 	.word	0x00001ce5
    15d0:	00001921 	.word	0x00001921
    15d4:	000024c5 	.word	0x000024c5
    15d8:	20000224 	.word	0x20000224
    15dc:	00001d31 	.word	0x00001d31
    15e0:	00002c5d 	.word	0x00002c5d
    15e4:	41002000 	.word	0x41002000
    15e8:	00002b81 	.word	0x00002b81
    15ec:	00004c69 	.word	0x00004c69
    15f0:	00004061 	.word	0x00004061
    15f4:	e826d695 	.word	0xe826d695
    15f8:	3e112e0b 	.word	0x3e112e0b
    15fc:	000033dd 	.word	0x000033dd
    1600:	40240000 	.word	0x40240000
    1604:	00004555 	.word	0x00004555
    1608:	3ff00000 	.word	0x3ff00000
    160c:	00003a35 	.word	0x00003a35
    1610:	00004bfd 	.word	0x00004bfd
    1614:	40080000 	.word	0x40080000
    1618:	00003099 	.word	0x00003099

0000161c <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    161c:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    161e:	7e1a      	ldrb	r2, [r3, #24]
    1620:	0792      	lsls	r2, r2, #30
    1622:	d507      	bpl.n	1634 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1624:	2202      	movs	r2, #2
    1626:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1628:	8b5b      	ldrh	r3, [r3, #26]
    162a:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    162c:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    162e:	17db      	asrs	r3, r3, #31
    1630:	4018      	ands	r0, r3
    1632:	e00a      	b.n	164a <_i2c_master_address_response+0x2e>
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1634:	8b5a      	ldrh	r2, [r3, #26]
    1636:	0752      	lsls	r2, r2, #29
    1638:	d506      	bpl.n	1648 <_i2c_master_address_response+0x2c>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    163a:	685a      	ldr	r2, [r3, #4]
    163c:	21c0      	movs	r1, #192	; 0xc0
    163e:	0289      	lsls	r1, r1, #10
    1640:	430a      	orrs	r2, r1
    1642:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    1644:	2018      	movs	r0, #24
    1646:	e000      	b.n	164a <_i2c_master_address_response+0x2e>
	}

	return STATUS_OK;
    1648:	2000      	movs	r0, #0
}
    164a:	4770      	bx	lr

0000164c <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    164c:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    164e:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    1650:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    1652:	2401      	movs	r4, #1
    1654:	2502      	movs	r5, #2
    1656:	e004      	b.n	1662 <_i2c_master_wait_for_bus+0x16>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    1658:	3301      	adds	r3, #1
    165a:	b29b      	uxth	r3, r3
    165c:	8901      	ldrh	r1, [r0, #8]
    165e:	4299      	cmp	r1, r3
    1660:	d907      	bls.n	1672 <_i2c_master_wait_for_bus+0x26>

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    1662:	7e11      	ldrb	r1, [r2, #24]
    1664:	4221      	tst	r1, r4
    1666:	d106      	bne.n	1676 <_i2c_master_wait_for_bus+0x2a>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    1668:	7e11      	ldrb	r1, [r2, #24]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    166a:	4229      	tst	r1, r5
    166c:	d0f4      	beq.n	1658 <_i2c_master_wait_for_bus+0xc>
		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
		}
	}
	return STATUS_OK;
    166e:	2000      	movs	r0, #0
    1670:	e002      	b.n	1678 <_i2c_master_wait_for_bus+0x2c>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
    1672:	2012      	movs	r0, #18
    1674:	e000      	b.n	1678 <_i2c_master_wait_for_bus+0x2c>
		}
	}
	return STATUS_OK;
    1676:	2000      	movs	r0, #0
}
    1678:	bd30      	pop	{r4, r5, pc}
    167a:	46c0      	nop			; (mov r8, r8)

0000167c <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    167c:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    167e:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1680:	6863      	ldr	r3, [r4, #4]
    1682:	2280      	movs	r2, #128	; 0x80
    1684:	02d2      	lsls	r2, r2, #11
    1686:	4313      	orrs	r3, r2
    1688:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    168a:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    168c:	4b02      	ldr	r3, [pc, #8]	; (1698 <_i2c_master_send_hs_master_code+0x1c>)
    168e:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1690:	2301      	movs	r3, #1
    1692:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    1694:	bd10      	pop	{r4, pc}
    1696:	46c0      	nop			; (mov r8, r8)
    1698:	0000164d 	.word	0x0000164d

0000169c <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    169c:	b5f0      	push	{r4, r5, r6, r7, lr}
    169e:	465f      	mov	r7, fp
    16a0:	4656      	mov	r6, sl
    16a2:	464d      	mov	r5, r9
    16a4:	4644      	mov	r4, r8
    16a6:	b4f0      	push	{r4, r5, r6, r7}
    16a8:	b083      	sub	sp, #12
    16aa:	0006      	movs	r6, r0
    16ac:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    16ae:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    16b0:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    16b2:	682b      	ldr	r3, [r5, #0]
    16b4:	011b      	lsls	r3, r3, #4
    16b6:	0fdb      	lsrs	r3, r3, #31
    16b8:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    16ba:	7a4b      	ldrb	r3, [r1, #9]
    16bc:	2b00      	cmp	r3, #0
    16be:	d002      	beq.n	16c6 <_i2c_master_read_packet+0x2a>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    16c0:	7a89      	ldrb	r1, [r1, #10]
    16c2:	4b56      	ldr	r3, [pc, #344]	; (181c <_i2c_master_read_packet+0x180>)
    16c4:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    16c6:	686a      	ldr	r2, [r5, #4]
    16c8:	4b55      	ldr	r3, [pc, #340]	; (1820 <_i2c_master_read_packet+0x184>)
    16ca:	4013      	ands	r3, r2
    16cc:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    16ce:	464b      	mov	r3, r9
    16d0:	7a1b      	ldrb	r3, [r3, #8]
    16d2:	2b00      	cmp	r3, #0
    16d4:	d028      	beq.n	1728 <_i2c_master_read_packet+0x8c>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    16d6:	464b      	mov	r3, r9
    16d8:	881b      	ldrh	r3, [r3, #0]
    16da:	005a      	lsls	r2, r3, #1
    16dc:	464b      	mov	r3, r9
    16de:	7a5b      	ldrb	r3, [r3, #9]
    16e0:	039b      	lsls	r3, r3, #14
    16e2:	4313      	orrs	r3, r2
    16e4:	2280      	movs	r2, #128	; 0x80
    16e6:	0212      	lsls	r2, r2, #8
    16e8:	4313      	orrs	r3, r2
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    16ea:	626b      	str	r3, [r5, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    16ec:	0030      	movs	r0, r6
    16ee:	4b4d      	ldr	r3, [pc, #308]	; (1824 <_i2c_master_read_packet+0x188>)
    16f0:	4798      	blx	r3

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    16f2:	6869      	ldr	r1, [r5, #4]
    16f4:	4b4a      	ldr	r3, [pc, #296]	; (1820 <_i2c_master_read_packet+0x184>)
    16f6:	400b      	ands	r3, r1
    16f8:	606b      	str	r3, [r5, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    16fa:	2800      	cmp	r0, #0
    16fc:	d000      	beq.n	1700 <_i2c_master_read_packet+0x64>
    16fe:	e086      	b.n	180e <_i2c_master_read_packet+0x172>
			tmp_status = _i2c_master_address_response(module);
    1700:	0030      	movs	r0, r6
    1702:	4b49      	ldr	r3, [pc, #292]	; (1828 <_i2c_master_read_packet+0x18c>)
    1704:	4798      	blx	r3
		}

		if (tmp_status == STATUS_OK) {
    1706:	2800      	cmp	r0, #0
    1708:	d000      	beq.n	170c <_i2c_master_read_packet+0x70>
    170a:	e080      	b.n	180e <_i2c_master_read_packet+0x172>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    170c:	464b      	mov	r3, r9
    170e:	881b      	ldrh	r3, [r3, #0]
    1710:	0a1b      	lsrs	r3, r3, #8
    1712:	2278      	movs	r2, #120	; 0x78
    1714:	4313      	orrs	r3, r2
    1716:	0059      	lsls	r1, r3, #1
    1718:	464b      	mov	r3, r9
    171a:	7a5b      	ldrb	r3, [r3, #9]
    171c:	039b      	lsls	r3, r3, #14
    171e:	3a77      	subs	r2, #119	; 0x77
    1720:	4313      	orrs	r3, r2
    1722:	430b      	orrs	r3, r1
    1724:	626b      	str	r3, [r5, #36]	; 0x24
    1726:	e009      	b.n	173c <_i2c_master_read_packet+0xa0>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    1728:	464b      	mov	r3, r9
    172a:	881b      	ldrh	r3, [r3, #0]
    172c:	005a      	lsls	r2, r3, #1
    172e:	464b      	mov	r3, r9
    1730:	7a5b      	ldrb	r3, [r3, #9]
    1732:	039b      	lsls	r3, r3, #14
    1734:	4313      	orrs	r3, r2
    1736:	2201      	movs	r2, #1
    1738:	4313      	orrs	r3, r2
    173a:	626b      	str	r3, [r5, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    173c:	0030      	movs	r0, r6
    173e:	4b39      	ldr	r3, [pc, #228]	; (1824 <_i2c_master_read_packet+0x188>)
    1740:	4798      	blx	r3
    1742:	0002      	movs	r2, r0

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    1744:	4653      	mov	r3, sl
    1746:	2b00      	cmp	r3, #0
    1748:	d009      	beq.n	175e <_i2c_master_read_packet+0xc2>
    174a:	464b      	mov	r3, r9
    174c:	885b      	ldrh	r3, [r3, #2]
    174e:	2b01      	cmp	r3, #1
    1750:	d105      	bne.n	175e <_i2c_master_read_packet+0xc2>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1752:	686b      	ldr	r3, [r5, #4]
    1754:	2180      	movs	r1, #128	; 0x80
    1756:	02c9      	lsls	r1, r1, #11
    1758:	430b      	orrs	r3, r1
    175a:	606b      	str	r3, [r5, #4]
    175c:	e003      	b.n	1766 <_i2c_master_read_packet+0xca>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    175e:	6869      	ldr	r1, [r5, #4]
    1760:	4b2f      	ldr	r3, [pc, #188]	; (1820 <_i2c_master_read_packet+0x184>)
    1762:	400b      	ands	r3, r1
    1764:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1766:	2a00      	cmp	r2, #0
    1768:	d151      	bne.n	180e <_i2c_master_read_packet+0x172>
		tmp_status = _i2c_master_address_response(module);
    176a:	0030      	movs	r0, r6
    176c:	4b2e      	ldr	r3, [pc, #184]	; (1828 <_i2c_master_read_packet+0x18c>)
    176e:	4798      	blx	r3
    1770:	9001      	str	r0, [sp, #4]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    1772:	2800      	cmp	r0, #0
    1774:	d14b      	bne.n	180e <_i2c_master_read_packet+0x172>
    1776:	3c01      	subs	r4, #1
    1778:	b2a4      	uxth	r4, r4
    177a:	4680      	mov	r8, r0
		/* Read data buffer. */
		while (tmp_data_length--) {
    177c:	4b2b      	ldr	r3, [pc, #172]	; (182c <_i2c_master_read_packet+0x190>)
    177e:	469b      	mov	fp, r3
    1780:	e029      	b.n	17d6 <_i2c_master_read_packet+0x13a>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1782:	8b6b      	ldrh	r3, [r5, #26]
    1784:	069b      	lsls	r3, r3, #26
    1786:	d541      	bpl.n	180c <_i2c_master_read_packet+0x170>
				return STATUS_ERR_PACKET_COLLISION;
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    1788:	7af3      	ldrb	r3, [r6, #11]
    178a:	2b00      	cmp	r3, #0
    178c:	d00f      	beq.n	17ae <_i2c_master_read_packet+0x112>
    178e:	4653      	mov	r3, sl
    1790:	2b00      	cmp	r3, #0
    1792:	d102      	bne.n	179a <_i2c_master_read_packet+0xfe>
    1794:	2c00      	cmp	r4, #0
    1796:	d002      	beq.n	179e <_i2c_master_read_packet+0x102>
    1798:	e009      	b.n	17ae <_i2c_master_read_packet+0x112>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    179a:	2c01      	cmp	r4, #1
    179c:	d107      	bne.n	17ae <_i2c_master_read_packet+0x112>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    179e:	686b      	ldr	r3, [r5, #4]
    17a0:	2280      	movs	r2, #128	; 0x80
    17a2:	02d2      	lsls	r2, r2, #11
    17a4:	4313      	orrs	r3, r2
    17a6:	606b      	str	r3, [r5, #4]
    17a8:	3c01      	subs	r4, #1
    17aa:	b2a4      	uxth	r4, r4
    17ac:	e013      	b.n	17d6 <_i2c_master_read_packet+0x13a>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
    17ae:	0030      	movs	r0, r6
    17b0:	4b1f      	ldr	r3, [pc, #124]	; (1830 <_i2c_master_read_packet+0x194>)
    17b2:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    17b4:	4643      	mov	r3, r8
    17b6:	1c5f      	adds	r7, r3, #1
    17b8:	b2bf      	uxth	r7, r7
    17ba:	2328      	movs	r3, #40	; 0x28
    17bc:	5ceb      	ldrb	r3, [r5, r3]
    17be:	464a      	mov	r2, r9
    17c0:	6852      	ldr	r2, [r2, #4]
    17c2:	4641      	mov	r1, r8
    17c4:	5453      	strb	r3, [r2, r1]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    17c6:	0030      	movs	r0, r6
    17c8:	4b16      	ldr	r3, [pc, #88]	; (1824 <_i2c_master_read_packet+0x188>)
    17ca:	4798      	blx	r3
    17cc:	3c01      	subs	r4, #1
    17ce:	b2a4      	uxth	r4, r4
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    17d0:	2800      	cmp	r0, #0
    17d2:	d103      	bne.n	17dc <_i2c_master_read_packet+0x140>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
				packet->data[counter++] = i2c_module->DATA.reg;
    17d4:	46b8      	mov	r8, r7
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
    17d6:	455c      	cmp	r4, fp
    17d8:	d1d3      	bne.n	1782 <_i2c_master_read_packet+0xe6>
    17da:	e001      	b.n	17e0 <_i2c_master_read_packet+0x144>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
				packet->data[counter++] = i2c_module->DATA.reg;
    17dc:	46b8      	mov	r8, r7
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    17de:	9001      	str	r0, [sp, #4]
			if (tmp_status != STATUS_OK) {
				break;
			}
		}

		if (module->send_stop) {
    17e0:	7ab3      	ldrb	r3, [r6, #10]
    17e2:	2b00      	cmp	r3, #0
    17e4:	d007      	beq.n	17f6 <_i2c_master_read_packet+0x15a>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
    17e6:	0030      	movs	r0, r6
    17e8:	4b11      	ldr	r3, [pc, #68]	; (1830 <_i2c_master_read_packet+0x194>)
    17ea:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    17ec:	686b      	ldr	r3, [r5, #4]
    17ee:	22c0      	movs	r2, #192	; 0xc0
    17f0:	0292      	lsls	r2, r2, #10
    17f2:	4313      	orrs	r3, r2
    17f4:	606b      	str	r3, [r5, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
    17f6:	0030      	movs	r0, r6
    17f8:	4b0d      	ldr	r3, [pc, #52]	; (1830 <_i2c_master_read_packet+0x194>)
    17fa:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    17fc:	2328      	movs	r3, #40	; 0x28
    17fe:	5cea      	ldrb	r2, [r5, r3]
    1800:	464b      	mov	r3, r9
    1802:	685b      	ldr	r3, [r3, #4]
    1804:	4641      	mov	r1, r8
    1806:	545a      	strb	r2, [r3, r1]
    1808:	9801      	ldr	r0, [sp, #4]
    180a:	e000      	b.n	180e <_i2c_master_read_packet+0x172>
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
				return STATUS_ERR_PACKET_COLLISION;
    180c:	2041      	movs	r0, #65	; 0x41
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
    180e:	b003      	add	sp, #12
    1810:	bc3c      	pop	{r2, r3, r4, r5}
    1812:	4690      	mov	r8, r2
    1814:	4699      	mov	r9, r3
    1816:	46a2      	mov	sl, r4
    1818:	46ab      	mov	fp, r5
    181a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    181c:	0000167d 	.word	0x0000167d
    1820:	fffbffff 	.word	0xfffbffff
    1824:	0000164d 	.word	0x0000164d
    1828:	0000161d 	.word	0x0000161d
    182c:	0000ffff 	.word	0x0000ffff
    1830:	00001331 	.word	0x00001331

00001834 <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1834:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    1836:	8b83      	ldrh	r3, [r0, #28]
    1838:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    183a:	2205      	movs	r2, #5
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    183c:	2b00      	cmp	r3, #0
    183e:	d105      	bne.n	184c <i2c_master_read_packet_wait+0x18>
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
    1840:	3301      	adds	r3, #1
    1842:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    1844:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_read_packet(module, packet);
    1846:	4b02      	ldr	r3, [pc, #8]	; (1850 <i2c_master_read_packet_wait+0x1c>)
    1848:	4798      	blx	r3
    184a:	0002      	movs	r2, r0
}
    184c:	0010      	movs	r0, r2
    184e:	bd10      	pop	{r4, pc}
    1850:	0000169d 	.word	0x0000169d

00001854 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1854:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    1856:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1858:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    185a:	421a      	tst	r2, r3
    185c:	d1fc      	bne.n	1858 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    185e:	4770      	bx	lr

00001860 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    1860:	b570      	push	{r4, r5, r6, lr}
    1862:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1864:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1866:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    1868:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
    186a:	8b85      	ldrh	r5, [r0, #28]
    186c:	1b5d      	subs	r5, r3, r5
    186e:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1870:	8b83      	ldrh	r3, [r0, #28]
    1872:	3b01      	subs	r3, #1
    1874:	b29b      	uxth	r3, r3
    1876:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    1878:	0113      	lsls	r3, r2, #4
    187a:	d50c      	bpl.n	1896 <_i2c_master_read+0x36>
		if (module->send_nack && module->buffer_remaining == 1) {
    187c:	7ac3      	ldrb	r3, [r0, #11]
    187e:	2b00      	cmp	r3, #0
    1880:	d015      	beq.n	18ae <_i2c_master_read+0x4e>
    1882:	8b83      	ldrh	r3, [r0, #28]
    1884:	b29b      	uxth	r3, r3
    1886:	2b01      	cmp	r3, #1
    1888:	d111      	bne.n	18ae <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    188a:	6873      	ldr	r3, [r6, #4]
    188c:	2280      	movs	r2, #128	; 0x80
    188e:	02d2      	lsls	r2, r2, #11
    1890:	4313      	orrs	r3, r2
    1892:	6073      	str	r3, [r6, #4]
    1894:	e00b      	b.n	18ae <_i2c_master_read+0x4e>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
    1896:	7ac3      	ldrb	r3, [r0, #11]
    1898:	2b00      	cmp	r3, #0
    189a:	d008      	beq.n	18ae <_i2c_master_read+0x4e>
    189c:	8b83      	ldrh	r3, [r0, #28]
    189e:	b29b      	uxth	r3, r3
    18a0:	2b00      	cmp	r3, #0
    18a2:	d104      	bne.n	18ae <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    18a4:	6873      	ldr	r3, [r6, #4]
    18a6:	2280      	movs	r2, #128	; 0x80
    18a8:	02d2      	lsls	r2, r2, #11
    18aa:	4313      	orrs	r3, r2
    18ac:	6073      	str	r3, [r6, #4]
		}
	}

	if (module->buffer_remaining == 0) {
    18ae:	8ba3      	ldrh	r3, [r4, #28]
    18b0:	b29b      	uxth	r3, r3
    18b2:	2b00      	cmp	r3, #0
    18b4:	d10a      	bne.n	18cc <_i2c_master_read+0x6c>
		if (module->send_stop) {
    18b6:	7aa3      	ldrb	r3, [r4, #10]
    18b8:	2b00      	cmp	r3, #0
    18ba:	d007      	beq.n	18cc <_i2c_master_read+0x6c>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    18bc:	0020      	movs	r0, r4
    18be:	4b08      	ldr	r3, [pc, #32]	; (18e0 <_i2c_master_read+0x80>)
    18c0:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    18c2:	6873      	ldr	r3, [r6, #4]
    18c4:	22c0      	movs	r2, #192	; 0xc0
    18c6:	0292      	lsls	r2, r2, #10
    18c8:	4313      	orrs	r3, r2
    18ca:	6073      	str	r3, [r6, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    18cc:	0020      	movs	r0, r4
    18ce:	4b04      	ldr	r3, [pc, #16]	; (18e0 <_i2c_master_read+0x80>)
    18d0:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    18d2:	6a23      	ldr	r3, [r4, #32]
    18d4:	195d      	adds	r5, r3, r5
    18d6:	2328      	movs	r3, #40	; 0x28
    18d8:	5cf3      	ldrb	r3, [r6, r3]
    18da:	b2db      	uxtb	r3, r3
    18dc:	702b      	strb	r3, [r5, #0]
}
    18de:	bd70      	pop	{r4, r5, r6, pc}
    18e0:	00001855 	.word	0x00001855

000018e4 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    18e4:	b570      	push	{r4, r5, r6, lr}
    18e6:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    18e8:	6806      	ldr	r6, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    18ea:	8b73      	ldrh	r3, [r6, #26]
    18ec:	075b      	lsls	r3, r3, #29
    18ee:	d503      	bpl.n	18f8 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    18f0:	221e      	movs	r2, #30
    18f2:	2325      	movs	r3, #37	; 0x25
    18f4:	54c2      	strb	r2, [r0, r3]
		/* Do not write more data */
		return;
    18f6:	e00f      	b.n	1918 <_i2c_master_write+0x34>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
    18f8:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
    18fa:	8b85      	ldrh	r5, [r0, #28]
    18fc:	1b5d      	subs	r5, r3, r5
    18fe:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1900:	8b83      	ldrh	r3, [r0, #28]
    1902:	3b01      	subs	r3, #1
    1904:	b29b      	uxth	r3, r3
    1906:	8383      	strh	r3, [r0, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
    1908:	4b04      	ldr	r3, [pc, #16]	; (191c <_i2c_master_write+0x38>)
    190a:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    190c:	6a23      	ldr	r3, [r4, #32]
    190e:	195d      	adds	r5, r3, r5
    1910:	782b      	ldrb	r3, [r5, #0]
    1912:	b2db      	uxtb	r3, r3
    1914:	2228      	movs	r2, #40	; 0x28
    1916:	54b3      	strb	r3, [r6, r2]
}
    1918:	bd70      	pop	{r4, r5, r6, pc}
    191a:	46c0      	nop			; (mov r8, r8)
    191c:	00001855 	.word	0x00001855

00001920 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1920:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    1922:	0080      	lsls	r0, r0, #2
    1924:	4b6f      	ldr	r3, [pc, #444]	; (1ae4 <_i2c_master_interrupt_handler+0x1c4>)
    1926:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1928:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    192a:	682b      	ldr	r3, [r5, #0]
    192c:	011b      	lsls	r3, r3, #4
    192e:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1930:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    1932:	7e26      	ldrb	r6, [r4, #24]
    1934:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    1936:	8b63      	ldrh	r3, [r4, #26]
    1938:	b29b      	uxth	r3, r3
    193a:	2b00      	cmp	r3, #0
    193c:	d135      	bne.n	19aa <_i2c_master_interrupt_handler+0x8a>
    193e:	8ba3      	ldrh	r3, [r4, #28]
    1940:	b29b      	uxth	r3, r3
    1942:	2b00      	cmp	r3, #0
    1944:	d031      	beq.n	19aa <_i2c_master_interrupt_handler+0x8a>
	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    1946:	7e2b      	ldrb	r3, [r5, #24]
    1948:	07db      	lsls	r3, r3, #31
    194a:	d51b      	bpl.n	1984 <_i2c_master_interrupt_handler+0x64>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    194c:	2301      	movs	r3, #1
    194e:	762b      	strb	r3, [r5, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1950:	8b6b      	ldrh	r3, [r5, #26]
    1952:	079b      	lsls	r3, r3, #30
    1954:	d503      	bpl.n	195e <_i2c_master_interrupt_handler+0x3e>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
    1956:	2241      	movs	r2, #65	; 0x41
    1958:	2325      	movs	r3, #37	; 0x25
    195a:	54e2      	strb	r2, [r4, r3]
    195c:	e012      	b.n	1984 <_i2c_master_interrupt_handler+0x64>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    195e:	8b6b      	ldrh	r3, [r5, #26]
    1960:	075b      	lsls	r3, r3, #29
    1962:	d50f      	bpl.n	1984 <_i2c_master_interrupt_handler+0x64>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    1964:	2218      	movs	r2, #24
    1966:	2325      	movs	r3, #37	; 0x25
    1968:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    196a:	2300      	movs	r3, #0
    196c:	83a3      	strh	r3, [r4, #28]

			if (module->send_stop) {
    196e:	7aa3      	ldrb	r3, [r4, #10]
    1970:	2b00      	cmp	r3, #0
    1972:	d007      	beq.n	1984 <_i2c_master_interrupt_handler+0x64>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
    1974:	0020      	movs	r0, r4
    1976:	4b5c      	ldr	r3, [pc, #368]	; (1ae8 <_i2c_master_interrupt_handler+0x1c8>)
    1978:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    197a:	686b      	ldr	r3, [r5, #4]
    197c:	22c0      	movs	r2, #192	; 0xc0
    197e:	0292      	lsls	r2, r2, #10
    1980:	4313      	orrs	r3, r2
    1982:	606b      	str	r3, [r5, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
    1984:	8ba3      	ldrh	r3, [r4, #28]
    1986:	b29b      	uxth	r3, r3
    1988:	8363      	strh	r3, [r4, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
    198a:	2325      	movs	r3, #37	; 0x25
    198c:	5ce3      	ldrb	r3, [r4, r3]
    198e:	2b05      	cmp	r3, #5
    1990:	d156      	bne.n	1a40 <_i2c_master_interrupt_handler+0x120>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1992:	331f      	adds	r3, #31
    1994:	5ce3      	ldrb	r3, [r4, r3]
    1996:	2b00      	cmp	r3, #0
    1998:	d103      	bne.n	19a2 <_i2c_master_interrupt_handler+0x82>
			_i2c_master_write(module);
    199a:	0020      	movs	r0, r4
    199c:	4b53      	ldr	r3, [pc, #332]	; (1aec <_i2c_master_interrupt_handler+0x1cc>)
    199e:	4798      	blx	r3
    19a0:	e04e      	b.n	1a40 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
    19a2:	0020      	movs	r0, r4
    19a4:	4b52      	ldr	r3, [pc, #328]	; (1af0 <_i2c_master_interrupt_handler+0x1d0>)
    19a6:	4798      	blx	r3
    19a8:	e04a      	b.n	1a40 <_i2c_master_interrupt_handler+0x120>
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    19aa:	8b63      	ldrh	r3, [r4, #26]
    19ac:	b29b      	uxth	r3, r3
    19ae:	2b00      	cmp	r3, #0
    19b0:	d026      	beq.n	1a00 <_i2c_master_interrupt_handler+0xe0>
    19b2:	8ba3      	ldrh	r3, [r4, #28]
    19b4:	b29b      	uxth	r3, r3
    19b6:	2b00      	cmp	r3, #0
    19b8:	d122      	bne.n	1a00 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
    19ba:	3325      	adds	r3, #37	; 0x25
    19bc:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    19be:	2b05      	cmp	r3, #5
    19c0:	d11e      	bne.n	1a00 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    19c2:	331f      	adds	r3, #31
    19c4:	5ce3      	ldrb	r3, [r4, r3]
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
    19c6:	2b00      	cmp	r3, #0
    19c8:	d11a      	bne.n	1a00 <_i2c_master_interrupt_handler+0xe0>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    19ca:	3303      	adds	r3, #3
    19cc:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    19ce:	2300      	movs	r3, #0
    19d0:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    19d2:	3325      	adds	r3, #37	; 0x25
    19d4:	2200      	movs	r2, #0
    19d6:	54e2      	strb	r2, [r4, r3]

		if (module->send_stop) {
    19d8:	7aa3      	ldrb	r3, [r4, #10]
    19da:	2b00      	cmp	r3, #0
    19dc:	d008      	beq.n	19f0 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    19de:	0020      	movs	r0, r4
    19e0:	4b41      	ldr	r3, [pc, #260]	; (1ae8 <_i2c_master_interrupt_handler+0x1c8>)
    19e2:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    19e4:	686b      	ldr	r3, [r5, #4]
    19e6:	22c0      	movs	r2, #192	; 0xc0
    19e8:	0292      	lsls	r2, r2, #10
    19ea:	4313      	orrs	r3, r2
    19ec:	606b      	str	r3, [r5, #4]
    19ee:	e001      	b.n	19f4 <_i2c_master_interrupt_handler+0xd4>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    19f0:	2301      	movs	r3, #1
    19f2:	762b      	strb	r3, [r5, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    19f4:	07f3      	lsls	r3, r6, #31
    19f6:	d523      	bpl.n	1a40 <_i2c_master_interrupt_handler+0x120>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    19f8:	68e3      	ldr	r3, [r4, #12]
    19fa:	0020      	movs	r0, r4
    19fc:	4798      	blx	r3
    19fe:	e01f      	b.n	1a40 <_i2c_master_interrupt_handler+0x120>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    1a00:	8b63      	ldrh	r3, [r4, #26]
    1a02:	b29b      	uxth	r3, r3
    1a04:	2b00      	cmp	r3, #0
    1a06:	d01b      	beq.n	1a40 <_i2c_master_interrupt_handler+0x120>
    1a08:	8ba3      	ldrh	r3, [r4, #28]
    1a0a:	b29b      	uxth	r3, r3
    1a0c:	2b00      	cmp	r3, #0
    1a0e:	d017      	beq.n	1a40 <_i2c_master_interrupt_handler+0x120>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1a10:	8b6b      	ldrh	r3, [r5, #26]
    1a12:	069b      	lsls	r3, r3, #26
    1a14:	d409      	bmi.n	1a2a <_i2c_master_interrupt_handler+0x10a>
    1a16:	2a00      	cmp	r2, #0
    1a18:	d003      	beq.n	1a22 <_i2c_master_interrupt_handler+0x102>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1a1a:	8ba3      	ldrh	r3, [r4, #28]
    1a1c:	b29b      	uxth	r3, r3
    1a1e:	2b01      	cmp	r3, #1
    1a20:	d003      	beq.n	1a2a <_i2c_master_interrupt_handler+0x10a>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1a22:	2241      	movs	r2, #65	; 0x41
    1a24:	2325      	movs	r3, #37	; 0x25
    1a26:	54e2      	strb	r2, [r4, r3]
    1a28:	e00a      	b.n	1a40 <_i2c_master_interrupt_handler+0x120>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1a2a:	2324      	movs	r3, #36	; 0x24
    1a2c:	5ce3      	ldrb	r3, [r4, r3]
    1a2e:	2b00      	cmp	r3, #0
    1a30:	d103      	bne.n	1a3a <_i2c_master_interrupt_handler+0x11a>
			_i2c_master_write(module);
    1a32:	0020      	movs	r0, r4
    1a34:	4b2d      	ldr	r3, [pc, #180]	; (1aec <_i2c_master_interrupt_handler+0x1cc>)
    1a36:	4798      	blx	r3
    1a38:	e002      	b.n	1a40 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
    1a3a:	0020      	movs	r0, r4
    1a3c:	4b2c      	ldr	r3, [pc, #176]	; (1af0 <_i2c_master_interrupt_handler+0x1d0>)
    1a3e:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1a40:	8b63      	ldrh	r3, [r4, #26]
    1a42:	b29b      	uxth	r3, r3
    1a44:	2b00      	cmp	r3, #0
    1a46:	d02a      	beq.n	1a9e <_i2c_master_interrupt_handler+0x17e>
    1a48:	8ba3      	ldrh	r3, [r4, #28]
    1a4a:	b29b      	uxth	r3, r3
    1a4c:	2b00      	cmp	r3, #0
    1a4e:	d126      	bne.n	1a9e <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
    1a50:	3325      	adds	r3, #37	; 0x25
    1a52:	5ce3      	ldrb	r3, [r4, r3]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1a54:	2b05      	cmp	r3, #5
    1a56:	d122      	bne.n	1a9e <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    1a58:	331f      	adds	r3, #31
    1a5a:	5ce3      	ldrb	r3, [r4, r3]
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
    1a5c:	2b01      	cmp	r3, #1
    1a5e:	d11e      	bne.n	1a9e <_i2c_master_interrupt_handler+0x17e>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1a60:	7e2b      	ldrb	r3, [r5, #24]
    1a62:	079b      	lsls	r3, r3, #30
    1a64:	d501      	bpl.n	1a6a <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1a66:	2302      	movs	r3, #2
    1a68:	762b      	strb	r3, [r5, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    1a6a:	2303      	movs	r3, #3
    1a6c:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    1a6e:	2300      	movs	r3, #0
    1a70:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1a72:	3325      	adds	r3, #37	; 0x25
    1a74:	2200      	movs	r2, #0
    1a76:	54e2      	strb	r2, [r4, r3]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    1a78:	07b3      	lsls	r3, r6, #30
    1a7a:	d507      	bpl.n	1a8c <_i2c_master_interrupt_handler+0x16c>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    1a7c:	2324      	movs	r3, #36	; 0x24
    1a7e:	5ce3      	ldrb	r3, [r4, r3]
    1a80:	2b01      	cmp	r3, #1
    1a82:	d103      	bne.n	1a8c <_i2c_master_interrupt_handler+0x16c>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1a84:	6923      	ldr	r3, [r4, #16]
    1a86:	0020      	movs	r0, r4
    1a88:	4798      	blx	r3
    1a8a:	e008      	b.n	1a9e <_i2c_master_interrupt_handler+0x17e>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    1a8c:	07f3      	lsls	r3, r6, #31
    1a8e:	d506      	bpl.n	1a9e <_i2c_master_interrupt_handler+0x17e>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1a90:	2324      	movs	r3, #36	; 0x24
    1a92:	5ce3      	ldrb	r3, [r4, r3]
    1a94:	2b00      	cmp	r3, #0
    1a96:	d102      	bne.n	1a9e <_i2c_master_interrupt_handler+0x17e>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1a98:	68e3      	ldr	r3, [r4, #12]
    1a9a:	0020      	movs	r0, r4
    1a9c:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1a9e:	2325      	movs	r3, #37	; 0x25
    1aa0:	5ce3      	ldrb	r3, [r4, r3]
    1aa2:	2b05      	cmp	r3, #5
    1aa4:	d01c      	beq.n	1ae0 <_i2c_master_interrupt_handler+0x1c0>
    1aa6:	2325      	movs	r3, #37	; 0x25
    1aa8:	5ce3      	ldrb	r3, [r4, r3]
    1aaa:	2b00      	cmp	r3, #0
    1aac:	d018      	beq.n	1ae0 <_i2c_master_interrupt_handler+0x1c0>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1aae:	2303      	movs	r3, #3
    1ab0:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1ab2:	2300      	movs	r3, #0
    1ab4:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    1ab6:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1ab8:	3325      	adds	r3, #37	; 0x25
    1aba:	5ce3      	ldrb	r3, [r4, r3]
    1abc:	2b41      	cmp	r3, #65	; 0x41
    1abe:	d00a      	beq.n	1ad6 <_i2c_master_interrupt_handler+0x1b6>
    1ac0:	7aa3      	ldrb	r3, [r4, #10]
    1ac2:	2b00      	cmp	r3, #0
    1ac4:	d007      	beq.n	1ad6 <_i2c_master_interrupt_handler+0x1b6>
				module->send_stop) {
			_i2c_master_wait_for_sync(module);
    1ac6:	0020      	movs	r0, r4
    1ac8:	4b07      	ldr	r3, [pc, #28]	; (1ae8 <_i2c_master_interrupt_handler+0x1c8>)
    1aca:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1acc:	686b      	ldr	r3, [r5, #4]
    1ace:	22e0      	movs	r2, #224	; 0xe0
    1ad0:	02d2      	lsls	r2, r2, #11
    1ad2:	4313      	orrs	r3, r2
    1ad4:	606b      	str	r3, [r5, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    1ad6:	0773      	lsls	r3, r6, #29
    1ad8:	d502      	bpl.n	1ae0 <_i2c_master_interrupt_handler+0x1c0>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1ada:	6963      	ldr	r3, [r4, #20]
    1adc:	0020      	movs	r0, r4
    1ade:	4798      	blx	r3
		}
	}
}
    1ae0:	bd70      	pop	{r4, r5, r6, pc}
    1ae2:	46c0      	nop			; (mov r8, r8)
    1ae4:	20000224 	.word	0x20000224
    1ae8:	00001855 	.word	0x00001855
    1aec:	000018e5 	.word	0x000018e5
    1af0:	00001861 	.word	0x00001861

00001af4 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1af4:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1af6:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1af8:	2340      	movs	r3, #64	; 0x40
    1afa:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1afc:	4281      	cmp	r1, r0
    1afe:	d201      	bcs.n	1b04 <_sercom_get_sync_baud_val+0x10>
    1b00:	e00a      	b.n	1b18 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1b02:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1b04:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1b06:	1c63      	adds	r3, r4, #1
    1b08:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1b0a:	4288      	cmp	r0, r1
    1b0c:	d9f9      	bls.n	1b02 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1b0e:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1b10:	2cff      	cmp	r4, #255	; 0xff
    1b12:	d801      	bhi.n	1b18 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1b14:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1b16:	2300      	movs	r3, #0
	}
}
    1b18:	0018      	movs	r0, r3
    1b1a:	bd10      	pop	{r4, pc}

00001b1c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b1e:	465f      	mov	r7, fp
    1b20:	4656      	mov	r6, sl
    1b22:	464d      	mov	r5, r9
    1b24:	4644      	mov	r4, r8
    1b26:	b4f0      	push	{r4, r5, r6, r7}
    1b28:	b089      	sub	sp, #36	; 0x24
    1b2a:	000c      	movs	r4, r1
    1b2c:	9205      	str	r2, [sp, #20]
    1b2e:	aa12      	add	r2, sp, #72	; 0x48
    1b30:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1b32:	0002      	movs	r2, r0
    1b34:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1b36:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1b38:	42a2      	cmp	r2, r4
    1b3a:	d900      	bls.n	1b3e <_sercom_get_async_baud_val+0x22>
    1b3c:	e0c6      	b.n	1ccc <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1b3e:	2b00      	cmp	r3, #0
    1b40:	d151      	bne.n	1be6 <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1b42:	0002      	movs	r2, r0
    1b44:	0008      	movs	r0, r1
    1b46:	2100      	movs	r1, #0
    1b48:	4d64      	ldr	r5, [pc, #400]	; (1cdc <_sercom_get_async_baud_val+0x1c0>)
    1b4a:	47a8      	blx	r5
    1b4c:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1b4e:	0026      	movs	r6, r4
    1b50:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1b52:	2300      	movs	r3, #0
    1b54:	2400      	movs	r4, #0
    1b56:	9300      	str	r3, [sp, #0]
    1b58:	9401      	str	r4, [sp, #4]
    1b5a:	2200      	movs	r2, #0
    1b5c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1b5e:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1b60:	2120      	movs	r1, #32
    1b62:	468c      	mov	ip, r1
    1b64:	391f      	subs	r1, #31
    1b66:	9602      	str	r6, [sp, #8]
    1b68:	9703      	str	r7, [sp, #12]
    1b6a:	2420      	movs	r4, #32
    1b6c:	4264      	negs	r4, r4
    1b6e:	1904      	adds	r4, r0, r4
    1b70:	d403      	bmi.n	1b7a <_sercom_get_async_baud_val+0x5e>
    1b72:	000d      	movs	r5, r1
    1b74:	40a5      	lsls	r5, r4
    1b76:	46a8      	mov	r8, r5
    1b78:	e004      	b.n	1b84 <_sercom_get_async_baud_val+0x68>
    1b7a:	4664      	mov	r4, ip
    1b7c:	1a24      	subs	r4, r4, r0
    1b7e:	000d      	movs	r5, r1
    1b80:	40e5      	lsrs	r5, r4
    1b82:	46a8      	mov	r8, r5
    1b84:	000c      	movs	r4, r1
    1b86:	4084      	lsls	r4, r0
    1b88:	46a1      	mov	r9, r4

		r = r << 1;
    1b8a:	0014      	movs	r4, r2
    1b8c:	001d      	movs	r5, r3
    1b8e:	18a4      	adds	r4, r4, r2
    1b90:	415d      	adcs	r5, r3
    1b92:	0022      	movs	r2, r4
    1b94:	002b      	movs	r3, r5

		if (n & bit_shift) {
    1b96:	4646      	mov	r6, r8
    1b98:	465f      	mov	r7, fp
    1b9a:	423e      	tst	r6, r7
    1b9c:	d003      	beq.n	1ba6 <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    1b9e:	000e      	movs	r6, r1
    1ba0:	4326      	orrs	r6, r4
    1ba2:	0032      	movs	r2, r6
    1ba4:	002b      	movs	r3, r5
		}

		if (r >= d) {
    1ba6:	9c02      	ldr	r4, [sp, #8]
    1ba8:	9d03      	ldr	r5, [sp, #12]
    1baa:	429d      	cmp	r5, r3
    1bac:	d80f      	bhi.n	1bce <_sercom_get_async_baud_val+0xb2>
    1bae:	d101      	bne.n	1bb4 <_sercom_get_async_baud_val+0x98>
    1bb0:	4294      	cmp	r4, r2
    1bb2:	d80c      	bhi.n	1bce <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    1bb4:	9c02      	ldr	r4, [sp, #8]
    1bb6:	9d03      	ldr	r5, [sp, #12]
    1bb8:	1b12      	subs	r2, r2, r4
    1bba:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1bbc:	464d      	mov	r5, r9
    1bbe:	9e00      	ldr	r6, [sp, #0]
    1bc0:	9f01      	ldr	r7, [sp, #4]
    1bc2:	4335      	orrs	r5, r6
    1bc4:	003c      	movs	r4, r7
    1bc6:	4646      	mov	r6, r8
    1bc8:	4334      	orrs	r4, r6
    1bca:	9500      	str	r5, [sp, #0]
    1bcc:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1bce:	3801      	subs	r0, #1
    1bd0:	d2cb      	bcs.n	1b6a <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    1bd2:	2200      	movs	r2, #0
    1bd4:	2301      	movs	r3, #1
    1bd6:	9800      	ldr	r0, [sp, #0]
    1bd8:	9901      	ldr	r1, [sp, #4]
    1bda:	1a12      	subs	r2, r2, r0
    1bdc:	418b      	sbcs	r3, r1
    1bde:	0c12      	lsrs	r2, r2, #16
    1be0:	041b      	lsls	r3, r3, #16
    1be2:	431a      	orrs	r2, r3
    1be4:	e06f      	b.n	1cc6 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1be6:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1be8:	2b01      	cmp	r3, #1
    1bea:	d16c      	bne.n	1cc6 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1bec:	0f63      	lsrs	r3, r4, #29
    1bee:	9304      	str	r3, [sp, #16]
    1bf0:	00e3      	lsls	r3, r4, #3
    1bf2:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    1bf4:	000a      	movs	r2, r1
    1bf6:	2300      	movs	r3, #0
    1bf8:	2100      	movs	r1, #0
    1bfa:	4c38      	ldr	r4, [pc, #224]	; (1cdc <_sercom_get_async_baud_val+0x1c0>)
    1bfc:	47a0      	blx	r4
    1bfe:	0004      	movs	r4, r0
    1c00:	000d      	movs	r5, r1
    1c02:	2300      	movs	r3, #0
    1c04:	469c      	mov	ip, r3
    1c06:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1c08:	3320      	adds	r3, #32
    1c0a:	469b      	mov	fp, r3
    1c0c:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1c0e:	4663      	mov	r3, ip
    1c10:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1c12:	2300      	movs	r3, #0
    1c14:	9302      	str	r3, [sp, #8]
    1c16:	2200      	movs	r2, #0
    1c18:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1c1a:	213f      	movs	r1, #63	; 0x3f
    1c1c:	9400      	str	r4, [sp, #0]
    1c1e:	9501      	str	r5, [sp, #4]
    1c20:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    1c22:	2120      	movs	r1, #32
    1c24:	4249      	negs	r1, r1
    1c26:	1879      	adds	r1, r7, r1
    1c28:	d403      	bmi.n	1c32 <_sercom_get_async_baud_val+0x116>
    1c2a:	0030      	movs	r0, r6
    1c2c:	4088      	lsls	r0, r1
    1c2e:	4684      	mov	ip, r0
    1c30:	e004      	b.n	1c3c <_sercom_get_async_baud_val+0x120>
    1c32:	4659      	mov	r1, fp
    1c34:	1bc9      	subs	r1, r1, r7
    1c36:	0030      	movs	r0, r6
    1c38:	40c8      	lsrs	r0, r1
    1c3a:	4684      	mov	ip, r0
    1c3c:	0031      	movs	r1, r6
    1c3e:	40b9      	lsls	r1, r7
    1c40:	4689      	mov	r9, r1

		r = r << 1;
    1c42:	0010      	movs	r0, r2
    1c44:	0019      	movs	r1, r3
    1c46:	1880      	adds	r0, r0, r2
    1c48:	4159      	adcs	r1, r3
    1c4a:	0002      	movs	r2, r0
    1c4c:	000b      	movs	r3, r1

		if (n & bit_shift) {
    1c4e:	4644      	mov	r4, r8
    1c50:	464d      	mov	r5, r9
    1c52:	402c      	ands	r4, r5
    1c54:	46a2      	mov	sl, r4
    1c56:	4664      	mov	r4, ip
    1c58:	9d04      	ldr	r5, [sp, #16]
    1c5a:	402c      	ands	r4, r5
    1c5c:	46a4      	mov	ip, r4
    1c5e:	4654      	mov	r4, sl
    1c60:	4665      	mov	r5, ip
    1c62:	432c      	orrs	r4, r5
    1c64:	d003      	beq.n	1c6e <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    1c66:	0034      	movs	r4, r6
    1c68:	4304      	orrs	r4, r0
    1c6a:	0022      	movs	r2, r4
    1c6c:	000b      	movs	r3, r1
		}

		if (r >= d) {
    1c6e:	9800      	ldr	r0, [sp, #0]
    1c70:	9901      	ldr	r1, [sp, #4]
    1c72:	4299      	cmp	r1, r3
    1c74:	d80a      	bhi.n	1c8c <_sercom_get_async_baud_val+0x170>
    1c76:	d101      	bne.n	1c7c <_sercom_get_async_baud_val+0x160>
    1c78:	4290      	cmp	r0, r2
    1c7a:	d807      	bhi.n	1c8c <_sercom_get_async_baud_val+0x170>
			r = r - d;
    1c7c:	9800      	ldr	r0, [sp, #0]
    1c7e:	9901      	ldr	r1, [sp, #4]
    1c80:	1a12      	subs	r2, r2, r0
    1c82:	418b      	sbcs	r3, r1
			q |= bit_shift;
    1c84:	9902      	ldr	r1, [sp, #8]
    1c86:	4648      	mov	r0, r9
    1c88:	4301      	orrs	r1, r0
    1c8a:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1c8c:	3f01      	subs	r7, #1
    1c8e:	d2c8      	bcs.n	1c22 <_sercom_get_async_baud_val+0x106>
    1c90:	9c00      	ldr	r4, [sp, #0]
    1c92:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    1c94:	9902      	ldr	r1, [sp, #8]
    1c96:	9a07      	ldr	r2, [sp, #28]
    1c98:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1c9a:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1c9c:	4910      	ldr	r1, [pc, #64]	; (1ce0 <_sercom_get_async_baud_val+0x1c4>)
    1c9e:	428b      	cmp	r3, r1
    1ca0:	d90b      	bls.n	1cba <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1ca2:	9b06      	ldr	r3, [sp, #24]
    1ca4:	3301      	adds	r3, #1
    1ca6:	b2db      	uxtb	r3, r3
    1ca8:	0019      	movs	r1, r3
    1caa:	9306      	str	r3, [sp, #24]
    1cac:	0013      	movs	r3, r2
    1cae:	3301      	adds	r3, #1
    1cb0:	9307      	str	r3, [sp, #28]
    1cb2:	2908      	cmp	r1, #8
    1cb4:	d1ad      	bne.n	1c12 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cb6:	2540      	movs	r5, #64	; 0x40
    1cb8:	e008      	b.n	1ccc <_sercom_get_async_baud_val+0x1b0>
    1cba:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1cbc:	9a06      	ldr	r2, [sp, #24]
    1cbe:	2a08      	cmp	r2, #8
    1cc0:	d004      	beq.n	1ccc <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    1cc2:	0352      	lsls	r2, r2, #13
    1cc4:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    1cc6:	9b05      	ldr	r3, [sp, #20]
    1cc8:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    1cca:	2500      	movs	r5, #0
}
    1ccc:	0028      	movs	r0, r5
    1cce:	b009      	add	sp, #36	; 0x24
    1cd0:	bc3c      	pop	{r2, r3, r4, r5}
    1cd2:	4690      	mov	r8, r2
    1cd4:	4699      	mov	r9, r3
    1cd6:	46a2      	mov	sl, r4
    1cd8:	46ab      	mov	fp, r5
    1cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1cdc:	00003385 	.word	0x00003385
    1ce0:	00001fff 	.word	0x00001fff

00001ce4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1ce4:	b510      	push	{r4, lr}
    1ce6:	b082      	sub	sp, #8
    1ce8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1cea:	4b0e      	ldr	r3, [pc, #56]	; (1d24 <sercom_set_gclk_generator+0x40>)
    1cec:	781b      	ldrb	r3, [r3, #0]
    1cee:	2b00      	cmp	r3, #0
    1cf0:	d001      	beq.n	1cf6 <sercom_set_gclk_generator+0x12>
    1cf2:	2900      	cmp	r1, #0
    1cf4:	d00d      	beq.n	1d12 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1cf6:	a901      	add	r1, sp, #4
    1cf8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1cfa:	2013      	movs	r0, #19
    1cfc:	4b0a      	ldr	r3, [pc, #40]	; (1d28 <sercom_set_gclk_generator+0x44>)
    1cfe:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1d00:	2013      	movs	r0, #19
    1d02:	4b0a      	ldr	r3, [pc, #40]	; (1d2c <sercom_set_gclk_generator+0x48>)
    1d04:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1d06:	4b07      	ldr	r3, [pc, #28]	; (1d24 <sercom_set_gclk_generator+0x40>)
    1d08:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1d0a:	2201      	movs	r2, #1
    1d0c:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1d0e:	2000      	movs	r0, #0
    1d10:	e006      	b.n	1d20 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    1d12:	4b04      	ldr	r3, [pc, #16]	; (1d24 <sercom_set_gclk_generator+0x40>)
    1d14:	785b      	ldrb	r3, [r3, #1]
    1d16:	4283      	cmp	r3, r0
    1d18:	d001      	beq.n	1d1e <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1d1a:	201d      	movs	r0, #29
    1d1c:	e000      	b.n	1d20 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1d1e:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1d20:	b002      	add	sp, #8
    1d22:	bd10      	pop	{r4, pc}
    1d24:	20000090 	.word	0x20000090
    1d28:	00002b65 	.word	0x00002b65
    1d2c:	00002ad9 	.word	0x00002ad9

00001d30 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1d30:	4b2e      	ldr	r3, [pc, #184]	; (1dec <_sercom_get_default_pad+0xbc>)
    1d32:	4298      	cmp	r0, r3
    1d34:	d01c      	beq.n	1d70 <_sercom_get_default_pad+0x40>
    1d36:	d803      	bhi.n	1d40 <_sercom_get_default_pad+0x10>
    1d38:	4b2d      	ldr	r3, [pc, #180]	; (1df0 <_sercom_get_default_pad+0xc0>)
    1d3a:	4298      	cmp	r0, r3
    1d3c:	d007      	beq.n	1d4e <_sercom_get_default_pad+0x1e>
    1d3e:	e04a      	b.n	1dd6 <_sercom_get_default_pad+0xa6>
    1d40:	4b2c      	ldr	r3, [pc, #176]	; (1df4 <_sercom_get_default_pad+0xc4>)
    1d42:	4298      	cmp	r0, r3
    1d44:	d025      	beq.n	1d92 <_sercom_get_default_pad+0x62>
    1d46:	4b2c      	ldr	r3, [pc, #176]	; (1df8 <_sercom_get_default_pad+0xc8>)
    1d48:	4298      	cmp	r0, r3
    1d4a:	d033      	beq.n	1db4 <_sercom_get_default_pad+0x84>
    1d4c:	e043      	b.n	1dd6 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1d4e:	2901      	cmp	r1, #1
    1d50:	d006      	beq.n	1d60 <_sercom_get_default_pad+0x30>
    1d52:	2900      	cmp	r1, #0
    1d54:	d041      	beq.n	1dda <_sercom_get_default_pad+0xaa>
    1d56:	2902      	cmp	r1, #2
    1d58:	d006      	beq.n	1d68 <_sercom_get_default_pad+0x38>
    1d5a:	2903      	cmp	r1, #3
    1d5c:	d006      	beq.n	1d6c <_sercom_get_default_pad+0x3c>
    1d5e:	e001      	b.n	1d64 <_sercom_get_default_pad+0x34>
    1d60:	4826      	ldr	r0, [pc, #152]	; (1dfc <_sercom_get_default_pad+0xcc>)
    1d62:	e041      	b.n	1de8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1d64:	2000      	movs	r0, #0
    1d66:	e03f      	b.n	1de8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1d68:	4825      	ldr	r0, [pc, #148]	; (1e00 <_sercom_get_default_pad+0xd0>)
    1d6a:	e03d      	b.n	1de8 <_sercom_get_default_pad+0xb8>
    1d6c:	4825      	ldr	r0, [pc, #148]	; (1e04 <_sercom_get_default_pad+0xd4>)
    1d6e:	e03b      	b.n	1de8 <_sercom_get_default_pad+0xb8>
    1d70:	2901      	cmp	r1, #1
    1d72:	d006      	beq.n	1d82 <_sercom_get_default_pad+0x52>
    1d74:	2900      	cmp	r1, #0
    1d76:	d032      	beq.n	1dde <_sercom_get_default_pad+0xae>
    1d78:	2902      	cmp	r1, #2
    1d7a:	d006      	beq.n	1d8a <_sercom_get_default_pad+0x5a>
    1d7c:	2903      	cmp	r1, #3
    1d7e:	d006      	beq.n	1d8e <_sercom_get_default_pad+0x5e>
    1d80:	e001      	b.n	1d86 <_sercom_get_default_pad+0x56>
    1d82:	4821      	ldr	r0, [pc, #132]	; (1e08 <_sercom_get_default_pad+0xd8>)
    1d84:	e030      	b.n	1de8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1d86:	2000      	movs	r0, #0
    1d88:	e02e      	b.n	1de8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1d8a:	4820      	ldr	r0, [pc, #128]	; (1e0c <_sercom_get_default_pad+0xdc>)
    1d8c:	e02c      	b.n	1de8 <_sercom_get_default_pad+0xb8>
    1d8e:	4820      	ldr	r0, [pc, #128]	; (1e10 <_sercom_get_default_pad+0xe0>)
    1d90:	e02a      	b.n	1de8 <_sercom_get_default_pad+0xb8>
    1d92:	2901      	cmp	r1, #1
    1d94:	d006      	beq.n	1da4 <_sercom_get_default_pad+0x74>
    1d96:	2900      	cmp	r1, #0
    1d98:	d023      	beq.n	1de2 <_sercom_get_default_pad+0xb2>
    1d9a:	2902      	cmp	r1, #2
    1d9c:	d006      	beq.n	1dac <_sercom_get_default_pad+0x7c>
    1d9e:	2903      	cmp	r1, #3
    1da0:	d006      	beq.n	1db0 <_sercom_get_default_pad+0x80>
    1da2:	e001      	b.n	1da8 <_sercom_get_default_pad+0x78>
    1da4:	481b      	ldr	r0, [pc, #108]	; (1e14 <_sercom_get_default_pad+0xe4>)
    1da6:	e01f      	b.n	1de8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1da8:	2000      	movs	r0, #0
    1daa:	e01d      	b.n	1de8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1dac:	481a      	ldr	r0, [pc, #104]	; (1e18 <_sercom_get_default_pad+0xe8>)
    1dae:	e01b      	b.n	1de8 <_sercom_get_default_pad+0xb8>
    1db0:	481a      	ldr	r0, [pc, #104]	; (1e1c <_sercom_get_default_pad+0xec>)
    1db2:	e019      	b.n	1de8 <_sercom_get_default_pad+0xb8>
    1db4:	2901      	cmp	r1, #1
    1db6:	d006      	beq.n	1dc6 <_sercom_get_default_pad+0x96>
    1db8:	2900      	cmp	r1, #0
    1dba:	d014      	beq.n	1de6 <_sercom_get_default_pad+0xb6>
    1dbc:	2902      	cmp	r1, #2
    1dbe:	d006      	beq.n	1dce <_sercom_get_default_pad+0x9e>
    1dc0:	2903      	cmp	r1, #3
    1dc2:	d006      	beq.n	1dd2 <_sercom_get_default_pad+0xa2>
    1dc4:	e001      	b.n	1dca <_sercom_get_default_pad+0x9a>
    1dc6:	4816      	ldr	r0, [pc, #88]	; (1e20 <_sercom_get_default_pad+0xf0>)
    1dc8:	e00e      	b.n	1de8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1dca:	2000      	movs	r0, #0
    1dcc:	e00c      	b.n	1de8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1dce:	4815      	ldr	r0, [pc, #84]	; (1e24 <_sercom_get_default_pad+0xf4>)
    1dd0:	e00a      	b.n	1de8 <_sercom_get_default_pad+0xb8>
    1dd2:	4815      	ldr	r0, [pc, #84]	; (1e28 <_sercom_get_default_pad+0xf8>)
    1dd4:	e008      	b.n	1de8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1dd6:	2000      	movs	r0, #0
    1dd8:	e006      	b.n	1de8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1dda:	4814      	ldr	r0, [pc, #80]	; (1e2c <_sercom_get_default_pad+0xfc>)
    1ddc:	e004      	b.n	1de8 <_sercom_get_default_pad+0xb8>
    1dde:	2003      	movs	r0, #3
    1de0:	e002      	b.n	1de8 <_sercom_get_default_pad+0xb8>
    1de2:	4813      	ldr	r0, [pc, #76]	; (1e30 <_sercom_get_default_pad+0x100>)
    1de4:	e000      	b.n	1de8 <_sercom_get_default_pad+0xb8>
    1de6:	4813      	ldr	r0, [pc, #76]	; (1e34 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1de8:	4770      	bx	lr
    1dea:	46c0      	nop			; (mov r8, r8)
    1dec:	42000c00 	.word	0x42000c00
    1df0:	42000800 	.word	0x42000800
    1df4:	42001000 	.word	0x42001000
    1df8:	42001400 	.word	0x42001400
    1dfc:	00050003 	.word	0x00050003
    1e00:	00060003 	.word	0x00060003
    1e04:	00070003 	.word	0x00070003
    1e08:	00010003 	.word	0x00010003
    1e0c:	001e0003 	.word	0x001e0003
    1e10:	001f0003 	.word	0x001f0003
    1e14:	00090003 	.word	0x00090003
    1e18:	000a0003 	.word	0x000a0003
    1e1c:	000b0003 	.word	0x000b0003
    1e20:	00110003 	.word	0x00110003
    1e24:	00120003 	.word	0x00120003
    1e28:	00130003 	.word	0x00130003
    1e2c:	00040003 	.word	0x00040003
    1e30:	00080003 	.word	0x00080003
    1e34:	00100003 	.word	0x00100003

00001e38 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1e38:	b530      	push	{r4, r5, lr}
    1e3a:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1e3c:	466a      	mov	r2, sp
    1e3e:	4b0e      	ldr	r3, [pc, #56]	; (1e78 <_sercom_get_sercom_inst_index+0x40>)
    1e40:	cb32      	ldmia	r3!, {r1, r4, r5}
    1e42:	c232      	stmia	r2!, {r1, r4, r5}
    1e44:	681b      	ldr	r3, [r3, #0]
    1e46:	6013      	str	r3, [r2, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1e48:	0003      	movs	r3, r0
    1e4a:	9a00      	ldr	r2, [sp, #0]
    1e4c:	4282      	cmp	r2, r0
    1e4e:	d00f      	beq.n	1e70 <_sercom_get_sercom_inst_index+0x38>
    1e50:	9a01      	ldr	r2, [sp, #4]
    1e52:	4282      	cmp	r2, r0
    1e54:	d008      	beq.n	1e68 <_sercom_get_sercom_inst_index+0x30>
    1e56:	9a02      	ldr	r2, [sp, #8]
    1e58:	4282      	cmp	r2, r0
    1e5a:	d007      	beq.n	1e6c <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1e5c:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1e5e:	9a03      	ldr	r2, [sp, #12]
    1e60:	429a      	cmp	r2, r3
    1e62:	d107      	bne.n	1e74 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1e64:	3003      	adds	r0, #3
    1e66:	e004      	b.n	1e72 <_sercom_get_sercom_inst_index+0x3a>
    1e68:	2001      	movs	r0, #1
    1e6a:	e002      	b.n	1e72 <_sercom_get_sercom_inst_index+0x3a>
    1e6c:	2002      	movs	r0, #2
    1e6e:	e000      	b.n	1e72 <_sercom_get_sercom_inst_index+0x3a>
    1e70:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    1e72:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    1e74:	b005      	add	sp, #20
    1e76:	bd30      	pop	{r4, r5, pc}
    1e78:	00005e7c 	.word	0x00005e7c

00001e7c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e7e:	465f      	mov	r7, fp
    1e80:	4656      	mov	r6, sl
    1e82:	464d      	mov	r5, r9
    1e84:	4644      	mov	r4, r8
    1e86:	b4f0      	push	{r4, r5, r6, r7}
    1e88:	b091      	sub	sp, #68	; 0x44
    1e8a:	0005      	movs	r5, r0
    1e8c:	000c      	movs	r4, r1
    1e8e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1e90:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1e92:	0008      	movs	r0, r1
    1e94:	4bb9      	ldr	r3, [pc, #740]	; (217c <STACK_SIZE+0x17c>)
    1e96:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1e98:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1e9a:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1e9c:	07d2      	lsls	r2, r2, #31
    1e9e:	d500      	bpl.n	1ea2 <usart_init+0x26>
    1ea0:	e164      	b.n	216c <STACK_SIZE+0x16c>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1ea2:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    1ea4:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1ea6:	0792      	lsls	r2, r2, #30
    1ea8:	d500      	bpl.n	1eac <usart_init+0x30>
    1eaa:	e15f      	b.n	216c <STACK_SIZE+0x16c>
    1eac:	49b4      	ldr	r1, [pc, #720]	; (2180 <STACK_SIZE+0x180>)
    1eae:	6a0a      	ldr	r2, [r1, #32]
    1eb0:	1c87      	adds	r7, r0, #2
    1eb2:	3b1b      	subs	r3, #27
    1eb4:	40bb      	lsls	r3, r7
    1eb6:	4313      	orrs	r3, r2
    1eb8:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1eba:	a90f      	add	r1, sp, #60	; 0x3c
    1ebc:	272d      	movs	r7, #45	; 0x2d
    1ebe:	5df3      	ldrb	r3, [r6, r7]
    1ec0:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1ec2:	3014      	adds	r0, #20
    1ec4:	b2c3      	uxtb	r3, r0
    1ec6:	9302      	str	r3, [sp, #8]
    1ec8:	0018      	movs	r0, r3
    1eca:	4bae      	ldr	r3, [pc, #696]	; (2184 <STACK_SIZE+0x184>)
    1ecc:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1ece:	9802      	ldr	r0, [sp, #8]
    1ed0:	4bad      	ldr	r3, [pc, #692]	; (2188 <STACK_SIZE+0x188>)
    1ed2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1ed4:	5df0      	ldrb	r0, [r6, r7]
    1ed6:	2100      	movs	r1, #0
    1ed8:	4bac      	ldr	r3, [pc, #688]	; (218c <STACK_SIZE+0x18c>)
    1eda:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    1edc:	7af3      	ldrb	r3, [r6, #11]
    1ede:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    1ee0:	2324      	movs	r3, #36	; 0x24
    1ee2:	5cf3      	ldrb	r3, [r6, r3]
    1ee4:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1ee6:	2325      	movs	r3, #37	; 0x25
    1ee8:	5cf3      	ldrb	r3, [r6, r3]
    1eea:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    1eec:	7ef3      	ldrb	r3, [r6, #27]
    1eee:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1ef0:	7f33      	ldrb	r3, [r6, #28]
    1ef2:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1ef4:	682b      	ldr	r3, [r5, #0]
    1ef6:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1ef8:	0018      	movs	r0, r3
    1efa:	4ba0      	ldr	r3, [pc, #640]	; (217c <STACK_SIZE+0x17c>)
    1efc:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1efe:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    1f00:	2200      	movs	r2, #0
    1f02:	230e      	movs	r3, #14
    1f04:	a906      	add	r1, sp, #24
    1f06:	468c      	mov	ip, r1
    1f08:	4463      	add	r3, ip
    1f0a:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    1f0c:	8a32      	ldrh	r2, [r6, #16]
    1f0e:	9202      	str	r2, [sp, #8]
    1f10:	2380      	movs	r3, #128	; 0x80
    1f12:	01db      	lsls	r3, r3, #7
    1f14:	429a      	cmp	r2, r3
    1f16:	d01a      	beq.n	1f4e <usart_init+0xd2>
    1f18:	d804      	bhi.n	1f24 <usart_init+0xa8>
    1f1a:	2380      	movs	r3, #128	; 0x80
    1f1c:	019b      	lsls	r3, r3, #6
    1f1e:	429a      	cmp	r2, r3
    1f20:	d00b      	beq.n	1f3a <usart_init+0xbe>
    1f22:	e104      	b.n	212e <STACK_SIZE+0x12e>
    1f24:	23c0      	movs	r3, #192	; 0xc0
    1f26:	01db      	lsls	r3, r3, #7
    1f28:	9a02      	ldr	r2, [sp, #8]
    1f2a:	429a      	cmp	r2, r3
    1f2c:	d00a      	beq.n	1f44 <usart_init+0xc8>
    1f2e:	2380      	movs	r3, #128	; 0x80
    1f30:	021b      	lsls	r3, r3, #8
    1f32:	429a      	cmp	r2, r3
    1f34:	d100      	bne.n	1f38 <usart_init+0xbc>
    1f36:	e0ff      	b.n	2138 <STACK_SIZE+0x138>
    1f38:	e0f9      	b.n	212e <STACK_SIZE+0x12e>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1f3a:	2310      	movs	r3, #16
    1f3c:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1f3e:	3b0f      	subs	r3, #15
    1f40:	9307      	str	r3, [sp, #28]
    1f42:	e0fd      	b.n	2140 <STACK_SIZE+0x140>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1f44:	2308      	movs	r3, #8
    1f46:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1f48:	3b07      	subs	r3, #7
    1f4a:	9307      	str	r3, [sp, #28]
    1f4c:	e0f8      	b.n	2140 <STACK_SIZE+0x140>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1f4e:	6833      	ldr	r3, [r6, #0]
    1f50:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    1f52:	68f3      	ldr	r3, [r6, #12]
    1f54:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1f56:	6973      	ldr	r3, [r6, #20]
    1f58:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1f5a:	7e33      	ldrb	r3, [r6, #24]
    1f5c:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1f5e:	2326      	movs	r3, #38	; 0x26
    1f60:	5cf3      	ldrb	r3, [r6, r3]
    1f62:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    1f64:	6873      	ldr	r3, [r6, #4]
    1f66:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1f68:	2b00      	cmp	r3, #0
    1f6a:	d015      	beq.n	1f98 <usart_init+0x11c>
    1f6c:	2380      	movs	r3, #128	; 0x80
    1f6e:	055b      	lsls	r3, r3, #21
    1f70:	459a      	cmp	sl, r3
    1f72:	d136      	bne.n	1fe2 <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    1f74:	2327      	movs	r3, #39	; 0x27
    1f76:	5cf3      	ldrb	r3, [r6, r3]
    1f78:	2b00      	cmp	r3, #0
    1f7a:	d136      	bne.n	1fea <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1f7c:	6a33      	ldr	r3, [r6, #32]
    1f7e:	001f      	movs	r7, r3
    1f80:	b2c0      	uxtb	r0, r0
    1f82:	4b83      	ldr	r3, [pc, #524]	; (2190 <STACK_SIZE+0x190>)
    1f84:	4798      	blx	r3
    1f86:	0001      	movs	r1, r0
    1f88:	220e      	movs	r2, #14
    1f8a:	ab06      	add	r3, sp, #24
    1f8c:	469c      	mov	ip, r3
    1f8e:	4462      	add	r2, ip
    1f90:	0038      	movs	r0, r7
    1f92:	4b80      	ldr	r3, [pc, #512]	; (2194 <STACK_SIZE+0x194>)
    1f94:	4798      	blx	r3
    1f96:	e025      	b.n	1fe4 <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1f98:	2308      	movs	r3, #8
    1f9a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1f9c:	2300      	movs	r3, #0
    1f9e:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    1fa0:	2327      	movs	r3, #39	; 0x27
    1fa2:	5cf3      	ldrb	r3, [r6, r3]
    1fa4:	2b00      	cmp	r3, #0
    1fa6:	d00b      	beq.n	1fc0 <usart_init+0x144>
				status_code =
    1fa8:	9b06      	ldr	r3, [sp, #24]
    1faa:	9300      	str	r3, [sp, #0]
    1fac:	9b07      	ldr	r3, [sp, #28]
    1fae:	220e      	movs	r2, #14
    1fb0:	a906      	add	r1, sp, #24
    1fb2:	468c      	mov	ip, r1
    1fb4:	4462      	add	r2, ip
    1fb6:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1fb8:	6a30      	ldr	r0, [r6, #32]
    1fba:	4f77      	ldr	r7, [pc, #476]	; (2198 <STACK_SIZE+0x198>)
    1fbc:	47b8      	blx	r7
    1fbe:	e011      	b.n	1fe4 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    1fc0:	6a33      	ldr	r3, [r6, #32]
    1fc2:	001f      	movs	r7, r3
    1fc4:	b2c0      	uxtb	r0, r0
    1fc6:	4b72      	ldr	r3, [pc, #456]	; (2190 <STACK_SIZE+0x190>)
    1fc8:	4798      	blx	r3
    1fca:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    1fcc:	9b06      	ldr	r3, [sp, #24]
    1fce:	9300      	str	r3, [sp, #0]
    1fd0:	9b07      	ldr	r3, [sp, #28]
    1fd2:	220e      	movs	r2, #14
    1fd4:	a806      	add	r0, sp, #24
    1fd6:	4684      	mov	ip, r0
    1fd8:	4462      	add	r2, ip
    1fda:	0038      	movs	r0, r7
    1fdc:	4f6e      	ldr	r7, [pc, #440]	; (2198 <STACK_SIZE+0x198>)
    1fde:	47b8      	blx	r7
    1fe0:	e000      	b.n	1fe4 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    1fe2:	2000      	movs	r0, #0
    1fe4:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    1fe6:	d000      	beq.n	1fea <usart_init+0x16e>
    1fe8:	e0c0      	b.n	216c <STACK_SIZE+0x16c>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    1fea:	7e73      	ldrb	r3, [r6, #25]
    1fec:	2b00      	cmp	r3, #0
    1fee:	d002      	beq.n	1ff6 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1ff0:	7eb3      	ldrb	r3, [r6, #26]
    1ff2:	464a      	mov	r2, r9
    1ff4:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1ff6:	682a      	ldr	r2, [r5, #0]
    1ff8:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1ffa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1ffc:	2b00      	cmp	r3, #0
    1ffe:	d1fc      	bne.n	1ffa <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    2000:	330e      	adds	r3, #14
    2002:	aa06      	add	r2, sp, #24
    2004:	4694      	mov	ip, r2
    2006:	4463      	add	r3, ip
    2008:	881b      	ldrh	r3, [r3, #0]
    200a:	464a      	mov	r2, r9
    200c:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    200e:	9b04      	ldr	r3, [sp, #16]
    2010:	465a      	mov	r2, fp
    2012:	4313      	orrs	r3, r2
    2014:	9a03      	ldr	r2, [sp, #12]
    2016:	4313      	orrs	r3, r2
    2018:	4652      	mov	r2, sl
    201a:	4313      	orrs	r3, r2
    201c:	433b      	orrs	r3, r7
    201e:	4642      	mov	r2, r8
    2020:	0212      	lsls	r2, r2, #8
    2022:	4313      	orrs	r3, r2
    2024:	9a05      	ldr	r2, [sp, #20]
    2026:	0757      	lsls	r7, r2, #29
    2028:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    202a:	2327      	movs	r3, #39	; 0x27
    202c:	5cf3      	ldrb	r3, [r6, r3]
    202e:	2b00      	cmp	r3, #0
    2030:	d101      	bne.n	2036 <STACK_SIZE+0x36>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2032:	3304      	adds	r3, #4
    2034:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    2036:	7e71      	ldrb	r1, [r6, #25]
    2038:	0289      	lsls	r1, r1, #10
    203a:	7f33      	ldrb	r3, [r6, #28]
    203c:	025b      	lsls	r3, r3, #9
    203e:	4319      	orrs	r1, r3
    2040:	7f73      	ldrb	r3, [r6, #29]
    2042:	021b      	lsls	r3, r3, #8
    2044:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2046:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    2048:	5cf3      	ldrb	r3, [r6, r3]
    204a:	045b      	lsls	r3, r3, #17
    204c:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    204e:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    2050:	5cf2      	ldrb	r2, [r6, r3]
    2052:	0412      	lsls	r2, r2, #16
    2054:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    2056:	7af3      	ldrb	r3, [r6, #11]
    2058:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    205a:	8933      	ldrh	r3, [r6, #8]
    205c:	2bff      	cmp	r3, #255	; 0xff
    205e:	d004      	beq.n	206a <STACK_SIZE+0x6a>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    2060:	2280      	movs	r2, #128	; 0x80
    2062:	0452      	lsls	r2, r2, #17
    2064:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    2066:	4319      	orrs	r1, r3
    2068:	e005      	b.n	2076 <STACK_SIZE+0x76>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    206a:	7ef3      	ldrb	r3, [r6, #27]
    206c:	2b00      	cmp	r3, #0
    206e:	d002      	beq.n	2076 <STACK_SIZE+0x76>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2070:	2380      	movs	r3, #128	; 0x80
    2072:	04db      	lsls	r3, r3, #19
    2074:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2076:	232c      	movs	r3, #44	; 0x2c
    2078:	5cf3      	ldrb	r3, [r6, r3]
    207a:	2b00      	cmp	r3, #0
    207c:	d103      	bne.n	2086 <STACK_SIZE+0x86>
    207e:	4b47      	ldr	r3, [pc, #284]	; (219c <STACK_SIZE+0x19c>)
    2080:	789b      	ldrb	r3, [r3, #2]
    2082:	079b      	lsls	r3, r3, #30
    2084:	d501      	bpl.n	208a <STACK_SIZE+0x8a>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2086:	2380      	movs	r3, #128	; 0x80
    2088:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    208a:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    208c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    208e:	2b00      	cmp	r3, #0
    2090:	d1fc      	bne.n	208c <STACK_SIZE+0x8c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    2092:	464b      	mov	r3, r9
    2094:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2096:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2098:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    209a:	2b00      	cmp	r3, #0
    209c:	d1fc      	bne.n	2098 <STACK_SIZE+0x98>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    209e:	464b      	mov	r3, r9
    20a0:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    20a2:	ab0e      	add	r3, sp, #56	; 0x38
    20a4:	2280      	movs	r2, #128	; 0x80
    20a6:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    20a8:	2200      	movs	r2, #0
    20aa:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    20ac:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    20ae:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    20b0:	6b33      	ldr	r3, [r6, #48]	; 0x30
    20b2:	930a      	str	r3, [sp, #40]	; 0x28
    20b4:	6b73      	ldr	r3, [r6, #52]	; 0x34
    20b6:	930b      	str	r3, [sp, #44]	; 0x2c
    20b8:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    20ba:	930c      	str	r3, [sp, #48]	; 0x30
    20bc:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    20be:	9302      	str	r3, [sp, #8]
    20c0:	930d      	str	r3, [sp, #52]	; 0x34
    20c2:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    20c4:	ae0e      	add	r6, sp, #56	; 0x38
    20c6:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    20c8:	00bb      	lsls	r3, r7, #2
    20ca:	aa0a      	add	r2, sp, #40	; 0x28
    20cc:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    20ce:	2800      	cmp	r0, #0
    20d0:	d102      	bne.n	20d8 <STACK_SIZE+0xd8>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    20d2:	0020      	movs	r0, r4
    20d4:	4b32      	ldr	r3, [pc, #200]	; (21a0 <STACK_SIZE+0x1a0>)
    20d6:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    20d8:	1c43      	adds	r3, r0, #1
    20da:	d005      	beq.n	20e8 <STACK_SIZE+0xe8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    20dc:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    20de:	0c00      	lsrs	r0, r0, #16
    20e0:	b2c0      	uxtb	r0, r0
    20e2:	0031      	movs	r1, r6
    20e4:	4b2f      	ldr	r3, [pc, #188]	; (21a4 <STACK_SIZE+0x1a4>)
    20e6:	4798      	blx	r3
    20e8:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    20ea:	2f04      	cmp	r7, #4
    20ec:	d1eb      	bne.n	20c6 <STACK_SIZE+0xc6>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    20ee:	2300      	movs	r3, #0
    20f0:	60eb      	str	r3, [r5, #12]
    20f2:	612b      	str	r3, [r5, #16]
    20f4:	616b      	str	r3, [r5, #20]
    20f6:	61ab      	str	r3, [r5, #24]
    20f8:	61eb      	str	r3, [r5, #28]
    20fa:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    20fc:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    20fe:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    2100:	2200      	movs	r2, #0
    2102:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    2104:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    2106:	3330      	adds	r3, #48	; 0x30
    2108:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    210a:	3301      	adds	r3, #1
    210c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    210e:	3301      	adds	r3, #1
    2110:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    2112:	3301      	adds	r3, #1
    2114:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    2116:	6828      	ldr	r0, [r5, #0]
    2118:	4b18      	ldr	r3, [pc, #96]	; (217c <STACK_SIZE+0x17c>)
    211a:	4798      	blx	r3
    211c:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    211e:	4922      	ldr	r1, [pc, #136]	; (21a8 <STACK_SIZE+0x1a8>)
    2120:	4b22      	ldr	r3, [pc, #136]	; (21ac <STACK_SIZE+0x1ac>)
    2122:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2124:	00a4      	lsls	r4, r4, #2
    2126:	4b22      	ldr	r3, [pc, #136]	; (21b0 <STACK_SIZE+0x1b0>)
    2128:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    212a:	2300      	movs	r3, #0
    212c:	e01e      	b.n	216c <STACK_SIZE+0x16c>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    212e:	2310      	movs	r3, #16
    2130:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2132:	2300      	movs	r3, #0
    2134:	9307      	str	r3, [sp, #28]
    2136:	e003      	b.n	2140 <STACK_SIZE+0x140>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    2138:	2303      	movs	r3, #3
    213a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    213c:	2300      	movs	r3, #0
    213e:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2140:	6833      	ldr	r3, [r6, #0]
    2142:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    2144:	68f3      	ldr	r3, [r6, #12]
    2146:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2148:	6973      	ldr	r3, [r6, #20]
    214a:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    214c:	7e33      	ldrb	r3, [r6, #24]
    214e:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2150:	2326      	movs	r3, #38	; 0x26
    2152:	5cf3      	ldrb	r3, [r6, r3]
    2154:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    2156:	6873      	ldr	r3, [r6, #4]
    2158:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    215a:	2b00      	cmp	r3, #0
    215c:	d100      	bne.n	2160 <STACK_SIZE+0x160>
    215e:	e71f      	b.n	1fa0 <usart_init+0x124>
    2160:	2380      	movs	r3, #128	; 0x80
    2162:	055b      	lsls	r3, r3, #21
    2164:	459a      	cmp	sl, r3
    2166:	d100      	bne.n	216a <STACK_SIZE+0x16a>
    2168:	e704      	b.n	1f74 <usart_init+0xf8>
    216a:	e73e      	b.n	1fea <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    216c:	0018      	movs	r0, r3
    216e:	b011      	add	sp, #68	; 0x44
    2170:	bc3c      	pop	{r2, r3, r4, r5}
    2172:	4690      	mov	r8, r2
    2174:	4699      	mov	r9, r3
    2176:	46a2      	mov	sl, r4
    2178:	46ab      	mov	fp, r5
    217a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    217c:	00001e39 	.word	0x00001e39
    2180:	40000400 	.word	0x40000400
    2184:	00002b65 	.word	0x00002b65
    2188:	00002ad9 	.word	0x00002ad9
    218c:	00001ce5 	.word	0x00001ce5
    2190:	00002b81 	.word	0x00002b81
    2194:	00001af5 	.word	0x00001af5
    2198:	00001b1d 	.word	0x00001b1d
    219c:	41002000 	.word	0x41002000
    21a0:	00001d31 	.word	0x00001d31
    21a4:	00002c5d 	.word	0x00002c5d
    21a8:	00002335 	.word	0x00002335
    21ac:	000024c5 	.word	0x000024c5
    21b0:	20000224 	.word	0x20000224

000021b4 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    21b4:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    21b6:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    21b8:	2a00      	cmp	r2, #0
    21ba:	d00e      	beq.n	21da <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    21bc:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    21be:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    21c0:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    21c2:	2a00      	cmp	r2, #0
    21c4:	d109      	bne.n	21da <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    21c6:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    21c8:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    21ca:	2a00      	cmp	r2, #0
    21cc:	d1fc      	bne.n	21c8 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    21ce:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    21d0:	2102      	movs	r1, #2
    21d2:	7e1a      	ldrb	r2, [r3, #24]
    21d4:	420a      	tst	r2, r1
    21d6:	d0fc      	beq.n	21d2 <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    21d8:	2300      	movs	r3, #0
}
    21da:	0018      	movs	r0, r3
    21dc:	4770      	bx	lr
    21de:	46c0      	nop			; (mov r8, r8)

000021e0 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    21e0:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    21e2:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    21e4:	2a00      	cmp	r2, #0
    21e6:	d030      	beq.n	224a <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    21e8:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    21ea:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    21ec:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    21ee:	2a00      	cmp	r2, #0
    21f0:	d12b      	bne.n	224a <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    21f2:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    21f4:	7e10      	ldrb	r0, [r2, #24]
    21f6:	0740      	lsls	r0, r0, #29
    21f8:	d527      	bpl.n	224a <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    21fa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    21fc:	2b00      	cmp	r3, #0
    21fe:	d1fc      	bne.n	21fa <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2200:	8b53      	ldrh	r3, [r2, #26]
    2202:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    2204:	0698      	lsls	r0, r3, #26
    2206:	d01d      	beq.n	2244 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    2208:	0798      	lsls	r0, r3, #30
    220a:	d503      	bpl.n	2214 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    220c:	2302      	movs	r3, #2
    220e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    2210:	3318      	adds	r3, #24
    2212:	e01a      	b.n	224a <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2214:	0758      	lsls	r0, r3, #29
    2216:	d503      	bpl.n	2220 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2218:	2304      	movs	r3, #4
    221a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    221c:	331a      	adds	r3, #26
    221e:	e014      	b.n	224a <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2220:	07d8      	lsls	r0, r3, #31
    2222:	d503      	bpl.n	222c <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2224:	2301      	movs	r3, #1
    2226:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    2228:	3312      	adds	r3, #18
    222a:	e00e      	b.n	224a <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    222c:	06d8      	lsls	r0, r3, #27
    222e:	d503      	bpl.n	2238 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2230:	2310      	movs	r3, #16
    2232:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    2234:	3332      	adds	r3, #50	; 0x32
    2236:	e008      	b.n	224a <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    2238:	069b      	lsls	r3, r3, #26
    223a:	d503      	bpl.n	2244 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    223c:	2320      	movs	r3, #32
    223e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    2240:	3321      	adds	r3, #33	; 0x21
    2242:	e002      	b.n	224a <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    2244:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    2246:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    2248:	2300      	movs	r3, #0
}
    224a:	0018      	movs	r0, r3
    224c:	4770      	bx	lr
    224e:	46c0      	nop			; (mov r8, r8)

00002250 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2252:	0006      	movs	r6, r0
    2254:	000c      	movs	r4, r1
    2256:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2258:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    225a:	4b0a      	ldr	r3, [pc, #40]	; (2284 <_usart_write_buffer+0x34>)
    225c:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    225e:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    2260:	b29b      	uxth	r3, r3
    2262:	2b00      	cmp	r3, #0
    2264:	d003      	beq.n	226e <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2266:	4b08      	ldr	r3, [pc, #32]	; (2288 <_usart_write_buffer+0x38>)
    2268:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    226a:	2005      	movs	r0, #5
    226c:	e009      	b.n	2282 <_usart_write_buffer+0x32>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    226e:	85f5      	strh	r5, [r6, #46]	; 0x2e
    2270:	4b05      	ldr	r3, [pc, #20]	; (2288 <_usart_write_buffer+0x38>)
    2272:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    2274:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    2276:	2205      	movs	r2, #5
    2278:	2333      	movs	r3, #51	; 0x33
    227a:	54f2      	strb	r2, [r6, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    227c:	3b32      	subs	r3, #50	; 0x32
    227e:	75bb      	strb	r3, [r7, #22]

	return STATUS_OK;
    2280:	2000      	movs	r0, #0
}
    2282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2284:	000025d5 	.word	0x000025d5
    2288:	00002615 	.word	0x00002615

0000228c <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    228c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    228e:	0004      	movs	r4, r0
    2290:	000d      	movs	r5, r1
    2292:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2294:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2296:	4b0f      	ldr	r3, [pc, #60]	; (22d4 <_usart_read_buffer+0x48>)
    2298:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    229a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    229c:	b29b      	uxth	r3, r3
    229e:	2b00      	cmp	r3, #0
    22a0:	d003      	beq.n	22aa <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    22a2:	4b0d      	ldr	r3, [pc, #52]	; (22d8 <_usart_read_buffer+0x4c>)
    22a4:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    22a6:	2005      	movs	r0, #5
    22a8:	e013      	b.n	22d2 <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    22aa:	85a6      	strh	r6, [r4, #44]	; 0x2c
    22ac:	4b0a      	ldr	r3, [pc, #40]	; (22d8 <_usart_read_buffer+0x4c>)
    22ae:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    22b0:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    22b2:	2205      	movs	r2, #5
    22b4:	2332      	movs	r3, #50	; 0x32
    22b6:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    22b8:	3b2e      	subs	r3, #46	; 0x2e
    22ba:	75bb      	strb	r3, [r7, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    22bc:	7a23      	ldrb	r3, [r4, #8]
    22be:	2b00      	cmp	r3, #0
    22c0:	d001      	beq.n	22c6 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    22c2:	2320      	movs	r3, #32
    22c4:	75bb      	strb	r3, [r7, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    22c6:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    22c8:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    22ca:	2b00      	cmp	r3, #0
    22cc:	d001      	beq.n	22d2 <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    22ce:	2308      	movs	r3, #8
    22d0:	75bb      	strb	r3, [r7, #22]
	}
#endif

	return STATUS_OK;
}
    22d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    22d4:	000025d5 	.word	0x000025d5
    22d8:	00002615 	.word	0x00002615

000022dc <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    22dc:	1c93      	adds	r3, r2, #2
    22de:	009b      	lsls	r3, r3, #2
    22e0:	18c3      	adds	r3, r0, r3
    22e2:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    22e4:	2130      	movs	r1, #48	; 0x30
    22e6:	2301      	movs	r3, #1
    22e8:	4093      	lsls	r3, r2
    22ea:	5c42      	ldrb	r2, [r0, r1]
    22ec:	4313      	orrs	r3, r2
    22ee:	5443      	strb	r3, [r0, r1]
}
    22f0:	4770      	bx	lr
    22f2:	46c0      	nop			; (mov r8, r8)

000022f4 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    22f4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    22f6:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    22f8:	2a00      	cmp	r2, #0
    22fa:	d006      	beq.n	230a <usart_write_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    22fc:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    22fe:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    2300:	2c00      	cmp	r4, #0
    2302:	d002      	beq.n	230a <usart_write_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    2304:	4b02      	ldr	r3, [pc, #8]	; (2310 <usart_write_buffer_job+0x1c>)
    2306:	4798      	blx	r3
    2308:	0003      	movs	r3, r0
}
    230a:	0018      	movs	r0, r3
    230c:	bd10      	pop	{r4, pc}
    230e:	46c0      	nop			; (mov r8, r8)
    2310:	00002251 	.word	0x00002251

00002314 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2314:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2316:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    2318:	2a00      	cmp	r2, #0
    231a:	d006      	beq.n	232a <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    231c:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    231e:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2320:	2c00      	cmp	r4, #0
    2322:	d002      	beq.n	232a <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    2324:	4b02      	ldr	r3, [pc, #8]	; (2330 <usart_read_buffer_job+0x1c>)
    2326:	4798      	blx	r3
    2328:	0003      	movs	r3, r0
}
    232a:	0018      	movs	r0, r3
    232c:	bd10      	pop	{r4, pc}
    232e:	46c0      	nop			; (mov r8, r8)
    2330:	0000228d 	.word	0x0000228d

00002334 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    2336:	0080      	lsls	r0, r0, #2
    2338:	4b60      	ldr	r3, [pc, #384]	; (24bc <_usart_interrupt_handler+0x188>)
    233a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    233c:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    233e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2340:	2b00      	cmp	r3, #0
    2342:	d1fc      	bne.n	233e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2344:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    2346:	7da6      	ldrb	r6, [r4, #22]
    2348:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    234a:	2330      	movs	r3, #48	; 0x30
    234c:	5ceb      	ldrb	r3, [r5, r3]
    234e:	2231      	movs	r2, #49	; 0x31
    2350:	5caf      	ldrb	r7, [r5, r2]
    2352:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2354:	07f3      	lsls	r3, r6, #31
    2356:	d522      	bpl.n	239e <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    2358:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    235a:	b29b      	uxth	r3, r3
    235c:	2b00      	cmp	r3, #0
    235e:	d01c      	beq.n	239a <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2360:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    2362:	7813      	ldrb	r3, [r2, #0]
    2364:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2366:	1c51      	adds	r1, r2, #1
    2368:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    236a:	7969      	ldrb	r1, [r5, #5]
    236c:	2901      	cmp	r1, #1
    236e:	d001      	beq.n	2374 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2370:	b29b      	uxth	r3, r3
    2372:	e004      	b.n	237e <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2374:	7851      	ldrb	r1, [r2, #1]
    2376:	0209      	lsls	r1, r1, #8
    2378:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    237a:	3202      	adds	r2, #2
    237c:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    237e:	05db      	lsls	r3, r3, #23
    2380:	0ddb      	lsrs	r3, r3, #23
    2382:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2384:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2386:	3b01      	subs	r3, #1
    2388:	b29b      	uxth	r3, r3
    238a:	85eb      	strh	r3, [r5, #46]	; 0x2e
    238c:	2b00      	cmp	r3, #0
    238e:	d106      	bne.n	239e <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2390:	3301      	adds	r3, #1
    2392:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2394:	3301      	adds	r3, #1
    2396:	75a3      	strb	r3, [r4, #22]
    2398:	e001      	b.n	239e <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    239a:	2301      	movs	r3, #1
    239c:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    239e:	07b3      	lsls	r3, r6, #30
    23a0:	d509      	bpl.n	23b6 <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    23a2:	2302      	movs	r3, #2
    23a4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    23a6:	2200      	movs	r2, #0
    23a8:	3331      	adds	r3, #49	; 0x31
    23aa:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    23ac:	07fb      	lsls	r3, r7, #31
    23ae:	d502      	bpl.n	23b6 <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    23b0:	0028      	movs	r0, r5
    23b2:	68eb      	ldr	r3, [r5, #12]
    23b4:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    23b6:	0773      	lsls	r3, r6, #29
    23b8:	d560      	bpl.n	247c <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    23ba:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    23bc:	b29b      	uxth	r3, r3
    23be:	2b00      	cmp	r3, #0
    23c0:	d05a      	beq.n	2478 <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    23c2:	8b63      	ldrh	r3, [r4, #26]
    23c4:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    23c6:	071a      	lsls	r2, r3, #28
    23c8:	d402      	bmi.n	23d0 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    23ca:	223f      	movs	r2, #63	; 0x3f
    23cc:	4013      	ands	r3, r2
    23ce:	e001      	b.n	23d4 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    23d0:	2237      	movs	r2, #55	; 0x37
    23d2:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    23d4:	2b00      	cmp	r3, #0
    23d6:	d02d      	beq.n	2434 <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    23d8:	079a      	lsls	r2, r3, #30
    23da:	d505      	bpl.n	23e8 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    23dc:	221a      	movs	r2, #26
    23de:	2332      	movs	r3, #50	; 0x32
    23e0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    23e2:	3b30      	subs	r3, #48	; 0x30
    23e4:	8363      	strh	r3, [r4, #26]
    23e6:	e01f      	b.n	2428 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    23e8:	075a      	lsls	r2, r3, #29
    23ea:	d505      	bpl.n	23f8 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    23ec:	221e      	movs	r2, #30
    23ee:	2332      	movs	r3, #50	; 0x32
    23f0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    23f2:	3b2e      	subs	r3, #46	; 0x2e
    23f4:	8363      	strh	r3, [r4, #26]
    23f6:	e017      	b.n	2428 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    23f8:	07da      	lsls	r2, r3, #31
    23fa:	d505      	bpl.n	2408 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    23fc:	2213      	movs	r2, #19
    23fe:	2332      	movs	r3, #50	; 0x32
    2400:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2402:	3b31      	subs	r3, #49	; 0x31
    2404:	8363      	strh	r3, [r4, #26]
    2406:	e00f      	b.n	2428 <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2408:	06da      	lsls	r2, r3, #27
    240a:	d505      	bpl.n	2418 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    240c:	2242      	movs	r2, #66	; 0x42
    240e:	2332      	movs	r3, #50	; 0x32
    2410:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2412:	3b22      	subs	r3, #34	; 0x22
    2414:	8363      	strh	r3, [r4, #26]
    2416:	e007      	b.n	2428 <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2418:	2220      	movs	r2, #32
    241a:	421a      	tst	r2, r3
    241c:	d004      	beq.n	2428 <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    241e:	3221      	adds	r2, #33	; 0x21
    2420:	2332      	movs	r3, #50	; 0x32
    2422:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2424:	3b12      	subs	r3, #18
    2426:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2428:	077b      	lsls	r3, r7, #29
    242a:	d527      	bpl.n	247c <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    242c:	0028      	movs	r0, r5
    242e:	696b      	ldr	r3, [r5, #20]
    2430:	4798      	blx	r3
    2432:	e023      	b.n	247c <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    2434:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    2436:	05db      	lsls	r3, r3, #23
    2438:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    243a:	b2da      	uxtb	r2, r3
    243c:	6a69      	ldr	r1, [r5, #36]	; 0x24
    243e:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2440:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2442:	1c51      	adds	r1, r2, #1
    2444:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2446:	7969      	ldrb	r1, [r5, #5]
    2448:	2901      	cmp	r1, #1
    244a:	d104      	bne.n	2456 <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    244c:	0a1b      	lsrs	r3, r3, #8
    244e:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    2450:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2452:	3301      	adds	r3, #1
    2454:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2456:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2458:	3b01      	subs	r3, #1
    245a:	b29b      	uxth	r3, r3
    245c:	85ab      	strh	r3, [r5, #44]	; 0x2c
    245e:	2b00      	cmp	r3, #0
    2460:	d10c      	bne.n	247c <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2462:	3304      	adds	r3, #4
    2464:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2466:	2200      	movs	r2, #0
    2468:	332e      	adds	r3, #46	; 0x2e
    246a:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    246c:	07bb      	lsls	r3, r7, #30
    246e:	d505      	bpl.n	247c <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2470:	0028      	movs	r0, r5
    2472:	692b      	ldr	r3, [r5, #16]
    2474:	4798      	blx	r3
    2476:	e001      	b.n	247c <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2478:	2304      	movs	r3, #4
    247a:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    247c:	06f3      	lsls	r3, r6, #27
    247e:	d507      	bpl.n	2490 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2480:	2310      	movs	r3, #16
    2482:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2484:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    2486:	06fb      	lsls	r3, r7, #27
    2488:	d502      	bpl.n	2490 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    248a:	0028      	movs	r0, r5
    248c:	69eb      	ldr	r3, [r5, #28]
    248e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2490:	06b3      	lsls	r3, r6, #26
    2492:	d507      	bpl.n	24a4 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2494:	2320      	movs	r3, #32
    2496:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2498:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    249a:	073b      	lsls	r3, r7, #28
    249c:	d502      	bpl.n	24a4 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    249e:	0028      	movs	r0, r5
    24a0:	69ab      	ldr	r3, [r5, #24]
    24a2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    24a4:	0733      	lsls	r3, r6, #28
    24a6:	d507      	bpl.n	24b8 <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    24a8:	2308      	movs	r3, #8
    24aa:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    24ac:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    24ae:	06bb      	lsls	r3, r7, #26
    24b0:	d502      	bpl.n	24b8 <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    24b2:	6a2b      	ldr	r3, [r5, #32]
    24b4:	0028      	movs	r0, r5
    24b6:	4798      	blx	r3
		}
	}
#endif
}
    24b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    24ba:	46c0      	nop			; (mov r8, r8)
    24bc:	20000224 	.word	0x20000224

000024c0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    24c0:	4770      	bx	lr
    24c2:	46c0      	nop			; (mov r8, r8)

000024c4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    24c4:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    24c6:	4b0b      	ldr	r3, [pc, #44]	; (24f4 <_sercom_set_handler+0x30>)
    24c8:	781b      	ldrb	r3, [r3, #0]
    24ca:	2b00      	cmp	r3, #0
    24cc:	d10e      	bne.n	24ec <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    24ce:	4c0a      	ldr	r4, [pc, #40]	; (24f8 <_sercom_set_handler+0x34>)
    24d0:	4d0a      	ldr	r5, [pc, #40]	; (24fc <_sercom_set_handler+0x38>)
    24d2:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    24d4:	4b0a      	ldr	r3, [pc, #40]	; (2500 <_sercom_set_handler+0x3c>)
    24d6:	2200      	movs	r2, #0
    24d8:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    24da:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    24dc:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    24de:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    24e0:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    24e2:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    24e4:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    24e6:	3201      	adds	r2, #1
    24e8:	4b02      	ldr	r3, [pc, #8]	; (24f4 <_sercom_set_handler+0x30>)
    24ea:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    24ec:	0080      	lsls	r0, r0, #2
    24ee:	4b02      	ldr	r3, [pc, #8]	; (24f8 <_sercom_set_handler+0x34>)
    24f0:	50c1      	str	r1, [r0, r3]
}
    24f2:	bd30      	pop	{r4, r5, pc}
    24f4:	20000092 	.word	0x20000092
    24f8:	20000094 	.word	0x20000094
    24fc:	000024c1 	.word	0x000024c1
    2500:	20000224 	.word	0x20000224

00002504 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2504:	b530      	push	{r4, r5, lr}
    2506:	b083      	sub	sp, #12
    2508:	0005      	movs	r5, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    250a:	ac01      	add	r4, sp, #4
    250c:	2204      	movs	r2, #4
    250e:	4905      	ldr	r1, [pc, #20]	; (2524 <_sercom_get_interrupt_vector+0x20>)
    2510:	0020      	movs	r0, r4
    2512:	4b05      	ldr	r3, [pc, #20]	; (2528 <_sercom_get_interrupt_vector+0x24>)
    2514:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    2516:	0028      	movs	r0, r5
    2518:	4b04      	ldr	r3, [pc, #16]	; (252c <_sercom_get_interrupt_vector+0x28>)
    251a:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    251c:	5620      	ldrsb	r0, [r4, r0]
}
    251e:	b003      	add	sp, #12
    2520:	bd30      	pop	{r4, r5, pc}
    2522:	46c0      	nop			; (mov r8, r8)
    2524:	00005e8c 	.word	0x00005e8c
    2528:	00004d61 	.word	0x00004d61
    252c:	00001e39 	.word	0x00001e39

00002530 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    2530:	b510      	push	{r4, lr}
    2532:	4b02      	ldr	r3, [pc, #8]	; (253c <SERCOM0_Handler+0xc>)
    2534:	681b      	ldr	r3, [r3, #0]
    2536:	2000      	movs	r0, #0
    2538:	4798      	blx	r3
    253a:	bd10      	pop	{r4, pc}
    253c:	20000094 	.word	0x20000094

00002540 <SERCOM1_Handler>:
    2540:	b510      	push	{r4, lr}
    2542:	4b02      	ldr	r3, [pc, #8]	; (254c <SERCOM1_Handler+0xc>)
    2544:	685b      	ldr	r3, [r3, #4]
    2546:	2001      	movs	r0, #1
    2548:	4798      	blx	r3
    254a:	bd10      	pop	{r4, pc}
    254c:	20000094 	.word	0x20000094

00002550 <SERCOM2_Handler>:
    2550:	b510      	push	{r4, lr}
    2552:	4b02      	ldr	r3, [pc, #8]	; (255c <SERCOM2_Handler+0xc>)
    2554:	689b      	ldr	r3, [r3, #8]
    2556:	2002      	movs	r0, #2
    2558:	4798      	blx	r3
    255a:	bd10      	pop	{r4, pc}
    255c:	20000094 	.word	0x20000094

00002560 <SERCOM3_Handler>:
    2560:	b510      	push	{r4, lr}
    2562:	4b02      	ldr	r3, [pc, #8]	; (256c <SERCOM3_Handler+0xc>)
    2564:	68db      	ldr	r3, [r3, #12]
    2566:	2003      	movs	r0, #3
    2568:	4798      	blx	r3
    256a:	bd10      	pop	{r4, pc}
    256c:	20000094 	.word	0x20000094

00002570 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2570:	b5f0      	push	{r4, r5, r6, r7, lr}
    2572:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    2574:	ac01      	add	r4, sp, #4
    2576:	2301      	movs	r3, #1
    2578:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    257a:	2700      	movs	r7, #0
    257c:	70a7      	strb	r7, [r4, #2]
    
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);

    // Configure LEDs as outputs, turn them off 
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    257e:	7023      	strb	r3, [r4, #0]
    port_pin_set_config(LED_RED_PIN, &pin_conf);
    2580:	0021      	movs	r1, r4
    2582:	200e      	movs	r0, #14
    2584:	4d11      	ldr	r5, [pc, #68]	; (25cc <system_board_init+0x5c>)
    2586:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2588:	4e11      	ldr	r6, [pc, #68]	; (25d0 <system_board_init+0x60>)
    258a:	2380      	movs	r3, #128	; 0x80
    258c:	01db      	lsls	r3, r3, #7
    258e:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(LED_RED_PIN, LED_RED_INACTIVE);
    
    port_pin_set_config(LED_GREEN_PIN, &pin_conf);
    2590:	0021      	movs	r1, r4
    2592:	200f      	movs	r0, #15
    2594:	47a8      	blx	r5
    2596:	2380      	movs	r3, #128	; 0x80
    2598:	021b      	lsls	r3, r3, #8
    259a:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_INACTIVE);


    // Configure the Enable of LED Stripe as output, turn it on 
    port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
    259c:	0021      	movs	r1, r4
    259e:	2001      	movs	r0, #1
    25a0:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    25a2:	2302      	movs	r3, #2
    25a4:	61b3      	str	r3, [r6, #24]
    port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_ACTIVE);
    
    // Configure the Enable of BT Module as output, turn it on
    port_pin_set_config(BT_ENABLE_PIN, &pin_conf);
    25a6:	0021      	movs	r1, r4
    25a8:	2003      	movs	r0, #3
    25aa:	47a8      	blx	r5
    25ac:	2308      	movs	r3, #8
    25ae:	61b3      	str	r3, [r6, #24]
    port_pin_set_output_level(BT_ENABLE_PIN, BT_ENABLE_ACTIVE);
    
    // Configure the Enable of BT Module as output, turn it on
    port_pin_set_config(BCAP_ENABLE_PIN, &pin_conf);
    25b0:	0021      	movs	r1, r4
    25b2:	2013      	movs	r0, #19
    25b4:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    25b6:	2380      	movs	r3, #128	; 0x80
    25b8:	031b      	lsls	r3, r3, #12
    25ba:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(BCAP_ENABLE_PIN, BCAP_ENABLE_INACTIVE);


/* Set buttons as inputs */
pin_conf.direction  = PORT_PIN_DIR_INPUT;
    25bc:	7027      	strb	r7, [r4, #0]
pin_conf.input_pull = PORT_PIN_PULL_NONE;
    25be:	7067      	strb	r7, [r4, #1]
port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    25c0:	0021      	movs	r1, r4
    25c2:	2012      	movs	r0, #18
    25c4:	47a8      	blx	r5

    /* Set buttons as inputs */
    //pin_conf.direction  = PORT_PIN_DIR_INPUT;
    //pin_conf.input_pull = PORT_PIN_PULL_NONE;
    //port_pin_set_config(BCAP_RX_PIN, &pin_conf);
    25c6:	b003      	add	sp, #12
    25c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25ca:	46c0      	nop			; (mov r8, r8)
    25cc:	0000130d 	.word	0x0000130d
    25d0:	41004400 	.word	0x41004400

000025d4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    25d4:	4b0c      	ldr	r3, [pc, #48]	; (2608 <cpu_irq_enter_critical+0x34>)
    25d6:	681b      	ldr	r3, [r3, #0]
    25d8:	2b00      	cmp	r3, #0
    25da:	d110      	bne.n	25fe <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    25dc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    25e0:	2b00      	cmp	r3, #0
    25e2:	d109      	bne.n	25f8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    25e4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    25e6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    25ea:	2200      	movs	r2, #0
    25ec:	4b07      	ldr	r3, [pc, #28]	; (260c <cpu_irq_enter_critical+0x38>)
    25ee:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    25f0:	3201      	adds	r2, #1
    25f2:	4b07      	ldr	r3, [pc, #28]	; (2610 <cpu_irq_enter_critical+0x3c>)
    25f4:	701a      	strb	r2, [r3, #0]
    25f6:	e002      	b.n	25fe <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    25f8:	2200      	movs	r2, #0
    25fa:	4b05      	ldr	r3, [pc, #20]	; (2610 <cpu_irq_enter_critical+0x3c>)
    25fc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    25fe:	4a02      	ldr	r2, [pc, #8]	; (2608 <cpu_irq_enter_critical+0x34>)
    2600:	6813      	ldr	r3, [r2, #0]
    2602:	3301      	adds	r3, #1
    2604:	6013      	str	r3, [r2, #0]
}
    2606:	4770      	bx	lr
    2608:	200000a4 	.word	0x200000a4
    260c:	2000000a 	.word	0x2000000a
    2610:	200000a8 	.word	0x200000a8

00002614 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2614:	4b08      	ldr	r3, [pc, #32]	; (2638 <cpu_irq_leave_critical+0x24>)
    2616:	681a      	ldr	r2, [r3, #0]
    2618:	3a01      	subs	r2, #1
    261a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    261c:	681b      	ldr	r3, [r3, #0]
    261e:	2b00      	cmp	r3, #0
    2620:	d109      	bne.n	2636 <cpu_irq_leave_critical+0x22>
    2622:	4b06      	ldr	r3, [pc, #24]	; (263c <cpu_irq_leave_critical+0x28>)
    2624:	781b      	ldrb	r3, [r3, #0]
    2626:	2b00      	cmp	r3, #0
    2628:	d005      	beq.n	2636 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    262a:	2201      	movs	r2, #1
    262c:	4b04      	ldr	r3, [pc, #16]	; (2640 <cpu_irq_leave_critical+0x2c>)
    262e:	701a      	strb	r2, [r3, #0]
    2630:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2634:	b662      	cpsie	i
	}
}
    2636:	4770      	bx	lr
    2638:	200000a4 	.word	0x200000a4
    263c:	200000a8 	.word	0x200000a8
    2640:	2000000a 	.word	0x2000000a

00002644 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2644:	b510      	push	{r4, lr}
	switch (clock_source) {
    2646:	2808      	cmp	r0, #8
    2648:	d803      	bhi.n	2652 <system_clock_source_get_hz+0xe>
    264a:	0080      	lsls	r0, r0, #2
    264c:	4b1b      	ldr	r3, [pc, #108]	; (26bc <system_clock_source_get_hz+0x78>)
    264e:	581b      	ldr	r3, [r3, r0]
    2650:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    2652:	2000      	movs	r0, #0
    2654:	e030      	b.n	26b8 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2656:	4b1a      	ldr	r3, [pc, #104]	; (26c0 <system_clock_source_get_hz+0x7c>)
    2658:	6918      	ldr	r0, [r3, #16]
    265a:	e02d      	b.n	26b8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    265c:	4b19      	ldr	r3, [pc, #100]	; (26c4 <system_clock_source_get_hz+0x80>)
    265e:	6a1b      	ldr	r3, [r3, #32]
    2660:	059b      	lsls	r3, r3, #22
    2662:	0f9b      	lsrs	r3, r3, #30
    2664:	4818      	ldr	r0, [pc, #96]	; (26c8 <system_clock_source_get_hz+0x84>)
    2666:	40d8      	lsrs	r0, r3
    2668:	e026      	b.n	26b8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    266a:	4b15      	ldr	r3, [pc, #84]	; (26c0 <system_clock_source_get_hz+0x7c>)
    266c:	6958      	ldr	r0, [r3, #20]
    266e:	e023      	b.n	26b8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2670:	4b13      	ldr	r3, [pc, #76]	; (26c0 <system_clock_source_get_hz+0x7c>)
    2672:	681b      	ldr	r3, [r3, #0]
    2674:	2002      	movs	r0, #2
    2676:	4018      	ands	r0, r3
    2678:	d01e      	beq.n	26b8 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    267a:	4912      	ldr	r1, [pc, #72]	; (26c4 <system_clock_source_get_hz+0x80>)
    267c:	2210      	movs	r2, #16
    267e:	68cb      	ldr	r3, [r1, #12]
    2680:	421a      	tst	r2, r3
    2682:	d0fc      	beq.n	267e <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2684:	4b0e      	ldr	r3, [pc, #56]	; (26c0 <system_clock_source_get_hz+0x7c>)
    2686:	681b      	ldr	r3, [r3, #0]
    2688:	075b      	lsls	r3, r3, #29
    268a:	d514      	bpl.n	26b6 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    268c:	2000      	movs	r0, #0
    268e:	4b0f      	ldr	r3, [pc, #60]	; (26cc <system_clock_source_get_hz+0x88>)
    2690:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2692:	4b0b      	ldr	r3, [pc, #44]	; (26c0 <system_clock_source_get_hz+0x7c>)
    2694:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2696:	041b      	lsls	r3, r3, #16
    2698:	0c1b      	lsrs	r3, r3, #16
    269a:	4358      	muls	r0, r3
    269c:	e00c      	b.n	26b8 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    269e:	2350      	movs	r3, #80	; 0x50
    26a0:	4a08      	ldr	r2, [pc, #32]	; (26c4 <system_clock_source_get_hz+0x80>)
    26a2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    26a4:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    26a6:	075b      	lsls	r3, r3, #29
    26a8:	d506      	bpl.n	26b8 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    26aa:	4b05      	ldr	r3, [pc, #20]	; (26c0 <system_clock_source_get_hz+0x7c>)
    26ac:	68d8      	ldr	r0, [r3, #12]
    26ae:	e003      	b.n	26b8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    26b0:	2080      	movs	r0, #128	; 0x80
    26b2:	0200      	lsls	r0, r0, #8
    26b4:	e000      	b.n	26b8 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    26b6:	4806      	ldr	r0, [pc, #24]	; (26d0 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    26b8:	bd10      	pop	{r4, pc}
    26ba:	46c0      	nop			; (mov r8, r8)
    26bc:	00005e90 	.word	0x00005e90
    26c0:	200000ac 	.word	0x200000ac
    26c4:	40000800 	.word	0x40000800
    26c8:	007a1200 	.word	0x007a1200
    26cc:	00002b81 	.word	0x00002b81
    26d0:	02dc6c00 	.word	0x02dc6c00

000026d4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    26d4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    26d6:	4c0c      	ldr	r4, [pc, #48]	; (2708 <system_clock_source_osc8m_set_config+0x34>)
    26d8:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    26da:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    26dc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    26de:	7842      	ldrb	r2, [r0, #1]
    26e0:	2001      	movs	r0, #1
    26e2:	4002      	ands	r2, r0
    26e4:	0192      	lsls	r2, r2, #6
    26e6:	2640      	movs	r6, #64	; 0x40
    26e8:	43b3      	bics	r3, r6
    26ea:	4313      	orrs	r3, r2
    26ec:	0002      	movs	r2, r0
    26ee:	402a      	ands	r2, r5
    26f0:	01d2      	lsls	r2, r2, #7
    26f2:	307f      	adds	r0, #127	; 0x7f
    26f4:	4383      	bics	r3, r0
    26f6:	4313      	orrs	r3, r2
    26f8:	2203      	movs	r2, #3
    26fa:	400a      	ands	r2, r1
    26fc:	0212      	lsls	r2, r2, #8
    26fe:	4903      	ldr	r1, [pc, #12]	; (270c <system_clock_source_osc8m_set_config+0x38>)
    2700:	400b      	ands	r3, r1
    2702:	4313      	orrs	r3, r2
    2704:	6223      	str	r3, [r4, #32]
}
    2706:	bd70      	pop	{r4, r5, r6, pc}
    2708:	40000800 	.word	0x40000800
    270c:	fffffcff 	.word	0xfffffcff

00002710 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    2710:	b5f0      	push	{r4, r5, r6, r7, lr}
    2712:	4657      	mov	r7, sl
    2714:	464e      	mov	r6, r9
    2716:	4645      	mov	r5, r8
    2718:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    271a:	4e1c      	ldr	r6, [pc, #112]	; (278c <system_clock_source_osc32k_set_config+0x7c>)
    271c:	69b3      	ldr	r3, [r6, #24]
    271e:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    2720:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    2722:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2724:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2726:	78c3      	ldrb	r3, [r0, #3]
    2728:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    272a:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    272c:	7883      	ldrb	r3, [r0, #2]
    272e:	2001      	movs	r0, #1
    2730:	4003      	ands	r3, r0
    2732:	009b      	lsls	r3, r3, #2
    2734:	469a      	mov	sl, r3
    2736:	2204      	movs	r2, #4
    2738:	4690      	mov	r8, r2
    273a:	4662      	mov	r2, ip
    273c:	4643      	mov	r3, r8
    273e:	439a      	bics	r2, r3
    2740:	0013      	movs	r3, r2
    2742:	4652      	mov	r2, sl
    2744:	431a      	orrs	r2, r3
    2746:	0013      	movs	r3, r2
    2748:	4001      	ands	r1, r0
    274a:	00c9      	lsls	r1, r1, #3
    274c:	2208      	movs	r2, #8
    274e:	4393      	bics	r3, r2
    2750:	430b      	orrs	r3, r1
    2752:	464a      	mov	r2, r9
    2754:	4002      	ands	r2, r0
    2756:	0192      	lsls	r2, r2, #6
    2758:	2140      	movs	r1, #64	; 0x40
    275a:	438b      	bics	r3, r1
    275c:	4313      	orrs	r3, r2
    275e:	4007      	ands	r7, r0
    2760:	01ff      	lsls	r7, r7, #7
    2762:	2280      	movs	r2, #128	; 0x80
    2764:	4393      	bics	r3, r2
    2766:	433b      	orrs	r3, r7
    2768:	3a79      	subs	r2, #121	; 0x79
    276a:	4015      	ands	r5, r2
    276c:	022d      	lsls	r5, r5, #8
    276e:	4f08      	ldr	r7, [pc, #32]	; (2790 <system_clock_source_osc32k_set_config+0x80>)
    2770:	403b      	ands	r3, r7
    2772:	432b      	orrs	r3, r5
    2774:	4004      	ands	r4, r0
    2776:	0320      	lsls	r0, r4, #12
    2778:	4c06      	ldr	r4, [pc, #24]	; (2794 <system_clock_source_osc32k_set_config+0x84>)
    277a:	401c      	ands	r4, r3
    277c:	4304      	orrs	r4, r0
    277e:	61b4      	str	r4, [r6, #24]
}
    2780:	bc1c      	pop	{r2, r3, r4}
    2782:	4690      	mov	r8, r2
    2784:	4699      	mov	r9, r3
    2786:	46a2      	mov	sl, r4
    2788:	bdf0      	pop	{r4, r5, r6, r7, pc}
    278a:	46c0      	nop			; (mov r8, r8)
    278c:	40000800 	.word	0x40000800
    2790:	fffff8ff 	.word	0xfffff8ff
    2794:	ffffefff 	.word	0xffffefff

00002798 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2798:	2808      	cmp	r0, #8
    279a:	d803      	bhi.n	27a4 <system_clock_source_enable+0xc>
    279c:	0080      	lsls	r0, r0, #2
    279e:	4b25      	ldr	r3, [pc, #148]	; (2834 <system_clock_source_enable+0x9c>)
    27a0:	581b      	ldr	r3, [r3, r0]
    27a2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    27a4:	2017      	movs	r0, #23
    27a6:	e044      	b.n	2832 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    27a8:	4a23      	ldr	r2, [pc, #140]	; (2838 <system_clock_source_enable+0xa0>)
    27aa:	6a11      	ldr	r1, [r2, #32]
    27ac:	2302      	movs	r3, #2
    27ae:	430b      	orrs	r3, r1
    27b0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    27b2:	2000      	movs	r0, #0
    27b4:	e03d      	b.n	2832 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    27b6:	4a20      	ldr	r2, [pc, #128]	; (2838 <system_clock_source_enable+0xa0>)
    27b8:	6991      	ldr	r1, [r2, #24]
    27ba:	2302      	movs	r3, #2
    27bc:	430b      	orrs	r3, r1
    27be:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    27c0:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    27c2:	e036      	b.n	2832 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    27c4:	4a1c      	ldr	r2, [pc, #112]	; (2838 <system_clock_source_enable+0xa0>)
    27c6:	8a11      	ldrh	r1, [r2, #16]
    27c8:	2302      	movs	r3, #2
    27ca:	430b      	orrs	r3, r1
    27cc:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    27ce:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    27d0:	e02f      	b.n	2832 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    27d2:	4a19      	ldr	r2, [pc, #100]	; (2838 <system_clock_source_enable+0xa0>)
    27d4:	8a91      	ldrh	r1, [r2, #20]
    27d6:	2302      	movs	r3, #2
    27d8:	430b      	orrs	r3, r1
    27da:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    27dc:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    27de:	e028      	b.n	2832 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    27e0:	4916      	ldr	r1, [pc, #88]	; (283c <system_clock_source_enable+0xa4>)
    27e2:	680b      	ldr	r3, [r1, #0]
    27e4:	2202      	movs	r2, #2
    27e6:	4313      	orrs	r3, r2
    27e8:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    27ea:	4b13      	ldr	r3, [pc, #76]	; (2838 <system_clock_source_enable+0xa0>)
    27ec:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    27ee:	0019      	movs	r1, r3
    27f0:	320e      	adds	r2, #14
    27f2:	68cb      	ldr	r3, [r1, #12]
    27f4:	421a      	tst	r2, r3
    27f6:	d0fc      	beq.n	27f2 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    27f8:	4a10      	ldr	r2, [pc, #64]	; (283c <system_clock_source_enable+0xa4>)
    27fa:	6891      	ldr	r1, [r2, #8]
    27fc:	4b0e      	ldr	r3, [pc, #56]	; (2838 <system_clock_source_enable+0xa0>)
    27fe:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2800:	6852      	ldr	r2, [r2, #4]
    2802:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    2804:	2200      	movs	r2, #0
    2806:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2808:	0019      	movs	r1, r3
    280a:	3210      	adds	r2, #16
    280c:	68cb      	ldr	r3, [r1, #12]
    280e:	421a      	tst	r2, r3
    2810:	d0fc      	beq.n	280c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2812:	4b0a      	ldr	r3, [pc, #40]	; (283c <system_clock_source_enable+0xa4>)
    2814:	681b      	ldr	r3, [r3, #0]
    2816:	b29b      	uxth	r3, r3
    2818:	4a07      	ldr	r2, [pc, #28]	; (2838 <system_clock_source_enable+0xa0>)
    281a:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    281c:	2000      	movs	r0, #0
    281e:	e008      	b.n	2832 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2820:	4905      	ldr	r1, [pc, #20]	; (2838 <system_clock_source_enable+0xa0>)
    2822:	2244      	movs	r2, #68	; 0x44
    2824:	5c88      	ldrb	r0, [r1, r2]
    2826:	2302      	movs	r3, #2
    2828:	4303      	orrs	r3, r0
    282a:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    282c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    282e:	e000      	b.n	2832 <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2830:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    2832:	4770      	bx	lr
    2834:	00005eb4 	.word	0x00005eb4
    2838:	40000800 	.word	0x40000800
    283c:	200000ac 	.word	0x200000ac

00002840 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2840:	b5f0      	push	{r4, r5, r6, r7, lr}
    2842:	b087      	sub	sp, #28
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2844:	22c2      	movs	r2, #194	; 0xc2
    2846:	00d2      	lsls	r2, r2, #3
    2848:	4b2c      	ldr	r3, [pc, #176]	; (28fc <system_clock_init+0xbc>)
    284a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    284c:	4a2c      	ldr	r2, [pc, #176]	; (2900 <system_clock_init+0xc0>)
    284e:	6853      	ldr	r3, [r2, #4]
    2850:	211e      	movs	r1, #30
    2852:	438b      	bics	r3, r1
    2854:	6053      	str	r3, [r2, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2856:	2301      	movs	r3, #1
    2858:	466a      	mov	r2, sp
    285a:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    285c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    285e:	4d29      	ldr	r5, [pc, #164]	; (2904 <system_clock_init+0xc4>)
    2860:	b2e0      	uxtb	r0, r4
    2862:	4669      	mov	r1, sp
    2864:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2866:	3401      	adds	r4, #1
    2868:	2c25      	cmp	r4, #37	; 0x25
    286a:	d1f9      	bne.n	2860 <system_clock_init+0x20>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    286c:	4b26      	ldr	r3, [pc, #152]	; (2908 <system_clock_init+0xc8>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    286e:	681a      	ldr	r2, [r3, #0]
    2870:	04d2      	lsls	r2, r2, #19
    2872:	4922      	ldr	r1, [pc, #136]	; (28fc <system_clock_init+0xbc>)
    2874:	6988      	ldr	r0, [r1, #24]
    2876:	0e52      	lsrs	r2, r2, #25
    2878:	0412      	lsls	r2, r2, #16
    287a:	4b24      	ldr	r3, [pc, #144]	; (290c <system_clock_init+0xcc>)
    287c:	4003      	ands	r3, r0
    287e:	4313      	orrs	r3, r2
    2880:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    2882:	a804      	add	r0, sp, #16
    2884:	2501      	movs	r5, #1
    2886:	7045      	strb	r5, [r0, #1]
	config->enable_32khz_output = true;
    2888:	7085      	strb	r5, [r0, #2]
	config->run_in_standby      = false;
    288a:	2400      	movs	r4, #0
    288c:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    288e:	7105      	strb	r5, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    2890:	2307      	movs	r3, #7
    2892:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    2894:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    2896:	4b1e      	ldr	r3, [pc, #120]	; (2910 <system_clock_init+0xd0>)
    2898:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    289a:	2004      	movs	r0, #4
    289c:	4e1d      	ldr	r6, [pc, #116]	; (2914 <system_clock_init+0xd4>)
    289e:	47b0      	blx	r6
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    28a0:	a803      	add	r0, sp, #12
    28a2:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    28a4:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    28a6:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    28a8:	4b1b      	ldr	r3, [pc, #108]	; (2918 <system_clock_init+0xd8>)
    28aa:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    28ac:	2006      	movs	r0, #6
    28ae:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    28b0:	4b1a      	ldr	r3, [pc, #104]	; (291c <system_clock_init+0xdc>)
    28b2:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    28b4:	466b      	mov	r3, sp
    28b6:	705c      	strb	r4, [r3, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    28b8:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    28ba:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    28bc:	2304      	movs	r3, #4
    28be:	466a      	mov	r2, sp
    28c0:	7013      	strb	r3, [r2, #0]
    28c2:	331c      	adds	r3, #28
    28c4:	9301      	str	r3, [sp, #4]
    28c6:	4669      	mov	r1, sp
    28c8:	2002      	movs	r0, #2
    28ca:	4f15      	ldr	r7, [pc, #84]	; (2920 <system_clock_init+0xe0>)
    28cc:	47b8      	blx	r7
    28ce:	2002      	movs	r0, #2
    28d0:	4e14      	ldr	r6, [pc, #80]	; (2924 <system_clock_init+0xe4>)
    28d2:	47b0      	blx	r6
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    28d4:	4b14      	ldr	r3, [pc, #80]	; (2928 <system_clock_init+0xe8>)
    28d6:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    28d8:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    28da:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    28dc:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    28de:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    28e0:	466b      	mov	r3, sp
    28e2:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    28e4:	2306      	movs	r3, #6
    28e6:	466a      	mov	r2, sp
    28e8:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    28ea:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    28ec:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    28ee:	4669      	mov	r1, sp
    28f0:	2000      	movs	r0, #0
    28f2:	47b8      	blx	r7
    28f4:	2000      	movs	r0, #0
    28f6:	47b0      	blx	r6
#endif
}
    28f8:	b007      	add	sp, #28
    28fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28fc:	40000800 	.word	0x40000800
    2900:	41004000 	.word	0x41004000
    2904:	00002b65 	.word	0x00002b65
    2908:	00806024 	.word	0x00806024
    290c:	ff80ffff 	.word	0xff80ffff
    2910:	00002711 	.word	0x00002711
    2914:	00002799 	.word	0x00002799
    2918:	000026d5 	.word	0x000026d5
    291c:	0000292d 	.word	0x0000292d
    2920:	00002951 	.word	0x00002951
    2924:	00002a09 	.word	0x00002a09
    2928:	40000400 	.word	0x40000400

0000292c <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    292c:	4a06      	ldr	r2, [pc, #24]	; (2948 <system_gclk_init+0x1c>)
    292e:	6991      	ldr	r1, [r2, #24]
    2930:	2308      	movs	r3, #8
    2932:	430b      	orrs	r3, r1
    2934:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2936:	2201      	movs	r2, #1
    2938:	4b04      	ldr	r3, [pc, #16]	; (294c <system_gclk_init+0x20>)
    293a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    293c:	0019      	movs	r1, r3
    293e:	780b      	ldrb	r3, [r1, #0]
    2940:	4213      	tst	r3, r2
    2942:	d1fc      	bne.n	293e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2944:	4770      	bx	lr
    2946:	46c0      	nop			; (mov r8, r8)
    2948:	40000400 	.word	0x40000400
    294c:	40000c00 	.word	0x40000c00

00002950 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2950:	b570      	push	{r4, r5, r6, lr}
    2952:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2954:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2956:	780c      	ldrb	r4, [r1, #0]
    2958:	0224      	lsls	r4, r4, #8
    295a:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    295c:	784b      	ldrb	r3, [r1, #1]
    295e:	2b00      	cmp	r3, #0
    2960:	d002      	beq.n	2968 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2962:	2380      	movs	r3, #128	; 0x80
    2964:	02db      	lsls	r3, r3, #11
    2966:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2968:	7a4b      	ldrb	r3, [r1, #9]
    296a:	2b00      	cmp	r3, #0
    296c:	d002      	beq.n	2974 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    296e:	2380      	movs	r3, #128	; 0x80
    2970:	031b      	lsls	r3, r3, #12
    2972:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2974:	6848      	ldr	r0, [r1, #4]
    2976:	2801      	cmp	r0, #1
    2978:	d918      	bls.n	29ac <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    297a:	1e43      	subs	r3, r0, #1
    297c:	4218      	tst	r0, r3
    297e:	d110      	bne.n	29a2 <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2980:	2802      	cmp	r0, #2
    2982:	d906      	bls.n	2992 <system_gclk_gen_set_config+0x42>
    2984:	2302      	movs	r3, #2
    2986:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2988:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    298a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    298c:	4298      	cmp	r0, r3
    298e:	d8fb      	bhi.n	2988 <system_gclk_gen_set_config+0x38>
    2990:	e000      	b.n	2994 <system_gclk_gen_set_config+0x44>
    2992:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2994:	0212      	lsls	r2, r2, #8
    2996:	4332      	orrs	r2, r6
    2998:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    299a:	2380      	movs	r3, #128	; 0x80
    299c:	035b      	lsls	r3, r3, #13
    299e:	431c      	orrs	r4, r3
    29a0:	e004      	b.n	29ac <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    29a2:	0205      	lsls	r5, r0, #8
    29a4:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    29a6:	2380      	movs	r3, #128	; 0x80
    29a8:	029b      	lsls	r3, r3, #10
    29aa:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    29ac:	7a0b      	ldrb	r3, [r1, #8]
    29ae:	2b00      	cmp	r3, #0
    29b0:	d002      	beq.n	29b8 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    29b2:	2380      	movs	r3, #128	; 0x80
    29b4:	039b      	lsls	r3, r3, #14
    29b6:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    29b8:	4a0f      	ldr	r2, [pc, #60]	; (29f8 <system_gclk_gen_set_config+0xa8>)
    29ba:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    29bc:	b25b      	sxtb	r3, r3
    29be:	2b00      	cmp	r3, #0
    29c0:	dbfb      	blt.n	29ba <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    29c2:	4b0e      	ldr	r3, [pc, #56]	; (29fc <system_gclk_gen_set_config+0xac>)
    29c4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    29c6:	4b0e      	ldr	r3, [pc, #56]	; (2a00 <system_gclk_gen_set_config+0xb0>)
    29c8:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    29ca:	4a0b      	ldr	r2, [pc, #44]	; (29f8 <system_gclk_gen_set_config+0xa8>)
    29cc:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    29ce:	b25b      	sxtb	r3, r3
    29d0:	2b00      	cmp	r3, #0
    29d2:	dbfb      	blt.n	29cc <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    29d4:	4b08      	ldr	r3, [pc, #32]	; (29f8 <system_gclk_gen_set_config+0xa8>)
    29d6:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    29d8:	001a      	movs	r2, r3
    29da:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    29dc:	b25b      	sxtb	r3, r3
    29de:	2b00      	cmp	r3, #0
    29e0:	dbfb      	blt.n	29da <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    29e2:	4a05      	ldr	r2, [pc, #20]	; (29f8 <system_gclk_gen_set_config+0xa8>)
    29e4:	6851      	ldr	r1, [r2, #4]
    29e6:	2380      	movs	r3, #128	; 0x80
    29e8:	025b      	lsls	r3, r3, #9
    29ea:	400b      	ands	r3, r1
    29ec:	431c      	orrs	r4, r3
    29ee:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    29f0:	4b04      	ldr	r3, [pc, #16]	; (2a04 <system_gclk_gen_set_config+0xb4>)
    29f2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    29f4:	bd70      	pop	{r4, r5, r6, pc}
    29f6:	46c0      	nop			; (mov r8, r8)
    29f8:	40000c00 	.word	0x40000c00
    29fc:	000025d5 	.word	0x000025d5
    2a00:	40000c08 	.word	0x40000c08
    2a04:	00002615 	.word	0x00002615

00002a08 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2a08:	b510      	push	{r4, lr}
    2a0a:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2a0c:	4a0b      	ldr	r2, [pc, #44]	; (2a3c <system_gclk_gen_enable+0x34>)
    2a0e:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2a10:	b25b      	sxtb	r3, r3
    2a12:	2b00      	cmp	r3, #0
    2a14:	dbfb      	blt.n	2a0e <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2a16:	4b0a      	ldr	r3, [pc, #40]	; (2a40 <system_gclk_gen_enable+0x38>)
    2a18:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2a1a:	4b0a      	ldr	r3, [pc, #40]	; (2a44 <system_gclk_gen_enable+0x3c>)
    2a1c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2a1e:	4a07      	ldr	r2, [pc, #28]	; (2a3c <system_gclk_gen_enable+0x34>)
    2a20:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2a22:	b25b      	sxtb	r3, r3
    2a24:	2b00      	cmp	r3, #0
    2a26:	dbfb      	blt.n	2a20 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2a28:	4a04      	ldr	r2, [pc, #16]	; (2a3c <system_gclk_gen_enable+0x34>)
    2a2a:	6853      	ldr	r3, [r2, #4]
    2a2c:	2180      	movs	r1, #128	; 0x80
    2a2e:	0249      	lsls	r1, r1, #9
    2a30:	430b      	orrs	r3, r1
    2a32:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2a34:	4b04      	ldr	r3, [pc, #16]	; (2a48 <system_gclk_gen_enable+0x40>)
    2a36:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2a38:	bd10      	pop	{r4, pc}
    2a3a:	46c0      	nop			; (mov r8, r8)
    2a3c:	40000c00 	.word	0x40000c00
    2a40:	000025d5 	.word	0x000025d5
    2a44:	40000c04 	.word	0x40000c04
    2a48:	00002615 	.word	0x00002615

00002a4c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2a4c:	b570      	push	{r4, r5, r6, lr}
    2a4e:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2a50:	4a1a      	ldr	r2, [pc, #104]	; (2abc <system_gclk_gen_get_hz+0x70>)
    2a52:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2a54:	b25b      	sxtb	r3, r3
    2a56:	2b00      	cmp	r3, #0
    2a58:	dbfb      	blt.n	2a52 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2a5a:	4b19      	ldr	r3, [pc, #100]	; (2ac0 <system_gclk_gen_get_hz+0x74>)
    2a5c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2a5e:	4b19      	ldr	r3, [pc, #100]	; (2ac4 <system_gclk_gen_get_hz+0x78>)
    2a60:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2a62:	4a16      	ldr	r2, [pc, #88]	; (2abc <system_gclk_gen_get_hz+0x70>)
    2a64:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2a66:	b25b      	sxtb	r3, r3
    2a68:	2b00      	cmp	r3, #0
    2a6a:	dbfb      	blt.n	2a64 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2a6c:	4e13      	ldr	r6, [pc, #76]	; (2abc <system_gclk_gen_get_hz+0x70>)
    2a6e:	6870      	ldr	r0, [r6, #4]
    2a70:	04c0      	lsls	r0, r0, #19
    2a72:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2a74:	4b14      	ldr	r3, [pc, #80]	; (2ac8 <system_gclk_gen_get_hz+0x7c>)
    2a76:	4798      	blx	r3
    2a78:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2a7a:	4b12      	ldr	r3, [pc, #72]	; (2ac4 <system_gclk_gen_get_hz+0x78>)
    2a7c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2a7e:	6876      	ldr	r6, [r6, #4]
    2a80:	02f6      	lsls	r6, r6, #11
    2a82:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2a84:	4b11      	ldr	r3, [pc, #68]	; (2acc <system_gclk_gen_get_hz+0x80>)
    2a86:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2a88:	4a0c      	ldr	r2, [pc, #48]	; (2abc <system_gclk_gen_get_hz+0x70>)
    2a8a:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2a8c:	b25b      	sxtb	r3, r3
    2a8e:	2b00      	cmp	r3, #0
    2a90:	dbfb      	blt.n	2a8a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2a92:	4b0a      	ldr	r3, [pc, #40]	; (2abc <system_gclk_gen_get_hz+0x70>)
    2a94:	689c      	ldr	r4, [r3, #8]
    2a96:	0224      	lsls	r4, r4, #8
    2a98:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2a9a:	4b0d      	ldr	r3, [pc, #52]	; (2ad0 <system_gclk_gen_get_hz+0x84>)
    2a9c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2a9e:	2e00      	cmp	r6, #0
    2aa0:	d107      	bne.n	2ab2 <system_gclk_gen_get_hz+0x66>
    2aa2:	2c01      	cmp	r4, #1
    2aa4:	d907      	bls.n	2ab6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2aa6:	0021      	movs	r1, r4
    2aa8:	0028      	movs	r0, r5
    2aaa:	4b0a      	ldr	r3, [pc, #40]	; (2ad4 <system_gclk_gen_get_hz+0x88>)
    2aac:	4798      	blx	r3
    2aae:	0005      	movs	r5, r0
    2ab0:	e001      	b.n	2ab6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2ab2:	3401      	adds	r4, #1
    2ab4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2ab6:	0028      	movs	r0, r5
    2ab8:	bd70      	pop	{r4, r5, r6, pc}
    2aba:	46c0      	nop			; (mov r8, r8)
    2abc:	40000c00 	.word	0x40000c00
    2ac0:	000025d5 	.word	0x000025d5
    2ac4:	40000c04 	.word	0x40000c04
    2ac8:	00002645 	.word	0x00002645
    2acc:	40000c08 	.word	0x40000c08
    2ad0:	00002615 	.word	0x00002615
    2ad4:	00003099 	.word	0x00003099

00002ad8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2ad8:	b510      	push	{r4, lr}
    2ada:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2adc:	4b06      	ldr	r3, [pc, #24]	; (2af8 <system_gclk_chan_enable+0x20>)
    2ade:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2ae0:	4b06      	ldr	r3, [pc, #24]	; (2afc <system_gclk_chan_enable+0x24>)
    2ae2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2ae4:	4a06      	ldr	r2, [pc, #24]	; (2b00 <system_gclk_chan_enable+0x28>)
    2ae6:	8851      	ldrh	r1, [r2, #2]
    2ae8:	2380      	movs	r3, #128	; 0x80
    2aea:	01db      	lsls	r3, r3, #7
    2aec:	430b      	orrs	r3, r1
    2aee:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2af0:	4b04      	ldr	r3, [pc, #16]	; (2b04 <system_gclk_chan_enable+0x2c>)
    2af2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2af4:	bd10      	pop	{r4, pc}
    2af6:	46c0      	nop			; (mov r8, r8)
    2af8:	000025d5 	.word	0x000025d5
    2afc:	40000c02 	.word	0x40000c02
    2b00:	40000c00 	.word	0x40000c00
    2b04:	00002615 	.word	0x00002615

00002b08 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2b08:	b510      	push	{r4, lr}
    2b0a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2b0c:	4b0f      	ldr	r3, [pc, #60]	; (2b4c <system_gclk_chan_disable+0x44>)
    2b0e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2b10:	4b0f      	ldr	r3, [pc, #60]	; (2b50 <system_gclk_chan_disable+0x48>)
    2b12:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2b14:	4b0f      	ldr	r3, [pc, #60]	; (2b54 <system_gclk_chan_disable+0x4c>)
    2b16:	885a      	ldrh	r2, [r3, #2]
    2b18:	0512      	lsls	r2, r2, #20
    2b1a:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2b1c:	8859      	ldrh	r1, [r3, #2]
    2b1e:	4a0e      	ldr	r2, [pc, #56]	; (2b58 <system_gclk_chan_disable+0x50>)
    2b20:	400a      	ands	r2, r1
    2b22:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2b24:	8859      	ldrh	r1, [r3, #2]
    2b26:	4a0d      	ldr	r2, [pc, #52]	; (2b5c <system_gclk_chan_disable+0x54>)
    2b28:	400a      	ands	r2, r1
    2b2a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2b2c:	0019      	movs	r1, r3
    2b2e:	2280      	movs	r2, #128	; 0x80
    2b30:	01d2      	lsls	r2, r2, #7
    2b32:	884b      	ldrh	r3, [r1, #2]
    2b34:	4213      	tst	r3, r2
    2b36:	d1fc      	bne.n	2b32 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2b38:	4906      	ldr	r1, [pc, #24]	; (2b54 <system_gclk_chan_disable+0x4c>)
    2b3a:	884c      	ldrh	r4, [r1, #2]
    2b3c:	0202      	lsls	r2, r0, #8
    2b3e:	4b06      	ldr	r3, [pc, #24]	; (2b58 <system_gclk_chan_disable+0x50>)
    2b40:	4023      	ands	r3, r4
    2b42:	4313      	orrs	r3, r2
    2b44:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2b46:	4b06      	ldr	r3, [pc, #24]	; (2b60 <system_gclk_chan_disable+0x58>)
    2b48:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b4a:	bd10      	pop	{r4, pc}
    2b4c:	000025d5 	.word	0x000025d5
    2b50:	40000c02 	.word	0x40000c02
    2b54:	40000c00 	.word	0x40000c00
    2b58:	fffff0ff 	.word	0xfffff0ff
    2b5c:	ffffbfff 	.word	0xffffbfff
    2b60:	00002615 	.word	0x00002615

00002b64 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2b64:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2b66:	780c      	ldrb	r4, [r1, #0]
    2b68:	0224      	lsls	r4, r4, #8
    2b6a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2b6c:	4b02      	ldr	r3, [pc, #8]	; (2b78 <system_gclk_chan_set_config+0x14>)
    2b6e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2b70:	b2a4      	uxth	r4, r4
    2b72:	4b02      	ldr	r3, [pc, #8]	; (2b7c <system_gclk_chan_set_config+0x18>)
    2b74:	805c      	strh	r4, [r3, #2]
}
    2b76:	bd10      	pop	{r4, pc}
    2b78:	00002b09 	.word	0x00002b09
    2b7c:	40000c00 	.word	0x40000c00

00002b80 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2b80:	b510      	push	{r4, lr}
    2b82:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2b84:	4b06      	ldr	r3, [pc, #24]	; (2ba0 <system_gclk_chan_get_hz+0x20>)
    2b86:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2b88:	4b06      	ldr	r3, [pc, #24]	; (2ba4 <system_gclk_chan_get_hz+0x24>)
    2b8a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2b8c:	4b06      	ldr	r3, [pc, #24]	; (2ba8 <system_gclk_chan_get_hz+0x28>)
    2b8e:	885c      	ldrh	r4, [r3, #2]
    2b90:	0524      	lsls	r4, r4, #20
    2b92:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2b94:	4b05      	ldr	r3, [pc, #20]	; (2bac <system_gclk_chan_get_hz+0x2c>)
    2b96:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2b98:	0020      	movs	r0, r4
    2b9a:	4b05      	ldr	r3, [pc, #20]	; (2bb0 <system_gclk_chan_get_hz+0x30>)
    2b9c:	4798      	blx	r3
}
    2b9e:	bd10      	pop	{r4, pc}
    2ba0:	000025d5 	.word	0x000025d5
    2ba4:	40000c02 	.word	0x40000c02
    2ba8:	40000c00 	.word	0x40000c00
    2bac:	00002615 	.word	0x00002615
    2bb0:	00002a4d 	.word	0x00002a4d

00002bb4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2bb4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2bb6:	78d3      	ldrb	r3, [r2, #3]
    2bb8:	2b00      	cmp	r3, #0
    2bba:	d11e      	bne.n	2bfa <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2bbc:	7813      	ldrb	r3, [r2, #0]
    2bbe:	2b80      	cmp	r3, #128	; 0x80
    2bc0:	d004      	beq.n	2bcc <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2bc2:	061b      	lsls	r3, r3, #24
    2bc4:	2480      	movs	r4, #128	; 0x80
    2bc6:	0264      	lsls	r4, r4, #9
    2bc8:	4323      	orrs	r3, r4
    2bca:	e000      	b.n	2bce <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2bcc:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2bce:	7854      	ldrb	r4, [r2, #1]
    2bd0:	2502      	movs	r5, #2
    2bd2:	43ac      	bics	r4, r5
    2bd4:	d10a      	bne.n	2bec <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2bd6:	7894      	ldrb	r4, [r2, #2]
    2bd8:	2c00      	cmp	r4, #0
    2bda:	d103      	bne.n	2be4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2bdc:	2480      	movs	r4, #128	; 0x80
    2bde:	02a4      	lsls	r4, r4, #10
    2be0:	4323      	orrs	r3, r4
    2be2:	e002      	b.n	2bea <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2be4:	24c0      	movs	r4, #192	; 0xc0
    2be6:	02e4      	lsls	r4, r4, #11
    2be8:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2bea:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2bec:	7854      	ldrb	r4, [r2, #1]
    2bee:	3c01      	subs	r4, #1
    2bf0:	2c01      	cmp	r4, #1
    2bf2:	d812      	bhi.n	2c1a <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2bf4:	4c18      	ldr	r4, [pc, #96]	; (2c58 <_system_pinmux_config+0xa4>)
    2bf6:	4023      	ands	r3, r4
    2bf8:	e00f      	b.n	2c1a <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2bfa:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2bfc:	040b      	lsls	r3, r1, #16
    2bfe:	0c1b      	lsrs	r3, r3, #16
    2c00:	24a0      	movs	r4, #160	; 0xa0
    2c02:	05e4      	lsls	r4, r4, #23
    2c04:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c06:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2c08:	0c0b      	lsrs	r3, r1, #16
    2c0a:	24d0      	movs	r4, #208	; 0xd0
    2c0c:	0624      	lsls	r4, r4, #24
    2c0e:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c10:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2c12:	78d3      	ldrb	r3, [r2, #3]
    2c14:	2b00      	cmp	r3, #0
    2c16:	d018      	beq.n	2c4a <_system_pinmux_config+0x96>
    2c18:	e01c      	b.n	2c54 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2c1a:	040c      	lsls	r4, r1, #16
    2c1c:	0c24      	lsrs	r4, r4, #16
    2c1e:	25a0      	movs	r5, #160	; 0xa0
    2c20:	05ed      	lsls	r5, r5, #23
    2c22:	432c      	orrs	r4, r5
    2c24:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c26:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2c28:	0c0c      	lsrs	r4, r1, #16
    2c2a:	25d0      	movs	r5, #208	; 0xd0
    2c2c:	062d      	lsls	r5, r5, #24
    2c2e:	432c      	orrs	r4, r5
    2c30:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c32:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2c34:	78d4      	ldrb	r4, [r2, #3]
    2c36:	2c00      	cmp	r4, #0
    2c38:	d10c      	bne.n	2c54 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2c3a:	035b      	lsls	r3, r3, #13
    2c3c:	d505      	bpl.n	2c4a <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2c3e:	7893      	ldrb	r3, [r2, #2]
    2c40:	2b01      	cmp	r3, #1
    2c42:	d101      	bne.n	2c48 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    2c44:	6181      	str	r1, [r0, #24]
    2c46:	e000      	b.n	2c4a <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    2c48:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2c4a:	7853      	ldrb	r3, [r2, #1]
    2c4c:	3b01      	subs	r3, #1
    2c4e:	2b01      	cmp	r3, #1
    2c50:	d800      	bhi.n	2c54 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2c52:	6081      	str	r1, [r0, #8]
		}
	}
}
    2c54:	bd30      	pop	{r4, r5, pc}
    2c56:	46c0      	nop			; (mov r8, r8)
    2c58:	fffbffff 	.word	0xfffbffff

00002c5c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2c5c:	b510      	push	{r4, lr}
    2c5e:	0003      	movs	r3, r0
    2c60:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2c62:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2c64:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2c66:	2900      	cmp	r1, #0
    2c68:	d104      	bne.n	2c74 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    2c6a:	0958      	lsrs	r0, r3, #5
    2c6c:	01c0      	lsls	r0, r0, #7
    2c6e:	4905      	ldr	r1, [pc, #20]	; (2c84 <system_pinmux_pin_set_config+0x28>)
    2c70:	468c      	mov	ip, r1
    2c72:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    2c74:	211f      	movs	r1, #31
    2c76:	400b      	ands	r3, r1
    2c78:	391e      	subs	r1, #30
    2c7a:	4099      	lsls	r1, r3
    2c7c:	4b02      	ldr	r3, [pc, #8]	; (2c88 <system_pinmux_pin_set_config+0x2c>)
    2c7e:	4798      	blx	r3
}
    2c80:	bd10      	pop	{r4, pc}
    2c82:	46c0      	nop			; (mov r8, r8)
    2c84:	41004400 	.word	0x41004400
    2c88:	00002bb5 	.word	0x00002bb5

00002c8c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2c8c:	4770      	bx	lr
    2c8e:	46c0      	nop			; (mov r8, r8)

00002c90 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2c90:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2c92:	4b05      	ldr	r3, [pc, #20]	; (2ca8 <system_init+0x18>)
    2c94:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2c96:	4b05      	ldr	r3, [pc, #20]	; (2cac <system_init+0x1c>)
    2c98:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2c9a:	4b05      	ldr	r3, [pc, #20]	; (2cb0 <system_init+0x20>)
    2c9c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2c9e:	4b05      	ldr	r3, [pc, #20]	; (2cb4 <system_init+0x24>)
    2ca0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2ca2:	4b05      	ldr	r3, [pc, #20]	; (2cb8 <system_init+0x28>)
    2ca4:	4798      	blx	r3
}
    2ca6:	bd10      	pop	{r4, pc}
    2ca8:	00002841 	.word	0x00002841
    2cac:	00002571 	.word	0x00002571
    2cb0:	00002c8d 	.word	0x00002c8d
    2cb4:	00000195 	.word	0x00000195
    2cb8:	00002c8d 	.word	0x00002c8d

00002cbc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2cbc:	e7fe      	b.n	2cbc <Dummy_Handler>
    2cbe:	46c0      	nop			; (mov r8, r8)

00002cc0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2cc0:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2cc2:	4b2e      	ldr	r3, [pc, #184]	; (2d7c <Reset_Handler+0xbc>)
    2cc4:	4a2e      	ldr	r2, [pc, #184]	; (2d80 <Reset_Handler+0xc0>)
    2cc6:	429a      	cmp	r2, r3
    2cc8:	d003      	beq.n	2cd2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    2cca:	4b2e      	ldr	r3, [pc, #184]	; (2d84 <Reset_Handler+0xc4>)
    2ccc:	4a2b      	ldr	r2, [pc, #172]	; (2d7c <Reset_Handler+0xbc>)
    2cce:	429a      	cmp	r2, r3
    2cd0:	d304      	bcc.n	2cdc <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2cd2:	4b2d      	ldr	r3, [pc, #180]	; (2d88 <Reset_Handler+0xc8>)
    2cd4:	4a2d      	ldr	r2, [pc, #180]	; (2d8c <Reset_Handler+0xcc>)
    2cd6:	429a      	cmp	r2, r3
    2cd8:	d310      	bcc.n	2cfc <Reset_Handler+0x3c>
    2cda:	e01e      	b.n	2d1a <Reset_Handler+0x5a>
    2cdc:	4a2c      	ldr	r2, [pc, #176]	; (2d90 <Reset_Handler+0xd0>)
    2cde:	4b29      	ldr	r3, [pc, #164]	; (2d84 <Reset_Handler+0xc4>)
    2ce0:	3303      	adds	r3, #3
    2ce2:	1a9b      	subs	r3, r3, r2
    2ce4:	089b      	lsrs	r3, r3, #2
    2ce6:	3301      	adds	r3, #1
    2ce8:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2cea:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2cec:	4823      	ldr	r0, [pc, #140]	; (2d7c <Reset_Handler+0xbc>)
    2cee:	4924      	ldr	r1, [pc, #144]	; (2d80 <Reset_Handler+0xc0>)
    2cf0:	588c      	ldr	r4, [r1, r2]
    2cf2:	5084      	str	r4, [r0, r2]
    2cf4:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2cf6:	429a      	cmp	r2, r3
    2cf8:	d1fa      	bne.n	2cf0 <Reset_Handler+0x30>
    2cfa:	e7ea      	b.n	2cd2 <Reset_Handler+0x12>
    2cfc:	4a25      	ldr	r2, [pc, #148]	; (2d94 <Reset_Handler+0xd4>)
    2cfe:	4b22      	ldr	r3, [pc, #136]	; (2d88 <Reset_Handler+0xc8>)
    2d00:	3303      	adds	r3, #3
    2d02:	1a9b      	subs	r3, r3, r2
    2d04:	089b      	lsrs	r3, r3, #2
    2d06:	3301      	adds	r3, #1
    2d08:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2d0a:	2200      	movs	r2, #0
                *pDest++ = 0;
    2d0c:	481f      	ldr	r0, [pc, #124]	; (2d8c <Reset_Handler+0xcc>)
    2d0e:	2100      	movs	r1, #0
    2d10:	1814      	adds	r4, r2, r0
    2d12:	6021      	str	r1, [r4, #0]
    2d14:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2d16:	429a      	cmp	r2, r3
    2d18:	d1fa      	bne.n	2d10 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2d1a:	4a1f      	ldr	r2, [pc, #124]	; (2d98 <Reset_Handler+0xd8>)
    2d1c:	21ff      	movs	r1, #255	; 0xff
    2d1e:	4b1f      	ldr	r3, [pc, #124]	; (2d9c <Reset_Handler+0xdc>)
    2d20:	438b      	bics	r3, r1
    2d22:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2d24:	39fd      	subs	r1, #253	; 0xfd
    2d26:	2390      	movs	r3, #144	; 0x90
    2d28:	005b      	lsls	r3, r3, #1
    2d2a:	4a1d      	ldr	r2, [pc, #116]	; (2da0 <Reset_Handler+0xe0>)
    2d2c:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2d2e:	481d      	ldr	r0, [pc, #116]	; (2da4 <Reset_Handler+0xe4>)
    2d30:	78c3      	ldrb	r3, [r0, #3]
    2d32:	2403      	movs	r4, #3
    2d34:	43a3      	bics	r3, r4
    2d36:	2202      	movs	r2, #2
    2d38:	4313      	orrs	r3, r2
    2d3a:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2d3c:	78c3      	ldrb	r3, [r0, #3]
    2d3e:	260c      	movs	r6, #12
    2d40:	43b3      	bics	r3, r6
    2d42:	2108      	movs	r1, #8
    2d44:	430b      	orrs	r3, r1
    2d46:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2d48:	4b17      	ldr	r3, [pc, #92]	; (2da8 <Reset_Handler+0xe8>)
    2d4a:	7b98      	ldrb	r0, [r3, #14]
    2d4c:	2530      	movs	r5, #48	; 0x30
    2d4e:	43a8      	bics	r0, r5
    2d50:	0005      	movs	r5, r0
    2d52:	2020      	movs	r0, #32
    2d54:	4328      	orrs	r0, r5
    2d56:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2d58:	7b98      	ldrb	r0, [r3, #14]
    2d5a:	43b0      	bics	r0, r6
    2d5c:	4301      	orrs	r1, r0
    2d5e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2d60:	7b99      	ldrb	r1, [r3, #14]
    2d62:	43a1      	bics	r1, r4
    2d64:	430a      	orrs	r2, r1
    2d66:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2d68:	4a10      	ldr	r2, [pc, #64]	; (2dac <Reset_Handler+0xec>)
    2d6a:	6851      	ldr	r1, [r2, #4]
    2d6c:	2380      	movs	r3, #128	; 0x80
    2d6e:	430b      	orrs	r3, r1
    2d70:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    2d72:	4b0f      	ldr	r3, [pc, #60]	; (2db0 <Reset_Handler+0xf0>)
    2d74:	4798      	blx	r3

        /* Branch to main function */
        main();
    2d76:	4b0f      	ldr	r3, [pc, #60]	; (2db4 <Reset_Handler+0xf4>)
    2d78:	4798      	blx	r3
    2d7a:	e7fe      	b.n	2d7a <Reset_Handler+0xba>
    2d7c:	20000000 	.word	0x20000000
    2d80:	000060d4 	.word	0x000060d4
    2d84:	20000070 	.word	0x20000070
    2d88:	20000240 	.word	0x20000240
    2d8c:	20000070 	.word	0x20000070
    2d90:	20000004 	.word	0x20000004
    2d94:	20000074 	.word	0x20000074
    2d98:	e000ed00 	.word	0xe000ed00
    2d9c:	00000000 	.word	0x00000000
    2da0:	41007000 	.word	0x41007000
    2da4:	41005000 	.word	0x41005000
    2da8:	41004800 	.word	0x41004800
    2dac:	41004000 	.word	0x41004000
    2db0:	00004d15 	.word	0x00004d15
    2db4:	0000303d 	.word	0x0000303d

00002db8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2db8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2dba:	4a06      	ldr	r2, [pc, #24]	; (2dd4 <_sbrk+0x1c>)
    2dbc:	6812      	ldr	r2, [r2, #0]
    2dbe:	2a00      	cmp	r2, #0
    2dc0:	d102      	bne.n	2dc8 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    2dc2:	4905      	ldr	r1, [pc, #20]	; (2dd8 <_sbrk+0x20>)
    2dc4:	4a03      	ldr	r2, [pc, #12]	; (2dd4 <_sbrk+0x1c>)
    2dc6:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    2dc8:	4a02      	ldr	r2, [pc, #8]	; (2dd4 <_sbrk+0x1c>)
    2dca:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2dcc:	18c3      	adds	r3, r0, r3
    2dce:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2dd0:	4770      	bx	lr
    2dd2:	46c0      	nop			; (mov r8, r8)
    2dd4:	200000c4 	.word	0x200000c4
    2dd8:	20002240 	.word	0x20002240

00002ddc <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2ddc:	2001      	movs	r0, #1
    2dde:	4240      	negs	r0, r0
    2de0:	4770      	bx	lr
    2de2:	46c0      	nop			; (mov r8, r8)

00002de4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2de4:	2380      	movs	r3, #128	; 0x80
    2de6:	019b      	lsls	r3, r3, #6
    2de8:	604b      	str	r3, [r1, #4]

	return 0;
}
    2dea:	2000      	movs	r0, #0
    2dec:	4770      	bx	lr
    2dee:	46c0      	nop			; (mov r8, r8)

00002df0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2df0:	2001      	movs	r0, #1
    2df2:	4770      	bx	lr

00002df4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2df4:	2000      	movs	r0, #0
    2df6:	4770      	bx	lr

00002df8 <configure_OCTO_peripheral>:
    }
}


void configure_OCTO_peripheral()
{
    2df8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2dfa:	b083      	sub	sp, #12
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2dfc:	2280      	movs	r2, #128	; 0x80
    2dfe:	01d2      	lsls	r2, r2, #7
    2e00:	4b2e      	ldr	r3, [pc, #184]	; (2ebc <configure_OCTO_peripheral+0xc4>)
    2e02:	619a      	str	r2, [r3, #24]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    2e04:	2201      	movs	r2, #1
    2e06:	4b2e      	ldr	r3, [pc, #184]	; (2ec0 <configure_OCTO_peripheral+0xc8>)
    2e08:	701a      	strb	r2, [r3, #0]
    2e0a:	f3bf 8f5f 	dmb	sy
    2e0e:	b662      	cpsie	i
    
    // Enable global interrupts
    system_interrupt_enable_global();
    
    // USART Configuration
    configure_usart();
    2e10:	4b2c      	ldr	r3, [pc, #176]	; (2ec4 <configure_OCTO_peripheral+0xcc>)
    2e12:	4798      	blx	r3
    configure_usart_callbacks();
    2e14:	4b2c      	ldr	r3, [pc, #176]	; (2ec8 <configure_OCTO_peripheral+0xd0>)
    2e16:	4798      	blx	r3

    // Debug USART - Header transmitting
#ifdef DBG_MODE
    printf("\n\nOCTO Board - %s, %s\n\n", __DATE__, __TIME__);
    2e18:	4a2c      	ldr	r2, [pc, #176]	; (2ecc <configure_OCTO_peripheral+0xd4>)
    2e1a:	492d      	ldr	r1, [pc, #180]	; (2ed0 <configure_OCTO_peripheral+0xd8>)
    2e1c:	482d      	ldr	r0, [pc, #180]	; (2ed4 <configure_OCTO_peripheral+0xdc>)
    2e1e:	4b2e      	ldr	r3, [pc, #184]	; (2ed8 <configure_OCTO_peripheral+0xe0>)
    2e20:	4798      	blx	r3
#endif

    // Configure the DAC - LED stripe
    configure_dac();
    2e22:	4b2e      	ldr	r3, [pc, #184]	; (2edc <configure_OCTO_peripheral+0xe4>)
    2e24:	4798      	blx	r3

    // Initial state of the LED stripe
    set_led_bright_percent(0);
    2e26:	2000      	movs	r0, #0
    2e28:	4b2d      	ldr	r3, [pc, #180]	; (2ee0 <configure_OCTO_peripheral+0xe8>)
    2e2a:	4798      	blx	r3
       
    // Configure the RTC - Used as Tick (1ms)
    configure_rtc_count();
    2e2c:	4b2d      	ldr	r3, [pc, #180]	; (2ee4 <configure_OCTO_peripheral+0xec>)
    2e2e:	4798      	blx	r3

// Variables for testing!
uint32_t adc_reading = 0, reading = 0;
    2e30:	2300      	movs	r3, #0
    2e32:	9301      	str	r3, [sp, #4]
    2e34:	9300      	str	r3, [sp, #0]

    // Configure IC device and enable
    configure_gas_gauge();
    2e36:	4b2c      	ldr	r3, [pc, #176]	; (2ee8 <configure_OCTO_peripheral+0xf0>)
    2e38:	4798      	blx	r3
    if (gas_gauge_read(&adc_reading, &reading))
    2e3a:	4669      	mov	r1, sp
    2e3c:	a801      	add	r0, sp, #4
    2e3e:	4b2b      	ldr	r3, [pc, #172]	; (2eec <configure_OCTO_peripheral+0xf4>)
    2e40:	4798      	blx	r3
    2e42:	2800      	cmp	r0, #0
    2e44:	d004      	beq.n	2e50 <configure_OCTO_peripheral+0x58>
    {
        printf("Gas gauge read: %d \t|\t percent: %d\n", adc_reading, reading);
    2e46:	9a00      	ldr	r2, [sp, #0]
    2e48:	9901      	ldr	r1, [sp, #4]
    2e4a:	4829      	ldr	r0, [pc, #164]	; (2ef0 <configure_OCTO_peripheral+0xf8>)
    2e4c:	4b22      	ldr	r3, [pc, #136]	; (2ed8 <configure_OCTO_peripheral+0xe0>)
    2e4e:	4798      	blx	r3
    

    // Initial configuration and read of the Internal ADC - Copy and paste this code into the function of reading
    

    configure_adc_VMPPT();
    2e50:	4b28      	ldr	r3, [pc, #160]	; (2ef4 <configure_OCTO_peripheral+0xfc>)
    2e52:	4798      	blx	r3
    
    get_value_VMPPT(&adc_reading, &reading);
    2e54:	4669      	mov	r1, sp
    2e56:	a801      	add	r0, sp, #4
    2e58:	4b27      	ldr	r3, [pc, #156]	; (2ef8 <configure_OCTO_peripheral+0x100>)
    2e5a:	4798      	blx	r3
#ifdef DBG_MODE
    printf("VMPPT ADC Read: %d \t|\t converted: %d.%d V\n", adc_reading, reading/1000, reading%1000);
    2e5c:	9c00      	ldr	r4, [sp, #0]
    2e5e:	4f27      	ldr	r7, [pc, #156]	; (2efc <configure_OCTO_peripheral+0x104>)
    2e60:	21fa      	movs	r1, #250	; 0xfa
    2e62:	0089      	lsls	r1, r1, #2
    2e64:	0020      	movs	r0, r4
    2e66:	47b8      	blx	r7
    2e68:	000e      	movs	r6, r1
    2e6a:	4d25      	ldr	r5, [pc, #148]	; (2f00 <configure_OCTO_peripheral+0x108>)
    2e6c:	21fa      	movs	r1, #250	; 0xfa
    2e6e:	0089      	lsls	r1, r1, #2
    2e70:	0020      	movs	r0, r4
    2e72:	47a8      	blx	r5
    2e74:	0002      	movs	r2, r0
    2e76:	0033      	movs	r3, r6
    2e78:	9901      	ldr	r1, [sp, #4]
    2e7a:	4822      	ldr	r0, [pc, #136]	; (2f04 <configure_OCTO_peripheral+0x10c>)
    2e7c:	4c16      	ldr	r4, [pc, #88]	; (2ed8 <configure_OCTO_peripheral+0xe0>)
    2e7e:	47a0      	blx	r4
#endif
    
    turn_off_adc();
    2e80:	4b21      	ldr	r3, [pc, #132]	; (2f08 <configure_OCTO_peripheral+0x110>)
    2e82:	4798      	blx	r3
    
    
    configure_adc_TEMP();
    2e84:	4b21      	ldr	r3, [pc, #132]	; (2f0c <configure_OCTO_peripheral+0x114>)
    2e86:	4798      	blx	r3
      
    get_value_TEMP(&adc_reading, &reading);
    2e88:	4669      	mov	r1, sp
    2e8a:	a801      	add	r0, sp, #4
    2e8c:	4b20      	ldr	r3, [pc, #128]	; (2f10 <configure_OCTO_peripheral+0x118>)
    2e8e:	4798      	blx	r3
#ifdef DBG_MODE
    printf("TEMP ADC Read: %d \t|\t converted: %d.%d C\n", adc_reading, reading/10, reading%10);
    2e90:	9e00      	ldr	r6, [sp, #0]
    2e92:	210a      	movs	r1, #10
    2e94:	0030      	movs	r0, r6
    2e96:	47b8      	blx	r7
    2e98:	000f      	movs	r7, r1
    2e9a:	210a      	movs	r1, #10
    2e9c:	0030      	movs	r0, r6
    2e9e:	47a8      	blx	r5
    2ea0:	0002      	movs	r2, r0
    2ea2:	003b      	movs	r3, r7
    2ea4:	9901      	ldr	r1, [sp, #4]
    2ea6:	481b      	ldr	r0, [pc, #108]	; (2f14 <configure_OCTO_peripheral+0x11c>)
    2ea8:	47a0      	blx	r4
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    2eaa:	4b1b      	ldr	r3, [pc, #108]	; (2f18 <configure_OCTO_peripheral+0x120>)
    2eac:	2200      	movs	r2, #0
    2eae:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    2eb0:	2101      	movs	r1, #1
    2eb2:	7059      	strb	r1, [r3, #1]
	config->powersave  = false;
    2eb4:	709a      	strb	r2, [r3, #2]
    //printf("BCAP ADC Read: %d \t|\t converted: %d\n", adc_reading, reading);
    //#endif
//
    
    port_get_config_defaults(&pin_conf);
}
    2eb6:	b003      	add	sp, #12
    2eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2eba:	46c0      	nop			; (mov r8, r8)
    2ebc:	41004400 	.word	0x41004400
    2ec0:	2000000a 	.word	0x2000000a
    2ec4:	00000271 	.word	0x00000271
    2ec8:	000003d9 	.word	0x000003d9
    2ecc:	00005ed8 	.word	0x00005ed8
    2ed0:	00005ee4 	.word	0x00005ee4
    2ed4:	00005ef0 	.word	0x00005ef0
    2ed8:	00004d85 	.word	0x00004d85
    2edc:	000009e9 	.word	0x000009e9
    2ee0:	00000a21 	.word	0x00000a21
    2ee4:	00000b65 	.word	0x00000b65
    2ee8:	00000a49 	.word	0x00000a49
    2eec:	00000af9 	.word	0x00000af9
    2ef0:	00005f08 	.word	0x00005f08
    2ef4:	000007bd 	.word	0x000007bd
    2ef8:	000008b1 	.word	0x000008b1
    2efc:	000031a5 	.word	0x000031a5
    2f00:	00003099 	.word	0x00003099
    2f04:	00005f2c 	.word	0x00005f2c
    2f08:	0000087d 	.word	0x0000087d
    2f0c:	0000081d 	.word	0x0000081d
    2f10:	00000945 	.word	0x00000945
    2f14:	00005f58 	.word	0x00005f58
    2f18:	20000238 	.word	0x20000238

00002f1c <detect_bcap_touch>:

bool detect_bcap_touch(void)
{
    2f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f1e:	464f      	mov	r7, r9
    2f20:	4646      	mov	r6, r8
    2f22:	b4c0      	push	{r6, r7}
    bcap_counter = 0;
    2f24:	2500      	movs	r5, #0
    2f26:	4b3d      	ldr	r3, [pc, #244]	; (301c <detect_bcap_touch+0x100>)
    2f28:	601d      	str	r5, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2f2a:	4e3d      	ldr	r6, [pc, #244]	; (3020 <detect_bcap_touch+0x104>)
    2f2c:	2380      	movs	r3, #128	; 0x80
    2f2e:	031b      	lsls	r3, r3, #12
    2f30:	4699      	mov	r9, r3
    2f32:	6173      	str	r3, [r6, #20]
    
    port_pin_set_output_level(BCAP_ENABLE_PIN, BCAP_ENABLE_INACTIVE);  // sendPin Register low
    
    pin_conf.direction  = PORT_PIN_DIR_INPUT;                          // receivePin to input (pullups are off)
    2f34:	4c3b      	ldr	r4, [pc, #236]	; (3024 <detect_bcap_touch+0x108>)
    2f36:	7025      	strb	r5, [r4, #0]
    pin_conf.input_pull = PORT_PIN_PULL_NONE;
    2f38:	7065      	strb	r5, [r4, #1]
    port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2f3a:	0021      	movs	r1, r4
    2f3c:	2012      	movs	r0, #18
    2f3e:	4f3a      	ldr	r7, [pc, #232]	; (3028 <detect_bcap_touch+0x10c>)
    2f40:	47b8      	blx	r7
    
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2f42:	2301      	movs	r3, #1
    2f44:	7023      	strb	r3, [r4, #0]
    port_pin_set_config(BUTTON_0_PIN, &pin_conf);                       // receivePin to OUTPUT
    2f46:	0021      	movs	r1, r4
    2f48:	2012      	movs	r0, #18
    2f4a:	47b8      	blx	r7
    2f4c:	2380      	movs	r3, #128	; 0x80
    2f4e:	02db      	lsls	r3, r3, #11
    2f50:	4698      	mov	r8, r3
    2f52:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(BUTTON_0_PIN, BCAP_ENABLE_INACTIVE);     // pin is now LOW AND OUTPUT
    
    delay_us(10);
    2f54:	200a      	movs	r0, #10
    2f56:	4b35      	ldr	r3, [pc, #212]	; (302c <detect_bcap_touch+0x110>)
    2f58:	4798      	blx	r3
    
    /* Set buttons as inputs */
    pin_conf.direction  = PORT_PIN_DIR_INPUT;                          // receivePin to input (pullups are off)
    2f5a:	7025      	strb	r5, [r4, #0]
    pin_conf.input_pull = PORT_PIN_PULL_NONE;
    2f5c:	7065      	strb	r5, [r4, #1]
    port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2f5e:	0021      	movs	r1, r4
    2f60:	2012      	movs	r0, #18
    2f62:	47b8      	blx	r7
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2f64:	464b      	mov	r3, r9
    2f66:	61b3      	str	r3, [r6, #24]
	base->OUTCLR.reg = mask & ~level;
}

inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->IN.reg & arch_ioport_pin_to_mask(pin);
    2f68:	6a33      	ldr	r3, [r6, #32]
    
    port_pin_set_output_level(BCAP_ENABLE_PIN, BCAP_ENABLE_ACTIVE); // sendPin High
    
    while ((ioport_get_pin_level(BUTTON_0_PIN) != BUTTON_0_ACTIVE) && (bcap_counter < 0xFFFF))
    2f6a:	4642      	mov	r2, r8
    2f6c:	4213      	tst	r3, r2
    2f6e:	d116      	bne.n	2f9e <detect_bcap_touch+0x82>
    2f70:	4b2a      	ldr	r3, [pc, #168]	; (301c <detect_bcap_touch+0x100>)
    2f72:	681a      	ldr	r2, [r3, #0]
    2f74:	4b2e      	ldr	r3, [pc, #184]	; (3030 <detect_bcap_touch+0x114>)
    2f76:	429a      	cmp	r2, r3
    2f78:	d811      	bhi.n	2f9e <detect_bcap_touch+0x82>
    2f7a:	3201      	adds	r2, #1
    2f7c:	0030      	movs	r0, r6
    2f7e:	4641      	mov	r1, r8
    2f80:	2480      	movs	r4, #128	; 0x80
    2f82:	0264      	lsls	r4, r4, #9
    2f84:	e000      	b.n	2f88 <detect_bcap_touch+0x6c>
    2f86:	001a      	movs	r2, r3
    2f88:	6a03      	ldr	r3, [r0, #32]
    2f8a:	420b      	tst	r3, r1
    2f8c:	d002      	beq.n	2f94 <detect_bcap_touch+0x78>
    2f8e:	4b23      	ldr	r3, [pc, #140]	; (301c <detect_bcap_touch+0x100>)
    2f90:	601a      	str	r2, [r3, #0]
    2f92:	e004      	b.n	2f9e <detect_bcap_touch+0x82>
    2f94:	1c53      	adds	r3, r2, #1
    2f96:	42a3      	cmp	r3, r4
    2f98:	d1f5      	bne.n	2f86 <detect_bcap_touch+0x6a>
    2f9a:	4b20      	ldr	r3, [pc, #128]	; (301c <detect_bcap_touch+0x100>)
    2f9c:	601a      	str	r2, [r3, #0]
    //{
    //
    //}
    
    // set receive pin HIGH briefly to charge up fully - because the while loop above will exit when pin is ~ 2.5V
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2f9e:	4c21      	ldr	r4, [pc, #132]	; (3024 <detect_bcap_touch+0x108>)
    2fa0:	2301      	movs	r3, #1
    2fa2:	7023      	strb	r3, [r4, #0]
    port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2fa4:	0021      	movs	r1, r4
    2fa6:	2012      	movs	r0, #18
    2fa8:	4f1f      	ldr	r7, [pc, #124]	; (3028 <detect_bcap_touch+0x10c>)
    2faa:	47b8      	blx	r7
    2fac:	4d1c      	ldr	r5, [pc, #112]	; (3020 <detect_bcap_touch+0x104>)
    2fae:	2680      	movs	r6, #128	; 0x80
    2fb0:	02f6      	lsls	r6, r6, #11
    2fb2:	61ae      	str	r6, [r5, #24]
    port_pin_set_output_level(BUTTON_0_PIN, BCAP_ENABLE_ACTIVE);     // receivePin to OUTPUT - pin is now HIGH AND OUTPUT
    
    /* Set buttons as inputs */
    pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2fb4:	2300      	movs	r3, #0
    2fb6:	7023      	strb	r3, [r4, #0]
    pin_conf.input_pull = PORT_PIN_PULL_NONE;
    2fb8:	7063      	strb	r3, [r4, #1]
    port_pin_set_config(BUTTON_0_PIN, &pin_conf);	                    // receivePin to INPUT (pullup is off)
    2fba:	0021      	movs	r1, r4
    2fbc:	2012      	movs	r0, #18
    2fbe:	47b8      	blx	r7
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2fc0:	2380      	movs	r3, #128	; 0x80
    2fc2:	031b      	lsls	r3, r3, #12
    2fc4:	616b      	str	r3, [r5, #20]
    2fc6:	6a2b      	ldr	r3, [r5, #32]
    
    port_pin_set_output_level(BCAP_ENABLE_PIN, BCAP_ENABLE_INACTIVE);  // sendPin LOW
    
    while ((ioport_get_pin_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE) && (bcap_counter < 0xFFFF))
    2fc8:	4233      	tst	r3, r6
    2fca:	d017      	beq.n	2ffc <detect_bcap_touch+0xe0>
    2fcc:	4b13      	ldr	r3, [pc, #76]	; (301c <detect_bcap_touch+0x100>)
    2fce:	681a      	ldr	r2, [r3, #0]
    2fd0:	4b17      	ldr	r3, [pc, #92]	; (3030 <detect_bcap_touch+0x114>)
    2fd2:	429a      	cmp	r2, r3
    2fd4:	d81e      	bhi.n	3014 <detect_bcap_touch+0xf8>
    2fd6:	3201      	adds	r2, #1
    2fd8:	0028      	movs	r0, r5
    2fda:	0031      	movs	r1, r6
    2fdc:	2480      	movs	r4, #128	; 0x80
    2fde:	0264      	lsls	r4, r4, #9
    2fe0:	e000      	b.n	2fe4 <detect_bcap_touch+0xc8>
    2fe2:	001a      	movs	r2, r3
    2fe4:	6a03      	ldr	r3, [r0, #32]
    2fe6:	420b      	tst	r3, r1
    2fe8:	d102      	bne.n	2ff0 <detect_bcap_touch+0xd4>
    2fea:	4b0c      	ldr	r3, [pc, #48]	; (301c <detect_bcap_touch+0x100>)
    2fec:	601a      	str	r2, [r3, #0]
    2fee:	e005      	b.n	2ffc <detect_bcap_touch+0xe0>
    2ff0:	1c53      	adds	r3, r2, #1
    2ff2:	42a3      	cmp	r3, r4
    2ff4:	d1f5      	bne.n	2fe2 <detect_bcap_touch+0xc6>
    2ff6:	4b09      	ldr	r3, [pc, #36]	; (301c <detect_bcap_touch+0x100>)
    2ff8:	601a      	str	r2, [r3, #0]
    2ffa:	e00b      	b.n	3014 <detect_bcap_touch+0xf8>
    {
        bcap_counter++;
    }
    
    if (bcap_counter < 0xFFFF)
    2ffc:	4b07      	ldr	r3, [pc, #28]	; (301c <detect_bcap_touch+0x100>)
    2ffe:	6819      	ldr	r1, [r3, #0]
    3000:	4b0b      	ldr	r3, [pc, #44]	; (3030 <detect_bcap_touch+0x114>)
    3002:	4299      	cmp	r1, r3
    3004:	d806      	bhi.n	3014 <detect_bcap_touch+0xf8>
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    3006:	2280      	movs	r2, #128	; 0x80
    3008:	0212      	lsls	r2, r2, #8
    300a:	4b05      	ldr	r3, [pc, #20]	; (3020 <detect_bcap_touch+0x104>)
    300c:	61da      	str	r2, [r3, #28]
    {
        port_pin_toggle_output_level(LED_GREEN_PIN);
        printf("\nbcap counter = %d\n", bcap_counter);
    300e:	4809      	ldr	r0, [pc, #36]	; (3034 <detect_bcap_touch+0x118>)
    3010:	4b09      	ldr	r3, [pc, #36]	; (3038 <detect_bcap_touch+0x11c>)
    3012:	4798      	blx	r3
    }   
}
    3014:	bc0c      	pop	{r2, r3}
    3016:	4690      	mov	r8, r2
    3018:	4699      	mov	r9, r3
    301a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    301c:	200000c8 	.word	0x200000c8
    3020:	41004400 	.word	0x41004400
    3024:	20000238 	.word	0x20000238
    3028:	0000130d 	.word	0x0000130d
    302c:	00000469 	.word	0x00000469
    3030:	0000fffe 	.word	0x0000fffe
    3034:	00005f84 	.word	0x00005f84
    3038:	00004d85 	.word	0x00004d85

0000303c <main>:

//=============================================================================
//! \brief Main Function.
//=============================================================================
int main (void)
{
    303c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	system_init();
    303e:	4b0d      	ldr	r3, [pc, #52]	; (3074 <main+0x38>)
    3040:	4798      	blx	r3
        
    // Configure all the peripherals for the OCTO Board
    configure_OCTO_peripheral();
    3042:	4b0d      	ldr	r3, [pc, #52]	; (3078 <main+0x3c>)
    3044:	4798      	blx	r3
    
    delay_init();
    3046:	4b0d      	ldr	r3, [pc, #52]	; (307c <main+0x40>)
    3048:	4798      	blx	r3
    // Used with the DAC for the led brightness
    uint16_t led_bright = 0;
    bool     led_rising = true;
    
    // RTC timing
    uint32_t timer = get_tick();
    304a:	4b0d      	ldr	r3, [pc, #52]	; (3080 <main+0x44>)
    304c:	4798      	blx	r3
    304e:	0004      	movs	r4, r0
    
    while (true) 
    {
        if (tick_elapsed(timer) % 200 == 0)
    3050:	4e0c      	ldr	r6, [pc, #48]	; (3084 <main+0x48>)
    3052:	4d0d      	ldr	r5, [pc, #52]	; (3088 <main+0x4c>)
                //{
                    //led_bright -= 5;
                //}
            //}
            
            if (detect_bcap_touch())
    3054:	4f0d      	ldr	r7, [pc, #52]	; (308c <main+0x50>)
    // RTC timing
    uint32_t timer = get_tick();
    
    while (true) 
    {
        if (tick_elapsed(timer) % 200 == 0)
    3056:	0020      	movs	r0, r4
    3058:	47b0      	blx	r6
    305a:	21c8      	movs	r1, #200	; 0xc8
    305c:	47a8      	blx	r5
    305e:	2900      	cmp	r1, #0
    3060:	d104      	bne.n	306c <main+0x30>
                //{
                    //led_bright -= 5;
                //}
            //}
            
            if (detect_bcap_touch())
    3062:	47b8      	blx	r7
    3064:	2280      	movs	r2, #128	; 0x80
    3066:	01d2      	lsls	r2, r2, #7
    3068:	4b09      	ldr	r3, [pc, #36]	; (3090 <main+0x54>)
    306a:	61da      	str	r2, [r3, #28]
            //}
            
            port_pin_toggle_output_level(LED_RED_PIN);            
        }
        
        bt_usart_receive_job();
    306c:	4b09      	ldr	r3, [pc, #36]	; (3094 <main+0x58>)
    306e:	4798      	blx	r3
    }
    3070:	e7f1      	b.n	3056 <main+0x1a>
    3072:	46c0      	nop			; (mov r8, r8)
    3074:	00002c91 	.word	0x00002c91
    3078:	00002df9 	.word	0x00002df9
    307c:	00000429 	.word	0x00000429
    3080:	00000bc9 	.word	0x00000bc9
    3084:	00000bd5 	.word	0x00000bd5
    3088:	000031a5 	.word	0x000031a5
    308c:	00002f1d 	.word	0x00002f1d
    3090:	41004400 	.word	0x41004400
    3094:	0000040d 	.word	0x0000040d

00003098 <__aeabi_uidiv>:
    3098:	2200      	movs	r2, #0
    309a:	0843      	lsrs	r3, r0, #1
    309c:	428b      	cmp	r3, r1
    309e:	d374      	bcc.n	318a <__aeabi_uidiv+0xf2>
    30a0:	0903      	lsrs	r3, r0, #4
    30a2:	428b      	cmp	r3, r1
    30a4:	d35f      	bcc.n	3166 <__aeabi_uidiv+0xce>
    30a6:	0a03      	lsrs	r3, r0, #8
    30a8:	428b      	cmp	r3, r1
    30aa:	d344      	bcc.n	3136 <__aeabi_uidiv+0x9e>
    30ac:	0b03      	lsrs	r3, r0, #12
    30ae:	428b      	cmp	r3, r1
    30b0:	d328      	bcc.n	3104 <__aeabi_uidiv+0x6c>
    30b2:	0c03      	lsrs	r3, r0, #16
    30b4:	428b      	cmp	r3, r1
    30b6:	d30d      	bcc.n	30d4 <__aeabi_uidiv+0x3c>
    30b8:	22ff      	movs	r2, #255	; 0xff
    30ba:	0209      	lsls	r1, r1, #8
    30bc:	ba12      	rev	r2, r2
    30be:	0c03      	lsrs	r3, r0, #16
    30c0:	428b      	cmp	r3, r1
    30c2:	d302      	bcc.n	30ca <__aeabi_uidiv+0x32>
    30c4:	1212      	asrs	r2, r2, #8
    30c6:	0209      	lsls	r1, r1, #8
    30c8:	d065      	beq.n	3196 <__aeabi_uidiv+0xfe>
    30ca:	0b03      	lsrs	r3, r0, #12
    30cc:	428b      	cmp	r3, r1
    30ce:	d319      	bcc.n	3104 <__aeabi_uidiv+0x6c>
    30d0:	e000      	b.n	30d4 <__aeabi_uidiv+0x3c>
    30d2:	0a09      	lsrs	r1, r1, #8
    30d4:	0bc3      	lsrs	r3, r0, #15
    30d6:	428b      	cmp	r3, r1
    30d8:	d301      	bcc.n	30de <__aeabi_uidiv+0x46>
    30da:	03cb      	lsls	r3, r1, #15
    30dc:	1ac0      	subs	r0, r0, r3
    30de:	4152      	adcs	r2, r2
    30e0:	0b83      	lsrs	r3, r0, #14
    30e2:	428b      	cmp	r3, r1
    30e4:	d301      	bcc.n	30ea <__aeabi_uidiv+0x52>
    30e6:	038b      	lsls	r3, r1, #14
    30e8:	1ac0      	subs	r0, r0, r3
    30ea:	4152      	adcs	r2, r2
    30ec:	0b43      	lsrs	r3, r0, #13
    30ee:	428b      	cmp	r3, r1
    30f0:	d301      	bcc.n	30f6 <__aeabi_uidiv+0x5e>
    30f2:	034b      	lsls	r3, r1, #13
    30f4:	1ac0      	subs	r0, r0, r3
    30f6:	4152      	adcs	r2, r2
    30f8:	0b03      	lsrs	r3, r0, #12
    30fa:	428b      	cmp	r3, r1
    30fc:	d301      	bcc.n	3102 <__aeabi_uidiv+0x6a>
    30fe:	030b      	lsls	r3, r1, #12
    3100:	1ac0      	subs	r0, r0, r3
    3102:	4152      	adcs	r2, r2
    3104:	0ac3      	lsrs	r3, r0, #11
    3106:	428b      	cmp	r3, r1
    3108:	d301      	bcc.n	310e <__aeabi_uidiv+0x76>
    310a:	02cb      	lsls	r3, r1, #11
    310c:	1ac0      	subs	r0, r0, r3
    310e:	4152      	adcs	r2, r2
    3110:	0a83      	lsrs	r3, r0, #10
    3112:	428b      	cmp	r3, r1
    3114:	d301      	bcc.n	311a <__aeabi_uidiv+0x82>
    3116:	028b      	lsls	r3, r1, #10
    3118:	1ac0      	subs	r0, r0, r3
    311a:	4152      	adcs	r2, r2
    311c:	0a43      	lsrs	r3, r0, #9
    311e:	428b      	cmp	r3, r1
    3120:	d301      	bcc.n	3126 <__aeabi_uidiv+0x8e>
    3122:	024b      	lsls	r3, r1, #9
    3124:	1ac0      	subs	r0, r0, r3
    3126:	4152      	adcs	r2, r2
    3128:	0a03      	lsrs	r3, r0, #8
    312a:	428b      	cmp	r3, r1
    312c:	d301      	bcc.n	3132 <__aeabi_uidiv+0x9a>
    312e:	020b      	lsls	r3, r1, #8
    3130:	1ac0      	subs	r0, r0, r3
    3132:	4152      	adcs	r2, r2
    3134:	d2cd      	bcs.n	30d2 <__aeabi_uidiv+0x3a>
    3136:	09c3      	lsrs	r3, r0, #7
    3138:	428b      	cmp	r3, r1
    313a:	d301      	bcc.n	3140 <__aeabi_uidiv+0xa8>
    313c:	01cb      	lsls	r3, r1, #7
    313e:	1ac0      	subs	r0, r0, r3
    3140:	4152      	adcs	r2, r2
    3142:	0983      	lsrs	r3, r0, #6
    3144:	428b      	cmp	r3, r1
    3146:	d301      	bcc.n	314c <__aeabi_uidiv+0xb4>
    3148:	018b      	lsls	r3, r1, #6
    314a:	1ac0      	subs	r0, r0, r3
    314c:	4152      	adcs	r2, r2
    314e:	0943      	lsrs	r3, r0, #5
    3150:	428b      	cmp	r3, r1
    3152:	d301      	bcc.n	3158 <__aeabi_uidiv+0xc0>
    3154:	014b      	lsls	r3, r1, #5
    3156:	1ac0      	subs	r0, r0, r3
    3158:	4152      	adcs	r2, r2
    315a:	0903      	lsrs	r3, r0, #4
    315c:	428b      	cmp	r3, r1
    315e:	d301      	bcc.n	3164 <__aeabi_uidiv+0xcc>
    3160:	010b      	lsls	r3, r1, #4
    3162:	1ac0      	subs	r0, r0, r3
    3164:	4152      	adcs	r2, r2
    3166:	08c3      	lsrs	r3, r0, #3
    3168:	428b      	cmp	r3, r1
    316a:	d301      	bcc.n	3170 <__aeabi_uidiv+0xd8>
    316c:	00cb      	lsls	r3, r1, #3
    316e:	1ac0      	subs	r0, r0, r3
    3170:	4152      	adcs	r2, r2
    3172:	0883      	lsrs	r3, r0, #2
    3174:	428b      	cmp	r3, r1
    3176:	d301      	bcc.n	317c <__aeabi_uidiv+0xe4>
    3178:	008b      	lsls	r3, r1, #2
    317a:	1ac0      	subs	r0, r0, r3
    317c:	4152      	adcs	r2, r2
    317e:	0843      	lsrs	r3, r0, #1
    3180:	428b      	cmp	r3, r1
    3182:	d301      	bcc.n	3188 <__aeabi_uidiv+0xf0>
    3184:	004b      	lsls	r3, r1, #1
    3186:	1ac0      	subs	r0, r0, r3
    3188:	4152      	adcs	r2, r2
    318a:	1a41      	subs	r1, r0, r1
    318c:	d200      	bcs.n	3190 <__aeabi_uidiv+0xf8>
    318e:	4601      	mov	r1, r0
    3190:	4152      	adcs	r2, r2
    3192:	4610      	mov	r0, r2
    3194:	4770      	bx	lr
    3196:	e7ff      	b.n	3198 <__aeabi_uidiv+0x100>
    3198:	b501      	push	{r0, lr}
    319a:	2000      	movs	r0, #0
    319c:	f000 f8f0 	bl	3380 <__aeabi_idiv0>
    31a0:	bd02      	pop	{r1, pc}
    31a2:	46c0      	nop			; (mov r8, r8)

000031a4 <__aeabi_uidivmod>:
    31a4:	2900      	cmp	r1, #0
    31a6:	d0f7      	beq.n	3198 <__aeabi_uidiv+0x100>
    31a8:	e776      	b.n	3098 <__aeabi_uidiv>
    31aa:	4770      	bx	lr

000031ac <__aeabi_idiv>:
    31ac:	4603      	mov	r3, r0
    31ae:	430b      	orrs	r3, r1
    31b0:	d47f      	bmi.n	32b2 <__aeabi_idiv+0x106>
    31b2:	2200      	movs	r2, #0
    31b4:	0843      	lsrs	r3, r0, #1
    31b6:	428b      	cmp	r3, r1
    31b8:	d374      	bcc.n	32a4 <__aeabi_idiv+0xf8>
    31ba:	0903      	lsrs	r3, r0, #4
    31bc:	428b      	cmp	r3, r1
    31be:	d35f      	bcc.n	3280 <__aeabi_idiv+0xd4>
    31c0:	0a03      	lsrs	r3, r0, #8
    31c2:	428b      	cmp	r3, r1
    31c4:	d344      	bcc.n	3250 <__aeabi_idiv+0xa4>
    31c6:	0b03      	lsrs	r3, r0, #12
    31c8:	428b      	cmp	r3, r1
    31ca:	d328      	bcc.n	321e <__aeabi_idiv+0x72>
    31cc:	0c03      	lsrs	r3, r0, #16
    31ce:	428b      	cmp	r3, r1
    31d0:	d30d      	bcc.n	31ee <__aeabi_idiv+0x42>
    31d2:	22ff      	movs	r2, #255	; 0xff
    31d4:	0209      	lsls	r1, r1, #8
    31d6:	ba12      	rev	r2, r2
    31d8:	0c03      	lsrs	r3, r0, #16
    31da:	428b      	cmp	r3, r1
    31dc:	d302      	bcc.n	31e4 <__aeabi_idiv+0x38>
    31de:	1212      	asrs	r2, r2, #8
    31e0:	0209      	lsls	r1, r1, #8
    31e2:	d065      	beq.n	32b0 <__aeabi_idiv+0x104>
    31e4:	0b03      	lsrs	r3, r0, #12
    31e6:	428b      	cmp	r3, r1
    31e8:	d319      	bcc.n	321e <__aeabi_idiv+0x72>
    31ea:	e000      	b.n	31ee <__aeabi_idiv+0x42>
    31ec:	0a09      	lsrs	r1, r1, #8
    31ee:	0bc3      	lsrs	r3, r0, #15
    31f0:	428b      	cmp	r3, r1
    31f2:	d301      	bcc.n	31f8 <__aeabi_idiv+0x4c>
    31f4:	03cb      	lsls	r3, r1, #15
    31f6:	1ac0      	subs	r0, r0, r3
    31f8:	4152      	adcs	r2, r2
    31fa:	0b83      	lsrs	r3, r0, #14
    31fc:	428b      	cmp	r3, r1
    31fe:	d301      	bcc.n	3204 <__aeabi_idiv+0x58>
    3200:	038b      	lsls	r3, r1, #14
    3202:	1ac0      	subs	r0, r0, r3
    3204:	4152      	adcs	r2, r2
    3206:	0b43      	lsrs	r3, r0, #13
    3208:	428b      	cmp	r3, r1
    320a:	d301      	bcc.n	3210 <__aeabi_idiv+0x64>
    320c:	034b      	lsls	r3, r1, #13
    320e:	1ac0      	subs	r0, r0, r3
    3210:	4152      	adcs	r2, r2
    3212:	0b03      	lsrs	r3, r0, #12
    3214:	428b      	cmp	r3, r1
    3216:	d301      	bcc.n	321c <__aeabi_idiv+0x70>
    3218:	030b      	lsls	r3, r1, #12
    321a:	1ac0      	subs	r0, r0, r3
    321c:	4152      	adcs	r2, r2
    321e:	0ac3      	lsrs	r3, r0, #11
    3220:	428b      	cmp	r3, r1
    3222:	d301      	bcc.n	3228 <__aeabi_idiv+0x7c>
    3224:	02cb      	lsls	r3, r1, #11
    3226:	1ac0      	subs	r0, r0, r3
    3228:	4152      	adcs	r2, r2
    322a:	0a83      	lsrs	r3, r0, #10
    322c:	428b      	cmp	r3, r1
    322e:	d301      	bcc.n	3234 <__aeabi_idiv+0x88>
    3230:	028b      	lsls	r3, r1, #10
    3232:	1ac0      	subs	r0, r0, r3
    3234:	4152      	adcs	r2, r2
    3236:	0a43      	lsrs	r3, r0, #9
    3238:	428b      	cmp	r3, r1
    323a:	d301      	bcc.n	3240 <__aeabi_idiv+0x94>
    323c:	024b      	lsls	r3, r1, #9
    323e:	1ac0      	subs	r0, r0, r3
    3240:	4152      	adcs	r2, r2
    3242:	0a03      	lsrs	r3, r0, #8
    3244:	428b      	cmp	r3, r1
    3246:	d301      	bcc.n	324c <__aeabi_idiv+0xa0>
    3248:	020b      	lsls	r3, r1, #8
    324a:	1ac0      	subs	r0, r0, r3
    324c:	4152      	adcs	r2, r2
    324e:	d2cd      	bcs.n	31ec <__aeabi_idiv+0x40>
    3250:	09c3      	lsrs	r3, r0, #7
    3252:	428b      	cmp	r3, r1
    3254:	d301      	bcc.n	325a <__aeabi_idiv+0xae>
    3256:	01cb      	lsls	r3, r1, #7
    3258:	1ac0      	subs	r0, r0, r3
    325a:	4152      	adcs	r2, r2
    325c:	0983      	lsrs	r3, r0, #6
    325e:	428b      	cmp	r3, r1
    3260:	d301      	bcc.n	3266 <__aeabi_idiv+0xba>
    3262:	018b      	lsls	r3, r1, #6
    3264:	1ac0      	subs	r0, r0, r3
    3266:	4152      	adcs	r2, r2
    3268:	0943      	lsrs	r3, r0, #5
    326a:	428b      	cmp	r3, r1
    326c:	d301      	bcc.n	3272 <__aeabi_idiv+0xc6>
    326e:	014b      	lsls	r3, r1, #5
    3270:	1ac0      	subs	r0, r0, r3
    3272:	4152      	adcs	r2, r2
    3274:	0903      	lsrs	r3, r0, #4
    3276:	428b      	cmp	r3, r1
    3278:	d301      	bcc.n	327e <__aeabi_idiv+0xd2>
    327a:	010b      	lsls	r3, r1, #4
    327c:	1ac0      	subs	r0, r0, r3
    327e:	4152      	adcs	r2, r2
    3280:	08c3      	lsrs	r3, r0, #3
    3282:	428b      	cmp	r3, r1
    3284:	d301      	bcc.n	328a <__aeabi_idiv+0xde>
    3286:	00cb      	lsls	r3, r1, #3
    3288:	1ac0      	subs	r0, r0, r3
    328a:	4152      	adcs	r2, r2
    328c:	0883      	lsrs	r3, r0, #2
    328e:	428b      	cmp	r3, r1
    3290:	d301      	bcc.n	3296 <__aeabi_idiv+0xea>
    3292:	008b      	lsls	r3, r1, #2
    3294:	1ac0      	subs	r0, r0, r3
    3296:	4152      	adcs	r2, r2
    3298:	0843      	lsrs	r3, r0, #1
    329a:	428b      	cmp	r3, r1
    329c:	d301      	bcc.n	32a2 <__aeabi_idiv+0xf6>
    329e:	004b      	lsls	r3, r1, #1
    32a0:	1ac0      	subs	r0, r0, r3
    32a2:	4152      	adcs	r2, r2
    32a4:	1a41      	subs	r1, r0, r1
    32a6:	d200      	bcs.n	32aa <__aeabi_idiv+0xfe>
    32a8:	4601      	mov	r1, r0
    32aa:	4152      	adcs	r2, r2
    32ac:	4610      	mov	r0, r2
    32ae:	4770      	bx	lr
    32b0:	e05d      	b.n	336e <__aeabi_idiv+0x1c2>
    32b2:	0fca      	lsrs	r2, r1, #31
    32b4:	d000      	beq.n	32b8 <__aeabi_idiv+0x10c>
    32b6:	4249      	negs	r1, r1
    32b8:	1003      	asrs	r3, r0, #32
    32ba:	d300      	bcc.n	32be <__aeabi_idiv+0x112>
    32bc:	4240      	negs	r0, r0
    32be:	4053      	eors	r3, r2
    32c0:	2200      	movs	r2, #0
    32c2:	469c      	mov	ip, r3
    32c4:	0903      	lsrs	r3, r0, #4
    32c6:	428b      	cmp	r3, r1
    32c8:	d32d      	bcc.n	3326 <__aeabi_idiv+0x17a>
    32ca:	0a03      	lsrs	r3, r0, #8
    32cc:	428b      	cmp	r3, r1
    32ce:	d312      	bcc.n	32f6 <__aeabi_idiv+0x14a>
    32d0:	22fc      	movs	r2, #252	; 0xfc
    32d2:	0189      	lsls	r1, r1, #6
    32d4:	ba12      	rev	r2, r2
    32d6:	0a03      	lsrs	r3, r0, #8
    32d8:	428b      	cmp	r3, r1
    32da:	d30c      	bcc.n	32f6 <__aeabi_idiv+0x14a>
    32dc:	0189      	lsls	r1, r1, #6
    32de:	1192      	asrs	r2, r2, #6
    32e0:	428b      	cmp	r3, r1
    32e2:	d308      	bcc.n	32f6 <__aeabi_idiv+0x14a>
    32e4:	0189      	lsls	r1, r1, #6
    32e6:	1192      	asrs	r2, r2, #6
    32e8:	428b      	cmp	r3, r1
    32ea:	d304      	bcc.n	32f6 <__aeabi_idiv+0x14a>
    32ec:	0189      	lsls	r1, r1, #6
    32ee:	d03a      	beq.n	3366 <__aeabi_idiv+0x1ba>
    32f0:	1192      	asrs	r2, r2, #6
    32f2:	e000      	b.n	32f6 <__aeabi_idiv+0x14a>
    32f4:	0989      	lsrs	r1, r1, #6
    32f6:	09c3      	lsrs	r3, r0, #7
    32f8:	428b      	cmp	r3, r1
    32fa:	d301      	bcc.n	3300 <__aeabi_idiv+0x154>
    32fc:	01cb      	lsls	r3, r1, #7
    32fe:	1ac0      	subs	r0, r0, r3
    3300:	4152      	adcs	r2, r2
    3302:	0983      	lsrs	r3, r0, #6
    3304:	428b      	cmp	r3, r1
    3306:	d301      	bcc.n	330c <__aeabi_idiv+0x160>
    3308:	018b      	lsls	r3, r1, #6
    330a:	1ac0      	subs	r0, r0, r3
    330c:	4152      	adcs	r2, r2
    330e:	0943      	lsrs	r3, r0, #5
    3310:	428b      	cmp	r3, r1
    3312:	d301      	bcc.n	3318 <__aeabi_idiv+0x16c>
    3314:	014b      	lsls	r3, r1, #5
    3316:	1ac0      	subs	r0, r0, r3
    3318:	4152      	adcs	r2, r2
    331a:	0903      	lsrs	r3, r0, #4
    331c:	428b      	cmp	r3, r1
    331e:	d301      	bcc.n	3324 <__aeabi_idiv+0x178>
    3320:	010b      	lsls	r3, r1, #4
    3322:	1ac0      	subs	r0, r0, r3
    3324:	4152      	adcs	r2, r2
    3326:	08c3      	lsrs	r3, r0, #3
    3328:	428b      	cmp	r3, r1
    332a:	d301      	bcc.n	3330 <__aeabi_idiv+0x184>
    332c:	00cb      	lsls	r3, r1, #3
    332e:	1ac0      	subs	r0, r0, r3
    3330:	4152      	adcs	r2, r2
    3332:	0883      	lsrs	r3, r0, #2
    3334:	428b      	cmp	r3, r1
    3336:	d301      	bcc.n	333c <__aeabi_idiv+0x190>
    3338:	008b      	lsls	r3, r1, #2
    333a:	1ac0      	subs	r0, r0, r3
    333c:	4152      	adcs	r2, r2
    333e:	d2d9      	bcs.n	32f4 <__aeabi_idiv+0x148>
    3340:	0843      	lsrs	r3, r0, #1
    3342:	428b      	cmp	r3, r1
    3344:	d301      	bcc.n	334a <__aeabi_idiv+0x19e>
    3346:	004b      	lsls	r3, r1, #1
    3348:	1ac0      	subs	r0, r0, r3
    334a:	4152      	adcs	r2, r2
    334c:	1a41      	subs	r1, r0, r1
    334e:	d200      	bcs.n	3352 <__aeabi_idiv+0x1a6>
    3350:	4601      	mov	r1, r0
    3352:	4663      	mov	r3, ip
    3354:	4152      	adcs	r2, r2
    3356:	105b      	asrs	r3, r3, #1
    3358:	4610      	mov	r0, r2
    335a:	d301      	bcc.n	3360 <__aeabi_idiv+0x1b4>
    335c:	4240      	negs	r0, r0
    335e:	2b00      	cmp	r3, #0
    3360:	d500      	bpl.n	3364 <__aeabi_idiv+0x1b8>
    3362:	4249      	negs	r1, r1
    3364:	4770      	bx	lr
    3366:	4663      	mov	r3, ip
    3368:	105b      	asrs	r3, r3, #1
    336a:	d300      	bcc.n	336e <__aeabi_idiv+0x1c2>
    336c:	4240      	negs	r0, r0
    336e:	b501      	push	{r0, lr}
    3370:	2000      	movs	r0, #0
    3372:	f000 f805 	bl	3380 <__aeabi_idiv0>
    3376:	bd02      	pop	{r1, pc}

00003378 <__aeabi_idivmod>:
    3378:	2900      	cmp	r1, #0
    337a:	d0f8      	beq.n	336e <__aeabi_idiv+0x1c2>
    337c:	e716      	b.n	31ac <__aeabi_idiv>
    337e:	4770      	bx	lr

00003380 <__aeabi_idiv0>:
    3380:	4770      	bx	lr
    3382:	46c0      	nop			; (mov r8, r8)

00003384 <__aeabi_lmul>:
    3384:	b5f0      	push	{r4, r5, r6, r7, lr}
    3386:	464f      	mov	r7, r9
    3388:	4646      	mov	r6, r8
    338a:	b4c0      	push	{r6, r7}
    338c:	0416      	lsls	r6, r2, #16
    338e:	0c36      	lsrs	r6, r6, #16
    3390:	4699      	mov	r9, r3
    3392:	0033      	movs	r3, r6
    3394:	0405      	lsls	r5, r0, #16
    3396:	0c2c      	lsrs	r4, r5, #16
    3398:	0c07      	lsrs	r7, r0, #16
    339a:	0c15      	lsrs	r5, r2, #16
    339c:	4363      	muls	r3, r4
    339e:	437e      	muls	r6, r7
    33a0:	436f      	muls	r7, r5
    33a2:	4365      	muls	r5, r4
    33a4:	0c1c      	lsrs	r4, r3, #16
    33a6:	19ad      	adds	r5, r5, r6
    33a8:	1964      	adds	r4, r4, r5
    33aa:	469c      	mov	ip, r3
    33ac:	42a6      	cmp	r6, r4
    33ae:	d903      	bls.n	33b8 <__aeabi_lmul+0x34>
    33b0:	2380      	movs	r3, #128	; 0x80
    33b2:	025b      	lsls	r3, r3, #9
    33b4:	4698      	mov	r8, r3
    33b6:	4447      	add	r7, r8
    33b8:	4663      	mov	r3, ip
    33ba:	0c25      	lsrs	r5, r4, #16
    33bc:	19ef      	adds	r7, r5, r7
    33be:	041d      	lsls	r5, r3, #16
    33c0:	464b      	mov	r3, r9
    33c2:	434a      	muls	r2, r1
    33c4:	4343      	muls	r3, r0
    33c6:	0c2d      	lsrs	r5, r5, #16
    33c8:	0424      	lsls	r4, r4, #16
    33ca:	1964      	adds	r4, r4, r5
    33cc:	1899      	adds	r1, r3, r2
    33ce:	19c9      	adds	r1, r1, r7
    33d0:	0020      	movs	r0, r4
    33d2:	bc0c      	pop	{r2, r3}
    33d4:	4690      	mov	r8, r2
    33d6:	4699      	mov	r9, r3
    33d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33da:	46c0      	nop			; (mov r8, r8)

000033dc <__aeabi_dadd>:
    33dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    33de:	4656      	mov	r6, sl
    33e0:	465f      	mov	r7, fp
    33e2:	464d      	mov	r5, r9
    33e4:	4644      	mov	r4, r8
    33e6:	b4f0      	push	{r4, r5, r6, r7}
    33e8:	000f      	movs	r7, r1
    33ea:	0ffd      	lsrs	r5, r7, #31
    33ec:	46aa      	mov	sl, r5
    33ee:	0309      	lsls	r1, r1, #12
    33f0:	007c      	lsls	r4, r7, #1
    33f2:	002e      	movs	r6, r5
    33f4:	005f      	lsls	r7, r3, #1
    33f6:	0f45      	lsrs	r5, r0, #29
    33f8:	0a49      	lsrs	r1, r1, #9
    33fa:	0d7f      	lsrs	r7, r7, #21
    33fc:	4329      	orrs	r1, r5
    33fe:	00c5      	lsls	r5, r0, #3
    3400:	0318      	lsls	r0, r3, #12
    3402:	46bc      	mov	ip, r7
    3404:	0a40      	lsrs	r0, r0, #9
    3406:	0f57      	lsrs	r7, r2, #29
    3408:	0d64      	lsrs	r4, r4, #21
    340a:	0fdb      	lsrs	r3, r3, #31
    340c:	4338      	orrs	r0, r7
    340e:	00d2      	lsls	r2, r2, #3
    3410:	459a      	cmp	sl, r3
    3412:	d100      	bne.n	3416 <__aeabi_dadd+0x3a>
    3414:	e0aa      	b.n	356c <__aeabi_dadd+0x190>
    3416:	4666      	mov	r6, ip
    3418:	1ba6      	subs	r6, r4, r6
    341a:	2e00      	cmp	r6, #0
    341c:	dc00      	bgt.n	3420 <__aeabi_dadd+0x44>
    341e:	e0ff      	b.n	3620 <__aeabi_dadd+0x244>
    3420:	4663      	mov	r3, ip
    3422:	2b00      	cmp	r3, #0
    3424:	d139      	bne.n	349a <__aeabi_dadd+0xbe>
    3426:	0003      	movs	r3, r0
    3428:	4313      	orrs	r3, r2
    342a:	d000      	beq.n	342e <__aeabi_dadd+0x52>
    342c:	e0d9      	b.n	35e2 <__aeabi_dadd+0x206>
    342e:	076b      	lsls	r3, r5, #29
    3430:	d009      	beq.n	3446 <__aeabi_dadd+0x6a>
    3432:	230f      	movs	r3, #15
    3434:	402b      	ands	r3, r5
    3436:	2b04      	cmp	r3, #4
    3438:	d005      	beq.n	3446 <__aeabi_dadd+0x6a>
    343a:	1d2b      	adds	r3, r5, #4
    343c:	42ab      	cmp	r3, r5
    343e:	41ad      	sbcs	r5, r5
    3440:	426d      	negs	r5, r5
    3442:	1949      	adds	r1, r1, r5
    3444:	001d      	movs	r5, r3
    3446:	020b      	lsls	r3, r1, #8
    3448:	d400      	bmi.n	344c <__aeabi_dadd+0x70>
    344a:	e082      	b.n	3552 <__aeabi_dadd+0x176>
    344c:	4bca      	ldr	r3, [pc, #808]	; (3778 <__aeabi_dadd+0x39c>)
    344e:	3401      	adds	r4, #1
    3450:	429c      	cmp	r4, r3
    3452:	d100      	bne.n	3456 <__aeabi_dadd+0x7a>
    3454:	e0fe      	b.n	3654 <__aeabi_dadd+0x278>
    3456:	000a      	movs	r2, r1
    3458:	4656      	mov	r6, sl
    345a:	4bc8      	ldr	r3, [pc, #800]	; (377c <__aeabi_dadd+0x3a0>)
    345c:	08ed      	lsrs	r5, r5, #3
    345e:	401a      	ands	r2, r3
    3460:	0750      	lsls	r0, r2, #29
    3462:	0564      	lsls	r4, r4, #21
    3464:	0252      	lsls	r2, r2, #9
    3466:	4305      	orrs	r5, r0
    3468:	0b12      	lsrs	r2, r2, #12
    346a:	0d64      	lsrs	r4, r4, #21
    346c:	2100      	movs	r1, #0
    346e:	0312      	lsls	r2, r2, #12
    3470:	0d0b      	lsrs	r3, r1, #20
    3472:	051b      	lsls	r3, r3, #20
    3474:	0564      	lsls	r4, r4, #21
    3476:	0b12      	lsrs	r2, r2, #12
    3478:	431a      	orrs	r2, r3
    347a:	0863      	lsrs	r3, r4, #1
    347c:	4cc0      	ldr	r4, [pc, #768]	; (3780 <__aeabi_dadd+0x3a4>)
    347e:	07f6      	lsls	r6, r6, #31
    3480:	4014      	ands	r4, r2
    3482:	431c      	orrs	r4, r3
    3484:	0064      	lsls	r4, r4, #1
    3486:	0864      	lsrs	r4, r4, #1
    3488:	4334      	orrs	r4, r6
    348a:	0028      	movs	r0, r5
    348c:	0021      	movs	r1, r4
    348e:	bc3c      	pop	{r2, r3, r4, r5}
    3490:	4690      	mov	r8, r2
    3492:	4699      	mov	r9, r3
    3494:	46a2      	mov	sl, r4
    3496:	46ab      	mov	fp, r5
    3498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    349a:	4bb7      	ldr	r3, [pc, #732]	; (3778 <__aeabi_dadd+0x39c>)
    349c:	429c      	cmp	r4, r3
    349e:	d0c6      	beq.n	342e <__aeabi_dadd+0x52>
    34a0:	2380      	movs	r3, #128	; 0x80
    34a2:	041b      	lsls	r3, r3, #16
    34a4:	4318      	orrs	r0, r3
    34a6:	2e38      	cmp	r6, #56	; 0x38
    34a8:	dd00      	ble.n	34ac <__aeabi_dadd+0xd0>
    34aa:	e0eb      	b.n	3684 <__aeabi_dadd+0x2a8>
    34ac:	2e1f      	cmp	r6, #31
    34ae:	dd00      	ble.n	34b2 <__aeabi_dadd+0xd6>
    34b0:	e11e      	b.n	36f0 <__aeabi_dadd+0x314>
    34b2:	2320      	movs	r3, #32
    34b4:	1b9b      	subs	r3, r3, r6
    34b6:	469c      	mov	ip, r3
    34b8:	0003      	movs	r3, r0
    34ba:	4667      	mov	r7, ip
    34bc:	40bb      	lsls	r3, r7
    34be:	4698      	mov	r8, r3
    34c0:	0013      	movs	r3, r2
    34c2:	4647      	mov	r7, r8
    34c4:	40f3      	lsrs	r3, r6
    34c6:	433b      	orrs	r3, r7
    34c8:	4667      	mov	r7, ip
    34ca:	40ba      	lsls	r2, r7
    34cc:	1e57      	subs	r7, r2, #1
    34ce:	41ba      	sbcs	r2, r7
    34d0:	4313      	orrs	r3, r2
    34d2:	0002      	movs	r2, r0
    34d4:	40f2      	lsrs	r2, r6
    34d6:	1aeb      	subs	r3, r5, r3
    34d8:	429d      	cmp	r5, r3
    34da:	41b6      	sbcs	r6, r6
    34dc:	001d      	movs	r5, r3
    34de:	1a8a      	subs	r2, r1, r2
    34e0:	4276      	negs	r6, r6
    34e2:	1b91      	subs	r1, r2, r6
    34e4:	020b      	lsls	r3, r1, #8
    34e6:	d531      	bpl.n	354c <__aeabi_dadd+0x170>
    34e8:	024a      	lsls	r2, r1, #9
    34ea:	0a56      	lsrs	r6, r2, #9
    34ec:	2e00      	cmp	r6, #0
    34ee:	d100      	bne.n	34f2 <__aeabi_dadd+0x116>
    34f0:	e0b4      	b.n	365c <__aeabi_dadd+0x280>
    34f2:	0030      	movs	r0, r6
    34f4:	f001 fbf0 	bl	4cd8 <__clzsi2>
    34f8:	0003      	movs	r3, r0
    34fa:	3b08      	subs	r3, #8
    34fc:	2b1f      	cmp	r3, #31
    34fe:	dd00      	ble.n	3502 <__aeabi_dadd+0x126>
    3500:	e0b5      	b.n	366e <__aeabi_dadd+0x292>
    3502:	2220      	movs	r2, #32
    3504:	0029      	movs	r1, r5
    3506:	1ad2      	subs	r2, r2, r3
    3508:	40d1      	lsrs	r1, r2
    350a:	409e      	lsls	r6, r3
    350c:	000a      	movs	r2, r1
    350e:	409d      	lsls	r5, r3
    3510:	4332      	orrs	r2, r6
    3512:	429c      	cmp	r4, r3
    3514:	dd00      	ble.n	3518 <__aeabi_dadd+0x13c>
    3516:	e0b1      	b.n	367c <__aeabi_dadd+0x2a0>
    3518:	1b1c      	subs	r4, r3, r4
    351a:	1c63      	adds	r3, r4, #1
    351c:	2b1f      	cmp	r3, #31
    351e:	dd00      	ble.n	3522 <__aeabi_dadd+0x146>
    3520:	e0d5      	b.n	36ce <__aeabi_dadd+0x2f2>
    3522:	2120      	movs	r1, #32
    3524:	0014      	movs	r4, r2
    3526:	0028      	movs	r0, r5
    3528:	1ac9      	subs	r1, r1, r3
    352a:	408c      	lsls	r4, r1
    352c:	40d8      	lsrs	r0, r3
    352e:	408d      	lsls	r5, r1
    3530:	4304      	orrs	r4, r0
    3532:	40da      	lsrs	r2, r3
    3534:	1e68      	subs	r0, r5, #1
    3536:	4185      	sbcs	r5, r0
    3538:	0011      	movs	r1, r2
    353a:	4325      	orrs	r5, r4
    353c:	2400      	movs	r4, #0
    353e:	e776      	b.n	342e <__aeabi_dadd+0x52>
    3540:	4641      	mov	r1, r8
    3542:	4331      	orrs	r1, r6
    3544:	d100      	bne.n	3548 <__aeabi_dadd+0x16c>
    3546:	e234      	b.n	39b2 <__aeabi_dadd+0x5d6>
    3548:	0031      	movs	r1, r6
    354a:	4645      	mov	r5, r8
    354c:	076b      	lsls	r3, r5, #29
    354e:	d000      	beq.n	3552 <__aeabi_dadd+0x176>
    3550:	e76f      	b.n	3432 <__aeabi_dadd+0x56>
    3552:	4656      	mov	r6, sl
    3554:	0748      	lsls	r0, r1, #29
    3556:	08ed      	lsrs	r5, r5, #3
    3558:	08c9      	lsrs	r1, r1, #3
    355a:	4305      	orrs	r5, r0
    355c:	4b86      	ldr	r3, [pc, #536]	; (3778 <__aeabi_dadd+0x39c>)
    355e:	429c      	cmp	r4, r3
    3560:	d035      	beq.n	35ce <__aeabi_dadd+0x1f2>
    3562:	030a      	lsls	r2, r1, #12
    3564:	0564      	lsls	r4, r4, #21
    3566:	0b12      	lsrs	r2, r2, #12
    3568:	0d64      	lsrs	r4, r4, #21
    356a:	e77f      	b.n	346c <__aeabi_dadd+0x90>
    356c:	4663      	mov	r3, ip
    356e:	1ae3      	subs	r3, r4, r3
    3570:	469b      	mov	fp, r3
    3572:	2b00      	cmp	r3, #0
    3574:	dc00      	bgt.n	3578 <__aeabi_dadd+0x19c>
    3576:	e08b      	b.n	3690 <__aeabi_dadd+0x2b4>
    3578:	4667      	mov	r7, ip
    357a:	2f00      	cmp	r7, #0
    357c:	d03c      	beq.n	35f8 <__aeabi_dadd+0x21c>
    357e:	4f7e      	ldr	r7, [pc, #504]	; (3778 <__aeabi_dadd+0x39c>)
    3580:	42bc      	cmp	r4, r7
    3582:	d100      	bne.n	3586 <__aeabi_dadd+0x1aa>
    3584:	e753      	b.n	342e <__aeabi_dadd+0x52>
    3586:	2780      	movs	r7, #128	; 0x80
    3588:	043f      	lsls	r7, r7, #16
    358a:	4338      	orrs	r0, r7
    358c:	465b      	mov	r3, fp
    358e:	2b38      	cmp	r3, #56	; 0x38
    3590:	dc00      	bgt.n	3594 <__aeabi_dadd+0x1b8>
    3592:	e0f7      	b.n	3784 <__aeabi_dadd+0x3a8>
    3594:	4302      	orrs	r2, r0
    3596:	1e50      	subs	r0, r2, #1
    3598:	4182      	sbcs	r2, r0
    359a:	2000      	movs	r0, #0
    359c:	b2d2      	uxtb	r2, r2
    359e:	1953      	adds	r3, r2, r5
    35a0:	1842      	adds	r2, r0, r1
    35a2:	42ab      	cmp	r3, r5
    35a4:	4189      	sbcs	r1, r1
    35a6:	001d      	movs	r5, r3
    35a8:	4249      	negs	r1, r1
    35aa:	1889      	adds	r1, r1, r2
    35ac:	020b      	lsls	r3, r1, #8
    35ae:	d5cd      	bpl.n	354c <__aeabi_dadd+0x170>
    35b0:	4b71      	ldr	r3, [pc, #452]	; (3778 <__aeabi_dadd+0x39c>)
    35b2:	3401      	adds	r4, #1
    35b4:	429c      	cmp	r4, r3
    35b6:	d100      	bne.n	35ba <__aeabi_dadd+0x1de>
    35b8:	e13d      	b.n	3836 <__aeabi_dadd+0x45a>
    35ba:	2001      	movs	r0, #1
    35bc:	4a6f      	ldr	r2, [pc, #444]	; (377c <__aeabi_dadd+0x3a0>)
    35be:	086b      	lsrs	r3, r5, #1
    35c0:	400a      	ands	r2, r1
    35c2:	4028      	ands	r0, r5
    35c4:	4318      	orrs	r0, r3
    35c6:	07d5      	lsls	r5, r2, #31
    35c8:	4305      	orrs	r5, r0
    35ca:	0851      	lsrs	r1, r2, #1
    35cc:	e72f      	b.n	342e <__aeabi_dadd+0x52>
    35ce:	002b      	movs	r3, r5
    35d0:	430b      	orrs	r3, r1
    35d2:	d100      	bne.n	35d6 <__aeabi_dadd+0x1fa>
    35d4:	e1cb      	b.n	396e <__aeabi_dadd+0x592>
    35d6:	2380      	movs	r3, #128	; 0x80
    35d8:	031b      	lsls	r3, r3, #12
    35da:	430b      	orrs	r3, r1
    35dc:	031a      	lsls	r2, r3, #12
    35de:	0b12      	lsrs	r2, r2, #12
    35e0:	e744      	b.n	346c <__aeabi_dadd+0x90>
    35e2:	3e01      	subs	r6, #1
    35e4:	2e00      	cmp	r6, #0
    35e6:	d16d      	bne.n	36c4 <__aeabi_dadd+0x2e8>
    35e8:	1aae      	subs	r6, r5, r2
    35ea:	42b5      	cmp	r5, r6
    35ec:	419b      	sbcs	r3, r3
    35ee:	1a09      	subs	r1, r1, r0
    35f0:	425b      	negs	r3, r3
    35f2:	1ac9      	subs	r1, r1, r3
    35f4:	0035      	movs	r5, r6
    35f6:	e775      	b.n	34e4 <__aeabi_dadd+0x108>
    35f8:	0007      	movs	r7, r0
    35fa:	4317      	orrs	r7, r2
    35fc:	d100      	bne.n	3600 <__aeabi_dadd+0x224>
    35fe:	e716      	b.n	342e <__aeabi_dadd+0x52>
    3600:	2301      	movs	r3, #1
    3602:	425b      	negs	r3, r3
    3604:	469c      	mov	ip, r3
    3606:	44e3      	add	fp, ip
    3608:	465b      	mov	r3, fp
    360a:	2b00      	cmp	r3, #0
    360c:	d000      	beq.n	3610 <__aeabi_dadd+0x234>
    360e:	e0e0      	b.n	37d2 <__aeabi_dadd+0x3f6>
    3610:	18aa      	adds	r2, r5, r2
    3612:	42aa      	cmp	r2, r5
    3614:	419b      	sbcs	r3, r3
    3616:	1809      	adds	r1, r1, r0
    3618:	425b      	negs	r3, r3
    361a:	1859      	adds	r1, r3, r1
    361c:	0015      	movs	r5, r2
    361e:	e7c5      	b.n	35ac <__aeabi_dadd+0x1d0>
    3620:	2e00      	cmp	r6, #0
    3622:	d175      	bne.n	3710 <__aeabi_dadd+0x334>
    3624:	1c66      	adds	r6, r4, #1
    3626:	0576      	lsls	r6, r6, #21
    3628:	0d76      	lsrs	r6, r6, #21
    362a:	2e01      	cmp	r6, #1
    362c:	dc00      	bgt.n	3630 <__aeabi_dadd+0x254>
    362e:	e0f3      	b.n	3818 <__aeabi_dadd+0x43c>
    3630:	1aae      	subs	r6, r5, r2
    3632:	46b0      	mov	r8, r6
    3634:	4545      	cmp	r5, r8
    3636:	41bf      	sbcs	r7, r7
    3638:	1a0e      	subs	r6, r1, r0
    363a:	427f      	negs	r7, r7
    363c:	1bf6      	subs	r6, r6, r7
    363e:	0237      	lsls	r7, r6, #8
    3640:	d400      	bmi.n	3644 <__aeabi_dadd+0x268>
    3642:	e08f      	b.n	3764 <__aeabi_dadd+0x388>
    3644:	1b55      	subs	r5, r2, r5
    3646:	42aa      	cmp	r2, r5
    3648:	41b6      	sbcs	r6, r6
    364a:	1a41      	subs	r1, r0, r1
    364c:	4276      	negs	r6, r6
    364e:	1b8e      	subs	r6, r1, r6
    3650:	469a      	mov	sl, r3
    3652:	e74b      	b.n	34ec <__aeabi_dadd+0x110>
    3654:	4656      	mov	r6, sl
    3656:	2200      	movs	r2, #0
    3658:	2500      	movs	r5, #0
    365a:	e707      	b.n	346c <__aeabi_dadd+0x90>
    365c:	0028      	movs	r0, r5
    365e:	f001 fb3b 	bl	4cd8 <__clzsi2>
    3662:	3020      	adds	r0, #32
    3664:	0003      	movs	r3, r0
    3666:	3b08      	subs	r3, #8
    3668:	2b1f      	cmp	r3, #31
    366a:	dc00      	bgt.n	366e <__aeabi_dadd+0x292>
    366c:	e749      	b.n	3502 <__aeabi_dadd+0x126>
    366e:	002a      	movs	r2, r5
    3670:	3828      	subs	r0, #40	; 0x28
    3672:	4082      	lsls	r2, r0
    3674:	2500      	movs	r5, #0
    3676:	429c      	cmp	r4, r3
    3678:	dc00      	bgt.n	367c <__aeabi_dadd+0x2a0>
    367a:	e74d      	b.n	3518 <__aeabi_dadd+0x13c>
    367c:	493f      	ldr	r1, [pc, #252]	; (377c <__aeabi_dadd+0x3a0>)
    367e:	1ae4      	subs	r4, r4, r3
    3680:	4011      	ands	r1, r2
    3682:	e6d4      	b.n	342e <__aeabi_dadd+0x52>
    3684:	4302      	orrs	r2, r0
    3686:	1e50      	subs	r0, r2, #1
    3688:	4182      	sbcs	r2, r0
    368a:	b2d3      	uxtb	r3, r2
    368c:	2200      	movs	r2, #0
    368e:	e722      	b.n	34d6 <__aeabi_dadd+0xfa>
    3690:	2b00      	cmp	r3, #0
    3692:	d000      	beq.n	3696 <__aeabi_dadd+0x2ba>
    3694:	e0f3      	b.n	387e <__aeabi_dadd+0x4a2>
    3696:	1c63      	adds	r3, r4, #1
    3698:	469c      	mov	ip, r3
    369a:	055b      	lsls	r3, r3, #21
    369c:	0d5b      	lsrs	r3, r3, #21
    369e:	2b01      	cmp	r3, #1
    36a0:	dc00      	bgt.n	36a4 <__aeabi_dadd+0x2c8>
    36a2:	e09f      	b.n	37e4 <__aeabi_dadd+0x408>
    36a4:	4b34      	ldr	r3, [pc, #208]	; (3778 <__aeabi_dadd+0x39c>)
    36a6:	459c      	cmp	ip, r3
    36a8:	d100      	bne.n	36ac <__aeabi_dadd+0x2d0>
    36aa:	e0c3      	b.n	3834 <__aeabi_dadd+0x458>
    36ac:	18aa      	adds	r2, r5, r2
    36ae:	1809      	adds	r1, r1, r0
    36b0:	42aa      	cmp	r2, r5
    36b2:	4180      	sbcs	r0, r0
    36b4:	4240      	negs	r0, r0
    36b6:	1841      	adds	r1, r0, r1
    36b8:	07cd      	lsls	r5, r1, #31
    36ba:	0852      	lsrs	r2, r2, #1
    36bc:	4315      	orrs	r5, r2
    36be:	0849      	lsrs	r1, r1, #1
    36c0:	4664      	mov	r4, ip
    36c2:	e6b4      	b.n	342e <__aeabi_dadd+0x52>
    36c4:	4b2c      	ldr	r3, [pc, #176]	; (3778 <__aeabi_dadd+0x39c>)
    36c6:	429c      	cmp	r4, r3
    36c8:	d000      	beq.n	36cc <__aeabi_dadd+0x2f0>
    36ca:	e6ec      	b.n	34a6 <__aeabi_dadd+0xca>
    36cc:	e6af      	b.n	342e <__aeabi_dadd+0x52>
    36ce:	0011      	movs	r1, r2
    36d0:	3c1f      	subs	r4, #31
    36d2:	40e1      	lsrs	r1, r4
    36d4:	000c      	movs	r4, r1
    36d6:	2b20      	cmp	r3, #32
    36d8:	d100      	bne.n	36dc <__aeabi_dadd+0x300>
    36da:	e07f      	b.n	37dc <__aeabi_dadd+0x400>
    36dc:	2140      	movs	r1, #64	; 0x40
    36de:	1acb      	subs	r3, r1, r3
    36e0:	409a      	lsls	r2, r3
    36e2:	4315      	orrs	r5, r2
    36e4:	1e6a      	subs	r2, r5, #1
    36e6:	4195      	sbcs	r5, r2
    36e8:	2100      	movs	r1, #0
    36ea:	4325      	orrs	r5, r4
    36ec:	2400      	movs	r4, #0
    36ee:	e72d      	b.n	354c <__aeabi_dadd+0x170>
    36f0:	0033      	movs	r3, r6
    36f2:	0007      	movs	r7, r0
    36f4:	3b20      	subs	r3, #32
    36f6:	40df      	lsrs	r7, r3
    36f8:	003b      	movs	r3, r7
    36fa:	2e20      	cmp	r6, #32
    36fc:	d070      	beq.n	37e0 <__aeabi_dadd+0x404>
    36fe:	2740      	movs	r7, #64	; 0x40
    3700:	1bbe      	subs	r6, r7, r6
    3702:	40b0      	lsls	r0, r6
    3704:	4302      	orrs	r2, r0
    3706:	1e50      	subs	r0, r2, #1
    3708:	4182      	sbcs	r2, r0
    370a:	4313      	orrs	r3, r2
    370c:	2200      	movs	r2, #0
    370e:	e6e2      	b.n	34d6 <__aeabi_dadd+0xfa>
    3710:	2c00      	cmp	r4, #0
    3712:	d04f      	beq.n	37b4 <__aeabi_dadd+0x3d8>
    3714:	4c18      	ldr	r4, [pc, #96]	; (3778 <__aeabi_dadd+0x39c>)
    3716:	45a4      	cmp	ip, r4
    3718:	d100      	bne.n	371c <__aeabi_dadd+0x340>
    371a:	e0ab      	b.n	3874 <__aeabi_dadd+0x498>
    371c:	2480      	movs	r4, #128	; 0x80
    371e:	0424      	lsls	r4, r4, #16
    3720:	4276      	negs	r6, r6
    3722:	4321      	orrs	r1, r4
    3724:	2e38      	cmp	r6, #56	; 0x38
    3726:	dd00      	ble.n	372a <__aeabi_dadd+0x34e>
    3728:	e0df      	b.n	38ea <__aeabi_dadd+0x50e>
    372a:	2e1f      	cmp	r6, #31
    372c:	dd00      	ble.n	3730 <__aeabi_dadd+0x354>
    372e:	e143      	b.n	39b8 <__aeabi_dadd+0x5dc>
    3730:	2720      	movs	r7, #32
    3732:	1bbc      	subs	r4, r7, r6
    3734:	46a1      	mov	r9, r4
    3736:	000c      	movs	r4, r1
    3738:	464f      	mov	r7, r9
    373a:	40bc      	lsls	r4, r7
    373c:	46a0      	mov	r8, r4
    373e:	002c      	movs	r4, r5
    3740:	4647      	mov	r7, r8
    3742:	40f4      	lsrs	r4, r6
    3744:	433c      	orrs	r4, r7
    3746:	464f      	mov	r7, r9
    3748:	40bd      	lsls	r5, r7
    374a:	1e6f      	subs	r7, r5, #1
    374c:	41bd      	sbcs	r5, r7
    374e:	40f1      	lsrs	r1, r6
    3750:	432c      	orrs	r4, r5
    3752:	1b15      	subs	r5, r2, r4
    3754:	42aa      	cmp	r2, r5
    3756:	4192      	sbcs	r2, r2
    3758:	1a41      	subs	r1, r0, r1
    375a:	4252      	negs	r2, r2
    375c:	1a89      	subs	r1, r1, r2
    375e:	4664      	mov	r4, ip
    3760:	469a      	mov	sl, r3
    3762:	e6bf      	b.n	34e4 <__aeabi_dadd+0x108>
    3764:	4641      	mov	r1, r8
    3766:	4645      	mov	r5, r8
    3768:	4331      	orrs	r1, r6
    376a:	d000      	beq.n	376e <__aeabi_dadd+0x392>
    376c:	e6be      	b.n	34ec <__aeabi_dadd+0x110>
    376e:	2600      	movs	r6, #0
    3770:	2400      	movs	r4, #0
    3772:	2500      	movs	r5, #0
    3774:	e6f2      	b.n	355c <__aeabi_dadd+0x180>
    3776:	46c0      	nop			; (mov r8, r8)
    3778:	000007ff 	.word	0x000007ff
    377c:	ff7fffff 	.word	0xff7fffff
    3780:	800fffff 	.word	0x800fffff
    3784:	2b1f      	cmp	r3, #31
    3786:	dc59      	bgt.n	383c <__aeabi_dadd+0x460>
    3788:	2720      	movs	r7, #32
    378a:	1aff      	subs	r7, r7, r3
    378c:	46bc      	mov	ip, r7
    378e:	0007      	movs	r7, r0
    3790:	4663      	mov	r3, ip
    3792:	409f      	lsls	r7, r3
    3794:	465b      	mov	r3, fp
    3796:	46b9      	mov	r9, r7
    3798:	0017      	movs	r7, r2
    379a:	40df      	lsrs	r7, r3
    379c:	46b8      	mov	r8, r7
    379e:	464f      	mov	r7, r9
    37a0:	4643      	mov	r3, r8
    37a2:	431f      	orrs	r7, r3
    37a4:	4663      	mov	r3, ip
    37a6:	409a      	lsls	r2, r3
    37a8:	1e53      	subs	r3, r2, #1
    37aa:	419a      	sbcs	r2, r3
    37ac:	465b      	mov	r3, fp
    37ae:	433a      	orrs	r2, r7
    37b0:	40d8      	lsrs	r0, r3
    37b2:	e6f4      	b.n	359e <__aeabi_dadd+0x1c2>
    37b4:	000c      	movs	r4, r1
    37b6:	432c      	orrs	r4, r5
    37b8:	d05c      	beq.n	3874 <__aeabi_dadd+0x498>
    37ba:	43f6      	mvns	r6, r6
    37bc:	2e00      	cmp	r6, #0
    37be:	d155      	bne.n	386c <__aeabi_dadd+0x490>
    37c0:	1b55      	subs	r5, r2, r5
    37c2:	42aa      	cmp	r2, r5
    37c4:	41a4      	sbcs	r4, r4
    37c6:	1a41      	subs	r1, r0, r1
    37c8:	4264      	negs	r4, r4
    37ca:	1b09      	subs	r1, r1, r4
    37cc:	469a      	mov	sl, r3
    37ce:	4664      	mov	r4, ip
    37d0:	e688      	b.n	34e4 <__aeabi_dadd+0x108>
    37d2:	4f96      	ldr	r7, [pc, #600]	; (3a2c <__aeabi_dadd+0x650>)
    37d4:	42bc      	cmp	r4, r7
    37d6:	d000      	beq.n	37da <__aeabi_dadd+0x3fe>
    37d8:	e6d8      	b.n	358c <__aeabi_dadd+0x1b0>
    37da:	e628      	b.n	342e <__aeabi_dadd+0x52>
    37dc:	2200      	movs	r2, #0
    37de:	e780      	b.n	36e2 <__aeabi_dadd+0x306>
    37e0:	2000      	movs	r0, #0
    37e2:	e78f      	b.n	3704 <__aeabi_dadd+0x328>
    37e4:	000b      	movs	r3, r1
    37e6:	432b      	orrs	r3, r5
    37e8:	2c00      	cmp	r4, #0
    37ea:	d000      	beq.n	37ee <__aeabi_dadd+0x412>
    37ec:	e0c2      	b.n	3974 <__aeabi_dadd+0x598>
    37ee:	2b00      	cmp	r3, #0
    37f0:	d100      	bne.n	37f4 <__aeabi_dadd+0x418>
    37f2:	e101      	b.n	39f8 <__aeabi_dadd+0x61c>
    37f4:	0003      	movs	r3, r0
    37f6:	4313      	orrs	r3, r2
    37f8:	d100      	bne.n	37fc <__aeabi_dadd+0x420>
    37fa:	e618      	b.n	342e <__aeabi_dadd+0x52>
    37fc:	18ab      	adds	r3, r5, r2
    37fe:	42ab      	cmp	r3, r5
    3800:	41b6      	sbcs	r6, r6
    3802:	1809      	adds	r1, r1, r0
    3804:	4276      	negs	r6, r6
    3806:	1871      	adds	r1, r6, r1
    3808:	020a      	lsls	r2, r1, #8
    380a:	d400      	bmi.n	380e <__aeabi_dadd+0x432>
    380c:	e109      	b.n	3a22 <__aeabi_dadd+0x646>
    380e:	4a88      	ldr	r2, [pc, #544]	; (3a30 <__aeabi_dadd+0x654>)
    3810:	001d      	movs	r5, r3
    3812:	4011      	ands	r1, r2
    3814:	4664      	mov	r4, ip
    3816:	e60a      	b.n	342e <__aeabi_dadd+0x52>
    3818:	2c00      	cmp	r4, #0
    381a:	d15b      	bne.n	38d4 <__aeabi_dadd+0x4f8>
    381c:	000e      	movs	r6, r1
    381e:	432e      	orrs	r6, r5
    3820:	d000      	beq.n	3824 <__aeabi_dadd+0x448>
    3822:	e08a      	b.n	393a <__aeabi_dadd+0x55e>
    3824:	0001      	movs	r1, r0
    3826:	4311      	orrs	r1, r2
    3828:	d100      	bne.n	382c <__aeabi_dadd+0x450>
    382a:	e0c2      	b.n	39b2 <__aeabi_dadd+0x5d6>
    382c:	0001      	movs	r1, r0
    382e:	0015      	movs	r5, r2
    3830:	469a      	mov	sl, r3
    3832:	e5fc      	b.n	342e <__aeabi_dadd+0x52>
    3834:	4664      	mov	r4, ip
    3836:	2100      	movs	r1, #0
    3838:	2500      	movs	r5, #0
    383a:	e68f      	b.n	355c <__aeabi_dadd+0x180>
    383c:	2320      	movs	r3, #32
    383e:	425b      	negs	r3, r3
    3840:	469c      	mov	ip, r3
    3842:	44dc      	add	ip, fp
    3844:	4663      	mov	r3, ip
    3846:	0007      	movs	r7, r0
    3848:	40df      	lsrs	r7, r3
    384a:	465b      	mov	r3, fp
    384c:	46bc      	mov	ip, r7
    384e:	2b20      	cmp	r3, #32
    3850:	d100      	bne.n	3854 <__aeabi_dadd+0x478>
    3852:	e0ac      	b.n	39ae <__aeabi_dadd+0x5d2>
    3854:	2340      	movs	r3, #64	; 0x40
    3856:	465f      	mov	r7, fp
    3858:	1bdb      	subs	r3, r3, r7
    385a:	4098      	lsls	r0, r3
    385c:	4302      	orrs	r2, r0
    385e:	1e50      	subs	r0, r2, #1
    3860:	4182      	sbcs	r2, r0
    3862:	4663      	mov	r3, ip
    3864:	4313      	orrs	r3, r2
    3866:	001a      	movs	r2, r3
    3868:	2000      	movs	r0, #0
    386a:	e698      	b.n	359e <__aeabi_dadd+0x1c2>
    386c:	4c6f      	ldr	r4, [pc, #444]	; (3a2c <__aeabi_dadd+0x650>)
    386e:	45a4      	cmp	ip, r4
    3870:	d000      	beq.n	3874 <__aeabi_dadd+0x498>
    3872:	e757      	b.n	3724 <__aeabi_dadd+0x348>
    3874:	0001      	movs	r1, r0
    3876:	0015      	movs	r5, r2
    3878:	4664      	mov	r4, ip
    387a:	469a      	mov	sl, r3
    387c:	e5d7      	b.n	342e <__aeabi_dadd+0x52>
    387e:	2c00      	cmp	r4, #0
    3880:	d139      	bne.n	38f6 <__aeabi_dadd+0x51a>
    3882:	000c      	movs	r4, r1
    3884:	432c      	orrs	r4, r5
    3886:	d06e      	beq.n	3966 <__aeabi_dadd+0x58a>
    3888:	43db      	mvns	r3, r3
    388a:	2b00      	cmp	r3, #0
    388c:	d01a      	beq.n	38c4 <__aeabi_dadd+0x4e8>
    388e:	4c67      	ldr	r4, [pc, #412]	; (3a2c <__aeabi_dadd+0x650>)
    3890:	45a4      	cmp	ip, r4
    3892:	d068      	beq.n	3966 <__aeabi_dadd+0x58a>
    3894:	2b38      	cmp	r3, #56	; 0x38
    3896:	dd00      	ble.n	389a <__aeabi_dadd+0x4be>
    3898:	e0a4      	b.n	39e4 <__aeabi_dadd+0x608>
    389a:	2b1f      	cmp	r3, #31
    389c:	dd00      	ble.n	38a0 <__aeabi_dadd+0x4c4>
    389e:	e0ae      	b.n	39fe <__aeabi_dadd+0x622>
    38a0:	2420      	movs	r4, #32
    38a2:	000f      	movs	r7, r1
    38a4:	1ae4      	subs	r4, r4, r3
    38a6:	40a7      	lsls	r7, r4
    38a8:	46b9      	mov	r9, r7
    38aa:	002f      	movs	r7, r5
    38ac:	40df      	lsrs	r7, r3
    38ae:	46b8      	mov	r8, r7
    38b0:	46a3      	mov	fp, r4
    38b2:	464f      	mov	r7, r9
    38b4:	4644      	mov	r4, r8
    38b6:	4327      	orrs	r7, r4
    38b8:	465c      	mov	r4, fp
    38ba:	40a5      	lsls	r5, r4
    38bc:	1e6c      	subs	r4, r5, #1
    38be:	41a5      	sbcs	r5, r4
    38c0:	40d9      	lsrs	r1, r3
    38c2:	433d      	orrs	r5, r7
    38c4:	18ad      	adds	r5, r5, r2
    38c6:	4295      	cmp	r5, r2
    38c8:	419b      	sbcs	r3, r3
    38ca:	1809      	adds	r1, r1, r0
    38cc:	425b      	negs	r3, r3
    38ce:	1859      	adds	r1, r3, r1
    38d0:	4664      	mov	r4, ip
    38d2:	e66b      	b.n	35ac <__aeabi_dadd+0x1d0>
    38d4:	000c      	movs	r4, r1
    38d6:	432c      	orrs	r4, r5
    38d8:	d115      	bne.n	3906 <__aeabi_dadd+0x52a>
    38da:	0001      	movs	r1, r0
    38dc:	4311      	orrs	r1, r2
    38de:	d07b      	beq.n	39d8 <__aeabi_dadd+0x5fc>
    38e0:	0001      	movs	r1, r0
    38e2:	0015      	movs	r5, r2
    38e4:	469a      	mov	sl, r3
    38e6:	4c51      	ldr	r4, [pc, #324]	; (3a2c <__aeabi_dadd+0x650>)
    38e8:	e5a1      	b.n	342e <__aeabi_dadd+0x52>
    38ea:	430d      	orrs	r5, r1
    38ec:	1e69      	subs	r1, r5, #1
    38ee:	418d      	sbcs	r5, r1
    38f0:	2100      	movs	r1, #0
    38f2:	b2ec      	uxtb	r4, r5
    38f4:	e72d      	b.n	3752 <__aeabi_dadd+0x376>
    38f6:	4c4d      	ldr	r4, [pc, #308]	; (3a2c <__aeabi_dadd+0x650>)
    38f8:	45a4      	cmp	ip, r4
    38fa:	d034      	beq.n	3966 <__aeabi_dadd+0x58a>
    38fc:	2480      	movs	r4, #128	; 0x80
    38fe:	0424      	lsls	r4, r4, #16
    3900:	425b      	negs	r3, r3
    3902:	4321      	orrs	r1, r4
    3904:	e7c6      	b.n	3894 <__aeabi_dadd+0x4b8>
    3906:	0004      	movs	r4, r0
    3908:	4314      	orrs	r4, r2
    390a:	d04e      	beq.n	39aa <__aeabi_dadd+0x5ce>
    390c:	08ed      	lsrs	r5, r5, #3
    390e:	074c      	lsls	r4, r1, #29
    3910:	432c      	orrs	r4, r5
    3912:	2580      	movs	r5, #128	; 0x80
    3914:	08c9      	lsrs	r1, r1, #3
    3916:	032d      	lsls	r5, r5, #12
    3918:	4229      	tst	r1, r5
    391a:	d008      	beq.n	392e <__aeabi_dadd+0x552>
    391c:	08c6      	lsrs	r6, r0, #3
    391e:	422e      	tst	r6, r5
    3920:	d105      	bne.n	392e <__aeabi_dadd+0x552>
    3922:	08d2      	lsrs	r2, r2, #3
    3924:	0741      	lsls	r1, r0, #29
    3926:	4311      	orrs	r1, r2
    3928:	000c      	movs	r4, r1
    392a:	469a      	mov	sl, r3
    392c:	0031      	movs	r1, r6
    392e:	0f62      	lsrs	r2, r4, #29
    3930:	00c9      	lsls	r1, r1, #3
    3932:	00e5      	lsls	r5, r4, #3
    3934:	4311      	orrs	r1, r2
    3936:	4c3d      	ldr	r4, [pc, #244]	; (3a2c <__aeabi_dadd+0x650>)
    3938:	e579      	b.n	342e <__aeabi_dadd+0x52>
    393a:	0006      	movs	r6, r0
    393c:	4316      	orrs	r6, r2
    393e:	d100      	bne.n	3942 <__aeabi_dadd+0x566>
    3940:	e575      	b.n	342e <__aeabi_dadd+0x52>
    3942:	1aae      	subs	r6, r5, r2
    3944:	46b0      	mov	r8, r6
    3946:	4545      	cmp	r5, r8
    3948:	41bf      	sbcs	r7, r7
    394a:	1a0e      	subs	r6, r1, r0
    394c:	427f      	negs	r7, r7
    394e:	1bf6      	subs	r6, r6, r7
    3950:	0237      	lsls	r7, r6, #8
    3952:	d400      	bmi.n	3956 <__aeabi_dadd+0x57a>
    3954:	e5f4      	b.n	3540 <__aeabi_dadd+0x164>
    3956:	1b55      	subs	r5, r2, r5
    3958:	42aa      	cmp	r2, r5
    395a:	41b6      	sbcs	r6, r6
    395c:	1a41      	subs	r1, r0, r1
    395e:	4276      	negs	r6, r6
    3960:	1b89      	subs	r1, r1, r6
    3962:	469a      	mov	sl, r3
    3964:	e563      	b.n	342e <__aeabi_dadd+0x52>
    3966:	0001      	movs	r1, r0
    3968:	0015      	movs	r5, r2
    396a:	4664      	mov	r4, ip
    396c:	e55f      	b.n	342e <__aeabi_dadd+0x52>
    396e:	2200      	movs	r2, #0
    3970:	2500      	movs	r5, #0
    3972:	e57b      	b.n	346c <__aeabi_dadd+0x90>
    3974:	2b00      	cmp	r3, #0
    3976:	d03b      	beq.n	39f0 <__aeabi_dadd+0x614>
    3978:	0003      	movs	r3, r0
    397a:	4313      	orrs	r3, r2
    397c:	d015      	beq.n	39aa <__aeabi_dadd+0x5ce>
    397e:	08ed      	lsrs	r5, r5, #3
    3980:	074b      	lsls	r3, r1, #29
    3982:	432b      	orrs	r3, r5
    3984:	2580      	movs	r5, #128	; 0x80
    3986:	08c9      	lsrs	r1, r1, #3
    3988:	032d      	lsls	r5, r5, #12
    398a:	4229      	tst	r1, r5
    398c:	d007      	beq.n	399e <__aeabi_dadd+0x5c2>
    398e:	08c4      	lsrs	r4, r0, #3
    3990:	422c      	tst	r4, r5
    3992:	d104      	bne.n	399e <__aeabi_dadd+0x5c2>
    3994:	0741      	lsls	r1, r0, #29
    3996:	000b      	movs	r3, r1
    3998:	0021      	movs	r1, r4
    399a:	08d2      	lsrs	r2, r2, #3
    399c:	4313      	orrs	r3, r2
    399e:	00c9      	lsls	r1, r1, #3
    39a0:	0f5a      	lsrs	r2, r3, #29
    39a2:	4311      	orrs	r1, r2
    39a4:	00dd      	lsls	r5, r3, #3
    39a6:	4c21      	ldr	r4, [pc, #132]	; (3a2c <__aeabi_dadd+0x650>)
    39a8:	e541      	b.n	342e <__aeabi_dadd+0x52>
    39aa:	4c20      	ldr	r4, [pc, #128]	; (3a2c <__aeabi_dadd+0x650>)
    39ac:	e53f      	b.n	342e <__aeabi_dadd+0x52>
    39ae:	2000      	movs	r0, #0
    39b0:	e754      	b.n	385c <__aeabi_dadd+0x480>
    39b2:	2600      	movs	r6, #0
    39b4:	2500      	movs	r5, #0
    39b6:	e5d1      	b.n	355c <__aeabi_dadd+0x180>
    39b8:	0034      	movs	r4, r6
    39ba:	000f      	movs	r7, r1
    39bc:	3c20      	subs	r4, #32
    39be:	40e7      	lsrs	r7, r4
    39c0:	003c      	movs	r4, r7
    39c2:	2e20      	cmp	r6, #32
    39c4:	d02b      	beq.n	3a1e <__aeabi_dadd+0x642>
    39c6:	2740      	movs	r7, #64	; 0x40
    39c8:	1bbe      	subs	r6, r7, r6
    39ca:	40b1      	lsls	r1, r6
    39cc:	430d      	orrs	r5, r1
    39ce:	1e69      	subs	r1, r5, #1
    39d0:	418d      	sbcs	r5, r1
    39d2:	2100      	movs	r1, #0
    39d4:	432c      	orrs	r4, r5
    39d6:	e6bc      	b.n	3752 <__aeabi_dadd+0x376>
    39d8:	2180      	movs	r1, #128	; 0x80
    39da:	2600      	movs	r6, #0
    39dc:	0309      	lsls	r1, r1, #12
    39de:	4c13      	ldr	r4, [pc, #76]	; (3a2c <__aeabi_dadd+0x650>)
    39e0:	2500      	movs	r5, #0
    39e2:	e5bb      	b.n	355c <__aeabi_dadd+0x180>
    39e4:	430d      	orrs	r5, r1
    39e6:	1e69      	subs	r1, r5, #1
    39e8:	418d      	sbcs	r5, r1
    39ea:	2100      	movs	r1, #0
    39ec:	b2ed      	uxtb	r5, r5
    39ee:	e769      	b.n	38c4 <__aeabi_dadd+0x4e8>
    39f0:	0001      	movs	r1, r0
    39f2:	0015      	movs	r5, r2
    39f4:	4c0d      	ldr	r4, [pc, #52]	; (3a2c <__aeabi_dadd+0x650>)
    39f6:	e51a      	b.n	342e <__aeabi_dadd+0x52>
    39f8:	0001      	movs	r1, r0
    39fa:	0015      	movs	r5, r2
    39fc:	e517      	b.n	342e <__aeabi_dadd+0x52>
    39fe:	001c      	movs	r4, r3
    3a00:	000f      	movs	r7, r1
    3a02:	3c20      	subs	r4, #32
    3a04:	40e7      	lsrs	r7, r4
    3a06:	003c      	movs	r4, r7
    3a08:	2b20      	cmp	r3, #32
    3a0a:	d00c      	beq.n	3a26 <__aeabi_dadd+0x64a>
    3a0c:	2740      	movs	r7, #64	; 0x40
    3a0e:	1afb      	subs	r3, r7, r3
    3a10:	4099      	lsls	r1, r3
    3a12:	430d      	orrs	r5, r1
    3a14:	1e69      	subs	r1, r5, #1
    3a16:	418d      	sbcs	r5, r1
    3a18:	2100      	movs	r1, #0
    3a1a:	4325      	orrs	r5, r4
    3a1c:	e752      	b.n	38c4 <__aeabi_dadd+0x4e8>
    3a1e:	2100      	movs	r1, #0
    3a20:	e7d4      	b.n	39cc <__aeabi_dadd+0x5f0>
    3a22:	001d      	movs	r5, r3
    3a24:	e592      	b.n	354c <__aeabi_dadd+0x170>
    3a26:	2100      	movs	r1, #0
    3a28:	e7f3      	b.n	3a12 <__aeabi_dadd+0x636>
    3a2a:	46c0      	nop			; (mov r8, r8)
    3a2c:	000007ff 	.word	0x000007ff
    3a30:	ff7fffff 	.word	0xff7fffff

00003a34 <__aeabi_ddiv>:
    3a34:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a36:	4656      	mov	r6, sl
    3a38:	464d      	mov	r5, r9
    3a3a:	4644      	mov	r4, r8
    3a3c:	465f      	mov	r7, fp
    3a3e:	b4f0      	push	{r4, r5, r6, r7}
    3a40:	001d      	movs	r5, r3
    3a42:	030e      	lsls	r6, r1, #12
    3a44:	004c      	lsls	r4, r1, #1
    3a46:	0fcb      	lsrs	r3, r1, #31
    3a48:	b087      	sub	sp, #28
    3a4a:	0007      	movs	r7, r0
    3a4c:	4692      	mov	sl, r2
    3a4e:	4681      	mov	r9, r0
    3a50:	0b36      	lsrs	r6, r6, #12
    3a52:	0d64      	lsrs	r4, r4, #21
    3a54:	4698      	mov	r8, r3
    3a56:	d06a      	beq.n	3b2e <__aeabi_ddiv+0xfa>
    3a58:	4b6d      	ldr	r3, [pc, #436]	; (3c10 <__aeabi_ddiv+0x1dc>)
    3a5a:	429c      	cmp	r4, r3
    3a5c:	d035      	beq.n	3aca <__aeabi_ddiv+0x96>
    3a5e:	2280      	movs	r2, #128	; 0x80
    3a60:	0f43      	lsrs	r3, r0, #29
    3a62:	0412      	lsls	r2, r2, #16
    3a64:	4313      	orrs	r3, r2
    3a66:	00f6      	lsls	r6, r6, #3
    3a68:	431e      	orrs	r6, r3
    3a6a:	00c3      	lsls	r3, r0, #3
    3a6c:	4699      	mov	r9, r3
    3a6e:	4b69      	ldr	r3, [pc, #420]	; (3c14 <__aeabi_ddiv+0x1e0>)
    3a70:	2700      	movs	r7, #0
    3a72:	469c      	mov	ip, r3
    3a74:	2300      	movs	r3, #0
    3a76:	4464      	add	r4, ip
    3a78:	9302      	str	r3, [sp, #8]
    3a7a:	032b      	lsls	r3, r5, #12
    3a7c:	0068      	lsls	r0, r5, #1
    3a7e:	0b1b      	lsrs	r3, r3, #12
    3a80:	0fed      	lsrs	r5, r5, #31
    3a82:	4651      	mov	r1, sl
    3a84:	469b      	mov	fp, r3
    3a86:	0d40      	lsrs	r0, r0, #21
    3a88:	9500      	str	r5, [sp, #0]
    3a8a:	d100      	bne.n	3a8e <__aeabi_ddiv+0x5a>
    3a8c:	e078      	b.n	3b80 <__aeabi_ddiv+0x14c>
    3a8e:	4b60      	ldr	r3, [pc, #384]	; (3c10 <__aeabi_ddiv+0x1dc>)
    3a90:	4298      	cmp	r0, r3
    3a92:	d06c      	beq.n	3b6e <__aeabi_ddiv+0x13a>
    3a94:	465b      	mov	r3, fp
    3a96:	00da      	lsls	r2, r3, #3
    3a98:	0f4b      	lsrs	r3, r1, #29
    3a9a:	2180      	movs	r1, #128	; 0x80
    3a9c:	0409      	lsls	r1, r1, #16
    3a9e:	430b      	orrs	r3, r1
    3aa0:	4313      	orrs	r3, r2
    3aa2:	469b      	mov	fp, r3
    3aa4:	4653      	mov	r3, sl
    3aa6:	00d9      	lsls	r1, r3, #3
    3aa8:	4b5a      	ldr	r3, [pc, #360]	; (3c14 <__aeabi_ddiv+0x1e0>)
    3aaa:	469c      	mov	ip, r3
    3aac:	2300      	movs	r3, #0
    3aae:	4460      	add	r0, ip
    3ab0:	4642      	mov	r2, r8
    3ab2:	1a20      	subs	r0, r4, r0
    3ab4:	406a      	eors	r2, r5
    3ab6:	4692      	mov	sl, r2
    3ab8:	9001      	str	r0, [sp, #4]
    3aba:	431f      	orrs	r7, r3
    3abc:	2f0f      	cmp	r7, #15
    3abe:	d900      	bls.n	3ac2 <__aeabi_ddiv+0x8e>
    3ac0:	e0b0      	b.n	3c24 <__aeabi_ddiv+0x1f0>
    3ac2:	4855      	ldr	r0, [pc, #340]	; (3c18 <__aeabi_ddiv+0x1e4>)
    3ac4:	00bf      	lsls	r7, r7, #2
    3ac6:	59c0      	ldr	r0, [r0, r7]
    3ac8:	4687      	mov	pc, r0
    3aca:	4337      	orrs	r7, r6
    3acc:	d000      	beq.n	3ad0 <__aeabi_ddiv+0x9c>
    3ace:	e088      	b.n	3be2 <__aeabi_ddiv+0x1ae>
    3ad0:	2300      	movs	r3, #0
    3ad2:	4699      	mov	r9, r3
    3ad4:	3302      	adds	r3, #2
    3ad6:	2708      	movs	r7, #8
    3ad8:	2600      	movs	r6, #0
    3ada:	9302      	str	r3, [sp, #8]
    3adc:	e7cd      	b.n	3a7a <__aeabi_ddiv+0x46>
    3ade:	4643      	mov	r3, r8
    3ae0:	46b3      	mov	fp, r6
    3ae2:	4649      	mov	r1, r9
    3ae4:	9300      	str	r3, [sp, #0]
    3ae6:	9b02      	ldr	r3, [sp, #8]
    3ae8:	9a00      	ldr	r2, [sp, #0]
    3aea:	4692      	mov	sl, r2
    3aec:	2b02      	cmp	r3, #2
    3aee:	d000      	beq.n	3af2 <__aeabi_ddiv+0xbe>
    3af0:	e1bf      	b.n	3e72 <__aeabi_ddiv+0x43e>
    3af2:	2100      	movs	r1, #0
    3af4:	4653      	mov	r3, sl
    3af6:	2201      	movs	r2, #1
    3af8:	2600      	movs	r6, #0
    3afa:	4689      	mov	r9, r1
    3afc:	401a      	ands	r2, r3
    3afe:	4b44      	ldr	r3, [pc, #272]	; (3c10 <__aeabi_ddiv+0x1dc>)
    3b00:	2100      	movs	r1, #0
    3b02:	0336      	lsls	r6, r6, #12
    3b04:	0d0c      	lsrs	r4, r1, #20
    3b06:	0524      	lsls	r4, r4, #20
    3b08:	0b36      	lsrs	r6, r6, #12
    3b0a:	4326      	orrs	r6, r4
    3b0c:	4c43      	ldr	r4, [pc, #268]	; (3c1c <__aeabi_ddiv+0x1e8>)
    3b0e:	051b      	lsls	r3, r3, #20
    3b10:	4026      	ands	r6, r4
    3b12:	431e      	orrs	r6, r3
    3b14:	0076      	lsls	r6, r6, #1
    3b16:	07d2      	lsls	r2, r2, #31
    3b18:	0876      	lsrs	r6, r6, #1
    3b1a:	4316      	orrs	r6, r2
    3b1c:	4648      	mov	r0, r9
    3b1e:	0031      	movs	r1, r6
    3b20:	b007      	add	sp, #28
    3b22:	bc3c      	pop	{r2, r3, r4, r5}
    3b24:	4690      	mov	r8, r2
    3b26:	4699      	mov	r9, r3
    3b28:	46a2      	mov	sl, r4
    3b2a:	46ab      	mov	fp, r5
    3b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b2e:	0033      	movs	r3, r6
    3b30:	4303      	orrs	r3, r0
    3b32:	d04f      	beq.n	3bd4 <__aeabi_ddiv+0x1a0>
    3b34:	2e00      	cmp	r6, #0
    3b36:	d100      	bne.n	3b3a <__aeabi_ddiv+0x106>
    3b38:	e1bc      	b.n	3eb4 <__aeabi_ddiv+0x480>
    3b3a:	0030      	movs	r0, r6
    3b3c:	f001 f8cc 	bl	4cd8 <__clzsi2>
    3b40:	0003      	movs	r3, r0
    3b42:	3b0b      	subs	r3, #11
    3b44:	2b1c      	cmp	r3, #28
    3b46:	dd00      	ble.n	3b4a <__aeabi_ddiv+0x116>
    3b48:	e1ad      	b.n	3ea6 <__aeabi_ddiv+0x472>
    3b4a:	221d      	movs	r2, #29
    3b4c:	0001      	movs	r1, r0
    3b4e:	1ad3      	subs	r3, r2, r3
    3b50:	3908      	subs	r1, #8
    3b52:	003a      	movs	r2, r7
    3b54:	408f      	lsls	r7, r1
    3b56:	408e      	lsls	r6, r1
    3b58:	40da      	lsrs	r2, r3
    3b5a:	46b9      	mov	r9, r7
    3b5c:	4316      	orrs	r6, r2
    3b5e:	4b30      	ldr	r3, [pc, #192]	; (3c20 <__aeabi_ddiv+0x1ec>)
    3b60:	2700      	movs	r7, #0
    3b62:	469c      	mov	ip, r3
    3b64:	2300      	movs	r3, #0
    3b66:	4460      	add	r0, ip
    3b68:	4244      	negs	r4, r0
    3b6a:	9302      	str	r3, [sp, #8]
    3b6c:	e785      	b.n	3a7a <__aeabi_ddiv+0x46>
    3b6e:	4653      	mov	r3, sl
    3b70:	465a      	mov	r2, fp
    3b72:	4313      	orrs	r3, r2
    3b74:	d12c      	bne.n	3bd0 <__aeabi_ddiv+0x19c>
    3b76:	2300      	movs	r3, #0
    3b78:	2100      	movs	r1, #0
    3b7a:	469b      	mov	fp, r3
    3b7c:	3302      	adds	r3, #2
    3b7e:	e797      	b.n	3ab0 <__aeabi_ddiv+0x7c>
    3b80:	430b      	orrs	r3, r1
    3b82:	d020      	beq.n	3bc6 <__aeabi_ddiv+0x192>
    3b84:	465b      	mov	r3, fp
    3b86:	2b00      	cmp	r3, #0
    3b88:	d100      	bne.n	3b8c <__aeabi_ddiv+0x158>
    3b8a:	e19e      	b.n	3eca <__aeabi_ddiv+0x496>
    3b8c:	4658      	mov	r0, fp
    3b8e:	f001 f8a3 	bl	4cd8 <__clzsi2>
    3b92:	0003      	movs	r3, r0
    3b94:	3b0b      	subs	r3, #11
    3b96:	2b1c      	cmp	r3, #28
    3b98:	dd00      	ble.n	3b9c <__aeabi_ddiv+0x168>
    3b9a:	e18f      	b.n	3ebc <__aeabi_ddiv+0x488>
    3b9c:	0002      	movs	r2, r0
    3b9e:	4659      	mov	r1, fp
    3ba0:	3a08      	subs	r2, #8
    3ba2:	4091      	lsls	r1, r2
    3ba4:	468b      	mov	fp, r1
    3ba6:	211d      	movs	r1, #29
    3ba8:	1acb      	subs	r3, r1, r3
    3baa:	4651      	mov	r1, sl
    3bac:	40d9      	lsrs	r1, r3
    3bae:	000b      	movs	r3, r1
    3bb0:	4659      	mov	r1, fp
    3bb2:	430b      	orrs	r3, r1
    3bb4:	4651      	mov	r1, sl
    3bb6:	469b      	mov	fp, r3
    3bb8:	4091      	lsls	r1, r2
    3bba:	4b19      	ldr	r3, [pc, #100]	; (3c20 <__aeabi_ddiv+0x1ec>)
    3bbc:	469c      	mov	ip, r3
    3bbe:	4460      	add	r0, ip
    3bc0:	4240      	negs	r0, r0
    3bc2:	2300      	movs	r3, #0
    3bc4:	e774      	b.n	3ab0 <__aeabi_ddiv+0x7c>
    3bc6:	2300      	movs	r3, #0
    3bc8:	2100      	movs	r1, #0
    3bca:	469b      	mov	fp, r3
    3bcc:	3301      	adds	r3, #1
    3bce:	e76f      	b.n	3ab0 <__aeabi_ddiv+0x7c>
    3bd0:	2303      	movs	r3, #3
    3bd2:	e76d      	b.n	3ab0 <__aeabi_ddiv+0x7c>
    3bd4:	2300      	movs	r3, #0
    3bd6:	4699      	mov	r9, r3
    3bd8:	3301      	adds	r3, #1
    3bda:	2704      	movs	r7, #4
    3bdc:	2600      	movs	r6, #0
    3bde:	9302      	str	r3, [sp, #8]
    3be0:	e74b      	b.n	3a7a <__aeabi_ddiv+0x46>
    3be2:	2303      	movs	r3, #3
    3be4:	270c      	movs	r7, #12
    3be6:	9302      	str	r3, [sp, #8]
    3be8:	e747      	b.n	3a7a <__aeabi_ddiv+0x46>
    3bea:	2201      	movs	r2, #1
    3bec:	1ad5      	subs	r5, r2, r3
    3bee:	2d38      	cmp	r5, #56	; 0x38
    3bf0:	dc00      	bgt.n	3bf4 <__aeabi_ddiv+0x1c0>
    3bf2:	e1b0      	b.n	3f56 <__aeabi_ddiv+0x522>
    3bf4:	4653      	mov	r3, sl
    3bf6:	401a      	ands	r2, r3
    3bf8:	2100      	movs	r1, #0
    3bfa:	2300      	movs	r3, #0
    3bfc:	2600      	movs	r6, #0
    3bfe:	4689      	mov	r9, r1
    3c00:	e77e      	b.n	3b00 <__aeabi_ddiv+0xcc>
    3c02:	2300      	movs	r3, #0
    3c04:	2680      	movs	r6, #128	; 0x80
    3c06:	4699      	mov	r9, r3
    3c08:	2200      	movs	r2, #0
    3c0a:	0336      	lsls	r6, r6, #12
    3c0c:	4b00      	ldr	r3, [pc, #0]	; (3c10 <__aeabi_ddiv+0x1dc>)
    3c0e:	e777      	b.n	3b00 <__aeabi_ddiv+0xcc>
    3c10:	000007ff 	.word	0x000007ff
    3c14:	fffffc01 	.word	0xfffffc01
    3c18:	00005f98 	.word	0x00005f98
    3c1c:	800fffff 	.word	0x800fffff
    3c20:	000003f3 	.word	0x000003f3
    3c24:	455e      	cmp	r6, fp
    3c26:	d900      	bls.n	3c2a <__aeabi_ddiv+0x1f6>
    3c28:	e172      	b.n	3f10 <__aeabi_ddiv+0x4dc>
    3c2a:	d100      	bne.n	3c2e <__aeabi_ddiv+0x1fa>
    3c2c:	e16d      	b.n	3f0a <__aeabi_ddiv+0x4d6>
    3c2e:	9b01      	ldr	r3, [sp, #4]
    3c30:	464d      	mov	r5, r9
    3c32:	3b01      	subs	r3, #1
    3c34:	9301      	str	r3, [sp, #4]
    3c36:	2300      	movs	r3, #0
    3c38:	0034      	movs	r4, r6
    3c3a:	9302      	str	r3, [sp, #8]
    3c3c:	465b      	mov	r3, fp
    3c3e:	021e      	lsls	r6, r3, #8
    3c40:	0e0b      	lsrs	r3, r1, #24
    3c42:	431e      	orrs	r6, r3
    3c44:	020b      	lsls	r3, r1, #8
    3c46:	9303      	str	r3, [sp, #12]
    3c48:	0c33      	lsrs	r3, r6, #16
    3c4a:	4699      	mov	r9, r3
    3c4c:	0433      	lsls	r3, r6, #16
    3c4e:	0c1b      	lsrs	r3, r3, #16
    3c50:	4649      	mov	r1, r9
    3c52:	0020      	movs	r0, r4
    3c54:	9300      	str	r3, [sp, #0]
    3c56:	f7ff fa1f 	bl	3098 <__aeabi_uidiv>
    3c5a:	9b00      	ldr	r3, [sp, #0]
    3c5c:	0037      	movs	r7, r6
    3c5e:	4343      	muls	r3, r0
    3c60:	0006      	movs	r6, r0
    3c62:	4649      	mov	r1, r9
    3c64:	0020      	movs	r0, r4
    3c66:	4698      	mov	r8, r3
    3c68:	f7ff fa9c 	bl	31a4 <__aeabi_uidivmod>
    3c6c:	0c2c      	lsrs	r4, r5, #16
    3c6e:	0409      	lsls	r1, r1, #16
    3c70:	430c      	orrs	r4, r1
    3c72:	45a0      	cmp	r8, r4
    3c74:	d909      	bls.n	3c8a <__aeabi_ddiv+0x256>
    3c76:	19e4      	adds	r4, r4, r7
    3c78:	1e73      	subs	r3, r6, #1
    3c7a:	42a7      	cmp	r7, r4
    3c7c:	d900      	bls.n	3c80 <__aeabi_ddiv+0x24c>
    3c7e:	e15c      	b.n	3f3a <__aeabi_ddiv+0x506>
    3c80:	45a0      	cmp	r8, r4
    3c82:	d800      	bhi.n	3c86 <__aeabi_ddiv+0x252>
    3c84:	e159      	b.n	3f3a <__aeabi_ddiv+0x506>
    3c86:	3e02      	subs	r6, #2
    3c88:	19e4      	adds	r4, r4, r7
    3c8a:	4643      	mov	r3, r8
    3c8c:	1ae4      	subs	r4, r4, r3
    3c8e:	4649      	mov	r1, r9
    3c90:	0020      	movs	r0, r4
    3c92:	f7ff fa01 	bl	3098 <__aeabi_uidiv>
    3c96:	0003      	movs	r3, r0
    3c98:	9a00      	ldr	r2, [sp, #0]
    3c9a:	4680      	mov	r8, r0
    3c9c:	4353      	muls	r3, r2
    3c9e:	4649      	mov	r1, r9
    3ca0:	0020      	movs	r0, r4
    3ca2:	469b      	mov	fp, r3
    3ca4:	f7ff fa7e 	bl	31a4 <__aeabi_uidivmod>
    3ca8:	042a      	lsls	r2, r5, #16
    3caa:	0409      	lsls	r1, r1, #16
    3cac:	0c12      	lsrs	r2, r2, #16
    3cae:	430a      	orrs	r2, r1
    3cb0:	4593      	cmp	fp, r2
    3cb2:	d90d      	bls.n	3cd0 <__aeabi_ddiv+0x29c>
    3cb4:	4643      	mov	r3, r8
    3cb6:	19d2      	adds	r2, r2, r7
    3cb8:	3b01      	subs	r3, #1
    3cba:	4297      	cmp	r7, r2
    3cbc:	d900      	bls.n	3cc0 <__aeabi_ddiv+0x28c>
    3cbe:	e13a      	b.n	3f36 <__aeabi_ddiv+0x502>
    3cc0:	4593      	cmp	fp, r2
    3cc2:	d800      	bhi.n	3cc6 <__aeabi_ddiv+0x292>
    3cc4:	e137      	b.n	3f36 <__aeabi_ddiv+0x502>
    3cc6:	2302      	movs	r3, #2
    3cc8:	425b      	negs	r3, r3
    3cca:	469c      	mov	ip, r3
    3ccc:	19d2      	adds	r2, r2, r7
    3cce:	44e0      	add	r8, ip
    3cd0:	465b      	mov	r3, fp
    3cd2:	1ad2      	subs	r2, r2, r3
    3cd4:	4643      	mov	r3, r8
    3cd6:	0436      	lsls	r6, r6, #16
    3cd8:	4333      	orrs	r3, r6
    3cda:	469b      	mov	fp, r3
    3cdc:	9903      	ldr	r1, [sp, #12]
    3cde:	0c18      	lsrs	r0, r3, #16
    3ce0:	0c0b      	lsrs	r3, r1, #16
    3ce2:	001d      	movs	r5, r3
    3ce4:	9305      	str	r3, [sp, #20]
    3ce6:	0409      	lsls	r1, r1, #16
    3ce8:	465b      	mov	r3, fp
    3cea:	0c09      	lsrs	r1, r1, #16
    3cec:	000c      	movs	r4, r1
    3cee:	041b      	lsls	r3, r3, #16
    3cf0:	0c1b      	lsrs	r3, r3, #16
    3cf2:	4344      	muls	r4, r0
    3cf4:	9104      	str	r1, [sp, #16]
    3cf6:	4359      	muls	r1, r3
    3cf8:	436b      	muls	r3, r5
    3cfa:	4368      	muls	r0, r5
    3cfc:	191b      	adds	r3, r3, r4
    3cfe:	0c0d      	lsrs	r5, r1, #16
    3d00:	18eb      	adds	r3, r5, r3
    3d02:	429c      	cmp	r4, r3
    3d04:	d903      	bls.n	3d0e <__aeabi_ddiv+0x2da>
    3d06:	2480      	movs	r4, #128	; 0x80
    3d08:	0264      	lsls	r4, r4, #9
    3d0a:	46a4      	mov	ip, r4
    3d0c:	4460      	add	r0, ip
    3d0e:	0c1c      	lsrs	r4, r3, #16
    3d10:	0409      	lsls	r1, r1, #16
    3d12:	041b      	lsls	r3, r3, #16
    3d14:	0c09      	lsrs	r1, r1, #16
    3d16:	1820      	adds	r0, r4, r0
    3d18:	185d      	adds	r5, r3, r1
    3d1a:	4282      	cmp	r2, r0
    3d1c:	d200      	bcs.n	3d20 <__aeabi_ddiv+0x2ec>
    3d1e:	e0de      	b.n	3ede <__aeabi_ddiv+0x4aa>
    3d20:	d100      	bne.n	3d24 <__aeabi_ddiv+0x2f0>
    3d22:	e0d7      	b.n	3ed4 <__aeabi_ddiv+0x4a0>
    3d24:	1a16      	subs	r6, r2, r0
    3d26:	9b02      	ldr	r3, [sp, #8]
    3d28:	469c      	mov	ip, r3
    3d2a:	1b5d      	subs	r5, r3, r5
    3d2c:	45ac      	cmp	ip, r5
    3d2e:	419b      	sbcs	r3, r3
    3d30:	425b      	negs	r3, r3
    3d32:	1af6      	subs	r6, r6, r3
    3d34:	42b7      	cmp	r7, r6
    3d36:	d100      	bne.n	3d3a <__aeabi_ddiv+0x306>
    3d38:	e106      	b.n	3f48 <__aeabi_ddiv+0x514>
    3d3a:	4649      	mov	r1, r9
    3d3c:	0030      	movs	r0, r6
    3d3e:	f7ff f9ab 	bl	3098 <__aeabi_uidiv>
    3d42:	9b00      	ldr	r3, [sp, #0]
    3d44:	0004      	movs	r4, r0
    3d46:	4343      	muls	r3, r0
    3d48:	4649      	mov	r1, r9
    3d4a:	0030      	movs	r0, r6
    3d4c:	4698      	mov	r8, r3
    3d4e:	f7ff fa29 	bl	31a4 <__aeabi_uidivmod>
    3d52:	0c2e      	lsrs	r6, r5, #16
    3d54:	0409      	lsls	r1, r1, #16
    3d56:	430e      	orrs	r6, r1
    3d58:	45b0      	cmp	r8, r6
    3d5a:	d909      	bls.n	3d70 <__aeabi_ddiv+0x33c>
    3d5c:	19f6      	adds	r6, r6, r7
    3d5e:	1e63      	subs	r3, r4, #1
    3d60:	42b7      	cmp	r7, r6
    3d62:	d900      	bls.n	3d66 <__aeabi_ddiv+0x332>
    3d64:	e0f3      	b.n	3f4e <__aeabi_ddiv+0x51a>
    3d66:	45b0      	cmp	r8, r6
    3d68:	d800      	bhi.n	3d6c <__aeabi_ddiv+0x338>
    3d6a:	e0f0      	b.n	3f4e <__aeabi_ddiv+0x51a>
    3d6c:	3c02      	subs	r4, #2
    3d6e:	19f6      	adds	r6, r6, r7
    3d70:	4643      	mov	r3, r8
    3d72:	1af3      	subs	r3, r6, r3
    3d74:	4649      	mov	r1, r9
    3d76:	0018      	movs	r0, r3
    3d78:	9302      	str	r3, [sp, #8]
    3d7a:	f7ff f98d 	bl	3098 <__aeabi_uidiv>
    3d7e:	9b00      	ldr	r3, [sp, #0]
    3d80:	0006      	movs	r6, r0
    3d82:	4343      	muls	r3, r0
    3d84:	4649      	mov	r1, r9
    3d86:	9802      	ldr	r0, [sp, #8]
    3d88:	4698      	mov	r8, r3
    3d8a:	f7ff fa0b 	bl	31a4 <__aeabi_uidivmod>
    3d8e:	042d      	lsls	r5, r5, #16
    3d90:	0409      	lsls	r1, r1, #16
    3d92:	0c2d      	lsrs	r5, r5, #16
    3d94:	430d      	orrs	r5, r1
    3d96:	45a8      	cmp	r8, r5
    3d98:	d909      	bls.n	3dae <__aeabi_ddiv+0x37a>
    3d9a:	19ed      	adds	r5, r5, r7
    3d9c:	1e73      	subs	r3, r6, #1
    3d9e:	42af      	cmp	r7, r5
    3da0:	d900      	bls.n	3da4 <__aeabi_ddiv+0x370>
    3da2:	e0d6      	b.n	3f52 <__aeabi_ddiv+0x51e>
    3da4:	45a8      	cmp	r8, r5
    3da6:	d800      	bhi.n	3daa <__aeabi_ddiv+0x376>
    3da8:	e0d3      	b.n	3f52 <__aeabi_ddiv+0x51e>
    3daa:	3e02      	subs	r6, #2
    3dac:	19ed      	adds	r5, r5, r7
    3dae:	0424      	lsls	r4, r4, #16
    3db0:	0021      	movs	r1, r4
    3db2:	4643      	mov	r3, r8
    3db4:	4331      	orrs	r1, r6
    3db6:	9e04      	ldr	r6, [sp, #16]
    3db8:	9a05      	ldr	r2, [sp, #20]
    3dba:	0030      	movs	r0, r6
    3dbc:	1aed      	subs	r5, r5, r3
    3dbe:	040b      	lsls	r3, r1, #16
    3dc0:	0c0c      	lsrs	r4, r1, #16
    3dc2:	0c1b      	lsrs	r3, r3, #16
    3dc4:	4358      	muls	r0, r3
    3dc6:	4366      	muls	r6, r4
    3dc8:	4353      	muls	r3, r2
    3dca:	4354      	muls	r4, r2
    3dcc:	199a      	adds	r2, r3, r6
    3dce:	0c03      	lsrs	r3, r0, #16
    3dd0:	189b      	adds	r3, r3, r2
    3dd2:	429e      	cmp	r6, r3
    3dd4:	d903      	bls.n	3dde <__aeabi_ddiv+0x3aa>
    3dd6:	2280      	movs	r2, #128	; 0x80
    3dd8:	0252      	lsls	r2, r2, #9
    3dda:	4694      	mov	ip, r2
    3ddc:	4464      	add	r4, ip
    3dde:	0c1a      	lsrs	r2, r3, #16
    3de0:	0400      	lsls	r0, r0, #16
    3de2:	041b      	lsls	r3, r3, #16
    3de4:	0c00      	lsrs	r0, r0, #16
    3de6:	1914      	adds	r4, r2, r4
    3de8:	181b      	adds	r3, r3, r0
    3dea:	42a5      	cmp	r5, r4
    3dec:	d350      	bcc.n	3e90 <__aeabi_ddiv+0x45c>
    3dee:	d04d      	beq.n	3e8c <__aeabi_ddiv+0x458>
    3df0:	2301      	movs	r3, #1
    3df2:	4319      	orrs	r1, r3
    3df4:	4a96      	ldr	r2, [pc, #600]	; (4050 <__aeabi_ddiv+0x61c>)
    3df6:	9b01      	ldr	r3, [sp, #4]
    3df8:	4694      	mov	ip, r2
    3dfa:	4463      	add	r3, ip
    3dfc:	2b00      	cmp	r3, #0
    3dfe:	dc00      	bgt.n	3e02 <__aeabi_ddiv+0x3ce>
    3e00:	e6f3      	b.n	3bea <__aeabi_ddiv+0x1b6>
    3e02:	074a      	lsls	r2, r1, #29
    3e04:	d009      	beq.n	3e1a <__aeabi_ddiv+0x3e6>
    3e06:	220f      	movs	r2, #15
    3e08:	400a      	ands	r2, r1
    3e0a:	2a04      	cmp	r2, #4
    3e0c:	d005      	beq.n	3e1a <__aeabi_ddiv+0x3e6>
    3e0e:	1d0a      	adds	r2, r1, #4
    3e10:	428a      	cmp	r2, r1
    3e12:	4189      	sbcs	r1, r1
    3e14:	4249      	negs	r1, r1
    3e16:	448b      	add	fp, r1
    3e18:	0011      	movs	r1, r2
    3e1a:	465a      	mov	r2, fp
    3e1c:	01d2      	lsls	r2, r2, #7
    3e1e:	d508      	bpl.n	3e32 <__aeabi_ddiv+0x3fe>
    3e20:	465a      	mov	r2, fp
    3e22:	4b8c      	ldr	r3, [pc, #560]	; (4054 <__aeabi_ddiv+0x620>)
    3e24:	401a      	ands	r2, r3
    3e26:	4693      	mov	fp, r2
    3e28:	2280      	movs	r2, #128	; 0x80
    3e2a:	00d2      	lsls	r2, r2, #3
    3e2c:	4694      	mov	ip, r2
    3e2e:	9b01      	ldr	r3, [sp, #4]
    3e30:	4463      	add	r3, ip
    3e32:	4a89      	ldr	r2, [pc, #548]	; (4058 <__aeabi_ddiv+0x624>)
    3e34:	4293      	cmp	r3, r2
    3e36:	dd00      	ble.n	3e3a <__aeabi_ddiv+0x406>
    3e38:	e65b      	b.n	3af2 <__aeabi_ddiv+0xbe>
    3e3a:	465a      	mov	r2, fp
    3e3c:	08c9      	lsrs	r1, r1, #3
    3e3e:	0750      	lsls	r0, r2, #29
    3e40:	4308      	orrs	r0, r1
    3e42:	0256      	lsls	r6, r2, #9
    3e44:	4651      	mov	r1, sl
    3e46:	2201      	movs	r2, #1
    3e48:	055b      	lsls	r3, r3, #21
    3e4a:	4681      	mov	r9, r0
    3e4c:	0b36      	lsrs	r6, r6, #12
    3e4e:	0d5b      	lsrs	r3, r3, #21
    3e50:	400a      	ands	r2, r1
    3e52:	e655      	b.n	3b00 <__aeabi_ddiv+0xcc>
    3e54:	2380      	movs	r3, #128	; 0x80
    3e56:	031b      	lsls	r3, r3, #12
    3e58:	421e      	tst	r6, r3
    3e5a:	d011      	beq.n	3e80 <__aeabi_ddiv+0x44c>
    3e5c:	465a      	mov	r2, fp
    3e5e:	421a      	tst	r2, r3
    3e60:	d10e      	bne.n	3e80 <__aeabi_ddiv+0x44c>
    3e62:	465e      	mov	r6, fp
    3e64:	431e      	orrs	r6, r3
    3e66:	0336      	lsls	r6, r6, #12
    3e68:	0b36      	lsrs	r6, r6, #12
    3e6a:	002a      	movs	r2, r5
    3e6c:	4689      	mov	r9, r1
    3e6e:	4b7b      	ldr	r3, [pc, #492]	; (405c <__aeabi_ddiv+0x628>)
    3e70:	e646      	b.n	3b00 <__aeabi_ddiv+0xcc>
    3e72:	2b03      	cmp	r3, #3
    3e74:	d100      	bne.n	3e78 <__aeabi_ddiv+0x444>
    3e76:	e0e1      	b.n	403c <__aeabi_ddiv+0x608>
    3e78:	2b01      	cmp	r3, #1
    3e7a:	d1bb      	bne.n	3df4 <__aeabi_ddiv+0x3c0>
    3e7c:	401a      	ands	r2, r3
    3e7e:	e6bb      	b.n	3bf8 <__aeabi_ddiv+0x1c4>
    3e80:	431e      	orrs	r6, r3
    3e82:	0336      	lsls	r6, r6, #12
    3e84:	0b36      	lsrs	r6, r6, #12
    3e86:	4642      	mov	r2, r8
    3e88:	4b74      	ldr	r3, [pc, #464]	; (405c <__aeabi_ddiv+0x628>)
    3e8a:	e639      	b.n	3b00 <__aeabi_ddiv+0xcc>
    3e8c:	2b00      	cmp	r3, #0
    3e8e:	d0b1      	beq.n	3df4 <__aeabi_ddiv+0x3c0>
    3e90:	197d      	adds	r5, r7, r5
    3e92:	1e4a      	subs	r2, r1, #1
    3e94:	42af      	cmp	r7, r5
    3e96:	d952      	bls.n	3f3e <__aeabi_ddiv+0x50a>
    3e98:	0011      	movs	r1, r2
    3e9a:	42a5      	cmp	r5, r4
    3e9c:	d1a8      	bne.n	3df0 <__aeabi_ddiv+0x3bc>
    3e9e:	9a03      	ldr	r2, [sp, #12]
    3ea0:	429a      	cmp	r2, r3
    3ea2:	d1a5      	bne.n	3df0 <__aeabi_ddiv+0x3bc>
    3ea4:	e7a6      	b.n	3df4 <__aeabi_ddiv+0x3c0>
    3ea6:	0003      	movs	r3, r0
    3ea8:	003e      	movs	r6, r7
    3eaa:	3b28      	subs	r3, #40	; 0x28
    3eac:	409e      	lsls	r6, r3
    3eae:	2300      	movs	r3, #0
    3eb0:	4699      	mov	r9, r3
    3eb2:	e654      	b.n	3b5e <__aeabi_ddiv+0x12a>
    3eb4:	f000 ff10 	bl	4cd8 <__clzsi2>
    3eb8:	3020      	adds	r0, #32
    3eba:	e641      	b.n	3b40 <__aeabi_ddiv+0x10c>
    3ebc:	0003      	movs	r3, r0
    3ebe:	4652      	mov	r2, sl
    3ec0:	3b28      	subs	r3, #40	; 0x28
    3ec2:	409a      	lsls	r2, r3
    3ec4:	2100      	movs	r1, #0
    3ec6:	4693      	mov	fp, r2
    3ec8:	e677      	b.n	3bba <__aeabi_ddiv+0x186>
    3eca:	4650      	mov	r0, sl
    3ecc:	f000 ff04 	bl	4cd8 <__clzsi2>
    3ed0:	3020      	adds	r0, #32
    3ed2:	e65e      	b.n	3b92 <__aeabi_ddiv+0x15e>
    3ed4:	9b02      	ldr	r3, [sp, #8]
    3ed6:	2600      	movs	r6, #0
    3ed8:	42ab      	cmp	r3, r5
    3eda:	d300      	bcc.n	3ede <__aeabi_ddiv+0x4aa>
    3edc:	e723      	b.n	3d26 <__aeabi_ddiv+0x2f2>
    3ede:	9e03      	ldr	r6, [sp, #12]
    3ee0:	9902      	ldr	r1, [sp, #8]
    3ee2:	46b4      	mov	ip, r6
    3ee4:	4461      	add	r1, ip
    3ee6:	4688      	mov	r8, r1
    3ee8:	45b0      	cmp	r8, r6
    3eea:	41b6      	sbcs	r6, r6
    3eec:	465b      	mov	r3, fp
    3eee:	4276      	negs	r6, r6
    3ef0:	19f6      	adds	r6, r6, r7
    3ef2:	18b2      	adds	r2, r6, r2
    3ef4:	3b01      	subs	r3, #1
    3ef6:	9102      	str	r1, [sp, #8]
    3ef8:	4297      	cmp	r7, r2
    3efa:	d213      	bcs.n	3f24 <__aeabi_ddiv+0x4f0>
    3efc:	4290      	cmp	r0, r2
    3efe:	d84f      	bhi.n	3fa0 <__aeabi_ddiv+0x56c>
    3f00:	d100      	bne.n	3f04 <__aeabi_ddiv+0x4d0>
    3f02:	e08e      	b.n	4022 <__aeabi_ddiv+0x5ee>
    3f04:	1a16      	subs	r6, r2, r0
    3f06:	469b      	mov	fp, r3
    3f08:	e70d      	b.n	3d26 <__aeabi_ddiv+0x2f2>
    3f0a:	4589      	cmp	r9, r1
    3f0c:	d200      	bcs.n	3f10 <__aeabi_ddiv+0x4dc>
    3f0e:	e68e      	b.n	3c2e <__aeabi_ddiv+0x1fa>
    3f10:	0874      	lsrs	r4, r6, #1
    3f12:	464b      	mov	r3, r9
    3f14:	07f6      	lsls	r6, r6, #31
    3f16:	0035      	movs	r5, r6
    3f18:	085b      	lsrs	r3, r3, #1
    3f1a:	431d      	orrs	r5, r3
    3f1c:	464b      	mov	r3, r9
    3f1e:	07db      	lsls	r3, r3, #31
    3f20:	9302      	str	r3, [sp, #8]
    3f22:	e68b      	b.n	3c3c <__aeabi_ddiv+0x208>
    3f24:	4297      	cmp	r7, r2
    3f26:	d1ed      	bne.n	3f04 <__aeabi_ddiv+0x4d0>
    3f28:	9903      	ldr	r1, [sp, #12]
    3f2a:	9c02      	ldr	r4, [sp, #8]
    3f2c:	42a1      	cmp	r1, r4
    3f2e:	d9e5      	bls.n	3efc <__aeabi_ddiv+0x4c8>
    3f30:	1a3e      	subs	r6, r7, r0
    3f32:	469b      	mov	fp, r3
    3f34:	e6f7      	b.n	3d26 <__aeabi_ddiv+0x2f2>
    3f36:	4698      	mov	r8, r3
    3f38:	e6ca      	b.n	3cd0 <__aeabi_ddiv+0x29c>
    3f3a:	001e      	movs	r6, r3
    3f3c:	e6a5      	b.n	3c8a <__aeabi_ddiv+0x256>
    3f3e:	42ac      	cmp	r4, r5
    3f40:	d83e      	bhi.n	3fc0 <__aeabi_ddiv+0x58c>
    3f42:	d074      	beq.n	402e <__aeabi_ddiv+0x5fa>
    3f44:	0011      	movs	r1, r2
    3f46:	e753      	b.n	3df0 <__aeabi_ddiv+0x3bc>
    3f48:	2101      	movs	r1, #1
    3f4a:	4249      	negs	r1, r1
    3f4c:	e752      	b.n	3df4 <__aeabi_ddiv+0x3c0>
    3f4e:	001c      	movs	r4, r3
    3f50:	e70e      	b.n	3d70 <__aeabi_ddiv+0x33c>
    3f52:	001e      	movs	r6, r3
    3f54:	e72b      	b.n	3dae <__aeabi_ddiv+0x37a>
    3f56:	2d1f      	cmp	r5, #31
    3f58:	dc3c      	bgt.n	3fd4 <__aeabi_ddiv+0x5a0>
    3f5a:	2320      	movs	r3, #32
    3f5c:	000a      	movs	r2, r1
    3f5e:	4658      	mov	r0, fp
    3f60:	1b5b      	subs	r3, r3, r5
    3f62:	4098      	lsls	r0, r3
    3f64:	40ea      	lsrs	r2, r5
    3f66:	4099      	lsls	r1, r3
    3f68:	4302      	orrs	r2, r0
    3f6a:	1e48      	subs	r0, r1, #1
    3f6c:	4181      	sbcs	r1, r0
    3f6e:	465e      	mov	r6, fp
    3f70:	4311      	orrs	r1, r2
    3f72:	40ee      	lsrs	r6, r5
    3f74:	074b      	lsls	r3, r1, #29
    3f76:	d009      	beq.n	3f8c <__aeabi_ddiv+0x558>
    3f78:	230f      	movs	r3, #15
    3f7a:	400b      	ands	r3, r1
    3f7c:	2b04      	cmp	r3, #4
    3f7e:	d005      	beq.n	3f8c <__aeabi_ddiv+0x558>
    3f80:	000b      	movs	r3, r1
    3f82:	1d19      	adds	r1, r3, #4
    3f84:	4299      	cmp	r1, r3
    3f86:	419b      	sbcs	r3, r3
    3f88:	425b      	negs	r3, r3
    3f8a:	18f6      	adds	r6, r6, r3
    3f8c:	0233      	lsls	r3, r6, #8
    3f8e:	d53c      	bpl.n	400a <__aeabi_ddiv+0x5d6>
    3f90:	4653      	mov	r3, sl
    3f92:	2201      	movs	r2, #1
    3f94:	2100      	movs	r1, #0
    3f96:	401a      	ands	r2, r3
    3f98:	2600      	movs	r6, #0
    3f9a:	2301      	movs	r3, #1
    3f9c:	4689      	mov	r9, r1
    3f9e:	e5af      	b.n	3b00 <__aeabi_ddiv+0xcc>
    3fa0:	2302      	movs	r3, #2
    3fa2:	425b      	negs	r3, r3
    3fa4:	469c      	mov	ip, r3
    3fa6:	9c03      	ldr	r4, [sp, #12]
    3fa8:	44e3      	add	fp, ip
    3faa:	46a4      	mov	ip, r4
    3fac:	9b02      	ldr	r3, [sp, #8]
    3fae:	4463      	add	r3, ip
    3fb0:	4698      	mov	r8, r3
    3fb2:	45a0      	cmp	r8, r4
    3fb4:	41b6      	sbcs	r6, r6
    3fb6:	4276      	negs	r6, r6
    3fb8:	19f6      	adds	r6, r6, r7
    3fba:	9302      	str	r3, [sp, #8]
    3fbc:	18b2      	adds	r2, r6, r2
    3fbe:	e6b1      	b.n	3d24 <__aeabi_ddiv+0x2f0>
    3fc0:	9803      	ldr	r0, [sp, #12]
    3fc2:	1e8a      	subs	r2, r1, #2
    3fc4:	0041      	lsls	r1, r0, #1
    3fc6:	4281      	cmp	r1, r0
    3fc8:	41b6      	sbcs	r6, r6
    3fca:	4276      	negs	r6, r6
    3fcc:	19f6      	adds	r6, r6, r7
    3fce:	19ad      	adds	r5, r5, r6
    3fd0:	9103      	str	r1, [sp, #12]
    3fd2:	e761      	b.n	3e98 <__aeabi_ddiv+0x464>
    3fd4:	221f      	movs	r2, #31
    3fd6:	4252      	negs	r2, r2
    3fd8:	1ad3      	subs	r3, r2, r3
    3fda:	465a      	mov	r2, fp
    3fdc:	40da      	lsrs	r2, r3
    3fde:	0013      	movs	r3, r2
    3fe0:	2d20      	cmp	r5, #32
    3fe2:	d029      	beq.n	4038 <__aeabi_ddiv+0x604>
    3fe4:	2240      	movs	r2, #64	; 0x40
    3fe6:	4658      	mov	r0, fp
    3fe8:	1b55      	subs	r5, r2, r5
    3fea:	40a8      	lsls	r0, r5
    3fec:	4301      	orrs	r1, r0
    3fee:	1e48      	subs	r0, r1, #1
    3ff0:	4181      	sbcs	r1, r0
    3ff2:	2007      	movs	r0, #7
    3ff4:	430b      	orrs	r3, r1
    3ff6:	4018      	ands	r0, r3
    3ff8:	2600      	movs	r6, #0
    3ffa:	2800      	cmp	r0, #0
    3ffc:	d009      	beq.n	4012 <__aeabi_ddiv+0x5de>
    3ffe:	220f      	movs	r2, #15
    4000:	2600      	movs	r6, #0
    4002:	401a      	ands	r2, r3
    4004:	0019      	movs	r1, r3
    4006:	2a04      	cmp	r2, #4
    4008:	d1bb      	bne.n	3f82 <__aeabi_ddiv+0x54e>
    400a:	000b      	movs	r3, r1
    400c:	0770      	lsls	r0, r6, #29
    400e:	0276      	lsls	r6, r6, #9
    4010:	0b36      	lsrs	r6, r6, #12
    4012:	08db      	lsrs	r3, r3, #3
    4014:	4303      	orrs	r3, r0
    4016:	4699      	mov	r9, r3
    4018:	2201      	movs	r2, #1
    401a:	4653      	mov	r3, sl
    401c:	401a      	ands	r2, r3
    401e:	2300      	movs	r3, #0
    4020:	e56e      	b.n	3b00 <__aeabi_ddiv+0xcc>
    4022:	9902      	ldr	r1, [sp, #8]
    4024:	428d      	cmp	r5, r1
    4026:	d8bb      	bhi.n	3fa0 <__aeabi_ddiv+0x56c>
    4028:	469b      	mov	fp, r3
    402a:	2600      	movs	r6, #0
    402c:	e67b      	b.n	3d26 <__aeabi_ddiv+0x2f2>
    402e:	9803      	ldr	r0, [sp, #12]
    4030:	4298      	cmp	r0, r3
    4032:	d3c5      	bcc.n	3fc0 <__aeabi_ddiv+0x58c>
    4034:	0011      	movs	r1, r2
    4036:	e732      	b.n	3e9e <__aeabi_ddiv+0x46a>
    4038:	2000      	movs	r0, #0
    403a:	e7d7      	b.n	3fec <__aeabi_ddiv+0x5b8>
    403c:	2680      	movs	r6, #128	; 0x80
    403e:	465b      	mov	r3, fp
    4040:	0336      	lsls	r6, r6, #12
    4042:	431e      	orrs	r6, r3
    4044:	0336      	lsls	r6, r6, #12
    4046:	0b36      	lsrs	r6, r6, #12
    4048:	9a00      	ldr	r2, [sp, #0]
    404a:	4689      	mov	r9, r1
    404c:	4b03      	ldr	r3, [pc, #12]	; (405c <__aeabi_ddiv+0x628>)
    404e:	e557      	b.n	3b00 <__aeabi_ddiv+0xcc>
    4050:	000003ff 	.word	0x000003ff
    4054:	feffffff 	.word	0xfeffffff
    4058:	000007fe 	.word	0x000007fe
    405c:	000007ff 	.word	0x000007ff

00004060 <__aeabi_dmul>:
    4060:	b5f0      	push	{r4, r5, r6, r7, lr}
    4062:	465f      	mov	r7, fp
    4064:	4656      	mov	r6, sl
    4066:	464d      	mov	r5, r9
    4068:	4644      	mov	r4, r8
    406a:	b4f0      	push	{r4, r5, r6, r7}
    406c:	030d      	lsls	r5, r1, #12
    406e:	4699      	mov	r9, r3
    4070:	004e      	lsls	r6, r1, #1
    4072:	0b2b      	lsrs	r3, r5, #12
    4074:	b087      	sub	sp, #28
    4076:	0007      	movs	r7, r0
    4078:	4692      	mov	sl, r2
    407a:	4680      	mov	r8, r0
    407c:	469b      	mov	fp, r3
    407e:	0d76      	lsrs	r6, r6, #21
    4080:	0fcc      	lsrs	r4, r1, #31
    4082:	2e00      	cmp	r6, #0
    4084:	d069      	beq.n	415a <__aeabi_dmul+0xfa>
    4086:	4b6d      	ldr	r3, [pc, #436]	; (423c <__aeabi_dmul+0x1dc>)
    4088:	429e      	cmp	r6, r3
    408a:	d035      	beq.n	40f8 <__aeabi_dmul+0x98>
    408c:	465b      	mov	r3, fp
    408e:	2280      	movs	r2, #128	; 0x80
    4090:	00dd      	lsls	r5, r3, #3
    4092:	0412      	lsls	r2, r2, #16
    4094:	0f43      	lsrs	r3, r0, #29
    4096:	4313      	orrs	r3, r2
    4098:	432b      	orrs	r3, r5
    409a:	469b      	mov	fp, r3
    409c:	00c3      	lsls	r3, r0, #3
    409e:	4698      	mov	r8, r3
    40a0:	4b67      	ldr	r3, [pc, #412]	; (4240 <__aeabi_dmul+0x1e0>)
    40a2:	2700      	movs	r7, #0
    40a4:	469c      	mov	ip, r3
    40a6:	2300      	movs	r3, #0
    40a8:	4466      	add	r6, ip
    40aa:	9301      	str	r3, [sp, #4]
    40ac:	464a      	mov	r2, r9
    40ae:	0315      	lsls	r5, r2, #12
    40b0:	0050      	lsls	r0, r2, #1
    40b2:	0fd2      	lsrs	r2, r2, #31
    40b4:	4653      	mov	r3, sl
    40b6:	0b2d      	lsrs	r5, r5, #12
    40b8:	0d40      	lsrs	r0, r0, #21
    40ba:	4691      	mov	r9, r2
    40bc:	d100      	bne.n	40c0 <__aeabi_dmul+0x60>
    40be:	e076      	b.n	41ae <__aeabi_dmul+0x14e>
    40c0:	4a5e      	ldr	r2, [pc, #376]	; (423c <__aeabi_dmul+0x1dc>)
    40c2:	4290      	cmp	r0, r2
    40c4:	d06c      	beq.n	41a0 <__aeabi_dmul+0x140>
    40c6:	2280      	movs	r2, #128	; 0x80
    40c8:	0f5b      	lsrs	r3, r3, #29
    40ca:	0412      	lsls	r2, r2, #16
    40cc:	4313      	orrs	r3, r2
    40ce:	4a5c      	ldr	r2, [pc, #368]	; (4240 <__aeabi_dmul+0x1e0>)
    40d0:	00ed      	lsls	r5, r5, #3
    40d2:	4694      	mov	ip, r2
    40d4:	431d      	orrs	r5, r3
    40d6:	4653      	mov	r3, sl
    40d8:	2200      	movs	r2, #0
    40da:	00db      	lsls	r3, r3, #3
    40dc:	4460      	add	r0, ip
    40de:	4649      	mov	r1, r9
    40e0:	1836      	adds	r6, r6, r0
    40e2:	1c70      	adds	r0, r6, #1
    40e4:	4061      	eors	r1, r4
    40e6:	9002      	str	r0, [sp, #8]
    40e8:	4317      	orrs	r7, r2
    40ea:	2f0f      	cmp	r7, #15
    40ec:	d900      	bls.n	40f0 <__aeabi_dmul+0x90>
    40ee:	e0af      	b.n	4250 <__aeabi_dmul+0x1f0>
    40f0:	4854      	ldr	r0, [pc, #336]	; (4244 <__aeabi_dmul+0x1e4>)
    40f2:	00bf      	lsls	r7, r7, #2
    40f4:	59c7      	ldr	r7, [r0, r7]
    40f6:	46bf      	mov	pc, r7
    40f8:	465b      	mov	r3, fp
    40fa:	431f      	orrs	r7, r3
    40fc:	d000      	beq.n	4100 <__aeabi_dmul+0xa0>
    40fe:	e088      	b.n	4212 <__aeabi_dmul+0x1b2>
    4100:	2300      	movs	r3, #0
    4102:	469b      	mov	fp, r3
    4104:	4698      	mov	r8, r3
    4106:	3302      	adds	r3, #2
    4108:	2708      	movs	r7, #8
    410a:	9301      	str	r3, [sp, #4]
    410c:	e7ce      	b.n	40ac <__aeabi_dmul+0x4c>
    410e:	4649      	mov	r1, r9
    4110:	2a02      	cmp	r2, #2
    4112:	d06a      	beq.n	41ea <__aeabi_dmul+0x18a>
    4114:	2a03      	cmp	r2, #3
    4116:	d100      	bne.n	411a <__aeabi_dmul+0xba>
    4118:	e209      	b.n	452e <__aeabi_dmul+0x4ce>
    411a:	2a01      	cmp	r2, #1
    411c:	d000      	beq.n	4120 <__aeabi_dmul+0xc0>
    411e:	e1bb      	b.n	4498 <__aeabi_dmul+0x438>
    4120:	4011      	ands	r1, r2
    4122:	2200      	movs	r2, #0
    4124:	2300      	movs	r3, #0
    4126:	2500      	movs	r5, #0
    4128:	4690      	mov	r8, r2
    412a:	b2cc      	uxtb	r4, r1
    412c:	2100      	movs	r1, #0
    412e:	032d      	lsls	r5, r5, #12
    4130:	0d0a      	lsrs	r2, r1, #20
    4132:	0512      	lsls	r2, r2, #20
    4134:	0b2d      	lsrs	r5, r5, #12
    4136:	4315      	orrs	r5, r2
    4138:	4a43      	ldr	r2, [pc, #268]	; (4248 <__aeabi_dmul+0x1e8>)
    413a:	051b      	lsls	r3, r3, #20
    413c:	4015      	ands	r5, r2
    413e:	431d      	orrs	r5, r3
    4140:	006d      	lsls	r5, r5, #1
    4142:	07e4      	lsls	r4, r4, #31
    4144:	086d      	lsrs	r5, r5, #1
    4146:	4325      	orrs	r5, r4
    4148:	4640      	mov	r0, r8
    414a:	0029      	movs	r1, r5
    414c:	b007      	add	sp, #28
    414e:	bc3c      	pop	{r2, r3, r4, r5}
    4150:	4690      	mov	r8, r2
    4152:	4699      	mov	r9, r3
    4154:	46a2      	mov	sl, r4
    4156:	46ab      	mov	fp, r5
    4158:	bdf0      	pop	{r4, r5, r6, r7, pc}
    415a:	4303      	orrs	r3, r0
    415c:	d052      	beq.n	4204 <__aeabi_dmul+0x1a4>
    415e:	465b      	mov	r3, fp
    4160:	2b00      	cmp	r3, #0
    4162:	d100      	bne.n	4166 <__aeabi_dmul+0x106>
    4164:	e18a      	b.n	447c <__aeabi_dmul+0x41c>
    4166:	4658      	mov	r0, fp
    4168:	f000 fdb6 	bl	4cd8 <__clzsi2>
    416c:	0003      	movs	r3, r0
    416e:	3b0b      	subs	r3, #11
    4170:	2b1c      	cmp	r3, #28
    4172:	dd00      	ble.n	4176 <__aeabi_dmul+0x116>
    4174:	e17b      	b.n	446e <__aeabi_dmul+0x40e>
    4176:	221d      	movs	r2, #29
    4178:	1ad3      	subs	r3, r2, r3
    417a:	003a      	movs	r2, r7
    417c:	0001      	movs	r1, r0
    417e:	465d      	mov	r5, fp
    4180:	40da      	lsrs	r2, r3
    4182:	3908      	subs	r1, #8
    4184:	408d      	lsls	r5, r1
    4186:	0013      	movs	r3, r2
    4188:	408f      	lsls	r7, r1
    418a:	432b      	orrs	r3, r5
    418c:	469b      	mov	fp, r3
    418e:	46b8      	mov	r8, r7
    4190:	4b2e      	ldr	r3, [pc, #184]	; (424c <__aeabi_dmul+0x1ec>)
    4192:	2700      	movs	r7, #0
    4194:	469c      	mov	ip, r3
    4196:	2300      	movs	r3, #0
    4198:	4460      	add	r0, ip
    419a:	4246      	negs	r6, r0
    419c:	9301      	str	r3, [sp, #4]
    419e:	e785      	b.n	40ac <__aeabi_dmul+0x4c>
    41a0:	4652      	mov	r2, sl
    41a2:	432a      	orrs	r2, r5
    41a4:	d12c      	bne.n	4200 <__aeabi_dmul+0x1a0>
    41a6:	2500      	movs	r5, #0
    41a8:	2300      	movs	r3, #0
    41aa:	2202      	movs	r2, #2
    41ac:	e797      	b.n	40de <__aeabi_dmul+0x7e>
    41ae:	4652      	mov	r2, sl
    41b0:	432a      	orrs	r2, r5
    41b2:	d021      	beq.n	41f8 <__aeabi_dmul+0x198>
    41b4:	2d00      	cmp	r5, #0
    41b6:	d100      	bne.n	41ba <__aeabi_dmul+0x15a>
    41b8:	e154      	b.n	4464 <__aeabi_dmul+0x404>
    41ba:	0028      	movs	r0, r5
    41bc:	f000 fd8c 	bl	4cd8 <__clzsi2>
    41c0:	0003      	movs	r3, r0
    41c2:	3b0b      	subs	r3, #11
    41c4:	2b1c      	cmp	r3, #28
    41c6:	dd00      	ble.n	41ca <__aeabi_dmul+0x16a>
    41c8:	e146      	b.n	4458 <__aeabi_dmul+0x3f8>
    41ca:	211d      	movs	r1, #29
    41cc:	1acb      	subs	r3, r1, r3
    41ce:	4651      	mov	r1, sl
    41d0:	0002      	movs	r2, r0
    41d2:	40d9      	lsrs	r1, r3
    41d4:	4653      	mov	r3, sl
    41d6:	3a08      	subs	r2, #8
    41d8:	4095      	lsls	r5, r2
    41da:	4093      	lsls	r3, r2
    41dc:	430d      	orrs	r5, r1
    41de:	4a1b      	ldr	r2, [pc, #108]	; (424c <__aeabi_dmul+0x1ec>)
    41e0:	4694      	mov	ip, r2
    41e2:	4460      	add	r0, ip
    41e4:	4240      	negs	r0, r0
    41e6:	2200      	movs	r2, #0
    41e8:	e779      	b.n	40de <__aeabi_dmul+0x7e>
    41ea:	2401      	movs	r4, #1
    41ec:	2200      	movs	r2, #0
    41ee:	400c      	ands	r4, r1
    41f0:	4b12      	ldr	r3, [pc, #72]	; (423c <__aeabi_dmul+0x1dc>)
    41f2:	2500      	movs	r5, #0
    41f4:	4690      	mov	r8, r2
    41f6:	e799      	b.n	412c <__aeabi_dmul+0xcc>
    41f8:	2500      	movs	r5, #0
    41fa:	2300      	movs	r3, #0
    41fc:	2201      	movs	r2, #1
    41fe:	e76e      	b.n	40de <__aeabi_dmul+0x7e>
    4200:	2203      	movs	r2, #3
    4202:	e76c      	b.n	40de <__aeabi_dmul+0x7e>
    4204:	2300      	movs	r3, #0
    4206:	469b      	mov	fp, r3
    4208:	4698      	mov	r8, r3
    420a:	3301      	adds	r3, #1
    420c:	2704      	movs	r7, #4
    420e:	9301      	str	r3, [sp, #4]
    4210:	e74c      	b.n	40ac <__aeabi_dmul+0x4c>
    4212:	2303      	movs	r3, #3
    4214:	270c      	movs	r7, #12
    4216:	9301      	str	r3, [sp, #4]
    4218:	e748      	b.n	40ac <__aeabi_dmul+0x4c>
    421a:	2300      	movs	r3, #0
    421c:	2580      	movs	r5, #128	; 0x80
    421e:	4698      	mov	r8, r3
    4220:	2400      	movs	r4, #0
    4222:	032d      	lsls	r5, r5, #12
    4224:	4b05      	ldr	r3, [pc, #20]	; (423c <__aeabi_dmul+0x1dc>)
    4226:	e781      	b.n	412c <__aeabi_dmul+0xcc>
    4228:	465d      	mov	r5, fp
    422a:	4643      	mov	r3, r8
    422c:	9a01      	ldr	r2, [sp, #4]
    422e:	e76f      	b.n	4110 <__aeabi_dmul+0xb0>
    4230:	465d      	mov	r5, fp
    4232:	4643      	mov	r3, r8
    4234:	0021      	movs	r1, r4
    4236:	9a01      	ldr	r2, [sp, #4]
    4238:	e76a      	b.n	4110 <__aeabi_dmul+0xb0>
    423a:	46c0      	nop			; (mov r8, r8)
    423c:	000007ff 	.word	0x000007ff
    4240:	fffffc01 	.word	0xfffffc01
    4244:	00005fd8 	.word	0x00005fd8
    4248:	800fffff 	.word	0x800fffff
    424c:	000003f3 	.word	0x000003f3
    4250:	4642      	mov	r2, r8
    4252:	0c12      	lsrs	r2, r2, #16
    4254:	4691      	mov	r9, r2
    4256:	0c1a      	lsrs	r2, r3, #16
    4258:	4694      	mov	ip, r2
    425a:	4642      	mov	r2, r8
    425c:	0417      	lsls	r7, r2, #16
    425e:	464a      	mov	r2, r9
    4260:	041b      	lsls	r3, r3, #16
    4262:	0c1b      	lsrs	r3, r3, #16
    4264:	435a      	muls	r2, r3
    4266:	4660      	mov	r0, ip
    4268:	4690      	mov	r8, r2
    426a:	464a      	mov	r2, r9
    426c:	4342      	muls	r2, r0
    426e:	0010      	movs	r0, r2
    4270:	9203      	str	r2, [sp, #12]
    4272:	4662      	mov	r2, ip
    4274:	001c      	movs	r4, r3
    4276:	0c3f      	lsrs	r7, r7, #16
    4278:	437a      	muls	r2, r7
    427a:	437c      	muls	r4, r7
    427c:	4442      	add	r2, r8
    427e:	9201      	str	r2, [sp, #4]
    4280:	0c22      	lsrs	r2, r4, #16
    4282:	4692      	mov	sl, r2
    4284:	9a01      	ldr	r2, [sp, #4]
    4286:	4452      	add	r2, sl
    4288:	4590      	cmp	r8, r2
    428a:	d906      	bls.n	429a <__aeabi_dmul+0x23a>
    428c:	4682      	mov	sl, r0
    428e:	2080      	movs	r0, #128	; 0x80
    4290:	0240      	lsls	r0, r0, #9
    4292:	4680      	mov	r8, r0
    4294:	44c2      	add	sl, r8
    4296:	4650      	mov	r0, sl
    4298:	9003      	str	r0, [sp, #12]
    429a:	0c10      	lsrs	r0, r2, #16
    429c:	9004      	str	r0, [sp, #16]
    429e:	4648      	mov	r0, r9
    42a0:	0424      	lsls	r4, r4, #16
    42a2:	0c24      	lsrs	r4, r4, #16
    42a4:	0412      	lsls	r2, r2, #16
    42a6:	1912      	adds	r2, r2, r4
    42a8:	9205      	str	r2, [sp, #20]
    42aa:	0c2a      	lsrs	r2, r5, #16
    42ac:	042d      	lsls	r5, r5, #16
    42ae:	0c2d      	lsrs	r5, r5, #16
    42b0:	4368      	muls	r0, r5
    42b2:	002c      	movs	r4, r5
    42b4:	4682      	mov	sl, r0
    42b6:	4648      	mov	r0, r9
    42b8:	437c      	muls	r4, r7
    42ba:	4350      	muls	r0, r2
    42bc:	4681      	mov	r9, r0
    42be:	0c20      	lsrs	r0, r4, #16
    42c0:	4680      	mov	r8, r0
    42c2:	4357      	muls	r7, r2
    42c4:	4457      	add	r7, sl
    42c6:	4447      	add	r7, r8
    42c8:	45ba      	cmp	sl, r7
    42ca:	d903      	bls.n	42d4 <__aeabi_dmul+0x274>
    42cc:	2080      	movs	r0, #128	; 0x80
    42ce:	0240      	lsls	r0, r0, #9
    42d0:	4680      	mov	r8, r0
    42d2:	44c1      	add	r9, r8
    42d4:	0c38      	lsrs	r0, r7, #16
    42d6:	043f      	lsls	r7, r7, #16
    42d8:	46b8      	mov	r8, r7
    42da:	4448      	add	r0, r9
    42dc:	0424      	lsls	r4, r4, #16
    42de:	0c24      	lsrs	r4, r4, #16
    42e0:	9001      	str	r0, [sp, #4]
    42e2:	9804      	ldr	r0, [sp, #16]
    42e4:	44a0      	add	r8, r4
    42e6:	4440      	add	r0, r8
    42e8:	9004      	str	r0, [sp, #16]
    42ea:	4658      	mov	r0, fp
    42ec:	0c00      	lsrs	r0, r0, #16
    42ee:	4681      	mov	r9, r0
    42f0:	4658      	mov	r0, fp
    42f2:	0404      	lsls	r4, r0, #16
    42f4:	0c20      	lsrs	r0, r4, #16
    42f6:	4682      	mov	sl, r0
    42f8:	0007      	movs	r7, r0
    42fa:	4648      	mov	r0, r9
    42fc:	435f      	muls	r7, r3
    42fe:	464c      	mov	r4, r9
    4300:	4343      	muls	r3, r0
    4302:	4660      	mov	r0, ip
    4304:	4360      	muls	r0, r4
    4306:	4664      	mov	r4, ip
    4308:	4683      	mov	fp, r0
    430a:	4650      	mov	r0, sl
    430c:	4344      	muls	r4, r0
    430e:	0c38      	lsrs	r0, r7, #16
    4310:	4684      	mov	ip, r0
    4312:	18e4      	adds	r4, r4, r3
    4314:	4464      	add	r4, ip
    4316:	42a3      	cmp	r3, r4
    4318:	d903      	bls.n	4322 <__aeabi_dmul+0x2c2>
    431a:	2380      	movs	r3, #128	; 0x80
    431c:	025b      	lsls	r3, r3, #9
    431e:	469c      	mov	ip, r3
    4320:	44e3      	add	fp, ip
    4322:	4648      	mov	r0, r9
    4324:	043f      	lsls	r7, r7, #16
    4326:	0c23      	lsrs	r3, r4, #16
    4328:	0c3f      	lsrs	r7, r7, #16
    432a:	0424      	lsls	r4, r4, #16
    432c:	19e4      	adds	r4, r4, r7
    432e:	4657      	mov	r7, sl
    4330:	4368      	muls	r0, r5
    4332:	436f      	muls	r7, r5
    4334:	4684      	mov	ip, r0
    4336:	464d      	mov	r5, r9
    4338:	4650      	mov	r0, sl
    433a:	4355      	muls	r5, r2
    433c:	4342      	muls	r2, r0
    433e:	0c38      	lsrs	r0, r7, #16
    4340:	4681      	mov	r9, r0
    4342:	4462      	add	r2, ip
    4344:	444a      	add	r2, r9
    4346:	445b      	add	r3, fp
    4348:	4594      	cmp	ip, r2
    434a:	d903      	bls.n	4354 <__aeabi_dmul+0x2f4>
    434c:	2080      	movs	r0, #128	; 0x80
    434e:	0240      	lsls	r0, r0, #9
    4350:	4684      	mov	ip, r0
    4352:	4465      	add	r5, ip
    4354:	9803      	ldr	r0, [sp, #12]
    4356:	043f      	lsls	r7, r7, #16
    4358:	4683      	mov	fp, r0
    435a:	9804      	ldr	r0, [sp, #16]
    435c:	0c3f      	lsrs	r7, r7, #16
    435e:	4684      	mov	ip, r0
    4360:	44e3      	add	fp, ip
    4362:	45c3      	cmp	fp, r8
    4364:	4180      	sbcs	r0, r0
    4366:	4240      	negs	r0, r0
    4368:	4682      	mov	sl, r0
    436a:	0410      	lsls	r0, r2, #16
    436c:	4684      	mov	ip, r0
    436e:	9801      	ldr	r0, [sp, #4]
    4370:	4467      	add	r7, ip
    4372:	4684      	mov	ip, r0
    4374:	4467      	add	r7, ip
    4376:	44a3      	add	fp, r4
    4378:	46bc      	mov	ip, r7
    437a:	45a3      	cmp	fp, r4
    437c:	41a4      	sbcs	r4, r4
    437e:	4699      	mov	r9, r3
    4380:	44d4      	add	ip, sl
    4382:	4264      	negs	r4, r4
    4384:	4287      	cmp	r7, r0
    4386:	41bf      	sbcs	r7, r7
    4388:	45d4      	cmp	ip, sl
    438a:	4180      	sbcs	r0, r0
    438c:	44e1      	add	r9, ip
    438e:	46a0      	mov	r8, r4
    4390:	4599      	cmp	r9, r3
    4392:	419b      	sbcs	r3, r3
    4394:	427f      	negs	r7, r7
    4396:	4240      	negs	r0, r0
    4398:	44c8      	add	r8, r9
    439a:	4307      	orrs	r7, r0
    439c:	0c12      	lsrs	r2, r2, #16
    439e:	18ba      	adds	r2, r7, r2
    43a0:	45a0      	cmp	r8, r4
    43a2:	41a4      	sbcs	r4, r4
    43a4:	425f      	negs	r7, r3
    43a6:	003b      	movs	r3, r7
    43a8:	4264      	negs	r4, r4
    43aa:	4323      	orrs	r3, r4
    43ac:	18d7      	adds	r7, r2, r3
    43ae:	4643      	mov	r3, r8
    43b0:	197d      	adds	r5, r7, r5
    43b2:	0ddb      	lsrs	r3, r3, #23
    43b4:	026d      	lsls	r5, r5, #9
    43b6:	431d      	orrs	r5, r3
    43b8:	465b      	mov	r3, fp
    43ba:	025a      	lsls	r2, r3, #9
    43bc:	9b05      	ldr	r3, [sp, #20]
    43be:	431a      	orrs	r2, r3
    43c0:	1e53      	subs	r3, r2, #1
    43c2:	419a      	sbcs	r2, r3
    43c4:	465b      	mov	r3, fp
    43c6:	0ddb      	lsrs	r3, r3, #23
    43c8:	431a      	orrs	r2, r3
    43ca:	4643      	mov	r3, r8
    43cc:	025b      	lsls	r3, r3, #9
    43ce:	4313      	orrs	r3, r2
    43d0:	01ea      	lsls	r2, r5, #7
    43d2:	d507      	bpl.n	43e4 <__aeabi_dmul+0x384>
    43d4:	2201      	movs	r2, #1
    43d6:	085c      	lsrs	r4, r3, #1
    43d8:	4013      	ands	r3, r2
    43da:	4323      	orrs	r3, r4
    43dc:	07ea      	lsls	r2, r5, #31
    43de:	9e02      	ldr	r6, [sp, #8]
    43e0:	4313      	orrs	r3, r2
    43e2:	086d      	lsrs	r5, r5, #1
    43e4:	4a57      	ldr	r2, [pc, #348]	; (4544 <__aeabi_dmul+0x4e4>)
    43e6:	18b2      	adds	r2, r6, r2
    43e8:	2a00      	cmp	r2, #0
    43ea:	dd4b      	ble.n	4484 <__aeabi_dmul+0x424>
    43ec:	0758      	lsls	r0, r3, #29
    43ee:	d009      	beq.n	4404 <__aeabi_dmul+0x3a4>
    43f0:	200f      	movs	r0, #15
    43f2:	4018      	ands	r0, r3
    43f4:	2804      	cmp	r0, #4
    43f6:	d005      	beq.n	4404 <__aeabi_dmul+0x3a4>
    43f8:	1d18      	adds	r0, r3, #4
    43fa:	4298      	cmp	r0, r3
    43fc:	419b      	sbcs	r3, r3
    43fe:	425b      	negs	r3, r3
    4400:	18ed      	adds	r5, r5, r3
    4402:	0003      	movs	r3, r0
    4404:	01e8      	lsls	r0, r5, #7
    4406:	d504      	bpl.n	4412 <__aeabi_dmul+0x3b2>
    4408:	4a4f      	ldr	r2, [pc, #316]	; (4548 <__aeabi_dmul+0x4e8>)
    440a:	4015      	ands	r5, r2
    440c:	2280      	movs	r2, #128	; 0x80
    440e:	00d2      	lsls	r2, r2, #3
    4410:	18b2      	adds	r2, r6, r2
    4412:	484e      	ldr	r0, [pc, #312]	; (454c <__aeabi_dmul+0x4ec>)
    4414:	4282      	cmp	r2, r0
    4416:	dd00      	ble.n	441a <__aeabi_dmul+0x3ba>
    4418:	e6e7      	b.n	41ea <__aeabi_dmul+0x18a>
    441a:	2401      	movs	r4, #1
    441c:	08db      	lsrs	r3, r3, #3
    441e:	0768      	lsls	r0, r5, #29
    4420:	4318      	orrs	r0, r3
    4422:	026d      	lsls	r5, r5, #9
    4424:	0553      	lsls	r3, r2, #21
    4426:	4680      	mov	r8, r0
    4428:	0b2d      	lsrs	r5, r5, #12
    442a:	0d5b      	lsrs	r3, r3, #21
    442c:	400c      	ands	r4, r1
    442e:	e67d      	b.n	412c <__aeabi_dmul+0xcc>
    4430:	2280      	movs	r2, #128	; 0x80
    4432:	4659      	mov	r1, fp
    4434:	0312      	lsls	r2, r2, #12
    4436:	4211      	tst	r1, r2
    4438:	d008      	beq.n	444c <__aeabi_dmul+0x3ec>
    443a:	4215      	tst	r5, r2
    443c:	d106      	bne.n	444c <__aeabi_dmul+0x3ec>
    443e:	4315      	orrs	r5, r2
    4440:	032d      	lsls	r5, r5, #12
    4442:	4698      	mov	r8, r3
    4444:	0b2d      	lsrs	r5, r5, #12
    4446:	464c      	mov	r4, r9
    4448:	4b41      	ldr	r3, [pc, #260]	; (4550 <__aeabi_dmul+0x4f0>)
    444a:	e66f      	b.n	412c <__aeabi_dmul+0xcc>
    444c:	465d      	mov	r5, fp
    444e:	4315      	orrs	r5, r2
    4450:	032d      	lsls	r5, r5, #12
    4452:	0b2d      	lsrs	r5, r5, #12
    4454:	4b3e      	ldr	r3, [pc, #248]	; (4550 <__aeabi_dmul+0x4f0>)
    4456:	e669      	b.n	412c <__aeabi_dmul+0xcc>
    4458:	0003      	movs	r3, r0
    445a:	4655      	mov	r5, sl
    445c:	3b28      	subs	r3, #40	; 0x28
    445e:	409d      	lsls	r5, r3
    4460:	2300      	movs	r3, #0
    4462:	e6bc      	b.n	41de <__aeabi_dmul+0x17e>
    4464:	4650      	mov	r0, sl
    4466:	f000 fc37 	bl	4cd8 <__clzsi2>
    446a:	3020      	adds	r0, #32
    446c:	e6a8      	b.n	41c0 <__aeabi_dmul+0x160>
    446e:	0003      	movs	r3, r0
    4470:	3b28      	subs	r3, #40	; 0x28
    4472:	409f      	lsls	r7, r3
    4474:	2300      	movs	r3, #0
    4476:	46bb      	mov	fp, r7
    4478:	4698      	mov	r8, r3
    447a:	e689      	b.n	4190 <__aeabi_dmul+0x130>
    447c:	f000 fc2c 	bl	4cd8 <__clzsi2>
    4480:	3020      	adds	r0, #32
    4482:	e673      	b.n	416c <__aeabi_dmul+0x10c>
    4484:	2401      	movs	r4, #1
    4486:	1aa6      	subs	r6, r4, r2
    4488:	2e38      	cmp	r6, #56	; 0x38
    448a:	dd07      	ble.n	449c <__aeabi_dmul+0x43c>
    448c:	2200      	movs	r2, #0
    448e:	400c      	ands	r4, r1
    4490:	2300      	movs	r3, #0
    4492:	2500      	movs	r5, #0
    4494:	4690      	mov	r8, r2
    4496:	e649      	b.n	412c <__aeabi_dmul+0xcc>
    4498:	9e02      	ldr	r6, [sp, #8]
    449a:	e7a3      	b.n	43e4 <__aeabi_dmul+0x384>
    449c:	2e1f      	cmp	r6, #31
    449e:	dc20      	bgt.n	44e2 <__aeabi_dmul+0x482>
    44a0:	2220      	movs	r2, #32
    44a2:	002c      	movs	r4, r5
    44a4:	0018      	movs	r0, r3
    44a6:	1b92      	subs	r2, r2, r6
    44a8:	40f0      	lsrs	r0, r6
    44aa:	4094      	lsls	r4, r2
    44ac:	4093      	lsls	r3, r2
    44ae:	4304      	orrs	r4, r0
    44b0:	1e58      	subs	r0, r3, #1
    44b2:	4183      	sbcs	r3, r0
    44b4:	431c      	orrs	r4, r3
    44b6:	40f5      	lsrs	r5, r6
    44b8:	0763      	lsls	r3, r4, #29
    44ba:	d009      	beq.n	44d0 <__aeabi_dmul+0x470>
    44bc:	230f      	movs	r3, #15
    44be:	4023      	ands	r3, r4
    44c0:	2b04      	cmp	r3, #4
    44c2:	d005      	beq.n	44d0 <__aeabi_dmul+0x470>
    44c4:	0023      	movs	r3, r4
    44c6:	1d1c      	adds	r4, r3, #4
    44c8:	429c      	cmp	r4, r3
    44ca:	4192      	sbcs	r2, r2
    44cc:	4252      	negs	r2, r2
    44ce:	18ad      	adds	r5, r5, r2
    44d0:	022b      	lsls	r3, r5, #8
    44d2:	d51f      	bpl.n	4514 <__aeabi_dmul+0x4b4>
    44d4:	2401      	movs	r4, #1
    44d6:	2200      	movs	r2, #0
    44d8:	400c      	ands	r4, r1
    44da:	2301      	movs	r3, #1
    44dc:	2500      	movs	r5, #0
    44de:	4690      	mov	r8, r2
    44e0:	e624      	b.n	412c <__aeabi_dmul+0xcc>
    44e2:	201f      	movs	r0, #31
    44e4:	002c      	movs	r4, r5
    44e6:	4240      	negs	r0, r0
    44e8:	1a82      	subs	r2, r0, r2
    44ea:	40d4      	lsrs	r4, r2
    44ec:	2e20      	cmp	r6, #32
    44ee:	d01c      	beq.n	452a <__aeabi_dmul+0x4ca>
    44f0:	2240      	movs	r2, #64	; 0x40
    44f2:	1b96      	subs	r6, r2, r6
    44f4:	40b5      	lsls	r5, r6
    44f6:	432b      	orrs	r3, r5
    44f8:	1e58      	subs	r0, r3, #1
    44fa:	4183      	sbcs	r3, r0
    44fc:	2007      	movs	r0, #7
    44fe:	4323      	orrs	r3, r4
    4500:	4018      	ands	r0, r3
    4502:	2500      	movs	r5, #0
    4504:	2800      	cmp	r0, #0
    4506:	d009      	beq.n	451c <__aeabi_dmul+0x4bc>
    4508:	220f      	movs	r2, #15
    450a:	2500      	movs	r5, #0
    450c:	401a      	ands	r2, r3
    450e:	001c      	movs	r4, r3
    4510:	2a04      	cmp	r2, #4
    4512:	d1d8      	bne.n	44c6 <__aeabi_dmul+0x466>
    4514:	0023      	movs	r3, r4
    4516:	0768      	lsls	r0, r5, #29
    4518:	026d      	lsls	r5, r5, #9
    451a:	0b2d      	lsrs	r5, r5, #12
    451c:	2401      	movs	r4, #1
    451e:	08db      	lsrs	r3, r3, #3
    4520:	4303      	orrs	r3, r0
    4522:	4698      	mov	r8, r3
    4524:	400c      	ands	r4, r1
    4526:	2300      	movs	r3, #0
    4528:	e600      	b.n	412c <__aeabi_dmul+0xcc>
    452a:	2500      	movs	r5, #0
    452c:	e7e3      	b.n	44f6 <__aeabi_dmul+0x496>
    452e:	2280      	movs	r2, #128	; 0x80
    4530:	2401      	movs	r4, #1
    4532:	0312      	lsls	r2, r2, #12
    4534:	4315      	orrs	r5, r2
    4536:	032d      	lsls	r5, r5, #12
    4538:	4698      	mov	r8, r3
    453a:	0b2d      	lsrs	r5, r5, #12
    453c:	400c      	ands	r4, r1
    453e:	4b04      	ldr	r3, [pc, #16]	; (4550 <__aeabi_dmul+0x4f0>)
    4540:	e5f4      	b.n	412c <__aeabi_dmul+0xcc>
    4542:	46c0      	nop			; (mov r8, r8)
    4544:	000003ff 	.word	0x000003ff
    4548:	feffffff 	.word	0xfeffffff
    454c:	000007fe 	.word	0x000007fe
    4550:	000007ff 	.word	0x000007ff

00004554 <__aeabi_dsub>:
    4554:	b5f0      	push	{r4, r5, r6, r7, lr}
    4556:	4657      	mov	r7, sl
    4558:	464e      	mov	r6, r9
    455a:	4645      	mov	r5, r8
    455c:	b4e0      	push	{r5, r6, r7}
    455e:	000e      	movs	r6, r1
    4560:	0011      	movs	r1, r2
    4562:	0ff2      	lsrs	r2, r6, #31
    4564:	4692      	mov	sl, r2
    4566:	00c5      	lsls	r5, r0, #3
    4568:	0f42      	lsrs	r2, r0, #29
    456a:	0318      	lsls	r0, r3, #12
    456c:	0337      	lsls	r7, r6, #12
    456e:	0074      	lsls	r4, r6, #1
    4570:	0a40      	lsrs	r0, r0, #9
    4572:	0f4e      	lsrs	r6, r1, #29
    4574:	0a7f      	lsrs	r7, r7, #9
    4576:	4330      	orrs	r0, r6
    4578:	4ecf      	ldr	r6, [pc, #828]	; (48b8 <__aeabi_dsub+0x364>)
    457a:	4317      	orrs	r7, r2
    457c:	005a      	lsls	r2, r3, #1
    457e:	0d64      	lsrs	r4, r4, #21
    4580:	0d52      	lsrs	r2, r2, #21
    4582:	0fdb      	lsrs	r3, r3, #31
    4584:	00c9      	lsls	r1, r1, #3
    4586:	42b2      	cmp	r2, r6
    4588:	d100      	bne.n	458c <__aeabi_dsub+0x38>
    458a:	e0e5      	b.n	4758 <__aeabi_dsub+0x204>
    458c:	2601      	movs	r6, #1
    458e:	4073      	eors	r3, r6
    4590:	1aa6      	subs	r6, r4, r2
    4592:	46b4      	mov	ip, r6
    4594:	4553      	cmp	r3, sl
    4596:	d100      	bne.n	459a <__aeabi_dsub+0x46>
    4598:	e0af      	b.n	46fa <__aeabi_dsub+0x1a6>
    459a:	2e00      	cmp	r6, #0
    459c:	dc00      	bgt.n	45a0 <__aeabi_dsub+0x4c>
    459e:	e10d      	b.n	47bc <__aeabi_dsub+0x268>
    45a0:	2a00      	cmp	r2, #0
    45a2:	d13a      	bne.n	461a <__aeabi_dsub+0xc6>
    45a4:	0003      	movs	r3, r0
    45a6:	430b      	orrs	r3, r1
    45a8:	d000      	beq.n	45ac <__aeabi_dsub+0x58>
    45aa:	e0e4      	b.n	4776 <__aeabi_dsub+0x222>
    45ac:	076b      	lsls	r3, r5, #29
    45ae:	d009      	beq.n	45c4 <__aeabi_dsub+0x70>
    45b0:	230f      	movs	r3, #15
    45b2:	402b      	ands	r3, r5
    45b4:	2b04      	cmp	r3, #4
    45b6:	d005      	beq.n	45c4 <__aeabi_dsub+0x70>
    45b8:	1d2b      	adds	r3, r5, #4
    45ba:	42ab      	cmp	r3, r5
    45bc:	41ad      	sbcs	r5, r5
    45be:	426d      	negs	r5, r5
    45c0:	197f      	adds	r7, r7, r5
    45c2:	001d      	movs	r5, r3
    45c4:	023b      	lsls	r3, r7, #8
    45c6:	d400      	bmi.n	45ca <__aeabi_dsub+0x76>
    45c8:	e088      	b.n	46dc <__aeabi_dsub+0x188>
    45ca:	4bbb      	ldr	r3, [pc, #748]	; (48b8 <__aeabi_dsub+0x364>)
    45cc:	3401      	adds	r4, #1
    45ce:	429c      	cmp	r4, r3
    45d0:	d100      	bne.n	45d4 <__aeabi_dsub+0x80>
    45d2:	e110      	b.n	47f6 <__aeabi_dsub+0x2a2>
    45d4:	003a      	movs	r2, r7
    45d6:	4bb9      	ldr	r3, [pc, #740]	; (48bc <__aeabi_dsub+0x368>)
    45d8:	4651      	mov	r1, sl
    45da:	401a      	ands	r2, r3
    45dc:	2301      	movs	r3, #1
    45de:	0750      	lsls	r0, r2, #29
    45e0:	08ed      	lsrs	r5, r5, #3
    45e2:	0252      	lsls	r2, r2, #9
    45e4:	0564      	lsls	r4, r4, #21
    45e6:	4305      	orrs	r5, r0
    45e8:	0b12      	lsrs	r2, r2, #12
    45ea:	0d64      	lsrs	r4, r4, #21
    45ec:	400b      	ands	r3, r1
    45ee:	2100      	movs	r1, #0
    45f0:	0028      	movs	r0, r5
    45f2:	0312      	lsls	r2, r2, #12
    45f4:	0d0d      	lsrs	r5, r1, #20
    45f6:	0b12      	lsrs	r2, r2, #12
    45f8:	0564      	lsls	r4, r4, #21
    45fa:	052d      	lsls	r5, r5, #20
    45fc:	4315      	orrs	r5, r2
    45fe:	0862      	lsrs	r2, r4, #1
    4600:	4caf      	ldr	r4, [pc, #700]	; (48c0 <__aeabi_dsub+0x36c>)
    4602:	07db      	lsls	r3, r3, #31
    4604:	402c      	ands	r4, r5
    4606:	4314      	orrs	r4, r2
    4608:	0064      	lsls	r4, r4, #1
    460a:	0864      	lsrs	r4, r4, #1
    460c:	431c      	orrs	r4, r3
    460e:	0021      	movs	r1, r4
    4610:	bc1c      	pop	{r2, r3, r4}
    4612:	4690      	mov	r8, r2
    4614:	4699      	mov	r9, r3
    4616:	46a2      	mov	sl, r4
    4618:	bdf0      	pop	{r4, r5, r6, r7, pc}
    461a:	4ba7      	ldr	r3, [pc, #668]	; (48b8 <__aeabi_dsub+0x364>)
    461c:	429c      	cmp	r4, r3
    461e:	d0c5      	beq.n	45ac <__aeabi_dsub+0x58>
    4620:	2380      	movs	r3, #128	; 0x80
    4622:	041b      	lsls	r3, r3, #16
    4624:	4318      	orrs	r0, r3
    4626:	4663      	mov	r3, ip
    4628:	2b38      	cmp	r3, #56	; 0x38
    462a:	dd00      	ble.n	462e <__aeabi_dsub+0xda>
    462c:	e0fd      	b.n	482a <__aeabi_dsub+0x2d6>
    462e:	2b1f      	cmp	r3, #31
    4630:	dd00      	ble.n	4634 <__aeabi_dsub+0xe0>
    4632:	e130      	b.n	4896 <__aeabi_dsub+0x342>
    4634:	4662      	mov	r2, ip
    4636:	2320      	movs	r3, #32
    4638:	1a9b      	subs	r3, r3, r2
    463a:	0002      	movs	r2, r0
    463c:	409a      	lsls	r2, r3
    463e:	4666      	mov	r6, ip
    4640:	4690      	mov	r8, r2
    4642:	000a      	movs	r2, r1
    4644:	4099      	lsls	r1, r3
    4646:	40f2      	lsrs	r2, r6
    4648:	4646      	mov	r6, r8
    464a:	1e4b      	subs	r3, r1, #1
    464c:	4199      	sbcs	r1, r3
    464e:	4332      	orrs	r2, r6
    4650:	4311      	orrs	r1, r2
    4652:	4663      	mov	r3, ip
    4654:	0002      	movs	r2, r0
    4656:	40da      	lsrs	r2, r3
    4658:	1a69      	subs	r1, r5, r1
    465a:	428d      	cmp	r5, r1
    465c:	419b      	sbcs	r3, r3
    465e:	000d      	movs	r5, r1
    4660:	1aba      	subs	r2, r7, r2
    4662:	425b      	negs	r3, r3
    4664:	1ad7      	subs	r7, r2, r3
    4666:	023b      	lsls	r3, r7, #8
    4668:	d535      	bpl.n	46d6 <__aeabi_dsub+0x182>
    466a:	027a      	lsls	r2, r7, #9
    466c:	0a53      	lsrs	r3, r2, #9
    466e:	4698      	mov	r8, r3
    4670:	4643      	mov	r3, r8
    4672:	2b00      	cmp	r3, #0
    4674:	d100      	bne.n	4678 <__aeabi_dsub+0x124>
    4676:	e0c4      	b.n	4802 <__aeabi_dsub+0x2ae>
    4678:	4640      	mov	r0, r8
    467a:	f000 fb2d 	bl	4cd8 <__clzsi2>
    467e:	0003      	movs	r3, r0
    4680:	3b08      	subs	r3, #8
    4682:	2b1f      	cmp	r3, #31
    4684:	dd00      	ble.n	4688 <__aeabi_dsub+0x134>
    4686:	e0c5      	b.n	4814 <__aeabi_dsub+0x2c0>
    4688:	2220      	movs	r2, #32
    468a:	0029      	movs	r1, r5
    468c:	1ad2      	subs	r2, r2, r3
    468e:	4647      	mov	r7, r8
    4690:	40d1      	lsrs	r1, r2
    4692:	409f      	lsls	r7, r3
    4694:	000a      	movs	r2, r1
    4696:	409d      	lsls	r5, r3
    4698:	433a      	orrs	r2, r7
    469a:	429c      	cmp	r4, r3
    469c:	dd00      	ble.n	46a0 <__aeabi_dsub+0x14c>
    469e:	e0c0      	b.n	4822 <__aeabi_dsub+0x2ce>
    46a0:	1b1c      	subs	r4, r3, r4
    46a2:	1c63      	adds	r3, r4, #1
    46a4:	2b1f      	cmp	r3, #31
    46a6:	dd00      	ble.n	46aa <__aeabi_dsub+0x156>
    46a8:	e0e4      	b.n	4874 <__aeabi_dsub+0x320>
    46aa:	2120      	movs	r1, #32
    46ac:	0014      	movs	r4, r2
    46ae:	0028      	movs	r0, r5
    46b0:	1ac9      	subs	r1, r1, r3
    46b2:	40d8      	lsrs	r0, r3
    46b4:	408c      	lsls	r4, r1
    46b6:	408d      	lsls	r5, r1
    46b8:	4304      	orrs	r4, r0
    46ba:	40da      	lsrs	r2, r3
    46bc:	1e68      	subs	r0, r5, #1
    46be:	4185      	sbcs	r5, r0
    46c0:	0017      	movs	r7, r2
    46c2:	4325      	orrs	r5, r4
    46c4:	2400      	movs	r4, #0
    46c6:	e771      	b.n	45ac <__aeabi_dsub+0x58>
    46c8:	4642      	mov	r2, r8
    46ca:	4663      	mov	r3, ip
    46cc:	431a      	orrs	r2, r3
    46ce:	d100      	bne.n	46d2 <__aeabi_dsub+0x17e>
    46d0:	e24c      	b.n	4b6c <__aeabi_dsub+0x618>
    46d2:	4667      	mov	r7, ip
    46d4:	4645      	mov	r5, r8
    46d6:	076b      	lsls	r3, r5, #29
    46d8:	d000      	beq.n	46dc <__aeabi_dsub+0x188>
    46da:	e769      	b.n	45b0 <__aeabi_dsub+0x5c>
    46dc:	2301      	movs	r3, #1
    46de:	4651      	mov	r1, sl
    46e0:	0778      	lsls	r0, r7, #29
    46e2:	08ed      	lsrs	r5, r5, #3
    46e4:	08fa      	lsrs	r2, r7, #3
    46e6:	400b      	ands	r3, r1
    46e8:	4305      	orrs	r5, r0
    46ea:	4973      	ldr	r1, [pc, #460]	; (48b8 <__aeabi_dsub+0x364>)
    46ec:	428c      	cmp	r4, r1
    46ee:	d038      	beq.n	4762 <__aeabi_dsub+0x20e>
    46f0:	0312      	lsls	r2, r2, #12
    46f2:	0564      	lsls	r4, r4, #21
    46f4:	0b12      	lsrs	r2, r2, #12
    46f6:	0d64      	lsrs	r4, r4, #21
    46f8:	e779      	b.n	45ee <__aeabi_dsub+0x9a>
    46fa:	2e00      	cmp	r6, #0
    46fc:	dc00      	bgt.n	4700 <__aeabi_dsub+0x1ac>
    46fe:	e09a      	b.n	4836 <__aeabi_dsub+0x2e2>
    4700:	2a00      	cmp	r2, #0
    4702:	d047      	beq.n	4794 <__aeabi_dsub+0x240>
    4704:	4a6c      	ldr	r2, [pc, #432]	; (48b8 <__aeabi_dsub+0x364>)
    4706:	4294      	cmp	r4, r2
    4708:	d100      	bne.n	470c <__aeabi_dsub+0x1b8>
    470a:	e74f      	b.n	45ac <__aeabi_dsub+0x58>
    470c:	2280      	movs	r2, #128	; 0x80
    470e:	0412      	lsls	r2, r2, #16
    4710:	4310      	orrs	r0, r2
    4712:	4662      	mov	r2, ip
    4714:	2a38      	cmp	r2, #56	; 0x38
    4716:	dc00      	bgt.n	471a <__aeabi_dsub+0x1c6>
    4718:	e108      	b.n	492c <__aeabi_dsub+0x3d8>
    471a:	4301      	orrs	r1, r0
    471c:	1e48      	subs	r0, r1, #1
    471e:	4181      	sbcs	r1, r0
    4720:	2200      	movs	r2, #0
    4722:	b2c9      	uxtb	r1, r1
    4724:	1949      	adds	r1, r1, r5
    4726:	19d2      	adds	r2, r2, r7
    4728:	42a9      	cmp	r1, r5
    472a:	41bf      	sbcs	r7, r7
    472c:	000d      	movs	r5, r1
    472e:	427f      	negs	r7, r7
    4730:	18bf      	adds	r7, r7, r2
    4732:	023a      	lsls	r2, r7, #8
    4734:	d400      	bmi.n	4738 <__aeabi_dsub+0x1e4>
    4736:	e142      	b.n	49be <__aeabi_dsub+0x46a>
    4738:	4a5f      	ldr	r2, [pc, #380]	; (48b8 <__aeabi_dsub+0x364>)
    473a:	3401      	adds	r4, #1
    473c:	4294      	cmp	r4, r2
    473e:	d100      	bne.n	4742 <__aeabi_dsub+0x1ee>
    4740:	e14e      	b.n	49e0 <__aeabi_dsub+0x48c>
    4742:	2001      	movs	r0, #1
    4744:	4a5d      	ldr	r2, [pc, #372]	; (48bc <__aeabi_dsub+0x368>)
    4746:	0869      	lsrs	r1, r5, #1
    4748:	403a      	ands	r2, r7
    474a:	4028      	ands	r0, r5
    474c:	4308      	orrs	r0, r1
    474e:	07d5      	lsls	r5, r2, #31
    4750:	4305      	orrs	r5, r0
    4752:	0857      	lsrs	r7, r2, #1
    4754:	469a      	mov	sl, r3
    4756:	e729      	b.n	45ac <__aeabi_dsub+0x58>
    4758:	0006      	movs	r6, r0
    475a:	430e      	orrs	r6, r1
    475c:	d000      	beq.n	4760 <__aeabi_dsub+0x20c>
    475e:	e717      	b.n	4590 <__aeabi_dsub+0x3c>
    4760:	e714      	b.n	458c <__aeabi_dsub+0x38>
    4762:	0029      	movs	r1, r5
    4764:	4311      	orrs	r1, r2
    4766:	d100      	bne.n	476a <__aeabi_dsub+0x216>
    4768:	e1f9      	b.n	4b5e <__aeabi_dsub+0x60a>
    476a:	2180      	movs	r1, #128	; 0x80
    476c:	0309      	lsls	r1, r1, #12
    476e:	430a      	orrs	r2, r1
    4770:	0312      	lsls	r2, r2, #12
    4772:	0b12      	lsrs	r2, r2, #12
    4774:	e73b      	b.n	45ee <__aeabi_dsub+0x9a>
    4776:	2301      	movs	r3, #1
    4778:	425b      	negs	r3, r3
    477a:	4698      	mov	r8, r3
    477c:	44c4      	add	ip, r8
    477e:	4663      	mov	r3, ip
    4780:	2b00      	cmp	r3, #0
    4782:	d172      	bne.n	486a <__aeabi_dsub+0x316>
    4784:	1a69      	subs	r1, r5, r1
    4786:	428d      	cmp	r5, r1
    4788:	419b      	sbcs	r3, r3
    478a:	1a3f      	subs	r7, r7, r0
    478c:	425b      	negs	r3, r3
    478e:	1aff      	subs	r7, r7, r3
    4790:	000d      	movs	r5, r1
    4792:	e768      	b.n	4666 <__aeabi_dsub+0x112>
    4794:	0002      	movs	r2, r0
    4796:	430a      	orrs	r2, r1
    4798:	d100      	bne.n	479c <__aeabi_dsub+0x248>
    479a:	e707      	b.n	45ac <__aeabi_dsub+0x58>
    479c:	2201      	movs	r2, #1
    479e:	4252      	negs	r2, r2
    47a0:	4690      	mov	r8, r2
    47a2:	44c4      	add	ip, r8
    47a4:	4662      	mov	r2, ip
    47a6:	2a00      	cmp	r2, #0
    47a8:	d000      	beq.n	47ac <__aeabi_dsub+0x258>
    47aa:	e0e6      	b.n	497a <__aeabi_dsub+0x426>
    47ac:	1869      	adds	r1, r5, r1
    47ae:	42a9      	cmp	r1, r5
    47b0:	41b6      	sbcs	r6, r6
    47b2:	183f      	adds	r7, r7, r0
    47b4:	4276      	negs	r6, r6
    47b6:	19f7      	adds	r7, r6, r7
    47b8:	000d      	movs	r5, r1
    47ba:	e7ba      	b.n	4732 <__aeabi_dsub+0x1de>
    47bc:	2e00      	cmp	r6, #0
    47be:	d000      	beq.n	47c2 <__aeabi_dsub+0x26e>
    47c0:	e080      	b.n	48c4 <__aeabi_dsub+0x370>
    47c2:	1c62      	adds	r2, r4, #1
    47c4:	0552      	lsls	r2, r2, #21
    47c6:	0d52      	lsrs	r2, r2, #21
    47c8:	2a01      	cmp	r2, #1
    47ca:	dc00      	bgt.n	47ce <__aeabi_dsub+0x27a>
    47cc:	e0f9      	b.n	49c2 <__aeabi_dsub+0x46e>
    47ce:	1a6a      	subs	r2, r5, r1
    47d0:	4691      	mov	r9, r2
    47d2:	454d      	cmp	r5, r9
    47d4:	41b6      	sbcs	r6, r6
    47d6:	1a3a      	subs	r2, r7, r0
    47d8:	4276      	negs	r6, r6
    47da:	1b92      	subs	r2, r2, r6
    47dc:	4690      	mov	r8, r2
    47de:	0212      	lsls	r2, r2, #8
    47e0:	d400      	bmi.n	47e4 <__aeabi_dsub+0x290>
    47e2:	e099      	b.n	4918 <__aeabi_dsub+0x3c4>
    47e4:	1b4d      	subs	r5, r1, r5
    47e6:	42a9      	cmp	r1, r5
    47e8:	4189      	sbcs	r1, r1
    47ea:	1bc7      	subs	r7, r0, r7
    47ec:	4249      	negs	r1, r1
    47ee:	1a7a      	subs	r2, r7, r1
    47f0:	4690      	mov	r8, r2
    47f2:	469a      	mov	sl, r3
    47f4:	e73c      	b.n	4670 <__aeabi_dsub+0x11c>
    47f6:	4652      	mov	r2, sl
    47f8:	2301      	movs	r3, #1
    47fa:	2500      	movs	r5, #0
    47fc:	4013      	ands	r3, r2
    47fe:	2200      	movs	r2, #0
    4800:	e6f5      	b.n	45ee <__aeabi_dsub+0x9a>
    4802:	0028      	movs	r0, r5
    4804:	f000 fa68 	bl	4cd8 <__clzsi2>
    4808:	3020      	adds	r0, #32
    480a:	0003      	movs	r3, r0
    480c:	3b08      	subs	r3, #8
    480e:	2b1f      	cmp	r3, #31
    4810:	dc00      	bgt.n	4814 <__aeabi_dsub+0x2c0>
    4812:	e739      	b.n	4688 <__aeabi_dsub+0x134>
    4814:	002a      	movs	r2, r5
    4816:	3828      	subs	r0, #40	; 0x28
    4818:	4082      	lsls	r2, r0
    481a:	2500      	movs	r5, #0
    481c:	429c      	cmp	r4, r3
    481e:	dc00      	bgt.n	4822 <__aeabi_dsub+0x2ce>
    4820:	e73e      	b.n	46a0 <__aeabi_dsub+0x14c>
    4822:	4f26      	ldr	r7, [pc, #152]	; (48bc <__aeabi_dsub+0x368>)
    4824:	1ae4      	subs	r4, r4, r3
    4826:	4017      	ands	r7, r2
    4828:	e6c0      	b.n	45ac <__aeabi_dsub+0x58>
    482a:	4301      	orrs	r1, r0
    482c:	1e48      	subs	r0, r1, #1
    482e:	4181      	sbcs	r1, r0
    4830:	2200      	movs	r2, #0
    4832:	b2c9      	uxtb	r1, r1
    4834:	e710      	b.n	4658 <__aeabi_dsub+0x104>
    4836:	2e00      	cmp	r6, #0
    4838:	d000      	beq.n	483c <__aeabi_dsub+0x2e8>
    483a:	e0f1      	b.n	4a20 <__aeabi_dsub+0x4cc>
    483c:	1c62      	adds	r2, r4, #1
    483e:	4694      	mov	ip, r2
    4840:	0552      	lsls	r2, r2, #21
    4842:	0d52      	lsrs	r2, r2, #21
    4844:	2a01      	cmp	r2, #1
    4846:	dc00      	bgt.n	484a <__aeabi_dsub+0x2f6>
    4848:	e0a0      	b.n	498c <__aeabi_dsub+0x438>
    484a:	4a1b      	ldr	r2, [pc, #108]	; (48b8 <__aeabi_dsub+0x364>)
    484c:	4594      	cmp	ip, r2
    484e:	d100      	bne.n	4852 <__aeabi_dsub+0x2fe>
    4850:	e0c5      	b.n	49de <__aeabi_dsub+0x48a>
    4852:	1869      	adds	r1, r5, r1
    4854:	42a9      	cmp	r1, r5
    4856:	4192      	sbcs	r2, r2
    4858:	183f      	adds	r7, r7, r0
    485a:	4252      	negs	r2, r2
    485c:	19d2      	adds	r2, r2, r7
    485e:	0849      	lsrs	r1, r1, #1
    4860:	07d5      	lsls	r5, r2, #31
    4862:	430d      	orrs	r5, r1
    4864:	0857      	lsrs	r7, r2, #1
    4866:	4664      	mov	r4, ip
    4868:	e6a0      	b.n	45ac <__aeabi_dsub+0x58>
    486a:	4b13      	ldr	r3, [pc, #76]	; (48b8 <__aeabi_dsub+0x364>)
    486c:	429c      	cmp	r4, r3
    486e:	d000      	beq.n	4872 <__aeabi_dsub+0x31e>
    4870:	e6d9      	b.n	4626 <__aeabi_dsub+0xd2>
    4872:	e69b      	b.n	45ac <__aeabi_dsub+0x58>
    4874:	0011      	movs	r1, r2
    4876:	3c1f      	subs	r4, #31
    4878:	40e1      	lsrs	r1, r4
    487a:	000c      	movs	r4, r1
    487c:	2b20      	cmp	r3, #32
    487e:	d100      	bne.n	4882 <__aeabi_dsub+0x32e>
    4880:	e080      	b.n	4984 <__aeabi_dsub+0x430>
    4882:	2140      	movs	r1, #64	; 0x40
    4884:	1acb      	subs	r3, r1, r3
    4886:	409a      	lsls	r2, r3
    4888:	4315      	orrs	r5, r2
    488a:	1e6a      	subs	r2, r5, #1
    488c:	4195      	sbcs	r5, r2
    488e:	2700      	movs	r7, #0
    4890:	4325      	orrs	r5, r4
    4892:	2400      	movs	r4, #0
    4894:	e71f      	b.n	46d6 <__aeabi_dsub+0x182>
    4896:	4663      	mov	r3, ip
    4898:	0002      	movs	r2, r0
    489a:	3b20      	subs	r3, #32
    489c:	40da      	lsrs	r2, r3
    489e:	4663      	mov	r3, ip
    48a0:	2b20      	cmp	r3, #32
    48a2:	d071      	beq.n	4988 <__aeabi_dsub+0x434>
    48a4:	2340      	movs	r3, #64	; 0x40
    48a6:	4666      	mov	r6, ip
    48a8:	1b9b      	subs	r3, r3, r6
    48aa:	4098      	lsls	r0, r3
    48ac:	4301      	orrs	r1, r0
    48ae:	1e48      	subs	r0, r1, #1
    48b0:	4181      	sbcs	r1, r0
    48b2:	4311      	orrs	r1, r2
    48b4:	2200      	movs	r2, #0
    48b6:	e6cf      	b.n	4658 <__aeabi_dsub+0x104>
    48b8:	000007ff 	.word	0x000007ff
    48bc:	ff7fffff 	.word	0xff7fffff
    48c0:	800fffff 	.word	0x800fffff
    48c4:	2c00      	cmp	r4, #0
    48c6:	d048      	beq.n	495a <__aeabi_dsub+0x406>
    48c8:	4cca      	ldr	r4, [pc, #808]	; (4bf4 <__aeabi_dsub+0x6a0>)
    48ca:	42a2      	cmp	r2, r4
    48cc:	d100      	bne.n	48d0 <__aeabi_dsub+0x37c>
    48ce:	e0a2      	b.n	4a16 <__aeabi_dsub+0x4c2>
    48d0:	4274      	negs	r4, r6
    48d2:	46a1      	mov	r9, r4
    48d4:	2480      	movs	r4, #128	; 0x80
    48d6:	0424      	lsls	r4, r4, #16
    48d8:	4327      	orrs	r7, r4
    48da:	464c      	mov	r4, r9
    48dc:	2c38      	cmp	r4, #56	; 0x38
    48de:	dd00      	ble.n	48e2 <__aeabi_dsub+0x38e>
    48e0:	e0db      	b.n	4a9a <__aeabi_dsub+0x546>
    48e2:	2c1f      	cmp	r4, #31
    48e4:	dd00      	ble.n	48e8 <__aeabi_dsub+0x394>
    48e6:	e144      	b.n	4b72 <__aeabi_dsub+0x61e>
    48e8:	464e      	mov	r6, r9
    48ea:	2420      	movs	r4, #32
    48ec:	1ba4      	subs	r4, r4, r6
    48ee:	003e      	movs	r6, r7
    48f0:	40a6      	lsls	r6, r4
    48f2:	46a2      	mov	sl, r4
    48f4:	46b0      	mov	r8, r6
    48f6:	464c      	mov	r4, r9
    48f8:	002e      	movs	r6, r5
    48fa:	40e6      	lsrs	r6, r4
    48fc:	46b4      	mov	ip, r6
    48fe:	4646      	mov	r6, r8
    4900:	4664      	mov	r4, ip
    4902:	4326      	orrs	r6, r4
    4904:	4654      	mov	r4, sl
    4906:	40a5      	lsls	r5, r4
    4908:	1e6c      	subs	r4, r5, #1
    490a:	41a5      	sbcs	r5, r4
    490c:	0034      	movs	r4, r6
    490e:	432c      	orrs	r4, r5
    4910:	464d      	mov	r5, r9
    4912:	40ef      	lsrs	r7, r5
    4914:	1b0d      	subs	r5, r1, r4
    4916:	e028      	b.n	496a <__aeabi_dsub+0x416>
    4918:	464a      	mov	r2, r9
    491a:	4643      	mov	r3, r8
    491c:	464d      	mov	r5, r9
    491e:	431a      	orrs	r2, r3
    4920:	d000      	beq.n	4924 <__aeabi_dsub+0x3d0>
    4922:	e6a5      	b.n	4670 <__aeabi_dsub+0x11c>
    4924:	2300      	movs	r3, #0
    4926:	2400      	movs	r4, #0
    4928:	2500      	movs	r5, #0
    492a:	e6de      	b.n	46ea <__aeabi_dsub+0x196>
    492c:	2a1f      	cmp	r2, #31
    492e:	dc5a      	bgt.n	49e6 <__aeabi_dsub+0x492>
    4930:	4666      	mov	r6, ip
    4932:	2220      	movs	r2, #32
    4934:	1b92      	subs	r2, r2, r6
    4936:	0006      	movs	r6, r0
    4938:	4096      	lsls	r6, r2
    493a:	4691      	mov	r9, r2
    493c:	46b0      	mov	r8, r6
    493e:	4662      	mov	r2, ip
    4940:	000e      	movs	r6, r1
    4942:	40d6      	lsrs	r6, r2
    4944:	4642      	mov	r2, r8
    4946:	4316      	orrs	r6, r2
    4948:	464a      	mov	r2, r9
    494a:	4091      	lsls	r1, r2
    494c:	1e4a      	subs	r2, r1, #1
    494e:	4191      	sbcs	r1, r2
    4950:	0002      	movs	r2, r0
    4952:	4660      	mov	r0, ip
    4954:	4331      	orrs	r1, r6
    4956:	40c2      	lsrs	r2, r0
    4958:	e6e4      	b.n	4724 <__aeabi_dsub+0x1d0>
    495a:	003c      	movs	r4, r7
    495c:	432c      	orrs	r4, r5
    495e:	d05a      	beq.n	4a16 <__aeabi_dsub+0x4c2>
    4960:	43f4      	mvns	r4, r6
    4962:	46a1      	mov	r9, r4
    4964:	2c00      	cmp	r4, #0
    4966:	d152      	bne.n	4a0e <__aeabi_dsub+0x4ba>
    4968:	1b4d      	subs	r5, r1, r5
    496a:	42a9      	cmp	r1, r5
    496c:	4189      	sbcs	r1, r1
    496e:	1bc7      	subs	r7, r0, r7
    4970:	4249      	negs	r1, r1
    4972:	1a7f      	subs	r7, r7, r1
    4974:	0014      	movs	r4, r2
    4976:	469a      	mov	sl, r3
    4978:	e675      	b.n	4666 <__aeabi_dsub+0x112>
    497a:	4a9e      	ldr	r2, [pc, #632]	; (4bf4 <__aeabi_dsub+0x6a0>)
    497c:	4294      	cmp	r4, r2
    497e:	d000      	beq.n	4982 <__aeabi_dsub+0x42e>
    4980:	e6c7      	b.n	4712 <__aeabi_dsub+0x1be>
    4982:	e613      	b.n	45ac <__aeabi_dsub+0x58>
    4984:	2200      	movs	r2, #0
    4986:	e77f      	b.n	4888 <__aeabi_dsub+0x334>
    4988:	2000      	movs	r0, #0
    498a:	e78f      	b.n	48ac <__aeabi_dsub+0x358>
    498c:	2c00      	cmp	r4, #0
    498e:	d000      	beq.n	4992 <__aeabi_dsub+0x43e>
    4990:	e0c8      	b.n	4b24 <__aeabi_dsub+0x5d0>
    4992:	003b      	movs	r3, r7
    4994:	432b      	orrs	r3, r5
    4996:	d100      	bne.n	499a <__aeabi_dsub+0x446>
    4998:	e10f      	b.n	4bba <__aeabi_dsub+0x666>
    499a:	0003      	movs	r3, r0
    499c:	430b      	orrs	r3, r1
    499e:	d100      	bne.n	49a2 <__aeabi_dsub+0x44e>
    49a0:	e604      	b.n	45ac <__aeabi_dsub+0x58>
    49a2:	1869      	adds	r1, r5, r1
    49a4:	42a9      	cmp	r1, r5
    49a6:	419b      	sbcs	r3, r3
    49a8:	183f      	adds	r7, r7, r0
    49aa:	425b      	negs	r3, r3
    49ac:	19df      	adds	r7, r3, r7
    49ae:	023b      	lsls	r3, r7, #8
    49b0:	d400      	bmi.n	49b4 <__aeabi_dsub+0x460>
    49b2:	e11a      	b.n	4bea <__aeabi_dsub+0x696>
    49b4:	4b90      	ldr	r3, [pc, #576]	; (4bf8 <__aeabi_dsub+0x6a4>)
    49b6:	000d      	movs	r5, r1
    49b8:	401f      	ands	r7, r3
    49ba:	4664      	mov	r4, ip
    49bc:	e5f6      	b.n	45ac <__aeabi_dsub+0x58>
    49be:	469a      	mov	sl, r3
    49c0:	e689      	b.n	46d6 <__aeabi_dsub+0x182>
    49c2:	003a      	movs	r2, r7
    49c4:	432a      	orrs	r2, r5
    49c6:	2c00      	cmp	r4, #0
    49c8:	d15c      	bne.n	4a84 <__aeabi_dsub+0x530>
    49ca:	2a00      	cmp	r2, #0
    49cc:	d175      	bne.n	4aba <__aeabi_dsub+0x566>
    49ce:	0002      	movs	r2, r0
    49d0:	430a      	orrs	r2, r1
    49d2:	d100      	bne.n	49d6 <__aeabi_dsub+0x482>
    49d4:	e0ca      	b.n	4b6c <__aeabi_dsub+0x618>
    49d6:	0007      	movs	r7, r0
    49d8:	000d      	movs	r5, r1
    49da:	469a      	mov	sl, r3
    49dc:	e5e6      	b.n	45ac <__aeabi_dsub+0x58>
    49de:	4664      	mov	r4, ip
    49e0:	2200      	movs	r2, #0
    49e2:	2500      	movs	r5, #0
    49e4:	e681      	b.n	46ea <__aeabi_dsub+0x196>
    49e6:	4662      	mov	r2, ip
    49e8:	0006      	movs	r6, r0
    49ea:	3a20      	subs	r2, #32
    49ec:	40d6      	lsrs	r6, r2
    49ee:	4662      	mov	r2, ip
    49f0:	46b0      	mov	r8, r6
    49f2:	2a20      	cmp	r2, #32
    49f4:	d100      	bne.n	49f8 <__aeabi_dsub+0x4a4>
    49f6:	e0b7      	b.n	4b68 <__aeabi_dsub+0x614>
    49f8:	2240      	movs	r2, #64	; 0x40
    49fa:	4666      	mov	r6, ip
    49fc:	1b92      	subs	r2, r2, r6
    49fe:	4090      	lsls	r0, r2
    4a00:	4301      	orrs	r1, r0
    4a02:	4642      	mov	r2, r8
    4a04:	1e48      	subs	r0, r1, #1
    4a06:	4181      	sbcs	r1, r0
    4a08:	4311      	orrs	r1, r2
    4a0a:	2200      	movs	r2, #0
    4a0c:	e68a      	b.n	4724 <__aeabi_dsub+0x1d0>
    4a0e:	4c79      	ldr	r4, [pc, #484]	; (4bf4 <__aeabi_dsub+0x6a0>)
    4a10:	42a2      	cmp	r2, r4
    4a12:	d000      	beq.n	4a16 <__aeabi_dsub+0x4c2>
    4a14:	e761      	b.n	48da <__aeabi_dsub+0x386>
    4a16:	0007      	movs	r7, r0
    4a18:	000d      	movs	r5, r1
    4a1a:	0014      	movs	r4, r2
    4a1c:	469a      	mov	sl, r3
    4a1e:	e5c5      	b.n	45ac <__aeabi_dsub+0x58>
    4a20:	2c00      	cmp	r4, #0
    4a22:	d141      	bne.n	4aa8 <__aeabi_dsub+0x554>
    4a24:	003c      	movs	r4, r7
    4a26:	432c      	orrs	r4, r5
    4a28:	d078      	beq.n	4b1c <__aeabi_dsub+0x5c8>
    4a2a:	43f4      	mvns	r4, r6
    4a2c:	46a1      	mov	r9, r4
    4a2e:	2c00      	cmp	r4, #0
    4a30:	d020      	beq.n	4a74 <__aeabi_dsub+0x520>
    4a32:	4c70      	ldr	r4, [pc, #448]	; (4bf4 <__aeabi_dsub+0x6a0>)
    4a34:	42a2      	cmp	r2, r4
    4a36:	d071      	beq.n	4b1c <__aeabi_dsub+0x5c8>
    4a38:	464c      	mov	r4, r9
    4a3a:	2c38      	cmp	r4, #56	; 0x38
    4a3c:	dd00      	ble.n	4a40 <__aeabi_dsub+0x4ec>
    4a3e:	e0b2      	b.n	4ba6 <__aeabi_dsub+0x652>
    4a40:	2c1f      	cmp	r4, #31
    4a42:	dd00      	ble.n	4a46 <__aeabi_dsub+0x4f2>
    4a44:	e0bc      	b.n	4bc0 <__aeabi_dsub+0x66c>
    4a46:	2620      	movs	r6, #32
    4a48:	1b34      	subs	r4, r6, r4
    4a4a:	46a2      	mov	sl, r4
    4a4c:	003c      	movs	r4, r7
    4a4e:	4656      	mov	r6, sl
    4a50:	40b4      	lsls	r4, r6
    4a52:	464e      	mov	r6, r9
    4a54:	46a0      	mov	r8, r4
    4a56:	002c      	movs	r4, r5
    4a58:	40f4      	lsrs	r4, r6
    4a5a:	46a4      	mov	ip, r4
    4a5c:	4644      	mov	r4, r8
    4a5e:	4666      	mov	r6, ip
    4a60:	4334      	orrs	r4, r6
    4a62:	46a4      	mov	ip, r4
    4a64:	4654      	mov	r4, sl
    4a66:	40a5      	lsls	r5, r4
    4a68:	4664      	mov	r4, ip
    4a6a:	1e6e      	subs	r6, r5, #1
    4a6c:	41b5      	sbcs	r5, r6
    4a6e:	4325      	orrs	r5, r4
    4a70:	464c      	mov	r4, r9
    4a72:	40e7      	lsrs	r7, r4
    4a74:	186d      	adds	r5, r5, r1
    4a76:	428d      	cmp	r5, r1
    4a78:	4189      	sbcs	r1, r1
    4a7a:	183f      	adds	r7, r7, r0
    4a7c:	4249      	negs	r1, r1
    4a7e:	19cf      	adds	r7, r1, r7
    4a80:	0014      	movs	r4, r2
    4a82:	e656      	b.n	4732 <__aeabi_dsub+0x1de>
    4a84:	2a00      	cmp	r2, #0
    4a86:	d12f      	bne.n	4ae8 <__aeabi_dsub+0x594>
    4a88:	0002      	movs	r2, r0
    4a8a:	430a      	orrs	r2, r1
    4a8c:	d100      	bne.n	4a90 <__aeabi_dsub+0x53c>
    4a8e:	e084      	b.n	4b9a <__aeabi_dsub+0x646>
    4a90:	0007      	movs	r7, r0
    4a92:	000d      	movs	r5, r1
    4a94:	469a      	mov	sl, r3
    4a96:	4c57      	ldr	r4, [pc, #348]	; (4bf4 <__aeabi_dsub+0x6a0>)
    4a98:	e588      	b.n	45ac <__aeabi_dsub+0x58>
    4a9a:	433d      	orrs	r5, r7
    4a9c:	1e6f      	subs	r7, r5, #1
    4a9e:	41bd      	sbcs	r5, r7
    4aa0:	b2ec      	uxtb	r4, r5
    4aa2:	2700      	movs	r7, #0
    4aa4:	1b0d      	subs	r5, r1, r4
    4aa6:	e760      	b.n	496a <__aeabi_dsub+0x416>
    4aa8:	4c52      	ldr	r4, [pc, #328]	; (4bf4 <__aeabi_dsub+0x6a0>)
    4aaa:	42a2      	cmp	r2, r4
    4aac:	d036      	beq.n	4b1c <__aeabi_dsub+0x5c8>
    4aae:	4274      	negs	r4, r6
    4ab0:	2680      	movs	r6, #128	; 0x80
    4ab2:	0436      	lsls	r6, r6, #16
    4ab4:	46a1      	mov	r9, r4
    4ab6:	4337      	orrs	r7, r6
    4ab8:	e7be      	b.n	4a38 <__aeabi_dsub+0x4e4>
    4aba:	0002      	movs	r2, r0
    4abc:	430a      	orrs	r2, r1
    4abe:	d100      	bne.n	4ac2 <__aeabi_dsub+0x56e>
    4ac0:	e574      	b.n	45ac <__aeabi_dsub+0x58>
    4ac2:	1a6a      	subs	r2, r5, r1
    4ac4:	4690      	mov	r8, r2
    4ac6:	4545      	cmp	r5, r8
    4ac8:	41b6      	sbcs	r6, r6
    4aca:	1a3a      	subs	r2, r7, r0
    4acc:	4276      	negs	r6, r6
    4ace:	1b92      	subs	r2, r2, r6
    4ad0:	4694      	mov	ip, r2
    4ad2:	0212      	lsls	r2, r2, #8
    4ad4:	d400      	bmi.n	4ad8 <__aeabi_dsub+0x584>
    4ad6:	e5f7      	b.n	46c8 <__aeabi_dsub+0x174>
    4ad8:	1b4d      	subs	r5, r1, r5
    4ada:	42a9      	cmp	r1, r5
    4adc:	4189      	sbcs	r1, r1
    4ade:	1bc7      	subs	r7, r0, r7
    4ae0:	4249      	negs	r1, r1
    4ae2:	1a7f      	subs	r7, r7, r1
    4ae4:	469a      	mov	sl, r3
    4ae6:	e561      	b.n	45ac <__aeabi_dsub+0x58>
    4ae8:	0002      	movs	r2, r0
    4aea:	430a      	orrs	r2, r1
    4aec:	d03a      	beq.n	4b64 <__aeabi_dsub+0x610>
    4aee:	08ed      	lsrs	r5, r5, #3
    4af0:	077c      	lsls	r4, r7, #29
    4af2:	432c      	orrs	r4, r5
    4af4:	2580      	movs	r5, #128	; 0x80
    4af6:	08fa      	lsrs	r2, r7, #3
    4af8:	032d      	lsls	r5, r5, #12
    4afa:	422a      	tst	r2, r5
    4afc:	d008      	beq.n	4b10 <__aeabi_dsub+0x5bc>
    4afe:	08c7      	lsrs	r7, r0, #3
    4b00:	422f      	tst	r7, r5
    4b02:	d105      	bne.n	4b10 <__aeabi_dsub+0x5bc>
    4b04:	0745      	lsls	r5, r0, #29
    4b06:	002c      	movs	r4, r5
    4b08:	003a      	movs	r2, r7
    4b0a:	469a      	mov	sl, r3
    4b0c:	08c9      	lsrs	r1, r1, #3
    4b0e:	430c      	orrs	r4, r1
    4b10:	0f67      	lsrs	r7, r4, #29
    4b12:	00d2      	lsls	r2, r2, #3
    4b14:	00e5      	lsls	r5, r4, #3
    4b16:	4317      	orrs	r7, r2
    4b18:	4c36      	ldr	r4, [pc, #216]	; (4bf4 <__aeabi_dsub+0x6a0>)
    4b1a:	e547      	b.n	45ac <__aeabi_dsub+0x58>
    4b1c:	0007      	movs	r7, r0
    4b1e:	000d      	movs	r5, r1
    4b20:	0014      	movs	r4, r2
    4b22:	e543      	b.n	45ac <__aeabi_dsub+0x58>
    4b24:	003a      	movs	r2, r7
    4b26:	432a      	orrs	r2, r5
    4b28:	d043      	beq.n	4bb2 <__aeabi_dsub+0x65e>
    4b2a:	0002      	movs	r2, r0
    4b2c:	430a      	orrs	r2, r1
    4b2e:	d019      	beq.n	4b64 <__aeabi_dsub+0x610>
    4b30:	08ed      	lsrs	r5, r5, #3
    4b32:	077c      	lsls	r4, r7, #29
    4b34:	432c      	orrs	r4, r5
    4b36:	2580      	movs	r5, #128	; 0x80
    4b38:	08fa      	lsrs	r2, r7, #3
    4b3a:	032d      	lsls	r5, r5, #12
    4b3c:	422a      	tst	r2, r5
    4b3e:	d007      	beq.n	4b50 <__aeabi_dsub+0x5fc>
    4b40:	08c6      	lsrs	r6, r0, #3
    4b42:	422e      	tst	r6, r5
    4b44:	d104      	bne.n	4b50 <__aeabi_dsub+0x5fc>
    4b46:	0747      	lsls	r7, r0, #29
    4b48:	003c      	movs	r4, r7
    4b4a:	0032      	movs	r2, r6
    4b4c:	08c9      	lsrs	r1, r1, #3
    4b4e:	430c      	orrs	r4, r1
    4b50:	00d7      	lsls	r7, r2, #3
    4b52:	0f62      	lsrs	r2, r4, #29
    4b54:	00e5      	lsls	r5, r4, #3
    4b56:	4317      	orrs	r7, r2
    4b58:	469a      	mov	sl, r3
    4b5a:	4c26      	ldr	r4, [pc, #152]	; (4bf4 <__aeabi_dsub+0x6a0>)
    4b5c:	e526      	b.n	45ac <__aeabi_dsub+0x58>
    4b5e:	2200      	movs	r2, #0
    4b60:	2500      	movs	r5, #0
    4b62:	e544      	b.n	45ee <__aeabi_dsub+0x9a>
    4b64:	4c23      	ldr	r4, [pc, #140]	; (4bf4 <__aeabi_dsub+0x6a0>)
    4b66:	e521      	b.n	45ac <__aeabi_dsub+0x58>
    4b68:	2000      	movs	r0, #0
    4b6a:	e749      	b.n	4a00 <__aeabi_dsub+0x4ac>
    4b6c:	2300      	movs	r3, #0
    4b6e:	2500      	movs	r5, #0
    4b70:	e5bb      	b.n	46ea <__aeabi_dsub+0x196>
    4b72:	464c      	mov	r4, r9
    4b74:	003e      	movs	r6, r7
    4b76:	3c20      	subs	r4, #32
    4b78:	40e6      	lsrs	r6, r4
    4b7a:	464c      	mov	r4, r9
    4b7c:	46b4      	mov	ip, r6
    4b7e:	2c20      	cmp	r4, #32
    4b80:	d031      	beq.n	4be6 <__aeabi_dsub+0x692>
    4b82:	2440      	movs	r4, #64	; 0x40
    4b84:	464e      	mov	r6, r9
    4b86:	1ba6      	subs	r6, r4, r6
    4b88:	40b7      	lsls	r7, r6
    4b8a:	433d      	orrs	r5, r7
    4b8c:	1e6c      	subs	r4, r5, #1
    4b8e:	41a5      	sbcs	r5, r4
    4b90:	4664      	mov	r4, ip
    4b92:	432c      	orrs	r4, r5
    4b94:	2700      	movs	r7, #0
    4b96:	1b0d      	subs	r5, r1, r4
    4b98:	e6e7      	b.n	496a <__aeabi_dsub+0x416>
    4b9a:	2280      	movs	r2, #128	; 0x80
    4b9c:	2300      	movs	r3, #0
    4b9e:	0312      	lsls	r2, r2, #12
    4ba0:	4c14      	ldr	r4, [pc, #80]	; (4bf4 <__aeabi_dsub+0x6a0>)
    4ba2:	2500      	movs	r5, #0
    4ba4:	e5a1      	b.n	46ea <__aeabi_dsub+0x196>
    4ba6:	433d      	orrs	r5, r7
    4ba8:	1e6f      	subs	r7, r5, #1
    4baa:	41bd      	sbcs	r5, r7
    4bac:	2700      	movs	r7, #0
    4bae:	b2ed      	uxtb	r5, r5
    4bb0:	e760      	b.n	4a74 <__aeabi_dsub+0x520>
    4bb2:	0007      	movs	r7, r0
    4bb4:	000d      	movs	r5, r1
    4bb6:	4c0f      	ldr	r4, [pc, #60]	; (4bf4 <__aeabi_dsub+0x6a0>)
    4bb8:	e4f8      	b.n	45ac <__aeabi_dsub+0x58>
    4bba:	0007      	movs	r7, r0
    4bbc:	000d      	movs	r5, r1
    4bbe:	e4f5      	b.n	45ac <__aeabi_dsub+0x58>
    4bc0:	464e      	mov	r6, r9
    4bc2:	003c      	movs	r4, r7
    4bc4:	3e20      	subs	r6, #32
    4bc6:	40f4      	lsrs	r4, r6
    4bc8:	46a0      	mov	r8, r4
    4bca:	464c      	mov	r4, r9
    4bcc:	2c20      	cmp	r4, #32
    4bce:	d00e      	beq.n	4bee <__aeabi_dsub+0x69a>
    4bd0:	2440      	movs	r4, #64	; 0x40
    4bd2:	464e      	mov	r6, r9
    4bd4:	1ba4      	subs	r4, r4, r6
    4bd6:	40a7      	lsls	r7, r4
    4bd8:	433d      	orrs	r5, r7
    4bda:	1e6f      	subs	r7, r5, #1
    4bdc:	41bd      	sbcs	r5, r7
    4bde:	4644      	mov	r4, r8
    4be0:	2700      	movs	r7, #0
    4be2:	4325      	orrs	r5, r4
    4be4:	e746      	b.n	4a74 <__aeabi_dsub+0x520>
    4be6:	2700      	movs	r7, #0
    4be8:	e7cf      	b.n	4b8a <__aeabi_dsub+0x636>
    4bea:	000d      	movs	r5, r1
    4bec:	e573      	b.n	46d6 <__aeabi_dsub+0x182>
    4bee:	2700      	movs	r7, #0
    4bf0:	e7f2      	b.n	4bd8 <__aeabi_dsub+0x684>
    4bf2:	46c0      	nop			; (mov r8, r8)
    4bf4:	000007ff 	.word	0x000007ff
    4bf8:	ff7fffff 	.word	0xff7fffff

00004bfc <__aeabi_d2iz>:
    4bfc:	030b      	lsls	r3, r1, #12
    4bfe:	b530      	push	{r4, r5, lr}
    4c00:	4d13      	ldr	r5, [pc, #76]	; (4c50 <__aeabi_d2iz+0x54>)
    4c02:	0b1a      	lsrs	r2, r3, #12
    4c04:	004b      	lsls	r3, r1, #1
    4c06:	0d5b      	lsrs	r3, r3, #21
    4c08:	0fc9      	lsrs	r1, r1, #31
    4c0a:	2400      	movs	r4, #0
    4c0c:	42ab      	cmp	r3, r5
    4c0e:	dd11      	ble.n	4c34 <__aeabi_d2iz+0x38>
    4c10:	4c10      	ldr	r4, [pc, #64]	; (4c54 <__aeabi_d2iz+0x58>)
    4c12:	42a3      	cmp	r3, r4
    4c14:	dc10      	bgt.n	4c38 <__aeabi_d2iz+0x3c>
    4c16:	2480      	movs	r4, #128	; 0x80
    4c18:	0364      	lsls	r4, r4, #13
    4c1a:	4322      	orrs	r2, r4
    4c1c:	4c0e      	ldr	r4, [pc, #56]	; (4c58 <__aeabi_d2iz+0x5c>)
    4c1e:	1ae4      	subs	r4, r4, r3
    4c20:	2c1f      	cmp	r4, #31
    4c22:	dd0c      	ble.n	4c3e <__aeabi_d2iz+0x42>
    4c24:	480d      	ldr	r0, [pc, #52]	; (4c5c <__aeabi_d2iz+0x60>)
    4c26:	1ac3      	subs	r3, r0, r3
    4c28:	40da      	lsrs	r2, r3
    4c2a:	0013      	movs	r3, r2
    4c2c:	425c      	negs	r4, r3
    4c2e:	2900      	cmp	r1, #0
    4c30:	d100      	bne.n	4c34 <__aeabi_d2iz+0x38>
    4c32:	001c      	movs	r4, r3
    4c34:	0020      	movs	r0, r4
    4c36:	bd30      	pop	{r4, r5, pc}
    4c38:	4b09      	ldr	r3, [pc, #36]	; (4c60 <__aeabi_d2iz+0x64>)
    4c3a:	18cc      	adds	r4, r1, r3
    4c3c:	e7fa      	b.n	4c34 <__aeabi_d2iz+0x38>
    4c3e:	40e0      	lsrs	r0, r4
    4c40:	4c08      	ldr	r4, [pc, #32]	; (4c64 <__aeabi_d2iz+0x68>)
    4c42:	46a4      	mov	ip, r4
    4c44:	4463      	add	r3, ip
    4c46:	409a      	lsls	r2, r3
    4c48:	0013      	movs	r3, r2
    4c4a:	4303      	orrs	r3, r0
    4c4c:	e7ee      	b.n	4c2c <__aeabi_d2iz+0x30>
    4c4e:	46c0      	nop			; (mov r8, r8)
    4c50:	000003fe 	.word	0x000003fe
    4c54:	0000041d 	.word	0x0000041d
    4c58:	00000433 	.word	0x00000433
    4c5c:	00000413 	.word	0x00000413
    4c60:	7fffffff 	.word	0x7fffffff
    4c64:	fffffbed 	.word	0xfffffbed

00004c68 <__aeabi_ui2d>:
    4c68:	b570      	push	{r4, r5, r6, lr}
    4c6a:	1e05      	subs	r5, r0, #0
    4c6c:	d028      	beq.n	4cc0 <__aeabi_ui2d+0x58>
    4c6e:	f000 f833 	bl	4cd8 <__clzsi2>
    4c72:	4b15      	ldr	r3, [pc, #84]	; (4cc8 <__aeabi_ui2d+0x60>)
    4c74:	4a15      	ldr	r2, [pc, #84]	; (4ccc <__aeabi_ui2d+0x64>)
    4c76:	1a1b      	subs	r3, r3, r0
    4c78:	1ad2      	subs	r2, r2, r3
    4c7a:	2a1f      	cmp	r2, #31
    4c7c:	dd16      	ble.n	4cac <__aeabi_ui2d+0x44>
    4c7e:	002c      	movs	r4, r5
    4c80:	4a13      	ldr	r2, [pc, #76]	; (4cd0 <__aeabi_ui2d+0x68>)
    4c82:	2500      	movs	r5, #0
    4c84:	1ad2      	subs	r2, r2, r3
    4c86:	4094      	lsls	r4, r2
    4c88:	055a      	lsls	r2, r3, #21
    4c8a:	0324      	lsls	r4, r4, #12
    4c8c:	0b24      	lsrs	r4, r4, #12
    4c8e:	0d52      	lsrs	r2, r2, #21
    4c90:	2100      	movs	r1, #0
    4c92:	0324      	lsls	r4, r4, #12
    4c94:	0d0b      	lsrs	r3, r1, #20
    4c96:	0b24      	lsrs	r4, r4, #12
    4c98:	051b      	lsls	r3, r3, #20
    4c9a:	4323      	orrs	r3, r4
    4c9c:	4c0d      	ldr	r4, [pc, #52]	; (4cd4 <__aeabi_ui2d+0x6c>)
    4c9e:	0512      	lsls	r2, r2, #20
    4ca0:	4023      	ands	r3, r4
    4ca2:	4313      	orrs	r3, r2
    4ca4:	005b      	lsls	r3, r3, #1
    4ca6:	0028      	movs	r0, r5
    4ca8:	0859      	lsrs	r1, r3, #1
    4caa:	bd70      	pop	{r4, r5, r6, pc}
    4cac:	210b      	movs	r1, #11
    4cae:	002c      	movs	r4, r5
    4cb0:	1a08      	subs	r0, r1, r0
    4cb2:	40c4      	lsrs	r4, r0
    4cb4:	4095      	lsls	r5, r2
    4cb6:	0324      	lsls	r4, r4, #12
    4cb8:	055a      	lsls	r2, r3, #21
    4cba:	0b24      	lsrs	r4, r4, #12
    4cbc:	0d52      	lsrs	r2, r2, #21
    4cbe:	e7e7      	b.n	4c90 <__aeabi_ui2d+0x28>
    4cc0:	2200      	movs	r2, #0
    4cc2:	2400      	movs	r4, #0
    4cc4:	e7e4      	b.n	4c90 <__aeabi_ui2d+0x28>
    4cc6:	46c0      	nop			; (mov r8, r8)
    4cc8:	0000041e 	.word	0x0000041e
    4ccc:	00000433 	.word	0x00000433
    4cd0:	00000413 	.word	0x00000413
    4cd4:	800fffff 	.word	0x800fffff

00004cd8 <__clzsi2>:
    4cd8:	211c      	movs	r1, #28
    4cda:	2301      	movs	r3, #1
    4cdc:	041b      	lsls	r3, r3, #16
    4cde:	4298      	cmp	r0, r3
    4ce0:	d301      	bcc.n	4ce6 <__clzsi2+0xe>
    4ce2:	0c00      	lsrs	r0, r0, #16
    4ce4:	3910      	subs	r1, #16
    4ce6:	0a1b      	lsrs	r3, r3, #8
    4ce8:	4298      	cmp	r0, r3
    4cea:	d301      	bcc.n	4cf0 <__clzsi2+0x18>
    4cec:	0a00      	lsrs	r0, r0, #8
    4cee:	3908      	subs	r1, #8
    4cf0:	091b      	lsrs	r3, r3, #4
    4cf2:	4298      	cmp	r0, r3
    4cf4:	d301      	bcc.n	4cfa <__clzsi2+0x22>
    4cf6:	0900      	lsrs	r0, r0, #4
    4cf8:	3904      	subs	r1, #4
    4cfa:	a202      	add	r2, pc, #8	; (adr r2, 4d04 <__clzsi2+0x2c>)
    4cfc:	5c10      	ldrb	r0, [r2, r0]
    4cfe:	1840      	adds	r0, r0, r1
    4d00:	4770      	bx	lr
    4d02:	46c0      	nop			; (mov r8, r8)
    4d04:	02020304 	.word	0x02020304
    4d08:	01010101 	.word	0x01010101
	...

00004d14 <__libc_init_array>:
    4d14:	4b0e      	ldr	r3, [pc, #56]	; (4d50 <__libc_init_array+0x3c>)
    4d16:	b570      	push	{r4, r5, r6, lr}
    4d18:	2500      	movs	r5, #0
    4d1a:	001e      	movs	r6, r3
    4d1c:	4c0d      	ldr	r4, [pc, #52]	; (4d54 <__libc_init_array+0x40>)
    4d1e:	1ae4      	subs	r4, r4, r3
    4d20:	10a4      	asrs	r4, r4, #2
    4d22:	42a5      	cmp	r5, r4
    4d24:	d004      	beq.n	4d30 <__libc_init_array+0x1c>
    4d26:	00ab      	lsls	r3, r5, #2
    4d28:	58f3      	ldr	r3, [r6, r3]
    4d2a:	4798      	blx	r3
    4d2c:	3501      	adds	r5, #1
    4d2e:	e7f8      	b.n	4d22 <__libc_init_array+0xe>
    4d30:	f001 f9c0 	bl	60b4 <_init>
    4d34:	4b08      	ldr	r3, [pc, #32]	; (4d58 <__libc_init_array+0x44>)
    4d36:	2500      	movs	r5, #0
    4d38:	001e      	movs	r6, r3
    4d3a:	4c08      	ldr	r4, [pc, #32]	; (4d5c <__libc_init_array+0x48>)
    4d3c:	1ae4      	subs	r4, r4, r3
    4d3e:	10a4      	asrs	r4, r4, #2
    4d40:	42a5      	cmp	r5, r4
    4d42:	d004      	beq.n	4d4e <__libc_init_array+0x3a>
    4d44:	00ab      	lsls	r3, r5, #2
    4d46:	58f3      	ldr	r3, [r6, r3]
    4d48:	4798      	blx	r3
    4d4a:	3501      	adds	r5, #1
    4d4c:	e7f8      	b.n	4d40 <__libc_init_array+0x2c>
    4d4e:	bd70      	pop	{r4, r5, r6, pc}
    4d50:	000060c0 	.word	0x000060c0
    4d54:	000060c0 	.word	0x000060c0
    4d58:	000060c0 	.word	0x000060c0
    4d5c:	000060c4 	.word	0x000060c4

00004d60 <memcpy>:
    4d60:	2300      	movs	r3, #0
    4d62:	b510      	push	{r4, lr}
    4d64:	429a      	cmp	r2, r3
    4d66:	d003      	beq.n	4d70 <memcpy+0x10>
    4d68:	5ccc      	ldrb	r4, [r1, r3]
    4d6a:	54c4      	strb	r4, [r0, r3]
    4d6c:	3301      	adds	r3, #1
    4d6e:	e7f9      	b.n	4d64 <memcpy+0x4>
    4d70:	bd10      	pop	{r4, pc}

00004d72 <memset>:
    4d72:	0003      	movs	r3, r0
    4d74:	1882      	adds	r2, r0, r2
    4d76:	4293      	cmp	r3, r2
    4d78:	d002      	beq.n	4d80 <memset+0xe>
    4d7a:	7019      	strb	r1, [r3, #0]
    4d7c:	3301      	adds	r3, #1
    4d7e:	e7fa      	b.n	4d76 <memset+0x4>
    4d80:	4770      	bx	lr
	...

00004d84 <iprintf>:
    4d84:	b40f      	push	{r0, r1, r2, r3}
    4d86:	4b0b      	ldr	r3, [pc, #44]	; (4db4 <iprintf+0x30>)
    4d88:	b513      	push	{r0, r1, r4, lr}
    4d8a:	681c      	ldr	r4, [r3, #0]
    4d8c:	2c00      	cmp	r4, #0
    4d8e:	d005      	beq.n	4d9c <iprintf+0x18>
    4d90:	69a3      	ldr	r3, [r4, #24]
    4d92:	2b00      	cmp	r3, #0
    4d94:	d102      	bne.n	4d9c <iprintf+0x18>
    4d96:	0020      	movs	r0, r4
    4d98:	f000 f9bc 	bl	5114 <__sinit>
    4d9c:	ab05      	add	r3, sp, #20
    4d9e:	9a04      	ldr	r2, [sp, #16]
    4da0:	68a1      	ldr	r1, [r4, #8]
    4da2:	0020      	movs	r0, r4
    4da4:	9301      	str	r3, [sp, #4]
    4da6:	f000 fb7b 	bl	54a0 <_vfiprintf_r>
    4daa:	bc16      	pop	{r1, r2, r4}
    4dac:	bc08      	pop	{r3}
    4dae:	b004      	add	sp, #16
    4db0:	4718      	bx	r3
    4db2:	46c0      	nop			; (mov r8, r8)
    4db4:	2000006c 	.word	0x2000006c

00004db8 <setbuf>:
    4db8:	424a      	negs	r2, r1
    4dba:	414a      	adcs	r2, r1
    4dbc:	2380      	movs	r3, #128	; 0x80
    4dbe:	b510      	push	{r4, lr}
    4dc0:	0052      	lsls	r2, r2, #1
    4dc2:	00db      	lsls	r3, r3, #3
    4dc4:	f000 f802 	bl	4dcc <setvbuf>
    4dc8:	bd10      	pop	{r4, pc}
	...

00004dcc <setvbuf>:
    4dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
    4dce:	001d      	movs	r5, r3
    4dd0:	4b51      	ldr	r3, [pc, #324]	; (4f18 <setvbuf+0x14c>)
    4dd2:	b085      	sub	sp, #20
    4dd4:	681e      	ldr	r6, [r3, #0]
    4dd6:	0004      	movs	r4, r0
    4dd8:	000f      	movs	r7, r1
    4dda:	9200      	str	r2, [sp, #0]
    4ddc:	2e00      	cmp	r6, #0
    4dde:	d005      	beq.n	4dec <setvbuf+0x20>
    4de0:	69b3      	ldr	r3, [r6, #24]
    4de2:	2b00      	cmp	r3, #0
    4de4:	d102      	bne.n	4dec <setvbuf+0x20>
    4de6:	0030      	movs	r0, r6
    4de8:	f000 f994 	bl	5114 <__sinit>
    4dec:	4b4b      	ldr	r3, [pc, #300]	; (4f1c <setvbuf+0x150>)
    4dee:	429c      	cmp	r4, r3
    4df0:	d101      	bne.n	4df6 <setvbuf+0x2a>
    4df2:	6874      	ldr	r4, [r6, #4]
    4df4:	e008      	b.n	4e08 <setvbuf+0x3c>
    4df6:	4b4a      	ldr	r3, [pc, #296]	; (4f20 <setvbuf+0x154>)
    4df8:	429c      	cmp	r4, r3
    4dfa:	d101      	bne.n	4e00 <setvbuf+0x34>
    4dfc:	68b4      	ldr	r4, [r6, #8]
    4dfe:	e003      	b.n	4e08 <setvbuf+0x3c>
    4e00:	4b48      	ldr	r3, [pc, #288]	; (4f24 <setvbuf+0x158>)
    4e02:	429c      	cmp	r4, r3
    4e04:	d100      	bne.n	4e08 <setvbuf+0x3c>
    4e06:	68f4      	ldr	r4, [r6, #12]
    4e08:	9b00      	ldr	r3, [sp, #0]
    4e0a:	2b02      	cmp	r3, #2
    4e0c:	d005      	beq.n	4e1a <setvbuf+0x4e>
    4e0e:	2b01      	cmp	r3, #1
    4e10:	d900      	bls.n	4e14 <setvbuf+0x48>
    4e12:	e07c      	b.n	4f0e <setvbuf+0x142>
    4e14:	2d00      	cmp	r5, #0
    4e16:	da00      	bge.n	4e1a <setvbuf+0x4e>
    4e18:	e079      	b.n	4f0e <setvbuf+0x142>
    4e1a:	0021      	movs	r1, r4
    4e1c:	0030      	movs	r0, r6
    4e1e:	f000 f90b 	bl	5038 <_fflush_r>
    4e22:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4e24:	2900      	cmp	r1, #0
    4e26:	d008      	beq.n	4e3a <setvbuf+0x6e>
    4e28:	0023      	movs	r3, r4
    4e2a:	3344      	adds	r3, #68	; 0x44
    4e2c:	4299      	cmp	r1, r3
    4e2e:	d002      	beq.n	4e36 <setvbuf+0x6a>
    4e30:	0030      	movs	r0, r6
    4e32:	f000 fa71 	bl	5318 <_free_r>
    4e36:	2300      	movs	r3, #0
    4e38:	6363      	str	r3, [r4, #52]	; 0x34
    4e3a:	2300      	movs	r3, #0
    4e3c:	61a3      	str	r3, [r4, #24]
    4e3e:	6063      	str	r3, [r4, #4]
    4e40:	89a3      	ldrh	r3, [r4, #12]
    4e42:	061b      	lsls	r3, r3, #24
    4e44:	d503      	bpl.n	4e4e <setvbuf+0x82>
    4e46:	6921      	ldr	r1, [r4, #16]
    4e48:	0030      	movs	r0, r6
    4e4a:	f000 fa65 	bl	5318 <_free_r>
    4e4e:	89a2      	ldrh	r2, [r4, #12]
    4e50:	4b35      	ldr	r3, [pc, #212]	; (4f28 <setvbuf+0x15c>)
    4e52:	4013      	ands	r3, r2
    4e54:	81a3      	strh	r3, [r4, #12]
    4e56:	9b00      	ldr	r3, [sp, #0]
    4e58:	2b02      	cmp	r3, #2
    4e5a:	d021      	beq.n	4ea0 <setvbuf+0xd4>
    4e5c:	ab03      	add	r3, sp, #12
    4e5e:	aa02      	add	r2, sp, #8
    4e60:	0021      	movs	r1, r4
    4e62:	0030      	movs	r0, r6
    4e64:	f000 f9ea 	bl	523c <__swhatbuf_r>
    4e68:	89a3      	ldrh	r3, [r4, #12]
    4e6a:	4318      	orrs	r0, r3
    4e6c:	81a0      	strh	r0, [r4, #12]
    4e6e:	2d00      	cmp	r5, #0
    4e70:	d101      	bne.n	4e76 <setvbuf+0xaa>
    4e72:	9d02      	ldr	r5, [sp, #8]
    4e74:	e001      	b.n	4e7a <setvbuf+0xae>
    4e76:	2f00      	cmp	r7, #0
    4e78:	d125      	bne.n	4ec6 <setvbuf+0xfa>
    4e7a:	0028      	movs	r0, r5
    4e7c:	f000 fa42 	bl	5304 <malloc>
    4e80:	9501      	str	r5, [sp, #4]
    4e82:	1e07      	subs	r7, r0, #0
    4e84:	d11a      	bne.n	4ebc <setvbuf+0xf0>
    4e86:	9b02      	ldr	r3, [sp, #8]
    4e88:	9301      	str	r3, [sp, #4]
    4e8a:	42ab      	cmp	r3, r5
    4e8c:	d102      	bne.n	4e94 <setvbuf+0xc8>
    4e8e:	2001      	movs	r0, #1
    4e90:	4240      	negs	r0, r0
    4e92:	e006      	b.n	4ea2 <setvbuf+0xd6>
    4e94:	9801      	ldr	r0, [sp, #4]
    4e96:	f000 fa35 	bl	5304 <malloc>
    4e9a:	1e07      	subs	r7, r0, #0
    4e9c:	d10e      	bne.n	4ebc <setvbuf+0xf0>
    4e9e:	e7f6      	b.n	4e8e <setvbuf+0xc2>
    4ea0:	2000      	movs	r0, #0
    4ea2:	2202      	movs	r2, #2
    4ea4:	89a3      	ldrh	r3, [r4, #12]
    4ea6:	4313      	orrs	r3, r2
    4ea8:	81a3      	strh	r3, [r4, #12]
    4eaa:	2300      	movs	r3, #0
    4eac:	60a3      	str	r3, [r4, #8]
    4eae:	0023      	movs	r3, r4
    4eb0:	3347      	adds	r3, #71	; 0x47
    4eb2:	6023      	str	r3, [r4, #0]
    4eb4:	6123      	str	r3, [r4, #16]
    4eb6:	2301      	movs	r3, #1
    4eb8:	6163      	str	r3, [r4, #20]
    4eba:	e02a      	b.n	4f12 <setvbuf+0x146>
    4ebc:	2280      	movs	r2, #128	; 0x80
    4ebe:	89a3      	ldrh	r3, [r4, #12]
    4ec0:	9d01      	ldr	r5, [sp, #4]
    4ec2:	4313      	orrs	r3, r2
    4ec4:	81a3      	strh	r3, [r4, #12]
    4ec6:	69b3      	ldr	r3, [r6, #24]
    4ec8:	2b00      	cmp	r3, #0
    4eca:	d102      	bne.n	4ed2 <setvbuf+0x106>
    4ecc:	0030      	movs	r0, r6
    4ece:	f000 f921 	bl	5114 <__sinit>
    4ed2:	9b00      	ldr	r3, [sp, #0]
    4ed4:	2b01      	cmp	r3, #1
    4ed6:	d103      	bne.n	4ee0 <setvbuf+0x114>
    4ed8:	89a3      	ldrh	r3, [r4, #12]
    4eda:	9a00      	ldr	r2, [sp, #0]
    4edc:	431a      	orrs	r2, r3
    4ede:	81a2      	strh	r2, [r4, #12]
    4ee0:	2308      	movs	r3, #8
    4ee2:	89a2      	ldrh	r2, [r4, #12]
    4ee4:	6027      	str	r7, [r4, #0]
    4ee6:	4013      	ands	r3, r2
    4ee8:	6127      	str	r7, [r4, #16]
    4eea:	6165      	str	r5, [r4, #20]
    4eec:	1e18      	subs	r0, r3, #0
    4eee:	d00c      	beq.n	4f0a <setvbuf+0x13e>
    4ef0:	2301      	movs	r3, #1
    4ef2:	401a      	ands	r2, r3
    4ef4:	2300      	movs	r3, #0
    4ef6:	1e10      	subs	r0, r2, #0
    4ef8:	4298      	cmp	r0, r3
    4efa:	d004      	beq.n	4f06 <setvbuf+0x13a>
    4efc:	426d      	negs	r5, r5
    4efe:	60a3      	str	r3, [r4, #8]
    4f00:	61a5      	str	r5, [r4, #24]
    4f02:	0018      	movs	r0, r3
    4f04:	e005      	b.n	4f12 <setvbuf+0x146>
    4f06:	60a5      	str	r5, [r4, #8]
    4f08:	e003      	b.n	4f12 <setvbuf+0x146>
    4f0a:	60a3      	str	r3, [r4, #8]
    4f0c:	e001      	b.n	4f12 <setvbuf+0x146>
    4f0e:	2001      	movs	r0, #1
    4f10:	4240      	negs	r0, r0
    4f12:	b005      	add	sp, #20
    4f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f16:	46c0      	nop			; (mov r8, r8)
    4f18:	2000006c 	.word	0x2000006c
    4f1c:	00006020 	.word	0x00006020
    4f20:	00006040 	.word	0x00006040
    4f24:	00006060 	.word	0x00006060
    4f28:	fffff35c 	.word	0xfffff35c

00004f2c <__sflush_r>:
    4f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4f2e:	898a      	ldrh	r2, [r1, #12]
    4f30:	0005      	movs	r5, r0
    4f32:	000c      	movs	r4, r1
    4f34:	0713      	lsls	r3, r2, #28
    4f36:	d45a      	bmi.n	4fee <__sflush_r+0xc2>
    4f38:	684b      	ldr	r3, [r1, #4]
    4f3a:	2b00      	cmp	r3, #0
    4f3c:	dc02      	bgt.n	4f44 <__sflush_r+0x18>
    4f3e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    4f40:	2b00      	cmp	r3, #0
    4f42:	dd19      	ble.n	4f78 <__sflush_r+0x4c>
    4f44:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4f46:	2f00      	cmp	r7, #0
    4f48:	d016      	beq.n	4f78 <__sflush_r+0x4c>
    4f4a:	2300      	movs	r3, #0
    4f4c:	682e      	ldr	r6, [r5, #0]
    4f4e:	602b      	str	r3, [r5, #0]
    4f50:	2380      	movs	r3, #128	; 0x80
    4f52:	015b      	lsls	r3, r3, #5
    4f54:	401a      	ands	r2, r3
    4f56:	d001      	beq.n	4f5c <__sflush_r+0x30>
    4f58:	6d60      	ldr	r0, [r4, #84]	; 0x54
    4f5a:	e014      	b.n	4f86 <__sflush_r+0x5a>
    4f5c:	2301      	movs	r3, #1
    4f5e:	6a21      	ldr	r1, [r4, #32]
    4f60:	0028      	movs	r0, r5
    4f62:	47b8      	blx	r7
    4f64:	1c43      	adds	r3, r0, #1
    4f66:	d10e      	bne.n	4f86 <__sflush_r+0x5a>
    4f68:	682b      	ldr	r3, [r5, #0]
    4f6a:	2b00      	cmp	r3, #0
    4f6c:	d00b      	beq.n	4f86 <__sflush_r+0x5a>
    4f6e:	2b1d      	cmp	r3, #29
    4f70:	d001      	beq.n	4f76 <__sflush_r+0x4a>
    4f72:	2b16      	cmp	r3, #22
    4f74:	d102      	bne.n	4f7c <__sflush_r+0x50>
    4f76:	602e      	str	r6, [r5, #0]
    4f78:	2000      	movs	r0, #0
    4f7a:	e05a      	b.n	5032 <__sflush_r+0x106>
    4f7c:	2240      	movs	r2, #64	; 0x40
    4f7e:	89a3      	ldrh	r3, [r4, #12]
    4f80:	4313      	orrs	r3, r2
    4f82:	81a3      	strh	r3, [r4, #12]
    4f84:	e055      	b.n	5032 <__sflush_r+0x106>
    4f86:	89a3      	ldrh	r3, [r4, #12]
    4f88:	075b      	lsls	r3, r3, #29
    4f8a:	d506      	bpl.n	4f9a <__sflush_r+0x6e>
    4f8c:	6863      	ldr	r3, [r4, #4]
    4f8e:	1ac0      	subs	r0, r0, r3
    4f90:	6b63      	ldr	r3, [r4, #52]	; 0x34
    4f92:	2b00      	cmp	r3, #0
    4f94:	d001      	beq.n	4f9a <__sflush_r+0x6e>
    4f96:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4f98:	1ac0      	subs	r0, r0, r3
    4f9a:	2300      	movs	r3, #0
    4f9c:	0002      	movs	r2, r0
    4f9e:	6a21      	ldr	r1, [r4, #32]
    4fa0:	0028      	movs	r0, r5
    4fa2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4fa4:	47b8      	blx	r7
    4fa6:	89a3      	ldrh	r3, [r4, #12]
    4fa8:	1c42      	adds	r2, r0, #1
    4faa:	d106      	bne.n	4fba <__sflush_r+0x8e>
    4fac:	6829      	ldr	r1, [r5, #0]
    4fae:	291d      	cmp	r1, #29
    4fb0:	d83a      	bhi.n	5028 <__sflush_r+0xfc>
    4fb2:	4a20      	ldr	r2, [pc, #128]	; (5034 <__sflush_r+0x108>)
    4fb4:	40ca      	lsrs	r2, r1
    4fb6:	07d2      	lsls	r2, r2, #31
    4fb8:	d536      	bpl.n	5028 <__sflush_r+0xfc>
    4fba:	2200      	movs	r2, #0
    4fbc:	6062      	str	r2, [r4, #4]
    4fbe:	6922      	ldr	r2, [r4, #16]
    4fc0:	6022      	str	r2, [r4, #0]
    4fc2:	04db      	lsls	r3, r3, #19
    4fc4:	d505      	bpl.n	4fd2 <__sflush_r+0xa6>
    4fc6:	1c43      	adds	r3, r0, #1
    4fc8:	d102      	bne.n	4fd0 <__sflush_r+0xa4>
    4fca:	682b      	ldr	r3, [r5, #0]
    4fcc:	2b00      	cmp	r3, #0
    4fce:	d100      	bne.n	4fd2 <__sflush_r+0xa6>
    4fd0:	6560      	str	r0, [r4, #84]	; 0x54
    4fd2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4fd4:	602e      	str	r6, [r5, #0]
    4fd6:	2900      	cmp	r1, #0
    4fd8:	d0ce      	beq.n	4f78 <__sflush_r+0x4c>
    4fda:	0023      	movs	r3, r4
    4fdc:	3344      	adds	r3, #68	; 0x44
    4fde:	4299      	cmp	r1, r3
    4fe0:	d002      	beq.n	4fe8 <__sflush_r+0xbc>
    4fe2:	0028      	movs	r0, r5
    4fe4:	f000 f998 	bl	5318 <_free_r>
    4fe8:	2000      	movs	r0, #0
    4fea:	6360      	str	r0, [r4, #52]	; 0x34
    4fec:	e021      	b.n	5032 <__sflush_r+0x106>
    4fee:	690f      	ldr	r7, [r1, #16]
    4ff0:	2f00      	cmp	r7, #0
    4ff2:	d0c1      	beq.n	4f78 <__sflush_r+0x4c>
    4ff4:	680b      	ldr	r3, [r1, #0]
    4ff6:	600f      	str	r7, [r1, #0]
    4ff8:	1bdb      	subs	r3, r3, r7
    4ffa:	9301      	str	r3, [sp, #4]
    4ffc:	2300      	movs	r3, #0
    4ffe:	0792      	lsls	r2, r2, #30
    5000:	d100      	bne.n	5004 <__sflush_r+0xd8>
    5002:	694b      	ldr	r3, [r1, #20]
    5004:	60a3      	str	r3, [r4, #8]
    5006:	e003      	b.n	5010 <__sflush_r+0xe4>
    5008:	9b01      	ldr	r3, [sp, #4]
    500a:	183f      	adds	r7, r7, r0
    500c:	1a1b      	subs	r3, r3, r0
    500e:	9301      	str	r3, [sp, #4]
    5010:	9b01      	ldr	r3, [sp, #4]
    5012:	2b00      	cmp	r3, #0
    5014:	ddb0      	ble.n	4f78 <__sflush_r+0x4c>
    5016:	9b01      	ldr	r3, [sp, #4]
    5018:	003a      	movs	r2, r7
    501a:	6a21      	ldr	r1, [r4, #32]
    501c:	0028      	movs	r0, r5
    501e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    5020:	47b0      	blx	r6
    5022:	2800      	cmp	r0, #0
    5024:	dcf0      	bgt.n	5008 <__sflush_r+0xdc>
    5026:	89a3      	ldrh	r3, [r4, #12]
    5028:	2240      	movs	r2, #64	; 0x40
    502a:	2001      	movs	r0, #1
    502c:	4313      	orrs	r3, r2
    502e:	81a3      	strh	r3, [r4, #12]
    5030:	4240      	negs	r0, r0
    5032:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5034:	20400001 	.word	0x20400001

00005038 <_fflush_r>:
    5038:	690b      	ldr	r3, [r1, #16]
    503a:	b570      	push	{r4, r5, r6, lr}
    503c:	0005      	movs	r5, r0
    503e:	000c      	movs	r4, r1
    5040:	2b00      	cmp	r3, #0
    5042:	d101      	bne.n	5048 <_fflush_r+0x10>
    5044:	2000      	movs	r0, #0
    5046:	e01c      	b.n	5082 <_fflush_r+0x4a>
    5048:	2800      	cmp	r0, #0
    504a:	d004      	beq.n	5056 <_fflush_r+0x1e>
    504c:	6983      	ldr	r3, [r0, #24]
    504e:	2b00      	cmp	r3, #0
    5050:	d101      	bne.n	5056 <_fflush_r+0x1e>
    5052:	f000 f85f 	bl	5114 <__sinit>
    5056:	4b0b      	ldr	r3, [pc, #44]	; (5084 <_fflush_r+0x4c>)
    5058:	429c      	cmp	r4, r3
    505a:	d101      	bne.n	5060 <_fflush_r+0x28>
    505c:	686c      	ldr	r4, [r5, #4]
    505e:	e008      	b.n	5072 <_fflush_r+0x3a>
    5060:	4b09      	ldr	r3, [pc, #36]	; (5088 <_fflush_r+0x50>)
    5062:	429c      	cmp	r4, r3
    5064:	d101      	bne.n	506a <_fflush_r+0x32>
    5066:	68ac      	ldr	r4, [r5, #8]
    5068:	e003      	b.n	5072 <_fflush_r+0x3a>
    506a:	4b08      	ldr	r3, [pc, #32]	; (508c <_fflush_r+0x54>)
    506c:	429c      	cmp	r4, r3
    506e:	d100      	bne.n	5072 <_fflush_r+0x3a>
    5070:	68ec      	ldr	r4, [r5, #12]
    5072:	220c      	movs	r2, #12
    5074:	5ea3      	ldrsh	r3, [r4, r2]
    5076:	2b00      	cmp	r3, #0
    5078:	d0e4      	beq.n	5044 <_fflush_r+0xc>
    507a:	0021      	movs	r1, r4
    507c:	0028      	movs	r0, r5
    507e:	f7ff ff55 	bl	4f2c <__sflush_r>
    5082:	bd70      	pop	{r4, r5, r6, pc}
    5084:	00006020 	.word	0x00006020
    5088:	00006040 	.word	0x00006040
    508c:	00006060 	.word	0x00006060

00005090 <_cleanup_r>:
    5090:	b510      	push	{r4, lr}
    5092:	4902      	ldr	r1, [pc, #8]	; (509c <_cleanup_r+0xc>)
    5094:	f000 f8b0 	bl	51f8 <_fwalk_reent>
    5098:	bd10      	pop	{r4, pc}
    509a:	46c0      	nop			; (mov r8, r8)
    509c:	00005039 	.word	0x00005039

000050a0 <std.isra.0>:
    50a0:	2300      	movs	r3, #0
    50a2:	b510      	push	{r4, lr}
    50a4:	0004      	movs	r4, r0
    50a6:	6003      	str	r3, [r0, #0]
    50a8:	6043      	str	r3, [r0, #4]
    50aa:	6083      	str	r3, [r0, #8]
    50ac:	8181      	strh	r1, [r0, #12]
    50ae:	6643      	str	r3, [r0, #100]	; 0x64
    50b0:	81c2      	strh	r2, [r0, #14]
    50b2:	6103      	str	r3, [r0, #16]
    50b4:	6143      	str	r3, [r0, #20]
    50b6:	6183      	str	r3, [r0, #24]
    50b8:	0019      	movs	r1, r3
    50ba:	2208      	movs	r2, #8
    50bc:	305c      	adds	r0, #92	; 0x5c
    50be:	f7ff fe58 	bl	4d72 <memset>
    50c2:	4b05      	ldr	r3, [pc, #20]	; (50d8 <std.isra.0+0x38>)
    50c4:	6224      	str	r4, [r4, #32]
    50c6:	6263      	str	r3, [r4, #36]	; 0x24
    50c8:	4b04      	ldr	r3, [pc, #16]	; (50dc <std.isra.0+0x3c>)
    50ca:	62a3      	str	r3, [r4, #40]	; 0x28
    50cc:	4b04      	ldr	r3, [pc, #16]	; (50e0 <std.isra.0+0x40>)
    50ce:	62e3      	str	r3, [r4, #44]	; 0x2c
    50d0:	4b04      	ldr	r3, [pc, #16]	; (50e4 <std.isra.0+0x44>)
    50d2:	6323      	str	r3, [r4, #48]	; 0x30
    50d4:	bd10      	pop	{r4, pc}
    50d6:	46c0      	nop			; (mov r8, r8)
    50d8:	00005a1d 	.word	0x00005a1d
    50dc:	00005a45 	.word	0x00005a45
    50e0:	00005a7d 	.word	0x00005a7d
    50e4:	00005aa9 	.word	0x00005aa9

000050e8 <__sfmoreglue>:
    50e8:	b570      	push	{r4, r5, r6, lr}
    50ea:	2568      	movs	r5, #104	; 0x68
    50ec:	1e4b      	subs	r3, r1, #1
    50ee:	435d      	muls	r5, r3
    50f0:	000e      	movs	r6, r1
    50f2:	0029      	movs	r1, r5
    50f4:	3174      	adds	r1, #116	; 0x74
    50f6:	f000 f955 	bl	53a4 <_malloc_r>
    50fa:	1e04      	subs	r4, r0, #0
    50fc:	d008      	beq.n	5110 <__sfmoreglue+0x28>
    50fe:	2100      	movs	r1, #0
    5100:	002a      	movs	r2, r5
    5102:	6001      	str	r1, [r0, #0]
    5104:	6046      	str	r6, [r0, #4]
    5106:	300c      	adds	r0, #12
    5108:	60a0      	str	r0, [r4, #8]
    510a:	3268      	adds	r2, #104	; 0x68
    510c:	f7ff fe31 	bl	4d72 <memset>
    5110:	0020      	movs	r0, r4
    5112:	bd70      	pop	{r4, r5, r6, pc}

00005114 <__sinit>:
    5114:	6983      	ldr	r3, [r0, #24]
    5116:	b513      	push	{r0, r1, r4, lr}
    5118:	0004      	movs	r4, r0
    511a:	2b00      	cmp	r3, #0
    511c:	d128      	bne.n	5170 <__sinit+0x5c>
    511e:	6483      	str	r3, [r0, #72]	; 0x48
    5120:	64c3      	str	r3, [r0, #76]	; 0x4c
    5122:	6503      	str	r3, [r0, #80]	; 0x50
    5124:	4b13      	ldr	r3, [pc, #76]	; (5174 <__sinit+0x60>)
    5126:	4a14      	ldr	r2, [pc, #80]	; (5178 <__sinit+0x64>)
    5128:	681b      	ldr	r3, [r3, #0]
    512a:	6282      	str	r2, [r0, #40]	; 0x28
    512c:	9301      	str	r3, [sp, #4]
    512e:	4298      	cmp	r0, r3
    5130:	d101      	bne.n	5136 <__sinit+0x22>
    5132:	2301      	movs	r3, #1
    5134:	6183      	str	r3, [r0, #24]
    5136:	0020      	movs	r0, r4
    5138:	f000 f820 	bl	517c <__sfp>
    513c:	6060      	str	r0, [r4, #4]
    513e:	0020      	movs	r0, r4
    5140:	f000 f81c 	bl	517c <__sfp>
    5144:	60a0      	str	r0, [r4, #8]
    5146:	0020      	movs	r0, r4
    5148:	f000 f818 	bl	517c <__sfp>
    514c:	2200      	movs	r2, #0
    514e:	60e0      	str	r0, [r4, #12]
    5150:	2104      	movs	r1, #4
    5152:	6860      	ldr	r0, [r4, #4]
    5154:	f7ff ffa4 	bl	50a0 <std.isra.0>
    5158:	2201      	movs	r2, #1
    515a:	2109      	movs	r1, #9
    515c:	68a0      	ldr	r0, [r4, #8]
    515e:	f7ff ff9f 	bl	50a0 <std.isra.0>
    5162:	2202      	movs	r2, #2
    5164:	2112      	movs	r1, #18
    5166:	68e0      	ldr	r0, [r4, #12]
    5168:	f7ff ff9a 	bl	50a0 <std.isra.0>
    516c:	2301      	movs	r3, #1
    516e:	61a3      	str	r3, [r4, #24]
    5170:	bd13      	pop	{r0, r1, r4, pc}
    5172:	46c0      	nop			; (mov r8, r8)
    5174:	0000601c 	.word	0x0000601c
    5178:	00005091 	.word	0x00005091

0000517c <__sfp>:
    517c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    517e:	4b1d      	ldr	r3, [pc, #116]	; (51f4 <__sfp+0x78>)
    5180:	0006      	movs	r6, r0
    5182:	681d      	ldr	r5, [r3, #0]
    5184:	69ab      	ldr	r3, [r5, #24]
    5186:	2b00      	cmp	r3, #0
    5188:	d102      	bne.n	5190 <__sfp+0x14>
    518a:	0028      	movs	r0, r5
    518c:	f7ff ffc2 	bl	5114 <__sinit>
    5190:	3548      	adds	r5, #72	; 0x48
    5192:	68ac      	ldr	r4, [r5, #8]
    5194:	686b      	ldr	r3, [r5, #4]
    5196:	3b01      	subs	r3, #1
    5198:	d405      	bmi.n	51a6 <__sfp+0x2a>
    519a:	220c      	movs	r2, #12
    519c:	5ea7      	ldrsh	r7, [r4, r2]
    519e:	2f00      	cmp	r7, #0
    51a0:	d010      	beq.n	51c4 <__sfp+0x48>
    51a2:	3468      	adds	r4, #104	; 0x68
    51a4:	e7f7      	b.n	5196 <__sfp+0x1a>
    51a6:	682b      	ldr	r3, [r5, #0]
    51a8:	2b00      	cmp	r3, #0
    51aa:	d001      	beq.n	51b0 <__sfp+0x34>
    51ac:	682d      	ldr	r5, [r5, #0]
    51ae:	e7f0      	b.n	5192 <__sfp+0x16>
    51b0:	2104      	movs	r1, #4
    51b2:	0030      	movs	r0, r6
    51b4:	f7ff ff98 	bl	50e8 <__sfmoreglue>
    51b8:	6028      	str	r0, [r5, #0]
    51ba:	2800      	cmp	r0, #0
    51bc:	d1f6      	bne.n	51ac <__sfp+0x30>
    51be:	230c      	movs	r3, #12
    51c0:	6033      	str	r3, [r6, #0]
    51c2:	e016      	b.n	51f2 <__sfp+0x76>
    51c4:	2301      	movs	r3, #1
    51c6:	0020      	movs	r0, r4
    51c8:	425b      	negs	r3, r3
    51ca:	81e3      	strh	r3, [r4, #14]
    51cc:	3302      	adds	r3, #2
    51ce:	81a3      	strh	r3, [r4, #12]
    51d0:	6667      	str	r7, [r4, #100]	; 0x64
    51d2:	6027      	str	r7, [r4, #0]
    51d4:	60a7      	str	r7, [r4, #8]
    51d6:	6067      	str	r7, [r4, #4]
    51d8:	6127      	str	r7, [r4, #16]
    51da:	6167      	str	r7, [r4, #20]
    51dc:	61a7      	str	r7, [r4, #24]
    51de:	305c      	adds	r0, #92	; 0x5c
    51e0:	2208      	movs	r2, #8
    51e2:	0039      	movs	r1, r7
    51e4:	f7ff fdc5 	bl	4d72 <memset>
    51e8:	0020      	movs	r0, r4
    51ea:	6367      	str	r7, [r4, #52]	; 0x34
    51ec:	63a7      	str	r7, [r4, #56]	; 0x38
    51ee:	64a7      	str	r7, [r4, #72]	; 0x48
    51f0:	64e7      	str	r7, [r4, #76]	; 0x4c
    51f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    51f4:	0000601c 	.word	0x0000601c

000051f8 <_fwalk_reent>:
    51f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    51fa:	0004      	movs	r4, r0
    51fc:	0007      	movs	r7, r0
    51fe:	2600      	movs	r6, #0
    5200:	9101      	str	r1, [sp, #4]
    5202:	3448      	adds	r4, #72	; 0x48
    5204:	2c00      	cmp	r4, #0
    5206:	d016      	beq.n	5236 <_fwalk_reent+0x3e>
    5208:	6863      	ldr	r3, [r4, #4]
    520a:	68a5      	ldr	r5, [r4, #8]
    520c:	9300      	str	r3, [sp, #0]
    520e:	9b00      	ldr	r3, [sp, #0]
    5210:	3b01      	subs	r3, #1
    5212:	9300      	str	r3, [sp, #0]
    5214:	d40d      	bmi.n	5232 <_fwalk_reent+0x3a>
    5216:	89ab      	ldrh	r3, [r5, #12]
    5218:	2b01      	cmp	r3, #1
    521a:	d908      	bls.n	522e <_fwalk_reent+0x36>
    521c:	220e      	movs	r2, #14
    521e:	5eab      	ldrsh	r3, [r5, r2]
    5220:	3301      	adds	r3, #1
    5222:	d004      	beq.n	522e <_fwalk_reent+0x36>
    5224:	0029      	movs	r1, r5
    5226:	0038      	movs	r0, r7
    5228:	9b01      	ldr	r3, [sp, #4]
    522a:	4798      	blx	r3
    522c:	4306      	orrs	r6, r0
    522e:	3568      	adds	r5, #104	; 0x68
    5230:	e7ed      	b.n	520e <_fwalk_reent+0x16>
    5232:	6824      	ldr	r4, [r4, #0]
    5234:	e7e6      	b.n	5204 <_fwalk_reent+0xc>
    5236:	0030      	movs	r0, r6
    5238:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0000523c <__swhatbuf_r>:
    523c:	b570      	push	{r4, r5, r6, lr}
    523e:	000e      	movs	r6, r1
    5240:	001d      	movs	r5, r3
    5242:	230e      	movs	r3, #14
    5244:	5ec9      	ldrsh	r1, [r1, r3]
    5246:	b090      	sub	sp, #64	; 0x40
    5248:	0014      	movs	r4, r2
    524a:	2900      	cmp	r1, #0
    524c:	da06      	bge.n	525c <__swhatbuf_r+0x20>
    524e:	2300      	movs	r3, #0
    5250:	602b      	str	r3, [r5, #0]
    5252:	89b3      	ldrh	r3, [r6, #12]
    5254:	061b      	lsls	r3, r3, #24
    5256:	d50f      	bpl.n	5278 <__swhatbuf_r+0x3c>
    5258:	2340      	movs	r3, #64	; 0x40
    525a:	e00f      	b.n	527c <__swhatbuf_r+0x40>
    525c:	aa01      	add	r2, sp, #4
    525e:	f000 fd1d 	bl	5c9c <_fstat_r>
    5262:	2800      	cmp	r0, #0
    5264:	dbf3      	blt.n	524e <__swhatbuf_r+0x12>
    5266:	23f0      	movs	r3, #240	; 0xf0
    5268:	9a02      	ldr	r2, [sp, #8]
    526a:	021b      	lsls	r3, r3, #8
    526c:	4013      	ands	r3, r2
    526e:	4a05      	ldr	r2, [pc, #20]	; (5284 <__swhatbuf_r+0x48>)
    5270:	189b      	adds	r3, r3, r2
    5272:	425a      	negs	r2, r3
    5274:	4153      	adcs	r3, r2
    5276:	602b      	str	r3, [r5, #0]
    5278:	2380      	movs	r3, #128	; 0x80
    527a:	00db      	lsls	r3, r3, #3
    527c:	2000      	movs	r0, #0
    527e:	6023      	str	r3, [r4, #0]
    5280:	b010      	add	sp, #64	; 0x40
    5282:	bd70      	pop	{r4, r5, r6, pc}
    5284:	ffffe000 	.word	0xffffe000

00005288 <__smakebuf_r>:
    5288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    528a:	2602      	movs	r6, #2
    528c:	898b      	ldrh	r3, [r1, #12]
    528e:	0005      	movs	r5, r0
    5290:	000c      	movs	r4, r1
    5292:	4233      	tst	r3, r6
    5294:	d110      	bne.n	52b8 <__smakebuf_r+0x30>
    5296:	ab01      	add	r3, sp, #4
    5298:	466a      	mov	r2, sp
    529a:	f7ff ffcf 	bl	523c <__swhatbuf_r>
    529e:	9900      	ldr	r1, [sp, #0]
    52a0:	0007      	movs	r7, r0
    52a2:	0028      	movs	r0, r5
    52a4:	f000 f87e 	bl	53a4 <_malloc_r>
    52a8:	2800      	cmp	r0, #0
    52aa:	d10c      	bne.n	52c6 <__smakebuf_r+0x3e>
    52ac:	220c      	movs	r2, #12
    52ae:	5ea3      	ldrsh	r3, [r4, r2]
    52b0:	059a      	lsls	r2, r3, #22
    52b2:	d423      	bmi.n	52fc <__smakebuf_r+0x74>
    52b4:	4333      	orrs	r3, r6
    52b6:	81a3      	strh	r3, [r4, #12]
    52b8:	0023      	movs	r3, r4
    52ba:	3347      	adds	r3, #71	; 0x47
    52bc:	6023      	str	r3, [r4, #0]
    52be:	6123      	str	r3, [r4, #16]
    52c0:	2301      	movs	r3, #1
    52c2:	6163      	str	r3, [r4, #20]
    52c4:	e01a      	b.n	52fc <__smakebuf_r+0x74>
    52c6:	2280      	movs	r2, #128	; 0x80
    52c8:	4b0d      	ldr	r3, [pc, #52]	; (5300 <__smakebuf_r+0x78>)
    52ca:	62ab      	str	r3, [r5, #40]	; 0x28
    52cc:	89a3      	ldrh	r3, [r4, #12]
    52ce:	6020      	str	r0, [r4, #0]
    52d0:	4313      	orrs	r3, r2
    52d2:	81a3      	strh	r3, [r4, #12]
    52d4:	9b00      	ldr	r3, [sp, #0]
    52d6:	6120      	str	r0, [r4, #16]
    52d8:	6163      	str	r3, [r4, #20]
    52da:	9b01      	ldr	r3, [sp, #4]
    52dc:	2b00      	cmp	r3, #0
    52de:	d00a      	beq.n	52f6 <__smakebuf_r+0x6e>
    52e0:	230e      	movs	r3, #14
    52e2:	5ee1      	ldrsh	r1, [r4, r3]
    52e4:	0028      	movs	r0, r5
    52e6:	f000 fceb 	bl	5cc0 <_isatty_r>
    52ea:	2800      	cmp	r0, #0
    52ec:	d003      	beq.n	52f6 <__smakebuf_r+0x6e>
    52ee:	2201      	movs	r2, #1
    52f0:	89a3      	ldrh	r3, [r4, #12]
    52f2:	4313      	orrs	r3, r2
    52f4:	81a3      	strh	r3, [r4, #12]
    52f6:	89a3      	ldrh	r3, [r4, #12]
    52f8:	431f      	orrs	r7, r3
    52fa:	81a7      	strh	r7, [r4, #12]
    52fc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    52fe:	46c0      	nop			; (mov r8, r8)
    5300:	00005091 	.word	0x00005091

00005304 <malloc>:
    5304:	b510      	push	{r4, lr}
    5306:	4b03      	ldr	r3, [pc, #12]	; (5314 <malloc+0x10>)
    5308:	0001      	movs	r1, r0
    530a:	6818      	ldr	r0, [r3, #0]
    530c:	f000 f84a 	bl	53a4 <_malloc_r>
    5310:	bd10      	pop	{r4, pc}
    5312:	46c0      	nop			; (mov r8, r8)
    5314:	2000006c 	.word	0x2000006c

00005318 <_free_r>:
    5318:	b530      	push	{r4, r5, lr}
    531a:	2900      	cmp	r1, #0
    531c:	d03e      	beq.n	539c <_free_r+0x84>
    531e:	3904      	subs	r1, #4
    5320:	680b      	ldr	r3, [r1, #0]
    5322:	2b00      	cmp	r3, #0
    5324:	da00      	bge.n	5328 <_free_r+0x10>
    5326:	18c9      	adds	r1, r1, r3
    5328:	4a1d      	ldr	r2, [pc, #116]	; (53a0 <_free_r+0x88>)
    532a:	6813      	ldr	r3, [r2, #0]
    532c:	0014      	movs	r4, r2
    532e:	2b00      	cmp	r3, #0
    5330:	d102      	bne.n	5338 <_free_r+0x20>
    5332:	604b      	str	r3, [r1, #4]
    5334:	6011      	str	r1, [r2, #0]
    5336:	e031      	b.n	539c <_free_r+0x84>
    5338:	428b      	cmp	r3, r1
    533a:	d90d      	bls.n	5358 <_free_r+0x40>
    533c:	680a      	ldr	r2, [r1, #0]
    533e:	1888      	adds	r0, r1, r2
    5340:	4283      	cmp	r3, r0
    5342:	d103      	bne.n	534c <_free_r+0x34>
    5344:	6818      	ldr	r0, [r3, #0]
    5346:	685b      	ldr	r3, [r3, #4]
    5348:	1882      	adds	r2, r0, r2
    534a:	600a      	str	r2, [r1, #0]
    534c:	604b      	str	r3, [r1, #4]
    534e:	6021      	str	r1, [r4, #0]
    5350:	e024      	b.n	539c <_free_r+0x84>
    5352:	428a      	cmp	r2, r1
    5354:	d803      	bhi.n	535e <_free_r+0x46>
    5356:	0013      	movs	r3, r2
    5358:	685a      	ldr	r2, [r3, #4]
    535a:	2a00      	cmp	r2, #0
    535c:	d1f9      	bne.n	5352 <_free_r+0x3a>
    535e:	681d      	ldr	r5, [r3, #0]
    5360:	195c      	adds	r4, r3, r5
    5362:	428c      	cmp	r4, r1
    5364:	d10b      	bne.n	537e <_free_r+0x66>
    5366:	6809      	ldr	r1, [r1, #0]
    5368:	1869      	adds	r1, r5, r1
    536a:	1858      	adds	r0, r3, r1
    536c:	6019      	str	r1, [r3, #0]
    536e:	4282      	cmp	r2, r0
    5370:	d114      	bne.n	539c <_free_r+0x84>
    5372:	6810      	ldr	r0, [r2, #0]
    5374:	6852      	ldr	r2, [r2, #4]
    5376:	1841      	adds	r1, r0, r1
    5378:	6019      	str	r1, [r3, #0]
    537a:	605a      	str	r2, [r3, #4]
    537c:	e00e      	b.n	539c <_free_r+0x84>
    537e:	428c      	cmp	r4, r1
    5380:	d902      	bls.n	5388 <_free_r+0x70>
    5382:	230c      	movs	r3, #12
    5384:	6003      	str	r3, [r0, #0]
    5386:	e009      	b.n	539c <_free_r+0x84>
    5388:	6808      	ldr	r0, [r1, #0]
    538a:	180c      	adds	r4, r1, r0
    538c:	42a2      	cmp	r2, r4
    538e:	d103      	bne.n	5398 <_free_r+0x80>
    5390:	6814      	ldr	r4, [r2, #0]
    5392:	6852      	ldr	r2, [r2, #4]
    5394:	1820      	adds	r0, r4, r0
    5396:	6008      	str	r0, [r1, #0]
    5398:	604a      	str	r2, [r1, #4]
    539a:	6059      	str	r1, [r3, #4]
    539c:	bd30      	pop	{r4, r5, pc}
    539e:	46c0      	nop			; (mov r8, r8)
    53a0:	200000d0 	.word	0x200000d0

000053a4 <_malloc_r>:
    53a4:	2303      	movs	r3, #3
    53a6:	b570      	push	{r4, r5, r6, lr}
    53a8:	1ccd      	adds	r5, r1, #3
    53aa:	439d      	bics	r5, r3
    53ac:	3508      	adds	r5, #8
    53ae:	0006      	movs	r6, r0
    53b0:	2d0c      	cmp	r5, #12
    53b2:	d201      	bcs.n	53b8 <_malloc_r+0x14>
    53b4:	250c      	movs	r5, #12
    53b6:	e005      	b.n	53c4 <_malloc_r+0x20>
    53b8:	2d00      	cmp	r5, #0
    53ba:	da03      	bge.n	53c4 <_malloc_r+0x20>
    53bc:	230c      	movs	r3, #12
    53be:	2000      	movs	r0, #0
    53c0:	6033      	str	r3, [r6, #0]
    53c2:	e040      	b.n	5446 <_malloc_r+0xa2>
    53c4:	42a9      	cmp	r1, r5
    53c6:	d8f9      	bhi.n	53bc <_malloc_r+0x18>
    53c8:	4b1f      	ldr	r3, [pc, #124]	; (5448 <_malloc_r+0xa4>)
    53ca:	681c      	ldr	r4, [r3, #0]
    53cc:	001a      	movs	r2, r3
    53ce:	0021      	movs	r1, r4
    53d0:	2900      	cmp	r1, #0
    53d2:	d013      	beq.n	53fc <_malloc_r+0x58>
    53d4:	680b      	ldr	r3, [r1, #0]
    53d6:	1b5b      	subs	r3, r3, r5
    53d8:	d40d      	bmi.n	53f6 <_malloc_r+0x52>
    53da:	2b0b      	cmp	r3, #11
    53dc:	d902      	bls.n	53e4 <_malloc_r+0x40>
    53de:	600b      	str	r3, [r1, #0]
    53e0:	18cc      	adds	r4, r1, r3
    53e2:	e01e      	b.n	5422 <_malloc_r+0x7e>
    53e4:	428c      	cmp	r4, r1
    53e6:	d102      	bne.n	53ee <_malloc_r+0x4a>
    53e8:	6863      	ldr	r3, [r4, #4]
    53ea:	6013      	str	r3, [r2, #0]
    53ec:	e01a      	b.n	5424 <_malloc_r+0x80>
    53ee:	684b      	ldr	r3, [r1, #4]
    53f0:	6063      	str	r3, [r4, #4]
    53f2:	000c      	movs	r4, r1
    53f4:	e016      	b.n	5424 <_malloc_r+0x80>
    53f6:	000c      	movs	r4, r1
    53f8:	6849      	ldr	r1, [r1, #4]
    53fa:	e7e9      	b.n	53d0 <_malloc_r+0x2c>
    53fc:	4c13      	ldr	r4, [pc, #76]	; (544c <_malloc_r+0xa8>)
    53fe:	6823      	ldr	r3, [r4, #0]
    5400:	2b00      	cmp	r3, #0
    5402:	d103      	bne.n	540c <_malloc_r+0x68>
    5404:	0030      	movs	r0, r6
    5406:	f000 faf7 	bl	59f8 <_sbrk_r>
    540a:	6020      	str	r0, [r4, #0]
    540c:	0029      	movs	r1, r5
    540e:	0030      	movs	r0, r6
    5410:	f000 faf2 	bl	59f8 <_sbrk_r>
    5414:	1c43      	adds	r3, r0, #1
    5416:	d0d1      	beq.n	53bc <_malloc_r+0x18>
    5418:	2303      	movs	r3, #3
    541a:	1cc4      	adds	r4, r0, #3
    541c:	439c      	bics	r4, r3
    541e:	42a0      	cmp	r0, r4
    5420:	d10a      	bne.n	5438 <_malloc_r+0x94>
    5422:	6025      	str	r5, [r4, #0]
    5424:	0020      	movs	r0, r4
    5426:	2207      	movs	r2, #7
    5428:	300b      	adds	r0, #11
    542a:	1d23      	adds	r3, r4, #4
    542c:	4390      	bics	r0, r2
    542e:	1ac3      	subs	r3, r0, r3
    5430:	d009      	beq.n	5446 <_malloc_r+0xa2>
    5432:	425a      	negs	r2, r3
    5434:	50e2      	str	r2, [r4, r3]
    5436:	e006      	b.n	5446 <_malloc_r+0xa2>
    5438:	1a21      	subs	r1, r4, r0
    543a:	0030      	movs	r0, r6
    543c:	f000 fadc 	bl	59f8 <_sbrk_r>
    5440:	1c43      	adds	r3, r0, #1
    5442:	d1ee      	bne.n	5422 <_malloc_r+0x7e>
    5444:	e7ba      	b.n	53bc <_malloc_r+0x18>
    5446:	bd70      	pop	{r4, r5, r6, pc}
    5448:	200000d0 	.word	0x200000d0
    544c:	200000cc 	.word	0x200000cc

00005450 <__sfputc_r>:
    5450:	6893      	ldr	r3, [r2, #8]
    5452:	b510      	push	{r4, lr}
    5454:	3b01      	subs	r3, #1
    5456:	6093      	str	r3, [r2, #8]
    5458:	2b00      	cmp	r3, #0
    545a:	da05      	bge.n	5468 <__sfputc_r+0x18>
    545c:	6994      	ldr	r4, [r2, #24]
    545e:	42a3      	cmp	r3, r4
    5460:	db08      	blt.n	5474 <__sfputc_r+0x24>
    5462:	b2cb      	uxtb	r3, r1
    5464:	2b0a      	cmp	r3, #10
    5466:	d005      	beq.n	5474 <__sfputc_r+0x24>
    5468:	6813      	ldr	r3, [r2, #0]
    546a:	1c58      	adds	r0, r3, #1
    546c:	6010      	str	r0, [r2, #0]
    546e:	7019      	strb	r1, [r3, #0]
    5470:	b2c8      	uxtb	r0, r1
    5472:	e001      	b.n	5478 <__sfputc_r+0x28>
    5474:	f000 fb1e 	bl	5ab4 <__swbuf_r>
    5478:	bd10      	pop	{r4, pc}

0000547a <__sfputs_r>:
    547a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    547c:	0006      	movs	r6, r0
    547e:	000f      	movs	r7, r1
    5480:	0014      	movs	r4, r2
    5482:	18d5      	adds	r5, r2, r3
    5484:	42ac      	cmp	r4, r5
    5486:	d008      	beq.n	549a <__sfputs_r+0x20>
    5488:	7821      	ldrb	r1, [r4, #0]
    548a:	003a      	movs	r2, r7
    548c:	0030      	movs	r0, r6
    548e:	f7ff ffdf 	bl	5450 <__sfputc_r>
    5492:	3401      	adds	r4, #1
    5494:	1c43      	adds	r3, r0, #1
    5496:	d1f5      	bne.n	5484 <__sfputs_r+0xa>
    5498:	e000      	b.n	549c <__sfputs_r+0x22>
    549a:	2000      	movs	r0, #0
    549c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000054a0 <_vfiprintf_r>:
    54a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    54a2:	b09f      	sub	sp, #124	; 0x7c
    54a4:	0006      	movs	r6, r0
    54a6:	000f      	movs	r7, r1
    54a8:	9202      	str	r2, [sp, #8]
    54aa:	9305      	str	r3, [sp, #20]
    54ac:	2800      	cmp	r0, #0
    54ae:	d004      	beq.n	54ba <_vfiprintf_r+0x1a>
    54b0:	6983      	ldr	r3, [r0, #24]
    54b2:	2b00      	cmp	r3, #0
    54b4:	d101      	bne.n	54ba <_vfiprintf_r+0x1a>
    54b6:	f7ff fe2d 	bl	5114 <__sinit>
    54ba:	4b7f      	ldr	r3, [pc, #508]	; (56b8 <_vfiprintf_r+0x218>)
    54bc:	429f      	cmp	r7, r3
    54be:	d101      	bne.n	54c4 <_vfiprintf_r+0x24>
    54c0:	6877      	ldr	r7, [r6, #4]
    54c2:	e008      	b.n	54d6 <_vfiprintf_r+0x36>
    54c4:	4b7d      	ldr	r3, [pc, #500]	; (56bc <_vfiprintf_r+0x21c>)
    54c6:	429f      	cmp	r7, r3
    54c8:	d101      	bne.n	54ce <_vfiprintf_r+0x2e>
    54ca:	68b7      	ldr	r7, [r6, #8]
    54cc:	e003      	b.n	54d6 <_vfiprintf_r+0x36>
    54ce:	4b7c      	ldr	r3, [pc, #496]	; (56c0 <_vfiprintf_r+0x220>)
    54d0:	429f      	cmp	r7, r3
    54d2:	d100      	bne.n	54d6 <_vfiprintf_r+0x36>
    54d4:	68f7      	ldr	r7, [r6, #12]
    54d6:	89bb      	ldrh	r3, [r7, #12]
    54d8:	071b      	lsls	r3, r3, #28
    54da:	d50a      	bpl.n	54f2 <_vfiprintf_r+0x52>
    54dc:	693b      	ldr	r3, [r7, #16]
    54de:	2b00      	cmp	r3, #0
    54e0:	d007      	beq.n	54f2 <_vfiprintf_r+0x52>
    54e2:	2300      	movs	r3, #0
    54e4:	ad06      	add	r5, sp, #24
    54e6:	616b      	str	r3, [r5, #20]
    54e8:	3320      	adds	r3, #32
    54ea:	766b      	strb	r3, [r5, #25]
    54ec:	3310      	adds	r3, #16
    54ee:	76ab      	strb	r3, [r5, #26]
    54f0:	e03d      	b.n	556e <_vfiprintf_r+0xce>
    54f2:	0039      	movs	r1, r7
    54f4:	0030      	movs	r0, r6
    54f6:	f000 fb49 	bl	5b8c <__swsetup_r>
    54fa:	2800      	cmp	r0, #0
    54fc:	d0f1      	beq.n	54e2 <_vfiprintf_r+0x42>
    54fe:	2001      	movs	r0, #1
    5500:	4240      	negs	r0, r0
    5502:	e0d6      	b.n	56b2 <_vfiprintf_r+0x212>
    5504:	9a05      	ldr	r2, [sp, #20]
    5506:	1d11      	adds	r1, r2, #4
    5508:	6812      	ldr	r2, [r2, #0]
    550a:	9105      	str	r1, [sp, #20]
    550c:	2a00      	cmp	r2, #0
    550e:	da00      	bge.n	5512 <_vfiprintf_r+0x72>
    5510:	e07f      	b.n	5612 <_vfiprintf_r+0x172>
    5512:	9209      	str	r2, [sp, #36]	; 0x24
    5514:	3401      	adds	r4, #1
    5516:	7823      	ldrb	r3, [r4, #0]
    5518:	2b2e      	cmp	r3, #46	; 0x2e
    551a:	d100      	bne.n	551e <_vfiprintf_r+0x7e>
    551c:	e08d      	b.n	563a <_vfiprintf_r+0x19a>
    551e:	7821      	ldrb	r1, [r4, #0]
    5520:	2203      	movs	r2, #3
    5522:	4868      	ldr	r0, [pc, #416]	; (56c4 <_vfiprintf_r+0x224>)
    5524:	f000 fbf2 	bl	5d0c <memchr>
    5528:	2800      	cmp	r0, #0
    552a:	d007      	beq.n	553c <_vfiprintf_r+0x9c>
    552c:	4b65      	ldr	r3, [pc, #404]	; (56c4 <_vfiprintf_r+0x224>)
    552e:	682a      	ldr	r2, [r5, #0]
    5530:	1ac0      	subs	r0, r0, r3
    5532:	2340      	movs	r3, #64	; 0x40
    5534:	4083      	lsls	r3, r0
    5536:	4313      	orrs	r3, r2
    5538:	602b      	str	r3, [r5, #0]
    553a:	3401      	adds	r4, #1
    553c:	7821      	ldrb	r1, [r4, #0]
    553e:	1c63      	adds	r3, r4, #1
    5540:	2206      	movs	r2, #6
    5542:	4861      	ldr	r0, [pc, #388]	; (56c8 <_vfiprintf_r+0x228>)
    5544:	9302      	str	r3, [sp, #8]
    5546:	7629      	strb	r1, [r5, #24]
    5548:	f000 fbe0 	bl	5d0c <memchr>
    554c:	2800      	cmp	r0, #0
    554e:	d100      	bne.n	5552 <_vfiprintf_r+0xb2>
    5550:	e09d      	b.n	568e <_vfiprintf_r+0x1ee>
    5552:	4b5e      	ldr	r3, [pc, #376]	; (56cc <_vfiprintf_r+0x22c>)
    5554:	2b00      	cmp	r3, #0
    5556:	d000      	beq.n	555a <_vfiprintf_r+0xba>
    5558:	e090      	b.n	567c <_vfiprintf_r+0x1dc>
    555a:	2207      	movs	r2, #7
    555c:	9b05      	ldr	r3, [sp, #20]
    555e:	3307      	adds	r3, #7
    5560:	4393      	bics	r3, r2
    5562:	3308      	adds	r3, #8
    5564:	9305      	str	r3, [sp, #20]
    5566:	696b      	ldr	r3, [r5, #20]
    5568:	9a03      	ldr	r2, [sp, #12]
    556a:	189b      	adds	r3, r3, r2
    556c:	616b      	str	r3, [r5, #20]
    556e:	9c02      	ldr	r4, [sp, #8]
    5570:	7823      	ldrb	r3, [r4, #0]
    5572:	2b00      	cmp	r3, #0
    5574:	d104      	bne.n	5580 <_vfiprintf_r+0xe0>
    5576:	9b02      	ldr	r3, [sp, #8]
    5578:	1ae3      	subs	r3, r4, r3
    557a:	9304      	str	r3, [sp, #16]
    557c:	d012      	beq.n	55a4 <_vfiprintf_r+0x104>
    557e:	e003      	b.n	5588 <_vfiprintf_r+0xe8>
    5580:	2b25      	cmp	r3, #37	; 0x25
    5582:	d0f8      	beq.n	5576 <_vfiprintf_r+0xd6>
    5584:	3401      	adds	r4, #1
    5586:	e7f3      	b.n	5570 <_vfiprintf_r+0xd0>
    5588:	9b04      	ldr	r3, [sp, #16]
    558a:	9a02      	ldr	r2, [sp, #8]
    558c:	0039      	movs	r1, r7
    558e:	0030      	movs	r0, r6
    5590:	f7ff ff73 	bl	547a <__sfputs_r>
    5594:	1c43      	adds	r3, r0, #1
    5596:	d100      	bne.n	559a <_vfiprintf_r+0xfa>
    5598:	e086      	b.n	56a8 <_vfiprintf_r+0x208>
    559a:	696a      	ldr	r2, [r5, #20]
    559c:	9b04      	ldr	r3, [sp, #16]
    559e:	4694      	mov	ip, r2
    55a0:	4463      	add	r3, ip
    55a2:	616b      	str	r3, [r5, #20]
    55a4:	7823      	ldrb	r3, [r4, #0]
    55a6:	2b00      	cmp	r3, #0
    55a8:	d07e      	beq.n	56a8 <_vfiprintf_r+0x208>
    55aa:	2201      	movs	r2, #1
    55ac:	2300      	movs	r3, #0
    55ae:	4252      	negs	r2, r2
    55b0:	606a      	str	r2, [r5, #4]
    55b2:	a902      	add	r1, sp, #8
    55b4:	3254      	adds	r2, #84	; 0x54
    55b6:	1852      	adds	r2, r2, r1
    55b8:	3401      	adds	r4, #1
    55ba:	602b      	str	r3, [r5, #0]
    55bc:	60eb      	str	r3, [r5, #12]
    55be:	60ab      	str	r3, [r5, #8]
    55c0:	7013      	strb	r3, [r2, #0]
    55c2:	65ab      	str	r3, [r5, #88]	; 0x58
    55c4:	7821      	ldrb	r1, [r4, #0]
    55c6:	2205      	movs	r2, #5
    55c8:	4841      	ldr	r0, [pc, #260]	; (56d0 <_vfiprintf_r+0x230>)
    55ca:	f000 fb9f 	bl	5d0c <memchr>
    55ce:	2800      	cmp	r0, #0
    55d0:	d008      	beq.n	55e4 <_vfiprintf_r+0x144>
    55d2:	4b3f      	ldr	r3, [pc, #252]	; (56d0 <_vfiprintf_r+0x230>)
    55d4:	682a      	ldr	r2, [r5, #0]
    55d6:	1ac0      	subs	r0, r0, r3
    55d8:	2301      	movs	r3, #1
    55da:	4083      	lsls	r3, r0
    55dc:	4313      	orrs	r3, r2
    55de:	602b      	str	r3, [r5, #0]
    55e0:	3401      	adds	r4, #1
    55e2:	e7ef      	b.n	55c4 <_vfiprintf_r+0x124>
    55e4:	682b      	ldr	r3, [r5, #0]
    55e6:	06da      	lsls	r2, r3, #27
    55e8:	d504      	bpl.n	55f4 <_vfiprintf_r+0x154>
    55ea:	2253      	movs	r2, #83	; 0x53
    55ec:	2120      	movs	r1, #32
    55ee:	a802      	add	r0, sp, #8
    55f0:	1812      	adds	r2, r2, r0
    55f2:	7011      	strb	r1, [r2, #0]
    55f4:	071a      	lsls	r2, r3, #28
    55f6:	d504      	bpl.n	5602 <_vfiprintf_r+0x162>
    55f8:	2253      	movs	r2, #83	; 0x53
    55fa:	212b      	movs	r1, #43	; 0x2b
    55fc:	a802      	add	r0, sp, #8
    55fe:	1812      	adds	r2, r2, r0
    5600:	7011      	strb	r1, [r2, #0]
    5602:	7822      	ldrb	r2, [r4, #0]
    5604:	2a2a      	cmp	r2, #42	; 0x2a
    5606:	d100      	bne.n	560a <_vfiprintf_r+0x16a>
    5608:	e77c      	b.n	5504 <_vfiprintf_r+0x64>
    560a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    560c:	2000      	movs	r0, #0
    560e:	210a      	movs	r1, #10
    5610:	e005      	b.n	561e <_vfiprintf_r+0x17e>
    5612:	4252      	negs	r2, r2
    5614:	60ea      	str	r2, [r5, #12]
    5616:	2202      	movs	r2, #2
    5618:	4313      	orrs	r3, r2
    561a:	602b      	str	r3, [r5, #0]
    561c:	e77a      	b.n	5514 <_vfiprintf_r+0x74>
    561e:	7822      	ldrb	r2, [r4, #0]
    5620:	3a30      	subs	r2, #48	; 0x30
    5622:	2a09      	cmp	r2, #9
    5624:	d804      	bhi.n	5630 <_vfiprintf_r+0x190>
    5626:	434b      	muls	r3, r1
    5628:	3401      	adds	r4, #1
    562a:	189b      	adds	r3, r3, r2
    562c:	2001      	movs	r0, #1
    562e:	e7f6      	b.n	561e <_vfiprintf_r+0x17e>
    5630:	2800      	cmp	r0, #0
    5632:	d100      	bne.n	5636 <_vfiprintf_r+0x196>
    5634:	e76f      	b.n	5516 <_vfiprintf_r+0x76>
    5636:	9309      	str	r3, [sp, #36]	; 0x24
    5638:	e76d      	b.n	5516 <_vfiprintf_r+0x76>
    563a:	7863      	ldrb	r3, [r4, #1]
    563c:	2b2a      	cmp	r3, #42	; 0x2a
    563e:	d10a      	bne.n	5656 <_vfiprintf_r+0x1b6>
    5640:	9b05      	ldr	r3, [sp, #20]
    5642:	3402      	adds	r4, #2
    5644:	1d1a      	adds	r2, r3, #4
    5646:	681b      	ldr	r3, [r3, #0]
    5648:	9205      	str	r2, [sp, #20]
    564a:	2b00      	cmp	r3, #0
    564c:	da01      	bge.n	5652 <_vfiprintf_r+0x1b2>
    564e:	2301      	movs	r3, #1
    5650:	425b      	negs	r3, r3
    5652:	9307      	str	r3, [sp, #28]
    5654:	e763      	b.n	551e <_vfiprintf_r+0x7e>
    5656:	2300      	movs	r3, #0
    5658:	200a      	movs	r0, #10
    565a:	001a      	movs	r2, r3
    565c:	3401      	adds	r4, #1
    565e:	606b      	str	r3, [r5, #4]
    5660:	7821      	ldrb	r1, [r4, #0]
    5662:	3930      	subs	r1, #48	; 0x30
    5664:	2909      	cmp	r1, #9
    5666:	d804      	bhi.n	5672 <_vfiprintf_r+0x1d2>
    5668:	4342      	muls	r2, r0
    566a:	3401      	adds	r4, #1
    566c:	1852      	adds	r2, r2, r1
    566e:	2301      	movs	r3, #1
    5670:	e7f6      	b.n	5660 <_vfiprintf_r+0x1c0>
    5672:	2b00      	cmp	r3, #0
    5674:	d100      	bne.n	5678 <_vfiprintf_r+0x1d8>
    5676:	e752      	b.n	551e <_vfiprintf_r+0x7e>
    5678:	9207      	str	r2, [sp, #28]
    567a:	e750      	b.n	551e <_vfiprintf_r+0x7e>
    567c:	ab05      	add	r3, sp, #20
    567e:	9300      	str	r3, [sp, #0]
    5680:	003a      	movs	r2, r7
    5682:	4b14      	ldr	r3, [pc, #80]	; (56d4 <_vfiprintf_r+0x234>)
    5684:	0029      	movs	r1, r5
    5686:	0030      	movs	r0, r6
    5688:	e000      	b.n	568c <_vfiprintf_r+0x1ec>
    568a:	bf00      	nop
    568c:	e007      	b.n	569e <_vfiprintf_r+0x1fe>
    568e:	ab05      	add	r3, sp, #20
    5690:	9300      	str	r3, [sp, #0]
    5692:	003a      	movs	r2, r7
    5694:	4b0f      	ldr	r3, [pc, #60]	; (56d4 <_vfiprintf_r+0x234>)
    5696:	0029      	movs	r1, r5
    5698:	0030      	movs	r0, r6
    569a:	f000 f88b 	bl	57b4 <_printf_i>
    569e:	9003      	str	r0, [sp, #12]
    56a0:	9b03      	ldr	r3, [sp, #12]
    56a2:	3301      	adds	r3, #1
    56a4:	d000      	beq.n	56a8 <_vfiprintf_r+0x208>
    56a6:	e75e      	b.n	5566 <_vfiprintf_r+0xc6>
    56a8:	89bb      	ldrh	r3, [r7, #12]
    56aa:	065b      	lsls	r3, r3, #25
    56ac:	d500      	bpl.n	56b0 <_vfiprintf_r+0x210>
    56ae:	e726      	b.n	54fe <_vfiprintf_r+0x5e>
    56b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    56b2:	b01f      	add	sp, #124	; 0x7c
    56b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    56b6:	46c0      	nop			; (mov r8, r8)
    56b8:	00006020 	.word	0x00006020
    56bc:	00006040 	.word	0x00006040
    56c0:	00006060 	.word	0x00006060
    56c4:	00006086 	.word	0x00006086
    56c8:	0000608a 	.word	0x0000608a
    56cc:	00000000 	.word	0x00000000
    56d0:	00006080 	.word	0x00006080
    56d4:	0000547b 	.word	0x0000547b

000056d8 <_printf_common>:
    56d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    56da:	0017      	movs	r7, r2
    56dc:	9301      	str	r3, [sp, #4]
    56de:	688a      	ldr	r2, [r1, #8]
    56e0:	690b      	ldr	r3, [r1, #16]
    56e2:	9000      	str	r0, [sp, #0]
    56e4:	000c      	movs	r4, r1
    56e6:	4293      	cmp	r3, r2
    56e8:	da00      	bge.n	56ec <_printf_common+0x14>
    56ea:	0013      	movs	r3, r2
    56ec:	0022      	movs	r2, r4
    56ee:	603b      	str	r3, [r7, #0]
    56f0:	3243      	adds	r2, #67	; 0x43
    56f2:	7812      	ldrb	r2, [r2, #0]
    56f4:	2a00      	cmp	r2, #0
    56f6:	d001      	beq.n	56fc <_printf_common+0x24>
    56f8:	3301      	adds	r3, #1
    56fa:	603b      	str	r3, [r7, #0]
    56fc:	6823      	ldr	r3, [r4, #0]
    56fe:	069b      	lsls	r3, r3, #26
    5700:	d502      	bpl.n	5708 <_printf_common+0x30>
    5702:	683b      	ldr	r3, [r7, #0]
    5704:	3302      	adds	r3, #2
    5706:	603b      	str	r3, [r7, #0]
    5708:	2506      	movs	r5, #6
    570a:	6823      	ldr	r3, [r4, #0]
    570c:	401d      	ands	r5, r3
    570e:	d01e      	beq.n	574e <_printf_common+0x76>
    5710:	0023      	movs	r3, r4
    5712:	3343      	adds	r3, #67	; 0x43
    5714:	781b      	ldrb	r3, [r3, #0]
    5716:	1e5a      	subs	r2, r3, #1
    5718:	4193      	sbcs	r3, r2
    571a:	6822      	ldr	r2, [r4, #0]
    571c:	0692      	lsls	r2, r2, #26
    571e:	d51c      	bpl.n	575a <_printf_common+0x82>
    5720:	2030      	movs	r0, #48	; 0x30
    5722:	18e1      	adds	r1, r4, r3
    5724:	3143      	adds	r1, #67	; 0x43
    5726:	7008      	strb	r0, [r1, #0]
    5728:	0021      	movs	r1, r4
    572a:	1c5a      	adds	r2, r3, #1
    572c:	3145      	adds	r1, #69	; 0x45
    572e:	7809      	ldrb	r1, [r1, #0]
    5730:	18a2      	adds	r2, r4, r2
    5732:	3243      	adds	r2, #67	; 0x43
    5734:	3302      	adds	r3, #2
    5736:	7011      	strb	r1, [r2, #0]
    5738:	e00f      	b.n	575a <_printf_common+0x82>
    573a:	0022      	movs	r2, r4
    573c:	2301      	movs	r3, #1
    573e:	3219      	adds	r2, #25
    5740:	9901      	ldr	r1, [sp, #4]
    5742:	9800      	ldr	r0, [sp, #0]
    5744:	9e08      	ldr	r6, [sp, #32]
    5746:	47b0      	blx	r6
    5748:	1c43      	adds	r3, r0, #1
    574a:	d00e      	beq.n	576a <_printf_common+0x92>
    574c:	3501      	adds	r5, #1
    574e:	68e3      	ldr	r3, [r4, #12]
    5750:	683a      	ldr	r2, [r7, #0]
    5752:	1a9b      	subs	r3, r3, r2
    5754:	429d      	cmp	r5, r3
    5756:	dbf0      	blt.n	573a <_printf_common+0x62>
    5758:	e7da      	b.n	5710 <_printf_common+0x38>
    575a:	0022      	movs	r2, r4
    575c:	9901      	ldr	r1, [sp, #4]
    575e:	3243      	adds	r2, #67	; 0x43
    5760:	9800      	ldr	r0, [sp, #0]
    5762:	9d08      	ldr	r5, [sp, #32]
    5764:	47a8      	blx	r5
    5766:	1c43      	adds	r3, r0, #1
    5768:	d102      	bne.n	5770 <_printf_common+0x98>
    576a:	2001      	movs	r0, #1
    576c:	4240      	negs	r0, r0
    576e:	e020      	b.n	57b2 <_printf_common+0xda>
    5770:	2306      	movs	r3, #6
    5772:	6820      	ldr	r0, [r4, #0]
    5774:	68e1      	ldr	r1, [r4, #12]
    5776:	683a      	ldr	r2, [r7, #0]
    5778:	4003      	ands	r3, r0
    577a:	2500      	movs	r5, #0
    577c:	2b04      	cmp	r3, #4
    577e:	d103      	bne.n	5788 <_printf_common+0xb0>
    5780:	1a8d      	subs	r5, r1, r2
    5782:	43eb      	mvns	r3, r5
    5784:	17db      	asrs	r3, r3, #31
    5786:	401d      	ands	r5, r3
    5788:	68a3      	ldr	r3, [r4, #8]
    578a:	6922      	ldr	r2, [r4, #16]
    578c:	4293      	cmp	r3, r2
    578e:	dd01      	ble.n	5794 <_printf_common+0xbc>
    5790:	1a9b      	subs	r3, r3, r2
    5792:	18ed      	adds	r5, r5, r3
    5794:	2700      	movs	r7, #0
    5796:	42bd      	cmp	r5, r7
    5798:	d00a      	beq.n	57b0 <_printf_common+0xd8>
    579a:	0022      	movs	r2, r4
    579c:	2301      	movs	r3, #1
    579e:	321a      	adds	r2, #26
    57a0:	9901      	ldr	r1, [sp, #4]
    57a2:	9800      	ldr	r0, [sp, #0]
    57a4:	9e08      	ldr	r6, [sp, #32]
    57a6:	47b0      	blx	r6
    57a8:	1c43      	adds	r3, r0, #1
    57aa:	d0de      	beq.n	576a <_printf_common+0x92>
    57ac:	3701      	adds	r7, #1
    57ae:	e7f2      	b.n	5796 <_printf_common+0xbe>
    57b0:	2000      	movs	r0, #0
    57b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000057b4 <_printf_i>:
    57b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    57b6:	b08b      	sub	sp, #44	; 0x2c
    57b8:	9206      	str	r2, [sp, #24]
    57ba:	000a      	movs	r2, r1
    57bc:	3243      	adds	r2, #67	; 0x43
    57be:	9307      	str	r3, [sp, #28]
    57c0:	9005      	str	r0, [sp, #20]
    57c2:	9204      	str	r2, [sp, #16]
    57c4:	7e0a      	ldrb	r2, [r1, #24]
    57c6:	000c      	movs	r4, r1
    57c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
    57ca:	2a6e      	cmp	r2, #110	; 0x6e
    57cc:	d100      	bne.n	57d0 <_printf_i+0x1c>
    57ce:	e0ab      	b.n	5928 <_printf_i+0x174>
    57d0:	d811      	bhi.n	57f6 <_printf_i+0x42>
    57d2:	2a63      	cmp	r2, #99	; 0x63
    57d4:	d022      	beq.n	581c <_printf_i+0x68>
    57d6:	d809      	bhi.n	57ec <_printf_i+0x38>
    57d8:	2a00      	cmp	r2, #0
    57da:	d100      	bne.n	57de <_printf_i+0x2a>
    57dc:	e0b5      	b.n	594a <_printf_i+0x196>
    57de:	2a58      	cmp	r2, #88	; 0x58
    57e0:	d000      	beq.n	57e4 <_printf_i+0x30>
    57e2:	e0c5      	b.n	5970 <_printf_i+0x1bc>
    57e4:	3145      	adds	r1, #69	; 0x45
    57e6:	700a      	strb	r2, [r1, #0]
    57e8:	4a81      	ldr	r2, [pc, #516]	; (59f0 <_printf_i+0x23c>)
    57ea:	e04f      	b.n	588c <_printf_i+0xd8>
    57ec:	2a64      	cmp	r2, #100	; 0x64
    57ee:	d01d      	beq.n	582c <_printf_i+0x78>
    57f0:	2a69      	cmp	r2, #105	; 0x69
    57f2:	d01b      	beq.n	582c <_printf_i+0x78>
    57f4:	e0bc      	b.n	5970 <_printf_i+0x1bc>
    57f6:	2a73      	cmp	r2, #115	; 0x73
    57f8:	d100      	bne.n	57fc <_printf_i+0x48>
    57fa:	e0aa      	b.n	5952 <_printf_i+0x19e>
    57fc:	d809      	bhi.n	5812 <_printf_i+0x5e>
    57fe:	2a6f      	cmp	r2, #111	; 0x6f
    5800:	d029      	beq.n	5856 <_printf_i+0xa2>
    5802:	2a70      	cmp	r2, #112	; 0x70
    5804:	d000      	beq.n	5808 <_printf_i+0x54>
    5806:	e0b3      	b.n	5970 <_printf_i+0x1bc>
    5808:	2220      	movs	r2, #32
    580a:	6809      	ldr	r1, [r1, #0]
    580c:	430a      	orrs	r2, r1
    580e:	6022      	str	r2, [r4, #0]
    5810:	e037      	b.n	5882 <_printf_i+0xce>
    5812:	2a75      	cmp	r2, #117	; 0x75
    5814:	d01f      	beq.n	5856 <_printf_i+0xa2>
    5816:	2a78      	cmp	r2, #120	; 0x78
    5818:	d033      	beq.n	5882 <_printf_i+0xce>
    581a:	e0a9      	b.n	5970 <_printf_i+0x1bc>
    581c:	000e      	movs	r6, r1
    581e:	681a      	ldr	r2, [r3, #0]
    5820:	3642      	adds	r6, #66	; 0x42
    5822:	1d11      	adds	r1, r2, #4
    5824:	6019      	str	r1, [r3, #0]
    5826:	6813      	ldr	r3, [r2, #0]
    5828:	7033      	strb	r3, [r6, #0]
    582a:	e0a4      	b.n	5976 <_printf_i+0x1c2>
    582c:	6821      	ldr	r1, [r4, #0]
    582e:	681a      	ldr	r2, [r3, #0]
    5830:	0608      	lsls	r0, r1, #24
    5832:	d406      	bmi.n	5842 <_printf_i+0x8e>
    5834:	0649      	lsls	r1, r1, #25
    5836:	d504      	bpl.n	5842 <_printf_i+0x8e>
    5838:	1d11      	adds	r1, r2, #4
    583a:	6019      	str	r1, [r3, #0]
    583c:	2300      	movs	r3, #0
    583e:	5ed5      	ldrsh	r5, [r2, r3]
    5840:	e002      	b.n	5848 <_printf_i+0x94>
    5842:	1d11      	adds	r1, r2, #4
    5844:	6019      	str	r1, [r3, #0]
    5846:	6815      	ldr	r5, [r2, #0]
    5848:	2d00      	cmp	r5, #0
    584a:	da3b      	bge.n	58c4 <_printf_i+0x110>
    584c:	232d      	movs	r3, #45	; 0x2d
    584e:	9a04      	ldr	r2, [sp, #16]
    5850:	426d      	negs	r5, r5
    5852:	7013      	strb	r3, [r2, #0]
    5854:	e036      	b.n	58c4 <_printf_i+0x110>
    5856:	6821      	ldr	r1, [r4, #0]
    5858:	681a      	ldr	r2, [r3, #0]
    585a:	0608      	lsls	r0, r1, #24
    585c:	d406      	bmi.n	586c <_printf_i+0xb8>
    585e:	0649      	lsls	r1, r1, #25
    5860:	d504      	bpl.n	586c <_printf_i+0xb8>
    5862:	6815      	ldr	r5, [r2, #0]
    5864:	1d11      	adds	r1, r2, #4
    5866:	6019      	str	r1, [r3, #0]
    5868:	b2ad      	uxth	r5, r5
    586a:	e002      	b.n	5872 <_printf_i+0xbe>
    586c:	1d11      	adds	r1, r2, #4
    586e:	6019      	str	r1, [r3, #0]
    5870:	6815      	ldr	r5, [r2, #0]
    5872:	4b5f      	ldr	r3, [pc, #380]	; (59f0 <_printf_i+0x23c>)
    5874:	7e22      	ldrb	r2, [r4, #24]
    5876:	9303      	str	r3, [sp, #12]
    5878:	2708      	movs	r7, #8
    587a:	2a6f      	cmp	r2, #111	; 0x6f
    587c:	d01d      	beq.n	58ba <_printf_i+0x106>
    587e:	270a      	movs	r7, #10
    5880:	e01b      	b.n	58ba <_printf_i+0x106>
    5882:	0022      	movs	r2, r4
    5884:	2178      	movs	r1, #120	; 0x78
    5886:	3245      	adds	r2, #69	; 0x45
    5888:	7011      	strb	r1, [r2, #0]
    588a:	4a5a      	ldr	r2, [pc, #360]	; (59f4 <_printf_i+0x240>)
    588c:	6819      	ldr	r1, [r3, #0]
    588e:	9203      	str	r2, [sp, #12]
    5890:	1d08      	adds	r0, r1, #4
    5892:	6822      	ldr	r2, [r4, #0]
    5894:	6018      	str	r0, [r3, #0]
    5896:	680d      	ldr	r5, [r1, #0]
    5898:	0610      	lsls	r0, r2, #24
    589a:	d402      	bmi.n	58a2 <_printf_i+0xee>
    589c:	0650      	lsls	r0, r2, #25
    589e:	d500      	bpl.n	58a2 <_printf_i+0xee>
    58a0:	b2ad      	uxth	r5, r5
    58a2:	07d3      	lsls	r3, r2, #31
    58a4:	d502      	bpl.n	58ac <_printf_i+0xf8>
    58a6:	2320      	movs	r3, #32
    58a8:	431a      	orrs	r2, r3
    58aa:	6022      	str	r2, [r4, #0]
    58ac:	2710      	movs	r7, #16
    58ae:	2d00      	cmp	r5, #0
    58b0:	d103      	bne.n	58ba <_printf_i+0x106>
    58b2:	2320      	movs	r3, #32
    58b4:	6822      	ldr	r2, [r4, #0]
    58b6:	439a      	bics	r2, r3
    58b8:	6022      	str	r2, [r4, #0]
    58ba:	0023      	movs	r3, r4
    58bc:	2200      	movs	r2, #0
    58be:	3343      	adds	r3, #67	; 0x43
    58c0:	701a      	strb	r2, [r3, #0]
    58c2:	e002      	b.n	58ca <_printf_i+0x116>
    58c4:	270a      	movs	r7, #10
    58c6:	4b4a      	ldr	r3, [pc, #296]	; (59f0 <_printf_i+0x23c>)
    58c8:	9303      	str	r3, [sp, #12]
    58ca:	6863      	ldr	r3, [r4, #4]
    58cc:	60a3      	str	r3, [r4, #8]
    58ce:	2b00      	cmp	r3, #0
    58d0:	db09      	blt.n	58e6 <_printf_i+0x132>
    58d2:	2204      	movs	r2, #4
    58d4:	6821      	ldr	r1, [r4, #0]
    58d6:	4391      	bics	r1, r2
    58d8:	6021      	str	r1, [r4, #0]
    58da:	2d00      	cmp	r5, #0
    58dc:	d105      	bne.n	58ea <_printf_i+0x136>
    58de:	9e04      	ldr	r6, [sp, #16]
    58e0:	2b00      	cmp	r3, #0
    58e2:	d011      	beq.n	5908 <_printf_i+0x154>
    58e4:	e07b      	b.n	59de <_printf_i+0x22a>
    58e6:	2d00      	cmp	r5, #0
    58e8:	d079      	beq.n	59de <_printf_i+0x22a>
    58ea:	9e04      	ldr	r6, [sp, #16]
    58ec:	0028      	movs	r0, r5
    58ee:	0039      	movs	r1, r7
    58f0:	f7fd fc58 	bl	31a4 <__aeabi_uidivmod>
    58f4:	9b03      	ldr	r3, [sp, #12]
    58f6:	3e01      	subs	r6, #1
    58f8:	5c5b      	ldrb	r3, [r3, r1]
    58fa:	0028      	movs	r0, r5
    58fc:	7033      	strb	r3, [r6, #0]
    58fe:	0039      	movs	r1, r7
    5900:	f7fd fbca 	bl	3098 <__aeabi_uidiv>
    5904:	1e05      	subs	r5, r0, #0
    5906:	d1f1      	bne.n	58ec <_printf_i+0x138>
    5908:	2f08      	cmp	r7, #8
    590a:	d109      	bne.n	5920 <_printf_i+0x16c>
    590c:	6823      	ldr	r3, [r4, #0]
    590e:	07db      	lsls	r3, r3, #31
    5910:	d506      	bpl.n	5920 <_printf_i+0x16c>
    5912:	6863      	ldr	r3, [r4, #4]
    5914:	6922      	ldr	r2, [r4, #16]
    5916:	4293      	cmp	r3, r2
    5918:	dc02      	bgt.n	5920 <_printf_i+0x16c>
    591a:	2330      	movs	r3, #48	; 0x30
    591c:	3e01      	subs	r6, #1
    591e:	7033      	strb	r3, [r6, #0]
    5920:	9b04      	ldr	r3, [sp, #16]
    5922:	1b9b      	subs	r3, r3, r6
    5924:	6123      	str	r3, [r4, #16]
    5926:	e02b      	b.n	5980 <_printf_i+0x1cc>
    5928:	6809      	ldr	r1, [r1, #0]
    592a:	681a      	ldr	r2, [r3, #0]
    592c:	0608      	lsls	r0, r1, #24
    592e:	d407      	bmi.n	5940 <_printf_i+0x18c>
    5930:	0649      	lsls	r1, r1, #25
    5932:	d505      	bpl.n	5940 <_printf_i+0x18c>
    5934:	1d11      	adds	r1, r2, #4
    5936:	6019      	str	r1, [r3, #0]
    5938:	6813      	ldr	r3, [r2, #0]
    593a:	8aa2      	ldrh	r2, [r4, #20]
    593c:	801a      	strh	r2, [r3, #0]
    593e:	e004      	b.n	594a <_printf_i+0x196>
    5940:	1d11      	adds	r1, r2, #4
    5942:	6019      	str	r1, [r3, #0]
    5944:	6813      	ldr	r3, [r2, #0]
    5946:	6962      	ldr	r2, [r4, #20]
    5948:	601a      	str	r2, [r3, #0]
    594a:	2300      	movs	r3, #0
    594c:	9e04      	ldr	r6, [sp, #16]
    594e:	6123      	str	r3, [r4, #16]
    5950:	e016      	b.n	5980 <_printf_i+0x1cc>
    5952:	681a      	ldr	r2, [r3, #0]
    5954:	1d11      	adds	r1, r2, #4
    5956:	6019      	str	r1, [r3, #0]
    5958:	6816      	ldr	r6, [r2, #0]
    595a:	2100      	movs	r1, #0
    595c:	6862      	ldr	r2, [r4, #4]
    595e:	0030      	movs	r0, r6
    5960:	f000 f9d4 	bl	5d0c <memchr>
    5964:	2800      	cmp	r0, #0
    5966:	d001      	beq.n	596c <_printf_i+0x1b8>
    5968:	1b80      	subs	r0, r0, r6
    596a:	6060      	str	r0, [r4, #4]
    596c:	6863      	ldr	r3, [r4, #4]
    596e:	e003      	b.n	5978 <_printf_i+0x1c4>
    5970:	0026      	movs	r6, r4
    5972:	3642      	adds	r6, #66	; 0x42
    5974:	7032      	strb	r2, [r6, #0]
    5976:	2301      	movs	r3, #1
    5978:	6123      	str	r3, [r4, #16]
    597a:	2300      	movs	r3, #0
    597c:	9a04      	ldr	r2, [sp, #16]
    597e:	7013      	strb	r3, [r2, #0]
    5980:	9b07      	ldr	r3, [sp, #28]
    5982:	aa09      	add	r2, sp, #36	; 0x24
    5984:	9300      	str	r3, [sp, #0]
    5986:	0021      	movs	r1, r4
    5988:	9b06      	ldr	r3, [sp, #24]
    598a:	9805      	ldr	r0, [sp, #20]
    598c:	f7ff fea4 	bl	56d8 <_printf_common>
    5990:	1c43      	adds	r3, r0, #1
    5992:	d102      	bne.n	599a <_printf_i+0x1e6>
    5994:	2001      	movs	r0, #1
    5996:	4240      	negs	r0, r0
    5998:	e027      	b.n	59ea <_printf_i+0x236>
    599a:	6923      	ldr	r3, [r4, #16]
    599c:	0032      	movs	r2, r6
    599e:	9906      	ldr	r1, [sp, #24]
    59a0:	9805      	ldr	r0, [sp, #20]
    59a2:	9d07      	ldr	r5, [sp, #28]
    59a4:	47a8      	blx	r5
    59a6:	1c43      	adds	r3, r0, #1
    59a8:	d0f4      	beq.n	5994 <_printf_i+0x1e0>
    59aa:	6823      	ldr	r3, [r4, #0]
    59ac:	2500      	movs	r5, #0
    59ae:	079b      	lsls	r3, r3, #30
    59b0:	d40f      	bmi.n	59d2 <_printf_i+0x21e>
    59b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    59b4:	68e0      	ldr	r0, [r4, #12]
    59b6:	4298      	cmp	r0, r3
    59b8:	da17      	bge.n	59ea <_printf_i+0x236>
    59ba:	0018      	movs	r0, r3
    59bc:	e015      	b.n	59ea <_printf_i+0x236>
    59be:	0022      	movs	r2, r4
    59c0:	2301      	movs	r3, #1
    59c2:	3219      	adds	r2, #25
    59c4:	9906      	ldr	r1, [sp, #24]
    59c6:	9805      	ldr	r0, [sp, #20]
    59c8:	9e07      	ldr	r6, [sp, #28]
    59ca:	47b0      	blx	r6
    59cc:	1c43      	adds	r3, r0, #1
    59ce:	d0e1      	beq.n	5994 <_printf_i+0x1e0>
    59d0:	3501      	adds	r5, #1
    59d2:	68e3      	ldr	r3, [r4, #12]
    59d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    59d6:	1a9b      	subs	r3, r3, r2
    59d8:	429d      	cmp	r5, r3
    59da:	dbf0      	blt.n	59be <_printf_i+0x20a>
    59dc:	e7e9      	b.n	59b2 <_printf_i+0x1fe>
    59de:	0026      	movs	r6, r4
    59e0:	9b03      	ldr	r3, [sp, #12]
    59e2:	3642      	adds	r6, #66	; 0x42
    59e4:	781b      	ldrb	r3, [r3, #0]
    59e6:	7033      	strb	r3, [r6, #0]
    59e8:	e78e      	b.n	5908 <_printf_i+0x154>
    59ea:	b00b      	add	sp, #44	; 0x2c
    59ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    59ee:	46c0      	nop			; (mov r8, r8)
    59f0:	00006091 	.word	0x00006091
    59f4:	000060a2 	.word	0x000060a2

000059f8 <_sbrk_r>:
    59f8:	2300      	movs	r3, #0
    59fa:	b570      	push	{r4, r5, r6, lr}
    59fc:	4c06      	ldr	r4, [pc, #24]	; (5a18 <_sbrk_r+0x20>)
    59fe:	0005      	movs	r5, r0
    5a00:	0008      	movs	r0, r1
    5a02:	6023      	str	r3, [r4, #0]
    5a04:	f7fd f9d8 	bl	2db8 <_sbrk>
    5a08:	1c43      	adds	r3, r0, #1
    5a0a:	d103      	bne.n	5a14 <_sbrk_r+0x1c>
    5a0c:	6823      	ldr	r3, [r4, #0]
    5a0e:	2b00      	cmp	r3, #0
    5a10:	d000      	beq.n	5a14 <_sbrk_r+0x1c>
    5a12:	602b      	str	r3, [r5, #0]
    5a14:	bd70      	pop	{r4, r5, r6, pc}
    5a16:	46c0      	nop			; (mov r8, r8)
    5a18:	2000023c 	.word	0x2000023c

00005a1c <__sread>:
    5a1c:	b570      	push	{r4, r5, r6, lr}
    5a1e:	000c      	movs	r4, r1
    5a20:	250e      	movs	r5, #14
    5a22:	5f49      	ldrsh	r1, [r1, r5]
    5a24:	f000 f97e 	bl	5d24 <_read_r>
    5a28:	2800      	cmp	r0, #0
    5a2a:	db03      	blt.n	5a34 <__sread+0x18>
    5a2c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    5a2e:	181b      	adds	r3, r3, r0
    5a30:	6563      	str	r3, [r4, #84]	; 0x54
    5a32:	e003      	b.n	5a3c <__sread+0x20>
    5a34:	89a2      	ldrh	r2, [r4, #12]
    5a36:	4b02      	ldr	r3, [pc, #8]	; (5a40 <__sread+0x24>)
    5a38:	4013      	ands	r3, r2
    5a3a:	81a3      	strh	r3, [r4, #12]
    5a3c:	bd70      	pop	{r4, r5, r6, pc}
    5a3e:	46c0      	nop			; (mov r8, r8)
    5a40:	ffffefff 	.word	0xffffefff

00005a44 <__swrite>:
    5a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5a46:	001f      	movs	r7, r3
    5a48:	898b      	ldrh	r3, [r1, #12]
    5a4a:	0005      	movs	r5, r0
    5a4c:	000c      	movs	r4, r1
    5a4e:	0016      	movs	r6, r2
    5a50:	05db      	lsls	r3, r3, #23
    5a52:	d505      	bpl.n	5a60 <__swrite+0x1c>
    5a54:	230e      	movs	r3, #14
    5a56:	5ec9      	ldrsh	r1, [r1, r3]
    5a58:	2200      	movs	r2, #0
    5a5a:	2302      	movs	r3, #2
    5a5c:	f000 f942 	bl	5ce4 <_lseek_r>
    5a60:	89a2      	ldrh	r2, [r4, #12]
    5a62:	4b05      	ldr	r3, [pc, #20]	; (5a78 <__swrite+0x34>)
    5a64:	0028      	movs	r0, r5
    5a66:	4013      	ands	r3, r2
    5a68:	81a3      	strh	r3, [r4, #12]
    5a6a:	0032      	movs	r2, r6
    5a6c:	230e      	movs	r3, #14
    5a6e:	5ee1      	ldrsh	r1, [r4, r3]
    5a70:	003b      	movs	r3, r7
    5a72:	f000 f877 	bl	5b64 <_write_r>
    5a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5a78:	ffffefff 	.word	0xffffefff

00005a7c <__sseek>:
    5a7c:	b570      	push	{r4, r5, r6, lr}
    5a7e:	000c      	movs	r4, r1
    5a80:	250e      	movs	r5, #14
    5a82:	5f49      	ldrsh	r1, [r1, r5]
    5a84:	f000 f92e 	bl	5ce4 <_lseek_r>
    5a88:	89a3      	ldrh	r3, [r4, #12]
    5a8a:	1c42      	adds	r2, r0, #1
    5a8c:	d103      	bne.n	5a96 <__sseek+0x1a>
    5a8e:	4a05      	ldr	r2, [pc, #20]	; (5aa4 <__sseek+0x28>)
    5a90:	4013      	ands	r3, r2
    5a92:	81a3      	strh	r3, [r4, #12]
    5a94:	e004      	b.n	5aa0 <__sseek+0x24>
    5a96:	2280      	movs	r2, #128	; 0x80
    5a98:	0152      	lsls	r2, r2, #5
    5a9a:	4313      	orrs	r3, r2
    5a9c:	81a3      	strh	r3, [r4, #12]
    5a9e:	6560      	str	r0, [r4, #84]	; 0x54
    5aa0:	bd70      	pop	{r4, r5, r6, pc}
    5aa2:	46c0      	nop			; (mov r8, r8)
    5aa4:	ffffefff 	.word	0xffffefff

00005aa8 <__sclose>:
    5aa8:	b510      	push	{r4, lr}
    5aaa:	230e      	movs	r3, #14
    5aac:	5ec9      	ldrsh	r1, [r1, r3]
    5aae:	f000 f8e3 	bl	5c78 <_close_r>
    5ab2:	bd10      	pop	{r4, pc}

00005ab4 <__swbuf_r>:
    5ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5ab6:	0005      	movs	r5, r0
    5ab8:	000f      	movs	r7, r1
    5aba:	0014      	movs	r4, r2
    5abc:	2800      	cmp	r0, #0
    5abe:	d004      	beq.n	5aca <__swbuf_r+0x16>
    5ac0:	6983      	ldr	r3, [r0, #24]
    5ac2:	2b00      	cmp	r3, #0
    5ac4:	d101      	bne.n	5aca <__swbuf_r+0x16>
    5ac6:	f7ff fb25 	bl	5114 <__sinit>
    5aca:	4b23      	ldr	r3, [pc, #140]	; (5b58 <__swbuf_r+0xa4>)
    5acc:	429c      	cmp	r4, r3
    5ace:	d101      	bne.n	5ad4 <__swbuf_r+0x20>
    5ad0:	686c      	ldr	r4, [r5, #4]
    5ad2:	e008      	b.n	5ae6 <__swbuf_r+0x32>
    5ad4:	4b21      	ldr	r3, [pc, #132]	; (5b5c <__swbuf_r+0xa8>)
    5ad6:	429c      	cmp	r4, r3
    5ad8:	d101      	bne.n	5ade <__swbuf_r+0x2a>
    5ada:	68ac      	ldr	r4, [r5, #8]
    5adc:	e003      	b.n	5ae6 <__swbuf_r+0x32>
    5ade:	4b20      	ldr	r3, [pc, #128]	; (5b60 <__swbuf_r+0xac>)
    5ae0:	429c      	cmp	r4, r3
    5ae2:	d100      	bne.n	5ae6 <__swbuf_r+0x32>
    5ae4:	68ec      	ldr	r4, [r5, #12]
    5ae6:	69a3      	ldr	r3, [r4, #24]
    5ae8:	60a3      	str	r3, [r4, #8]
    5aea:	89a3      	ldrh	r3, [r4, #12]
    5aec:	071b      	lsls	r3, r3, #28
    5aee:	d50a      	bpl.n	5b06 <__swbuf_r+0x52>
    5af0:	6923      	ldr	r3, [r4, #16]
    5af2:	2b00      	cmp	r3, #0
    5af4:	d007      	beq.n	5b06 <__swbuf_r+0x52>
    5af6:	6823      	ldr	r3, [r4, #0]
    5af8:	6922      	ldr	r2, [r4, #16]
    5afa:	b2fe      	uxtb	r6, r7
    5afc:	1a98      	subs	r0, r3, r2
    5afe:	6963      	ldr	r3, [r4, #20]
    5b00:	4298      	cmp	r0, r3
    5b02:	db0f      	blt.n	5b24 <__swbuf_r+0x70>
    5b04:	e008      	b.n	5b18 <__swbuf_r+0x64>
    5b06:	0021      	movs	r1, r4
    5b08:	0028      	movs	r0, r5
    5b0a:	f000 f83f 	bl	5b8c <__swsetup_r>
    5b0e:	2800      	cmp	r0, #0
    5b10:	d0f1      	beq.n	5af6 <__swbuf_r+0x42>
    5b12:	2001      	movs	r0, #1
    5b14:	4240      	negs	r0, r0
    5b16:	e01d      	b.n	5b54 <__swbuf_r+0xa0>
    5b18:	0021      	movs	r1, r4
    5b1a:	0028      	movs	r0, r5
    5b1c:	f7ff fa8c 	bl	5038 <_fflush_r>
    5b20:	2800      	cmp	r0, #0
    5b22:	d1f6      	bne.n	5b12 <__swbuf_r+0x5e>
    5b24:	68a3      	ldr	r3, [r4, #8]
    5b26:	3001      	adds	r0, #1
    5b28:	3b01      	subs	r3, #1
    5b2a:	60a3      	str	r3, [r4, #8]
    5b2c:	6823      	ldr	r3, [r4, #0]
    5b2e:	1c5a      	adds	r2, r3, #1
    5b30:	6022      	str	r2, [r4, #0]
    5b32:	701f      	strb	r7, [r3, #0]
    5b34:	6963      	ldr	r3, [r4, #20]
    5b36:	4298      	cmp	r0, r3
    5b38:	d005      	beq.n	5b46 <__swbuf_r+0x92>
    5b3a:	89a3      	ldrh	r3, [r4, #12]
    5b3c:	0030      	movs	r0, r6
    5b3e:	07db      	lsls	r3, r3, #31
    5b40:	d508      	bpl.n	5b54 <__swbuf_r+0xa0>
    5b42:	2e0a      	cmp	r6, #10
    5b44:	d106      	bne.n	5b54 <__swbuf_r+0xa0>
    5b46:	0021      	movs	r1, r4
    5b48:	0028      	movs	r0, r5
    5b4a:	f7ff fa75 	bl	5038 <_fflush_r>
    5b4e:	2800      	cmp	r0, #0
    5b50:	d1df      	bne.n	5b12 <__swbuf_r+0x5e>
    5b52:	0030      	movs	r0, r6
    5b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5b56:	46c0      	nop			; (mov r8, r8)
    5b58:	00006020 	.word	0x00006020
    5b5c:	00006040 	.word	0x00006040
    5b60:	00006060 	.word	0x00006060

00005b64 <_write_r>:
    5b64:	b570      	push	{r4, r5, r6, lr}
    5b66:	0005      	movs	r5, r0
    5b68:	0008      	movs	r0, r1
    5b6a:	0011      	movs	r1, r2
    5b6c:	2200      	movs	r2, #0
    5b6e:	4c06      	ldr	r4, [pc, #24]	; (5b88 <_write_r+0x24>)
    5b70:	6022      	str	r2, [r4, #0]
    5b72:	001a      	movs	r2, r3
    5b74:	f7fa fdfa 	bl	76c <_write>
    5b78:	1c43      	adds	r3, r0, #1
    5b7a:	d103      	bne.n	5b84 <_write_r+0x20>
    5b7c:	6823      	ldr	r3, [r4, #0]
    5b7e:	2b00      	cmp	r3, #0
    5b80:	d000      	beq.n	5b84 <_write_r+0x20>
    5b82:	602b      	str	r3, [r5, #0]
    5b84:	bd70      	pop	{r4, r5, r6, pc}
    5b86:	46c0      	nop			; (mov r8, r8)
    5b88:	2000023c 	.word	0x2000023c

00005b8c <__swsetup_r>:
    5b8c:	4b36      	ldr	r3, [pc, #216]	; (5c68 <__swsetup_r+0xdc>)
    5b8e:	b570      	push	{r4, r5, r6, lr}
    5b90:	681d      	ldr	r5, [r3, #0]
    5b92:	0006      	movs	r6, r0
    5b94:	000c      	movs	r4, r1
    5b96:	2d00      	cmp	r5, #0
    5b98:	d005      	beq.n	5ba6 <__swsetup_r+0x1a>
    5b9a:	69ab      	ldr	r3, [r5, #24]
    5b9c:	2b00      	cmp	r3, #0
    5b9e:	d102      	bne.n	5ba6 <__swsetup_r+0x1a>
    5ba0:	0028      	movs	r0, r5
    5ba2:	f7ff fab7 	bl	5114 <__sinit>
    5ba6:	4b31      	ldr	r3, [pc, #196]	; (5c6c <__swsetup_r+0xe0>)
    5ba8:	429c      	cmp	r4, r3
    5baa:	d101      	bne.n	5bb0 <__swsetup_r+0x24>
    5bac:	686c      	ldr	r4, [r5, #4]
    5bae:	e008      	b.n	5bc2 <__swsetup_r+0x36>
    5bb0:	4b2f      	ldr	r3, [pc, #188]	; (5c70 <__swsetup_r+0xe4>)
    5bb2:	429c      	cmp	r4, r3
    5bb4:	d101      	bne.n	5bba <__swsetup_r+0x2e>
    5bb6:	68ac      	ldr	r4, [r5, #8]
    5bb8:	e003      	b.n	5bc2 <__swsetup_r+0x36>
    5bba:	4b2e      	ldr	r3, [pc, #184]	; (5c74 <__swsetup_r+0xe8>)
    5bbc:	429c      	cmp	r4, r3
    5bbe:	d100      	bne.n	5bc2 <__swsetup_r+0x36>
    5bc0:	68ec      	ldr	r4, [r5, #12]
    5bc2:	220c      	movs	r2, #12
    5bc4:	5ea3      	ldrsh	r3, [r4, r2]
    5bc6:	b29a      	uxth	r2, r3
    5bc8:	0711      	lsls	r1, r2, #28
    5bca:	d423      	bmi.n	5c14 <__swsetup_r+0x88>
    5bcc:	06d1      	lsls	r1, r2, #27
    5bce:	d407      	bmi.n	5be0 <__swsetup_r+0x54>
    5bd0:	2209      	movs	r2, #9
    5bd2:	2001      	movs	r0, #1
    5bd4:	6032      	str	r2, [r6, #0]
    5bd6:	3237      	adds	r2, #55	; 0x37
    5bd8:	4313      	orrs	r3, r2
    5bda:	81a3      	strh	r3, [r4, #12]
    5bdc:	4240      	negs	r0, r0
    5bde:	e042      	b.n	5c66 <__swsetup_r+0xda>
    5be0:	0753      	lsls	r3, r2, #29
    5be2:	d513      	bpl.n	5c0c <__swsetup_r+0x80>
    5be4:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5be6:	2900      	cmp	r1, #0
    5be8:	d008      	beq.n	5bfc <__swsetup_r+0x70>
    5bea:	0023      	movs	r3, r4
    5bec:	3344      	adds	r3, #68	; 0x44
    5bee:	4299      	cmp	r1, r3
    5bf0:	d002      	beq.n	5bf8 <__swsetup_r+0x6c>
    5bf2:	0030      	movs	r0, r6
    5bf4:	f7ff fb90 	bl	5318 <_free_r>
    5bf8:	2300      	movs	r3, #0
    5bfa:	6363      	str	r3, [r4, #52]	; 0x34
    5bfc:	2224      	movs	r2, #36	; 0x24
    5bfe:	89a3      	ldrh	r3, [r4, #12]
    5c00:	4393      	bics	r3, r2
    5c02:	81a3      	strh	r3, [r4, #12]
    5c04:	2300      	movs	r3, #0
    5c06:	6063      	str	r3, [r4, #4]
    5c08:	6923      	ldr	r3, [r4, #16]
    5c0a:	6023      	str	r3, [r4, #0]
    5c0c:	2208      	movs	r2, #8
    5c0e:	89a3      	ldrh	r3, [r4, #12]
    5c10:	4313      	orrs	r3, r2
    5c12:	81a3      	strh	r3, [r4, #12]
    5c14:	6923      	ldr	r3, [r4, #16]
    5c16:	2b00      	cmp	r3, #0
    5c18:	d10b      	bne.n	5c32 <__swsetup_r+0xa6>
    5c1a:	23a0      	movs	r3, #160	; 0xa0
    5c1c:	89a2      	ldrh	r2, [r4, #12]
    5c1e:	009b      	lsls	r3, r3, #2
    5c20:	4013      	ands	r3, r2
    5c22:	2280      	movs	r2, #128	; 0x80
    5c24:	0092      	lsls	r2, r2, #2
    5c26:	4293      	cmp	r3, r2
    5c28:	d003      	beq.n	5c32 <__swsetup_r+0xa6>
    5c2a:	0021      	movs	r1, r4
    5c2c:	0030      	movs	r0, r6
    5c2e:	f7ff fb2b 	bl	5288 <__smakebuf_r>
    5c32:	2301      	movs	r3, #1
    5c34:	89a2      	ldrh	r2, [r4, #12]
    5c36:	4013      	ands	r3, r2
    5c38:	d005      	beq.n	5c46 <__swsetup_r+0xba>
    5c3a:	2300      	movs	r3, #0
    5c3c:	60a3      	str	r3, [r4, #8]
    5c3e:	6963      	ldr	r3, [r4, #20]
    5c40:	425b      	negs	r3, r3
    5c42:	61a3      	str	r3, [r4, #24]
    5c44:	e003      	b.n	5c4e <__swsetup_r+0xc2>
    5c46:	0792      	lsls	r2, r2, #30
    5c48:	d400      	bmi.n	5c4c <__swsetup_r+0xc0>
    5c4a:	6963      	ldr	r3, [r4, #20]
    5c4c:	60a3      	str	r3, [r4, #8]
    5c4e:	2000      	movs	r0, #0
    5c50:	6923      	ldr	r3, [r4, #16]
    5c52:	4283      	cmp	r3, r0
    5c54:	d107      	bne.n	5c66 <__swsetup_r+0xda>
    5c56:	220c      	movs	r2, #12
    5c58:	5ea3      	ldrsh	r3, [r4, r2]
    5c5a:	061a      	lsls	r2, r3, #24
    5c5c:	d503      	bpl.n	5c66 <__swsetup_r+0xda>
    5c5e:	2240      	movs	r2, #64	; 0x40
    5c60:	4313      	orrs	r3, r2
    5c62:	81a3      	strh	r3, [r4, #12]
    5c64:	3801      	subs	r0, #1
    5c66:	bd70      	pop	{r4, r5, r6, pc}
    5c68:	2000006c 	.word	0x2000006c
    5c6c:	00006020 	.word	0x00006020
    5c70:	00006040 	.word	0x00006040
    5c74:	00006060 	.word	0x00006060

00005c78 <_close_r>:
    5c78:	2300      	movs	r3, #0
    5c7a:	b570      	push	{r4, r5, r6, lr}
    5c7c:	4c06      	ldr	r4, [pc, #24]	; (5c98 <_close_r+0x20>)
    5c7e:	0005      	movs	r5, r0
    5c80:	0008      	movs	r0, r1
    5c82:	6023      	str	r3, [r4, #0]
    5c84:	f7fd f8aa 	bl	2ddc <_close>
    5c88:	1c43      	adds	r3, r0, #1
    5c8a:	d103      	bne.n	5c94 <_close_r+0x1c>
    5c8c:	6823      	ldr	r3, [r4, #0]
    5c8e:	2b00      	cmp	r3, #0
    5c90:	d000      	beq.n	5c94 <_close_r+0x1c>
    5c92:	602b      	str	r3, [r5, #0]
    5c94:	bd70      	pop	{r4, r5, r6, pc}
    5c96:	46c0      	nop			; (mov r8, r8)
    5c98:	2000023c 	.word	0x2000023c

00005c9c <_fstat_r>:
    5c9c:	2300      	movs	r3, #0
    5c9e:	b570      	push	{r4, r5, r6, lr}
    5ca0:	4c06      	ldr	r4, [pc, #24]	; (5cbc <_fstat_r+0x20>)
    5ca2:	0005      	movs	r5, r0
    5ca4:	0008      	movs	r0, r1
    5ca6:	0011      	movs	r1, r2
    5ca8:	6023      	str	r3, [r4, #0]
    5caa:	f7fd f89b 	bl	2de4 <_fstat>
    5cae:	1c43      	adds	r3, r0, #1
    5cb0:	d103      	bne.n	5cba <_fstat_r+0x1e>
    5cb2:	6823      	ldr	r3, [r4, #0]
    5cb4:	2b00      	cmp	r3, #0
    5cb6:	d000      	beq.n	5cba <_fstat_r+0x1e>
    5cb8:	602b      	str	r3, [r5, #0]
    5cba:	bd70      	pop	{r4, r5, r6, pc}
    5cbc:	2000023c 	.word	0x2000023c

00005cc0 <_isatty_r>:
    5cc0:	2300      	movs	r3, #0
    5cc2:	b570      	push	{r4, r5, r6, lr}
    5cc4:	4c06      	ldr	r4, [pc, #24]	; (5ce0 <_isatty_r+0x20>)
    5cc6:	0005      	movs	r5, r0
    5cc8:	0008      	movs	r0, r1
    5cca:	6023      	str	r3, [r4, #0]
    5ccc:	f7fd f890 	bl	2df0 <_isatty>
    5cd0:	1c43      	adds	r3, r0, #1
    5cd2:	d103      	bne.n	5cdc <_isatty_r+0x1c>
    5cd4:	6823      	ldr	r3, [r4, #0]
    5cd6:	2b00      	cmp	r3, #0
    5cd8:	d000      	beq.n	5cdc <_isatty_r+0x1c>
    5cda:	602b      	str	r3, [r5, #0]
    5cdc:	bd70      	pop	{r4, r5, r6, pc}
    5cde:	46c0      	nop			; (mov r8, r8)
    5ce0:	2000023c 	.word	0x2000023c

00005ce4 <_lseek_r>:
    5ce4:	b570      	push	{r4, r5, r6, lr}
    5ce6:	0005      	movs	r5, r0
    5ce8:	0008      	movs	r0, r1
    5cea:	0011      	movs	r1, r2
    5cec:	2200      	movs	r2, #0
    5cee:	4c06      	ldr	r4, [pc, #24]	; (5d08 <_lseek_r+0x24>)
    5cf0:	6022      	str	r2, [r4, #0]
    5cf2:	001a      	movs	r2, r3
    5cf4:	f7fd f87e 	bl	2df4 <_lseek>
    5cf8:	1c43      	adds	r3, r0, #1
    5cfa:	d103      	bne.n	5d04 <_lseek_r+0x20>
    5cfc:	6823      	ldr	r3, [r4, #0]
    5cfe:	2b00      	cmp	r3, #0
    5d00:	d000      	beq.n	5d04 <_lseek_r+0x20>
    5d02:	602b      	str	r3, [r5, #0]
    5d04:	bd70      	pop	{r4, r5, r6, pc}
    5d06:	46c0      	nop			; (mov r8, r8)
    5d08:	2000023c 	.word	0x2000023c

00005d0c <memchr>:
    5d0c:	b2c9      	uxtb	r1, r1
    5d0e:	1882      	adds	r2, r0, r2
    5d10:	4290      	cmp	r0, r2
    5d12:	d004      	beq.n	5d1e <memchr+0x12>
    5d14:	7803      	ldrb	r3, [r0, #0]
    5d16:	428b      	cmp	r3, r1
    5d18:	d002      	beq.n	5d20 <memchr+0x14>
    5d1a:	3001      	adds	r0, #1
    5d1c:	e7f8      	b.n	5d10 <memchr+0x4>
    5d1e:	2000      	movs	r0, #0
    5d20:	4770      	bx	lr
	...

00005d24 <_read_r>:
    5d24:	b570      	push	{r4, r5, r6, lr}
    5d26:	0005      	movs	r5, r0
    5d28:	0008      	movs	r0, r1
    5d2a:	0011      	movs	r1, r2
    5d2c:	2200      	movs	r2, #0
    5d2e:	4c06      	ldr	r4, [pc, #24]	; (5d48 <_read_r+0x24>)
    5d30:	6022      	str	r2, [r4, #0]
    5d32:	001a      	movs	r2, r3
    5d34:	f7fa fcfa 	bl	72c <_read>
    5d38:	1c43      	adds	r3, r0, #1
    5d3a:	d103      	bne.n	5d44 <_read_r+0x20>
    5d3c:	6823      	ldr	r3, [r4, #0]
    5d3e:	2b00      	cmp	r3, #0
    5d40:	d000      	beq.n	5d44 <_read_r+0x20>
    5d42:	602b      	str	r3, [r5, #0]
    5d44:	bd70      	pop	{r4, r5, r6, pc}
    5d46:	46c0      	nop			; (mov r8, r8)
    5d48:	2000023c 	.word	0x2000023c
    5d4c:	00020064 	.word	0x00020064
    5d50:	20000008 	.word	0x20000008
    5d54:	00000000 	.word	0x00000000
    5d58:	00000df6 	.word	0x00000df6
    5d5c:	00001038 	.word	0x00001038
    5d60:	00001038 	.word	0x00001038
    5d64:	00001038 	.word	0x00001038
    5d68:	00001038 	.word	0x00001038
    5d6c:	00001038 	.word	0x00001038
    5d70:	00001038 	.word	0x00001038
    5d74:	00001038 	.word	0x00001038
    5d78:	00001038 	.word	0x00001038
    5d7c:	00001038 	.word	0x00001038
    5d80:	00001038 	.word	0x00001038
    5d84:	00001038 	.word	0x00001038
    5d88:	00001038 	.word	0x00001038
    5d8c:	00001038 	.word	0x00001038
    5d90:	00001038 	.word	0x00001038
    5d94:	00001038 	.word	0x00001038
    5d98:	00000dde 	.word	0x00000dde
    5d9c:	00001038 	.word	0x00001038
    5da0:	00001038 	.word	0x00001038
    5da4:	00001038 	.word	0x00001038
    5da8:	00001038 	.word	0x00001038
    5dac:	00001038 	.word	0x00001038
    5db0:	00001038 	.word	0x00001038
    5db4:	00001038 	.word	0x00001038
    5db8:	00001038 	.word	0x00001038
    5dbc:	00001038 	.word	0x00001038
    5dc0:	00001038 	.word	0x00001038
    5dc4:	00001038 	.word	0x00001038
    5dc8:	00001038 	.word	0x00001038
    5dcc:	00001038 	.word	0x00001038
    5dd0:	00001038 	.word	0x00001038
    5dd4:	00001038 	.word	0x00001038
    5dd8:	00000dee 	.word	0x00000dee
    5ddc:	00001038 	.word	0x00001038
    5de0:	00001038 	.word	0x00001038
    5de4:	00001038 	.word	0x00001038
    5de8:	00001038 	.word	0x00001038
    5dec:	00001038 	.word	0x00001038
    5df0:	00001038 	.word	0x00001038
    5df4:	00001038 	.word	0x00001038
    5df8:	00001038 	.word	0x00001038
    5dfc:	00001038 	.word	0x00001038
    5e00:	00001038 	.word	0x00001038
    5e04:	00001038 	.word	0x00001038
    5e08:	00001038 	.word	0x00001038
    5e0c:	00001038 	.word	0x00001038
    5e10:	00001038 	.word	0x00001038
    5e14:	00001038 	.word	0x00001038
    5e18:	00000de6 	.word	0x00000de6
    5e1c:	00000dfe 	.word	0x00000dfe
    5e20:	00000dc6 	.word	0x00000dc6
    5e24:	00000dd6 	.word	0x00000dd6
    5e28:	00000dce 	.word	0x00000dce
    5e2c:	00000002 	.word	0x00000002
    5e30:	00000003 	.word	0x00000003
    5e34:	0000ffff 	.word	0x0000ffff
    5e38:	0000ffff 	.word	0x0000ffff
    5e3c:	00000004 	.word	0x00000004
    5e40:	00000005 	.word	0x00000005
    5e44:	00000006 	.word	0x00000006
    5e48:	00000007 	.word	0x00000007
    5e4c:	0000ffff 	.word	0x0000ffff
    5e50:	0000ffff 	.word	0x0000ffff
    5e54:	0000ffff 	.word	0x0000ffff
    5e58:	0000ffff 	.word	0x0000ffff
    5e5c:	0000ffff 	.word	0x0000ffff
    5e60:	0000ffff 	.word	0x0000ffff
    5e64:	0000ffff 	.word	0x0000ffff
    5e68:	0000ffff 	.word	0x0000ffff
    5e6c:	00000008 	.word	0x00000008
    5e70:	00000009 	.word	0x00000009
    5e74:	0000000a 	.word	0x0000000a
    5e78:	0000000b 	.word	0x0000000b
    5e7c:	42000800 	.word	0x42000800
    5e80:	42000c00 	.word	0x42000c00
    5e84:	42001000 	.word	0x42001000
    5e88:	42001400 	.word	0x42001400
    5e8c:	0c0b0a09 	.word	0x0c0b0a09
    5e90:	00002656 	.word	0x00002656
    5e94:	00002652 	.word	0x00002652
    5e98:	00002652 	.word	0x00002652
    5e9c:	000026b0 	.word	0x000026b0
    5ea0:	000026b0 	.word	0x000026b0
    5ea4:	0000266a 	.word	0x0000266a
    5ea8:	0000265c 	.word	0x0000265c
    5eac:	00002670 	.word	0x00002670
    5eb0:	0000269e 	.word	0x0000269e
    5eb4:	000027c4 	.word	0x000027c4
    5eb8:	000027a4 	.word	0x000027a4
    5ebc:	000027a4 	.word	0x000027a4
    5ec0:	00002830 	.word	0x00002830
    5ec4:	000027b6 	.word	0x000027b6
    5ec8:	000027d2 	.word	0x000027d2
    5ecc:	000027a8 	.word	0x000027a8
    5ed0:	000027e0 	.word	0x000027e0
    5ed4:	00002820 	.word	0x00002820
    5ed8:	323a3232 	.word	0x323a3232
    5edc:	30313a34 	.word	0x30313a34
    5ee0:	00000000 	.word	0x00000000
    5ee4:	2079614d 	.word	0x2079614d
    5ee8:	32203631 	.word	0x32203631
    5eec:	00373130 	.word	0x00373130
    5ef0:	434f0a0a 	.word	0x434f0a0a
    5ef4:	42204f54 	.word	0x42204f54
    5ef8:	6472616f 	.word	0x6472616f
    5efc:	25202d20 	.word	0x25202d20
    5f00:	25202c73 	.word	0x25202c73
    5f04:	000a0a73 	.word	0x000a0a73
    5f08:	20736147 	.word	0x20736147
    5f0c:	67756167 	.word	0x67756167
    5f10:	65722065 	.word	0x65722065
    5f14:	203a6461 	.word	0x203a6461
    5f18:	09206425 	.word	0x09206425
    5f1c:	7020097c 	.word	0x7020097c
    5f20:	65637265 	.word	0x65637265
    5f24:	203a746e 	.word	0x203a746e
    5f28:	000a6425 	.word	0x000a6425
    5f2c:	50504d56 	.word	0x50504d56
    5f30:	44412054 	.word	0x44412054
    5f34:	65522043 	.word	0x65522043
    5f38:	203a6461 	.word	0x203a6461
    5f3c:	09206425 	.word	0x09206425
    5f40:	6320097c 	.word	0x6320097c
    5f44:	65766e6f 	.word	0x65766e6f
    5f48:	64657472 	.word	0x64657472
    5f4c:	6425203a 	.word	0x6425203a
    5f50:	2064252e 	.word	0x2064252e
    5f54:	00000a56 	.word	0x00000a56
    5f58:	504d4554 	.word	0x504d4554
    5f5c:	43444120 	.word	0x43444120
    5f60:	61655220 	.word	0x61655220
    5f64:	25203a64 	.word	0x25203a64
    5f68:	7c092064 	.word	0x7c092064
    5f6c:	6f632009 	.word	0x6f632009
    5f70:	7265766e 	.word	0x7265766e
    5f74:	3a646574 	.word	0x3a646574
    5f78:	2e642520 	.word	0x2e642520
    5f7c:	43206425 	.word	0x43206425
    5f80:	0000000a 	.word	0x0000000a
    5f84:	6163620a 	.word	0x6163620a
    5f88:	6f632070 	.word	0x6f632070
    5f8c:	65746e75 	.word	0x65746e75
    5f90:	203d2072 	.word	0x203d2072
    5f94:	000a6425 	.word	0x000a6425
    5f98:	00003c24 	.word	0x00003c24
    5f9c:	00003af2 	.word	0x00003af2
    5fa0:	00003bf8 	.word	0x00003bf8
    5fa4:	00003ae8 	.word	0x00003ae8
    5fa8:	00003bf8 	.word	0x00003bf8
    5fac:	00003c02 	.word	0x00003c02
    5fb0:	00003bf8 	.word	0x00003bf8
    5fb4:	00003ae8 	.word	0x00003ae8
    5fb8:	00003af2 	.word	0x00003af2
    5fbc:	00003af2 	.word	0x00003af2
    5fc0:	00003c02 	.word	0x00003c02
    5fc4:	00003ae8 	.word	0x00003ae8
    5fc8:	00003ade 	.word	0x00003ade
    5fcc:	00003ade 	.word	0x00003ade
    5fd0:	00003ade 	.word	0x00003ade
    5fd4:	00003e54 	.word	0x00003e54
    5fd8:	00004250 	.word	0x00004250
    5fdc:	00004110 	.word	0x00004110
    5fe0:	00004110 	.word	0x00004110
    5fe4:	0000410e 	.word	0x0000410e
    5fe8:	00004228 	.word	0x00004228
    5fec:	00004228 	.word	0x00004228
    5ff0:	0000421a 	.word	0x0000421a
    5ff4:	0000410e 	.word	0x0000410e
    5ff8:	00004228 	.word	0x00004228
    5ffc:	0000421a 	.word	0x0000421a
    6000:	00004228 	.word	0x00004228
    6004:	0000410e 	.word	0x0000410e
    6008:	00004230 	.word	0x00004230
    600c:	00004230 	.word	0x00004230
    6010:	00004230 	.word	0x00004230
    6014:	00004430 	.word	0x00004430
    6018:	00000043 	.word	0x00000043

0000601c <_global_impure_ptr>:
    601c:	2000000c                                ... 

00006020 <__sf_fake_stdin>:
	...

00006040 <__sf_fake_stdout>:
	...

00006060 <__sf_fake_stderr>:
	...
    6080:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    6090:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    60a0:	31300046 35343332 39383736 64636261     F.0123456789abcd
    60b0:	00006665                                ef..

000060b4 <_init>:
    60b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    60b6:	46c0      	nop			; (mov r8, r8)
    60b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    60ba:	bc08      	pop	{r3}
    60bc:	469e      	mov	lr, r3
    60be:	4770      	bx	lr

000060c0 <__init_array_start>:
    60c0:	000000dd 	.word	0x000000dd

000060c4 <_fini>:
    60c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    60c6:	46c0      	nop			; (mov r8, r8)
    60c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    60ca:	bc08      	pop	{r3}
    60cc:	469e      	mov	lr, r3
    60ce:	4770      	bx	lr

000060d0 <__fini_array_start>:
    60d0:	000000b5 	.word	0x000000b5
