xload ../rect_files/_0_0cell_0_0g0n1n2na3n2n4n5naaa2n6n7naaooa_082a92aoox0
box 780 172.5 817.5 247.5
paint pdiffusion
box 781 173.5 781 173.5
label "#22" right pdiffusion
box 750 172.5 780 247.5
paint ptransistor
box 750 247.5 780 262.5
paint polysilicon
box 742.5 172.5 750 247.5
paint pdiffusion
box 712.5 172.5 742.5 457.5
paint pdiffusion
box 713.5 173.5 713.5 173.5
label "Vdd" right pdiffusion
box 697.5 172.5 712.5 457.5
paint ptransistor
box 697.5 457.5 712.5 472.5
paint polysilicon
box 667.5 172.5 697.5 457.5
paint pdiffusion
box 645 172.5 667.5 315
paint pdiffusion
box 646 173.5 646 173.5
label "#9" right pdiffusion
box 750 157.5 780 172.5
paint polysilicon
box 751 158.5 751 158.5
label "out" right polysilicon
box 630 172.5 645 315
paint ptransistor
box 630 315 645 330
paint polysilicon
box 622.5 172.5 630 315
paint pdiffusion
box 697.5 157.5 712.5 172.5
paint polysilicon
box 698.5 158.5 698.5 158.5
label "in(0)" right polysilicon
box 592.5 172.5 622.5 457.5
paint pdiffusion
box 577.5 172.5 592.5 457.5
paint ptransistor
box 577.5 457.5 592.5 472.5
paint polysilicon
box 630 157.5 645 172.5
paint polysilicon
box 631 158.5 631 158.5
label "in(2)" right polysilicon
box 375 172.5 577.5 457.5
paint pdiffusion
box 360 172.5 375 457.5
paint ptransistor
box 360 457.5 375 472.5
paint polysilicon
box 780 75 817.5 120
paint ndiffusion
box 781 76 781 76
label "#22" right ndiffusion
box 750 120 780 135
paint polysilicon
box 751 121 751 121
label "out" right polysilicon
box 577.5 157.5 592.5 172.5
paint polysilicon
box 578.5 158.5 578.5 158.5
label "in(6)" right polysilicon
box 352.5 172.5 360 457.5
paint pdiffusion
box 750 60 780 75
paint polysilicon
box 750 75 780 120
paint ntransistor
box 322.5 172.5 352.5 525
paint pdiffusion
box 323.5 173.5 323.5 173.5
label "out" right pdiffusion
box 712.5 75 750 120
paint ndiffusion
box 713.5 76 713.5 76
label "GND" right ndiffusion
box 697.5 120 712.5 135
paint polysilicon
box 698.5 121 698.5 121
label "in(0)" right polysilicon
box 360 157.5 375 172.5
paint polysilicon
box 361 158.5 361 158.5
label "in(7)" right polysilicon
box 307.5 172.5 322.5 525
paint ptransistor
box 307.5 525 322.5 540
paint polysilicon
box 697.5 60 712.5 75
paint polysilicon
box 697.5 75 712.5 120
paint ntransistor
box 285 172.5 307.5 525
paint pdiffusion
box 675 75 697.5 120
paint ndiffusion
box 307.5 157.5 322.5 172.5
paint polysilicon
box 308.5 158.5 308.5 158.5
label "in(5)" right polysilicon
box 270 172.5 285 525
paint ptransistor
box 270 525 285 540
paint polysilicon
box 645 45 675 120
paint ndiffusion
box 646 46 646 46
label "out" right ndiffusion
box 630 120 645 135
paint polysilicon
box 631 121 631 121
label "in(2)" right polysilicon
box 247.5 172.5 270 525
paint pdiffusion
box 630 30 645 45
paint polysilicon
box 630 45 645 120
paint ntransistor
box 270 157.5 285 172.5
paint polysilicon
box 271 158.5 271 158.5
label "in(4)" right polysilicon
box 232.5 172.5 247.5 525
paint ptransistor
box 232.5 525 247.5 540
paint polysilicon
box 592.5 45 630 120
paint ndiffusion
box 577.5 120 592.5 135
paint polysilicon
box 578.5 121 578.5 121
label "in(8)" right polysilicon
box 202.5 172.5 232.5 525
paint pdiffusion
box 577.5 30 592.5 45
paint polysilicon
box 577.5 45 592.5 120
paint ntransistor
box 232.5 157.5 247.5 172.5
paint polysilicon
box 233.5 158.5 233.5 158.5
label "in(2)" right polysilicon
box 180 172.5 202.5 352.5
paint pdiffusion
box 547.5 45 577.5 120
paint ndiffusion
box 525 75 547.5 120
paint ndiffusion
box 526 76 526 76
label "GND" right ndiffusion
box 165 172.5 180 352.5
paint ptransistor
box 165 352.5 180 367.5
paint polysilicon
box 360 60 525 75
paint polysilicon
box 360 75 525 120
paint ntransistor
box 360 120 525 135
paint polysilicon
box 361 121 361 121
label "Vdd" right polysilicon
box 165 157.5 180 172.5
paint polysilicon
box 166 158.5 166 158.5
label "in(3)" right polysilicon
box 135 172.5 165 352.5
paint pdiffusion
box 322.5 75 360 120
paint ndiffusion
box 323.5 76 323.5 76
label "#24" right ndiffusion
box 112.5 172.5 135 277.5
paint pdiffusion
box 113.5 173.5 113.5 173.5
label "#9" right pdiffusion
box 97.5 157.5 112.5 172.5
paint polysilicon
box 98.5 158.5 98.5 158.5
label "in(1)" right polysilicon
box 97.5 172.5 112.5 277.5
paint ptransistor
box 97.5 277.5 112.5 292.5
paint polysilicon
box 60 172.5 97.5 277.5
paint pdiffusion
box 61 173.5 61 173.5
label "#10" right pdiffusion
box 1147.5 172.5 1185 217.5
paint pdiffusion
box 1148.5 173.5 1148.5 173.5
label "Vdd" right pdiffusion
box 1042.5 157.5 1147.5 172.5
paint polysilicon
box 1043.5 158.5 1043.5 158.5
label "GND" right polysilicon
box 1042.5 172.5 1147.5 217.5
paint ptransistor
box 1042.5 217.5 1147.5 232.5
paint polysilicon
box 1020 75 1057.5 120
paint ndiffusion
box 1021 76 1021 76
label "#24" right ndiffusion
box 1020 172.5 1042.5 217.5
paint pdiffusion
box 1005 60 1020 75
paint polysilicon
box 1005 75 1020 120
paint ntransistor
box 1005 120 1020 135
paint polysilicon
box 1006 121 1006 121
label "#22" right polysilicon
box 1005 157.5 1020 172.5
paint polysilicon
box 1006 158.5 1006 158.5
label "#22" right polysilicon
box 1005 172.5 1020 217.5
paint ptransistor
box 1005 217.5 1020 232.5
paint polysilicon
box 997.5 75 1005 120
paint ndiffusion
box 997.5 172.5 1005 217.5
paint pdiffusion
box 967.5 45 997.5 120
paint ndiffusion
box 968.5 46 968.5 46
label "out" right ndiffusion
box 967.5 172.5 997.5 382.5
paint pdiffusion
box 968.5 173.5 968.5 173.5
label "out" right pdiffusion
box 952.5 30 967.5 45
paint polysilicon
box 952.5 45 967.5 120
paint ntransistor
box 952.5 120 967.5 135
paint polysilicon
box 953.5 121 953.5 121
label "in(2)" right polysilicon
box 952.5 157.5 967.5 172.5
paint polysilicon
box 953.5 158.5 953.5 158.5
label "in(2)" right polysilicon
box 952.5 172.5 967.5 382.5
paint ptransistor
box 952.5 382.5 967.5 397.5
paint polysilicon
box 915 45 952.5 120
paint ndiffusion
box 915 172.5 952.5 382.5
paint pdiffusion
box 916 173.5 916 173.5
label "#10" right pdiffusion
box 900 30 915 45
paint polysilicon
box 900 45 915 120
paint ntransistor
box 900 120 915 135
paint polysilicon
box 901 121 901 121
label "in(9)" right polysilicon
box 862.5 45 900 120
paint ndiffusion
box 863.5 46 863.5 46
label "GND" right ndiffusion
box 720 540 750 570
paint m1
box 721 541 721 541
label "GND" right m1
port class input
port make
box 660 540 690 570
paint m1
box 661 541 661 541
label "Vdd" right m1
port class input
port make
box 600 540 630 570
paint m1
box 601 541 601 541
label "in(9)" right m1
port class input
port make
box 540 540 570 570
paint m1
box 541 541 541 541
label "in(8)" right m1
port class input
port make
box 480 540 510 570
paint m1
box 481 541 481 541
label "in(7)" right m1
port class input
port make
box 420 540 450 570
paint m1
box 421 541 421 541
label "in(6)" right m1
port class input
port make
box 360 540 390 570
paint m1
box 361 541 361 541
label "in(5)" right m1
port class input
port make
box 300 540 330 570
paint m1
box 301 541 301 541
label "in(4)" right m1
port class input
port make
box 240 540 270 570
paint m1
box 241 541 241 541
label "in(3)" right m1
port class input
port make
box 180 540 210 570
paint m1
box 181 541 181 541
label "in(2)" right m1
port class input
port make
box 120 540 150 570
paint m1
box 121 541 121 541
label "in(1)" right m1
port class input
port make
box 60 30 90 60
paint m1
box 61 31 61 31
label "out" right m1
port class output
port make
box 60 540 90 570
paint m1
box 61 541 61 541
label "in(0)" right m1
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
