[03/23 22:02:41      0s] 
[03/23 22:02:41      0s] Cadence Innovus(TM) Implementation System.
[03/23 22:02:41      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/23 22:02:41      0s] 
[03/23 22:02:41      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[03/23 22:02:41      0s] Options:	
[03/23 22:02:41      0s] Date:		Thu Mar 23 22:02:41 2023
[03/23 22:02:41      0s] Host:		eecs2420p06.engin.umich.edu (x86_64 w/Linux 4.18.0-425.13.1.el8_7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) E-2136 CPU @ 3.30GHz 12288KB)
[03/23 22:02:41      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[03/23 22:02:41      0s] 
[03/23 22:02:41      0s] License:
[03/23 22:02:41      0s] 		[22:02:41.185179] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

[03/23 22:02:41      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/23 22:02:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/23 22:03:09     10s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[03/23 22:03:18     12s] @(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[03/23 22:03:18     12s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[03/23 22:03:18     12s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 22:03:18     12s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[03/23 22:03:18     12s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[03/23 22:03:18     12s] @(#)CDS: CPE v21.14-s062
[03/23 22:03:18     12s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 22:03:18     12s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[03/23 22:03:18     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/23 22:03:18     12s] @(#)CDS: RCDB 11.15.0
[03/23 22:03:18     12s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[03/23 22:03:18     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq.

[03/23 22:03:18     12s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/23 22:03:21     14s] 
[03/23 22:03:21     14s] **INFO:  MMMC transition support version v31-84 
[03/23 22:03:21     14s] 
[03/23 22:03:21     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/23 22:03:21     14s] <CMD> suppressMessage ENCEXT-2799
[03/23 22:03:21     14s] <CMD> win
[03/23 22:03:39     17s] <CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
[03/23 22:03:39     17s] <CMD> set defHierChar /
[03/23 22:03:39     17s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 22:03:39     17s] <CMD> set locv_inter_clock_use_worst_derate false
[03/23 22:03:39     17s] <CMD> set init_oa_search_lib {}
[03/23 22:03:39     17s] <CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v
[03/23 22:03:39     17s] <CMD> set init_design_netlisttype Verilog
[03/23 22:03:39     17s] <CMD> set init_pwr_net VDD
[03/23 22:03:39     17s] <CMD> set init_top_cell PE_top
[03/23 22:03:39     17s] <CMD> set init_gnd_net VSS
[03/23 22:03:39     17s] <CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 22:03:39     17s] <CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
[03/23 22:03:39     17s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 22:03:39     17s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 22:03:39     17s] <CMD> set timing_case_analysis_for_icg_propagation false
[03/23 22:03:39     17s] <CMD> init_design
[03/23 22:03:39     17s] #% Begin Load MMMC data ... (date=03/23 22:03:39, mem=962.3M)
[03/23 22:03:39     17s] #% End Load MMMC data ... (date=03/23 22:03:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=963.5M, current mem=963.5M)
[03/23 22:03:39     17s] 
[03/23 22:03:39     17s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...
[03/23 22:03:39     17s] 
[03/23 22:03:39     17s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
[03/23 22:03:39     17s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[03/23 22:03:39     17s] so you are unable to create rectilinear partition in a hierarchical flow.
[03/23 22:03:39     17s] Set DBUPerIGU to M2 pitch 400.
[03/23 22:03:39     17s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:03:39     17s] Type 'man IMPLF-201' for more detail.
[03/23 22:03:39     17s] 
[03/23 22:03:39     17s] viaInitial starts at Thu Mar 23 22:03:39 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[03/23 22:03:39     17s] Type 'man IMPPP-557' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[03/23 22:03:39     17s] Type 'man IMPPP-557' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[03/23 22:03:39     17s] Type 'man IMPPP-557' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[03/23 22:03:39     17s] Type 'man IMPPP-557' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[03/23 22:03:39     17s] Type 'man IMPPP-557' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[03/23 22:03:39     17s] Type 'man IMPPP-557' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[03/23 22:03:39     17s] Type 'man IMPPP-557' for more detail.
[03/23 22:03:39     17s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[03/23 22:03:39     17s] Type 'man IMPPP-557' for more detail.
[03/23 22:03:39     17s] viaInitial ends at Thu Mar 23 22:03:39 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/23 22:03:39     17s] Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 22:03:39     17s] Starting library reading in 'Multi-threaded flow' (with '6' threads)
[03/23 22:03:39     18s] Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
[03/23 22:03:39     18s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
[03/23 22:03:39     18s] Read 527 cells in library typical.
[03/23 22:03:39     18s] Library reading multithread flow ended.
[03/23 22:03:39     18s] Ending "PreSetAnalysisView" (total cpu=0:00:01.1, real=0:00:00.0, peak res=1110.4M, current mem=993.9M)
[03/23 22:03:39     18s] *** End library_loading (cpu=0.02min, real=0.00min, mem=159.5M, fe_cpu=0.31min, fe_real=0.97min, fe_mem=1070.3M) ***
[03/23 22:03:40     18s] #% Begin Load netlist data ... (date=03/23 22:03:39, mem=992.9M)
[03/23 22:03:40     18s] *** Begin netlist parsing (mem=1070.3M) ***
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 22:03:40     18s] Type 'man IMPVL-159' for more detail.
[03/23 22:03:40     18s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/23 22:03:40     18s] To increase the message display limit, refer to the product command reference manual.
[03/23 22:03:40     18s] Created 527 new cells from 1 timing libraries.
[03/23 22:03:40     18s] Reading netlist ...
[03/23 22:03:40     18s] Backslashed names will retain backslash and a trailing blank character.
[03/23 22:03:40     18s] Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v'
[03/23 22:03:40     18s] 
[03/23 22:03:40     18s] *** Memory Usage v#1 (Current mem = 1070.328M, initial mem = 405.922M) ***
[03/23 22:03:40     18s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1070.3M) ***
[03/23 22:03:40     18s] #% End Load netlist data ... (date=03/23 22:03:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1005.6M, current mem=1005.6M)
[03/23 22:03:40     18s] Set top cell to PE_top.
[03/23 22:03:40     18s] Hooked 527 DB cells to tlib cells.
[03/23 22:03:40     18s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1012.3M, current mem=1012.3M)
[03/23 22:03:40     18s] Starting recursive module instantiation check.
[03/23 22:03:40     18s] No recursion found.
[03/23 22:03:40     18s] Building hierarchical netlist for Cell PE_top ...
[03/23 22:03:40     18s] *** Netlist is unique.
[03/23 22:03:40     18s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/23 22:03:40     18s] ** info: there are 551 modules.
[03/23 22:03:40     18s] ** info: there are 2647 stdCell insts.
[03/23 22:03:40     18s] 
[03/23 22:03:40     18s] *** Memory Usage v#1 (Current mem = 1090.742M, initial mem = 405.922M) ***
[03/23 22:03:40     18s] Start create_tracks
[03/23 22:03:40     19s] Extraction setup Started 
[03/23 22:03:40     19s] 
[03/23 22:03:40     19s] Trim Metal Layers:
[03/23 22:03:40     19s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/23 22:03:40     19s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/23 22:03:40     19s] __QRC_SADV_USE_LE__ is set 0
[03/23 22:03:41     19s] Metal Layer Id 1 is M1 
[03/23 22:03:41     19s] Metal Layer Id 2 is M2 
[03/23 22:03:41     19s] Metal Layer Id 3 is M3 
[03/23 22:03:41     19s] Metal Layer Id 4 is M4 
[03/23 22:03:41     19s] Metal Layer Id 5 is M5 
[03/23 22:03:41     19s] Metal Layer Id 6 is M6 
[03/23 22:03:41     19s] Metal Layer Id 7 is MQ 
[03/23 22:03:41     19s] Metal Layer Id 8 is LM 
[03/23 22:03:41     19s] Via Layer Id 33 is CA 
[03/23 22:03:41     19s] Via Layer Id 34 is V1 
[03/23 22:03:41     19s] Via Layer Id 35 is V2 
[03/23 22:03:41     19s] Via Layer Id 36 is V3 
[03/23 22:03:41     19s] Via Layer Id 37 is V4 
[03/23 22:03:41     19s] Via Layer Id 38 is V5 
[03/23 22:03:41     19s] Via Layer Id 39 is VL 
[03/23 22:03:41     19s] Via Layer Id 40 is VQ 
[03/23 22:03:41     19s] 
[03/23 22:03:41     19s] Trim Metal Layers:
[03/23 22:03:41     19s] Generating auto layer map file.
[03/23 22:03:41     19s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 22:03:41     19s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 22:03:41     19s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 22:03:41     19s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 22:03:41     19s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 22:03:41     19s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 22:03:41     19s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 22:03:41     19s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 22:03:41     19s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 22:03:41     19s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 22:03:41     19s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 22:03:41     19s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 22:03:41     19s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 22:03:41     19s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 22:03:41     19s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 22:03:41     19s] Metal Layer Id 1 mapped to 9 
[03/23 22:03:41     19s] Via Layer Id 1 mapped to 10 
[03/23 22:03:41     19s] Metal Layer Id 2 mapped to 11 
[03/23 22:03:41     19s] Via Layer Id 2 mapped to 12 
[03/23 22:03:41     19s] Metal Layer Id 3 mapped to 13 
[03/23 22:03:41     19s] Via Layer Id 3 mapped to 14 
[03/23 22:03:41     19s] Metal Layer Id 4 mapped to 15 
[03/23 22:03:41     19s] Via Layer Id 4 mapped to 16 
[03/23 22:03:41     19s] Metal Layer Id 5 mapped to 17 
[03/23 22:03:41     19s] Via Layer Id 5 mapped to 18 
[03/23 22:03:41     19s] Metal Layer Id 6 mapped to 19 
[03/23 22:03:41     19s] Via Layer Id 6 mapped to 20 
[03/23 22:03:41     19s] Metal Layer Id 7 mapped to 21 
[03/23 22:03:41     19s] Via Layer Id 7 mapped to 22 
[03/23 22:03:41     19s] Metal Layer Id 8 mapped to 23 
[03/23 22:03:41     19s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[03/23 22:03:41     19s] eee: Reading patterns meta data.
[03/23 22:03:41     19s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[03/23 22:03:41     19s] Restore PreRoute Pattern Extraction data failed.
[03/23 22:03:41     19s] Importing multi-corner technology file(s) for preRoute extraction...
[03/23 22:03:41     19s] /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:03:41     19s] Metal Layer Id 1 is M1 
[03/23 22:03:41     19s] Metal Layer Id 2 is M2 
[03/23 22:03:41     19s] Metal Layer Id 3 is M3 
[03/23 22:03:41     19s] Metal Layer Id 4 is M4 
[03/23 22:03:41     19s] Metal Layer Id 5 is M5 
[03/23 22:03:41     19s] Metal Layer Id 6 is M6 
[03/23 22:03:41     19s] Metal Layer Id 7 is MQ 
[03/23 22:03:41     19s] Metal Layer Id 8 is LM 
[03/23 22:03:41     19s] Via Layer Id 33 is CA 
[03/23 22:03:41     19s] Via Layer Id 34 is V1 
[03/23 22:03:41     19s] Via Layer Id 35 is V2 
[03/23 22:03:41     19s] Via Layer Id 36 is V3 
[03/23 22:03:41     19s] Via Layer Id 37 is V4 
[03/23 22:03:41     19s] Via Layer Id 38 is V5 
[03/23 22:03:41     19s] Via Layer Id 39 is VL 
[03/23 22:03:41     19s] Via Layer Id 40 is VQ 
[03/23 22:03:41     19s] 
[03/23 22:03:41     19s] Trim Metal Layers:
[03/23 22:03:41     19s] Generating auto layer map file.
[03/23 22:03:41     19s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 22:03:41     19s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 22:03:41     19s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 22:03:41     19s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 22:03:41     19s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 22:03:41     19s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 22:03:41     19s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 22:03:41     19s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 22:03:41     19s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 22:03:41     19s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 22:03:41     19s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 22:03:41     19s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 22:03:41     19s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 22:03:41     19s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 22:03:41     19s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 22:03:41     19s] Metal Layer Id 1 mapped to 9 
[03/23 22:03:41     19s] Via Layer Id 1 mapped to 10 
[03/23 22:03:41     19s] Metal Layer Id 2 mapped to 11 
[03/23 22:03:41     19s] Via Layer Id 2 mapped to 12 
[03/23 22:03:41     19s] Metal Layer Id 3 mapped to 13 
[03/23 22:03:41     19s] Via Layer Id 3 mapped to 14 
[03/23 22:03:41     19s] Metal Layer Id 4 mapped to 15 
[03/23 22:03:41     19s] Via Layer Id 4 mapped to 16 
[03/23 22:03:41     19s] Metal Layer Id 5 mapped to 17 
[03/23 22:03:41     19s] Via Layer Id 5 mapped to 18 
[03/23 22:03:41     19s] Metal Layer Id 6 mapped to 19 
[03/23 22:03:41     19s] Via Layer Id 6 mapped to 20 
[03/23 22:03:41     19s] Metal Layer Id 7 mapped to 21 
[03/23 22:03:41     19s] Via Layer Id 7 mapped to 22 
[03/23 22:03:41     19s] Metal Layer Id 8 mapped to 23 
[03/23 22:03:42     20s] Completed (cpu: 0:00:01.9 real: 0:00:02.0)
[03/23 22:03:42     20s] Set Shrink Factor to 1.00000
[03/23 22:03:42     20s] Summary of Active RC-Corners : 
[03/23 22:03:42     20s]  
[03/23 22:03:42     20s]  Analysis View: setupAnalysis
[03/23 22:03:42     20s]     RC-Corner Name        : rc-typ
[03/23 22:03:42     20s]     RC-Corner Index       : 0
[03/23 22:03:42     20s]     RC-Corner Temperature : 25 Celsius
[03/23 22:03:42     20s]     RC-Corner Cap Table   : ''
[03/23 22:03:42     20s]     RC-Corner PreRoute Res Factor         : 1
[03/23 22:03:42     20s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 22:03:42     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 22:03:42     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 22:03:42     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 22:03:42     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 22:03:42     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 22:03:42     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 22:03:42     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 22:03:42     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 22:03:42     20s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 22:03:42     20s]  
[03/23 22:03:42     20s]  Analysis View: holdAnalysis
[03/23 22:03:42     20s]     RC-Corner Name        : rc-typ
[03/23 22:03:42     20s]     RC-Corner Index       : 0
[03/23 22:03:42     20s]     RC-Corner Temperature : 25 Celsius
[03/23 22:03:42     20s]     RC-Corner Cap Table   : ''
[03/23 22:03:42     20s]     RC-Corner PreRoute Res Factor         : 1
[03/23 22:03:42     20s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 22:03:42     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 22:03:42     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 22:03:42     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 22:03:42     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 22:03:42     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 22:03:42     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 22:03:42     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 22:03:42     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 22:03:42     20s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 22:03:42     20s] 
[03/23 22:03:42     20s] Trim Metal Layers:
[03/23 22:03:42     20s] LayerId::1 widthSet size::1
[03/23 22:03:42     20s] LayerId::2 widthSet size::1
[03/23 22:03:42     20s] LayerId::3 widthSet size::1
[03/23 22:03:42     20s] LayerId::4 widthSet size::1
[03/23 22:03:42     20s] LayerId::5 widthSet size::1
[03/23 22:03:42     20s] LayerId::6 widthSet size::1
[03/23 22:03:42     20s] LayerId::7 widthSet size::1
[03/23 22:03:42     20s] LayerId::8 widthSet size::1
[03/23 22:03:42     20s] Updating RC grid for preRoute extraction ...
[03/23 22:03:42     20s] eee: pegSigSF::1.070000
[03/23 22:03:42     20s] Initializing multi-corner resistance tables ...
[03/23 22:03:42     20s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:03:42     20s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:03:42     20s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:03:42     20s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:03:42     20s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:03:42     20s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:03:42     20s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:03:42     20s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:03:42     20s] {RT rc-typ 0 8 8 {7 0} 1}
[03/23 22:03:42     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.666700 newSi=0.000000 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:03:42     20s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[03/23 22:03:42     20s] *Info: initialize multi-corner CTS.
[03/23 22:03:42     21s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1284.4M, current mem=1079.9M)
[03/23 22:03:42     21s] Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc' ...
[03/23 22:03:42     21s] Current (total cpu=0:00:21.3, real=0:01:01, peak res=1336.9M, current mem=1336.9M)
[03/23 22:03:42     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 8).
[03/23 22:03:42     21s] 
[03/23 22:03:42     21s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 9).
[03/23 22:03:42     21s] 
[03/23 22:03:42     21s] INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc completed, with 2 WARNING
[03/23 22:03:42     21s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1355.2M, current mem=1355.2M)
[03/23 22:03:42     21s] Current (total cpu=0:00:21.3, real=0:01:01, peak res=1355.2M, current mem=1355.2M)
[03/23 22:03:43     21s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:03:43     21s] 
[03/23 22:03:43     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/23 22:03:43     21s] Summary for sequential cells identification: 
[03/23 22:03:43     21s]   Identified SBFF number: 112
[03/23 22:03:43     21s]   Identified MBFF number: 0
[03/23 22:03:43     21s]   Identified SB Latch number: 0
[03/23 22:03:43     21s]   Identified MB Latch number: 0
[03/23 22:03:43     21s]   Not identified SBFF number: 8
[03/23 22:03:43     21s]   Not identified MBFF number: 0
[03/23 22:03:43     21s]   Not identified SB Latch number: 0
[03/23 22:03:43     21s]   Not identified MB Latch number: 0
[03/23 22:03:43     21s]   Number of sequential cells which are not FFs: 34
[03/23 22:03:43     21s] Total number of combinational cells: 363
[03/23 22:03:43     21s] Total number of sequential cells: 154
[03/23 22:03:43     21s] Total number of tristate cells: 10
[03/23 22:03:43     21s] Total number of level shifter cells: 0
[03/23 22:03:43     21s] Total number of power gating cells: 0
[03/23 22:03:43     21s] Total number of isolation cells: 0
[03/23 22:03:43     21s] Total number of power switch cells: 0
[03/23 22:03:43     21s] Total number of pulse generator cells: 0
[03/23 22:03:43     21s] Total number of always on buffers: 0
[03/23 22:03:43     21s] Total number of retention cells: 0
[03/23 22:03:43     21s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/23 22:03:43     21s] Total number of usable buffers: 16
[03/23 22:03:43     21s] List of unusable buffers:
[03/23 22:03:43     21s] Total number of unusable buffers: 0
[03/23 22:03:43     21s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/23 22:03:43     21s] Total number of usable inverters: 19
[03/23 22:03:43     21s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/23 22:03:43     21s] Total number of unusable inverters: 3
[03/23 22:03:43     21s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/23 22:03:43     21s] Total number of identified usable delay cells: 8
[03/23 22:03:43     21s] List of identified unusable delay cells:
[03/23 22:03:43     21s] Total number of identified unusable delay cells: 0
[03/23 22:03:43     21s] 
[03/23 22:03:43     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/23 22:03:43     21s] 
[03/23 22:03:43     21s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:03:43     21s] 
[03/23 22:03:43     21s] TimeStamp Deleting Cell Server End ...
[03/23 22:03:43     21s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1376.1M, current mem=1376.0M)
[03/23 22:03:43     21s] 
[03/23 22:03:43     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:03:43     21s] Summary for sequential cells identification: 
[03/23 22:03:43     21s]   Identified SBFF number: 112
[03/23 22:03:43     21s]   Identified MBFF number: 0
[03/23 22:03:43     21s]   Identified SB Latch number: 0
[03/23 22:03:43     21s]   Identified MB Latch number: 0
[03/23 22:03:43     21s]   Not identified SBFF number: 8
[03/23 22:03:43     21s]   Not identified MBFF number: 0
[03/23 22:03:43     21s]   Not identified SB Latch number: 0
[03/23 22:03:43     21s]   Not identified MB Latch number: 0
[03/23 22:03:43     21s]   Number of sequential cells which are not FFs: 34
[03/23 22:03:43     21s]  Visiting view : setupAnalysis
[03/23 22:03:43     21s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:03:43     21s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:03:43     21s]  Visiting view : holdAnalysis
[03/23 22:03:43     21s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:03:43     21s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:03:43     21s] TLC MultiMap info (StdDelay):
[03/23 22:03:43     21s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:03:43     21s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:03:43     21s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:03:43     21s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:03:43     21s]  Setting StdDelay to: 22.7ps
[03/23 22:03:43     21s] 
[03/23 22:03:43     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:03:43     21s] #% Begin Load MMMC data post ... (date=03/23 22:03:43, mem=1376.8M)
[03/23 22:03:43     21s] #% End Load MMMC data post ... (date=03/23 22:03:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1376.8M, current mem=1376.8M)
[03/23 22:03:43     21s] 
[03/23 22:03:43     21s] *** Summary of all messages that are not suppressed in this session:
[03/23 22:03:43     21s] Severity  ID               Count  Summary                                  
[03/23 22:03:43     21s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 22:03:43     21s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/23 22:03:43     21s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 22:03:43     21s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/23 22:03:43     21s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/23 22:03:43     21s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/23 22:03:43     21s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/23 22:03:43     21s] *** Message Summary: 1080 warning(s), 0 error(s)
[03/23 22:03:43     21s] 
[03/23 22:03:43     21s] <CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io
[03/23 22:03:43     21s] Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io" ...
[03/23 22:03:43     21s] <CMD> floorPlan -noSnapToGrid -s 286 486 7 7 7 7
[03/23 22:03:43     21s] Start create_tracks
[03/23 22:03:43     21s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/23 22:03:43     21s] <CMD> saveDesign db/PE_top_floor_planned.enc
[03/23 22:03:43     21s] #% Begin save design ... (date=03/23 22:03:43, mem=1383.6M)
[03/23 22:03:43     21s] % Begin Save ccopt configuration ... (date=03/23 22:03:43, mem=1383.6M)
[03/23 22:03:43     21s] % End Save ccopt configuration ... (date=03/23 22:03:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1384.2M, current mem=1384.2M)
[03/23 22:03:43     21s] % Begin Save netlist data ... (date=03/23 22:03:43, mem=1385.4M)
[03/23 22:03:43     21s] Writing Binary DB to db/PE_top_floor_planned.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:03:43     21s] % End Save netlist data ... (date=03/23 22:03:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1401.2M, current mem=1386.8M)
[03/23 22:03:43     21s] Saving symbol-table file in separate thread ...
[03/23 22:03:43     21s] Saving congestion map file in separate thread ...
[03/23 22:03:43     21s] Saving congestion map file db/PE_top_floor_planned.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:03:43     21s] % Begin Save AAE data ... (date=03/23 22:03:43, mem=1387.3M)
[03/23 22:03:43     21s] Saving AAE Data ...
[03/23 22:03:43     21s] % End Save AAE data ... (date=03/23 22:03:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1387.3M, current mem=1387.3M)
[03/23 22:03:43     21s] Saving preference file db/PE_top_floor_planned.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:03:43     21s] Saving mode setting ...
[03/23 22:03:43     21s] Saving global file ...
[03/23 22:03:44     21s] Saving Drc markers ...
[03/23 22:03:44     21s] ... No Drc file written since there is no markers found.
[03/23 22:03:44     21s] % Begin Save routing data ... (date=03/23 22:03:44, mem=1392.1M)
[03/23 22:03:44     21s] Saving route file ...
[03/23 22:03:44     21s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1444.0M) ***
[03/23 22:03:44     21s] % End Save routing data ... (date=03/23 22:03:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1392.3M, current mem=1392.3M)
[03/23 22:03:44     21s] Saving special route data file in separate thread ...
[03/23 22:03:44     21s] Saving PG Conn data in separate thread ...
[03/23 22:03:44     21s] Saving placement file in separate thread ...
[03/23 22:03:44     21s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:03:44     21s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:03:44     21s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:44     21s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:44     21s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1460.0M) ***
[03/23 22:03:44     21s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:44     21s] Saving property file db/PE_top_floor_planned.enc.dat.tmp/PE_top.prop
[03/23 22:03:44     21s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1460.0M) ***
[03/23 22:03:44     21s] Saving preRoute extracted patterns in file 'db/PE_top_floor_planned.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:03:44     21s] Saving preRoute extraction data in directory 'db/PE_top_floor_planned.enc.dat.tmp/extraction/' ...
[03/23 22:03:44     21s] Checksum of RCGrid density data::96
[03/23 22:03:44     21s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:44     21s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:44     21s] % Begin Save power constraints data ... (date=03/23 22:03:44, mem=1394.7M)
[03/23 22:03:44     22s] % End Save power constraints data ... (date=03/23 22:03:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.7M, current mem=1394.7M)
[03/23 22:03:45     22s] Generated self-contained design PE_top_floor_planned.enc.dat.tmp
[03/23 22:03:45     22s] #% End save design ... (date=03/23 22:03:45, total cpu=0:00:00.6, real=0:00:02.0, peak res=1422.6M, current mem=1397.3M)
[03/23 22:03:45     22s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:03:45     22s] 
[03/23 22:03:45     22s] <CMD> saveDesign db/PE_top_insts_placed.enc
[03/23 22:03:45     22s] #% Begin save design ... (date=03/23 22:03:45, mem=1397.3M)
[03/23 22:03:45     22s] % Begin Save ccopt configuration ... (date=03/23 22:03:45, mem=1397.3M)
[03/23 22:03:45     22s] % End Save ccopt configuration ... (date=03/23 22:03:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1397.3M, current mem=1397.3M)
[03/23 22:03:45     22s] % Begin Save netlist data ... (date=03/23 22:03:45, mem=1397.3M)
[03/23 22:03:45     22s] Writing Binary DB to db/PE_top_insts_placed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:03:45     22s] % End Save netlist data ... (date=03/23 22:03:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1397.6M, current mem=1397.6M)
[03/23 22:03:45     22s] Saving symbol-table file in separate thread ...
[03/23 22:03:45     22s] Saving congestion map file in separate thread ...
[03/23 22:03:45     22s] Saving congestion map file db/PE_top_insts_placed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:03:45     22s] % Begin Save AAE data ... (date=03/23 22:03:45, mem=1397.6M)
[03/23 22:03:45     22s] Saving AAE Data ...
[03/23 22:03:45     22s] % End Save AAE data ... (date=03/23 22:03:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1397.6M, current mem=1397.6M)
[03/23 22:03:45     22s] Saving preference file db/PE_top_insts_placed.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:03:45     22s] Saving mode setting ...
[03/23 22:03:45     22s] Saving global file ...
[03/23 22:03:46     22s] Saving Drc markers ...
[03/23 22:03:46     22s] ... No Drc file written since there is no markers found.
[03/23 22:03:46     22s] % Begin Save routing data ... (date=03/23 22:03:46, mem=1397.8M)
[03/23 22:03:46     22s] Saving route file ...
[03/23 22:03:46     22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1481.9M) ***
[03/23 22:03:46     22s] % End Save routing data ... (date=03/23 22:03:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1397.8M, current mem=1397.8M)
[03/23 22:03:46     22s] Saving special route data file in separate thread ...
[03/23 22:03:46     22s] Saving PG Conn data in separate thread ...
[03/23 22:03:46     22s] Saving placement file in separate thread ...
[03/23 22:03:46     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:03:46     22s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:03:46     22s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:46     22s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:46     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1495.9M) ***
[03/23 22:03:46     22s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:46     22s] Saving property file db/PE_top_insts_placed.enc.dat.tmp/PE_top.prop
[03/23 22:03:46     22s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1495.9M) ***
[03/23 22:03:46     22s] Saving preRoute extracted patterns in file 'db/PE_top_insts_placed.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:03:46     22s] Saving preRoute extraction data in directory 'db/PE_top_insts_placed.enc.dat.tmp/extraction/' ...
[03/23 22:03:46     22s] Checksum of RCGrid density data::96
[03/23 22:03:46     22s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:46     22s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:46     22s] % Begin Save power constraints data ... (date=03/23 22:03:46, mem=1397.9M)
[03/23 22:03:46     22s] % End Save power constraints data ... (date=03/23 22:03:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1397.9M, current mem=1397.9M)
[03/23 22:03:47     22s] Generated self-contained design PE_top_insts_placed.enc.dat.tmp
[03/23 22:03:47     22s] #% End save design ... (date=03/23 22:03:47, total cpu=0:00:00.5, real=0:00:02.0, peak res=1428.5M, current mem=1398.2M)
[03/23 22:03:47     22s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:03:47     22s] 
[03/23 22:03:47     22s] <CMD> clearGlobalNets
[03/23 22:03:47     22s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 22:03:47     22s] 2647 new gnd-pin connections were made to global net 'VSS'.
[03/23 22:03:47     22s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 22:03:47     22s] 2647 new pwr-pin connections were made to global net 'VDD'.
[03/23 22:03:47     22s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 22:03:47     22s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 22:03:47     22s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1
[03/23 22:03:47     22s] 
[03/23 22:03:47     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.0M)
[03/23 22:03:47     22s] Ring generation is complete.
[03/23 22:03:47     22s] vias are now being generated.
[03/23 22:03:47     22s] addRing created 8 wires.
[03/23 22:03:47     22s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 22:03:47     22s] +--------+----------------+----------------+
[03/23 22:03:47     22s] |  Layer |     Created    |     Deleted    |
[03/23 22:03:47     22s] +--------+----------------+----------------+
[03/23 22:03:47     22s] |   M2   |        4       |       NA       |
[03/23 22:03:47     22s] |   V2   |        8       |        0       |
[03/23 22:03:47     22s] |   M3   |        4       |       NA       |
[03/23 22:03:47     22s] +--------+----------------+----------------+
[03/23 22:03:47     22s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M4 bottom M4 left M3 right M3} -rectangle 1
[03/23 22:03:47     22s] 
[03/23 22:03:47     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.0M)
[03/23 22:03:47     22s] Ring generation is complete.
[03/23 22:03:47     22s] vias are now being generated.
[03/23 22:03:47     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (296.00, 6.00).
[03/23 22:03:47     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 494.00) (296.00, 496.00).
[03/23 22:03:47     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 1.00) (299.00, 3.00).
[03/23 22:03:47     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 497.00) (299.00, 499.00).
[03/23 22:03:47     22s] addRing created 4 wires.
[03/23 22:03:47     22s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 22:03:47     22s] +--------+----------------+----------------+
[03/23 22:03:47     22s] |  Layer |     Created    |     Deleted    |
[03/23 22:03:47     22s] +--------+----------------+----------------+
[03/23 22:03:47     22s] |   V3   |        8       |        0       |
[03/23 22:03:47     22s] |   M4   |        4       |       NA       |
[03/23 22:03:47     22s] +--------+----------------+----------------+
[03/23 22:03:47     22s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 22:03:47     22s] #% Begin save design ... (date=03/23 22:03:47, mem=1401.2M)
[03/23 22:03:47     22s] % Begin Save ccopt configuration ... (date=03/23 22:03:47, mem=1401.2M)
[03/23 22:03:47     22s] % End Save ccopt configuration ... (date=03/23 22:03:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1401.2M, current mem=1401.2M)
[03/23 22:03:47     22s] % Begin Save netlist data ... (date=03/23 22:03:47, mem=1401.2M)
[03/23 22:03:47     22s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:03:47     22s] % End Save netlist data ... (date=03/23 22:03:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1401.4M, current mem=1401.4M)
[03/23 22:03:47     22s] Saving symbol-table file in separate thread ...
[03/23 22:03:47     22s] Saving congestion map file in separate thread ...
[03/23 22:03:47     22s] % Begin Save AAE data ... (date=03/23 22:03:47, mem=1401.4M)
[03/23 22:03:47     22s] Saving AAE Data ...
[03/23 22:03:47     22s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:03:47     22s] % End Save AAE data ... (date=03/23 22:03:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1401.4M, current mem=1401.4M)
[03/23 22:03:47     22s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:03:47     22s] Saving mode setting ...
[03/23 22:03:47     22s] Saving global file ...
[03/23 22:03:48     22s] Saving Drc markers ...
[03/23 22:03:48     22s] ... No Drc file written since there is no markers found.
[03/23 22:03:48     22s] % Begin Save routing data ... (date=03/23 22:03:48, mem=1401.4M)
[03/23 22:03:48     22s] Saving route file ...
[03/23 22:03:48     22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1492.6M) ***
[03/23 22:03:48     22s] % End Save routing data ... (date=03/23 22:03:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1401.4M, current mem=1401.4M)
[03/23 22:03:48     22s] Saving special route data file in separate thread ...
[03/23 22:03:48     22s] Saving PG file in separate thread ...
[03/23 22:03:48     22s] Saving placement file in separate thread ...
[03/23 22:03:48     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:03:48     22s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:03:48     22s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:48     23s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1506.6M) ***
[03/23 22:03:48     23s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:03:48 2023)
[03/23 22:03:48     23s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1506.6M) ***
[03/23 22:03:48     23s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:48     23s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:48     23s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/23 22:03:48     23s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1506.6M) ***
[03/23 22:03:48     23s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:03:49     23s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/23 22:03:49     23s] Checksum of RCGrid density data::96
[03/23 22:03:49     23s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:49     23s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:49     23s] % Begin Save power constraints data ... (date=03/23 22:03:49, mem=1402.1M)
[03/23 22:03:49     23s] % End Save power constraints data ... (date=03/23 22:03:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.1M, current mem=1402.1M)
[03/23 22:03:49     23s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/23 22:03:49     23s] #% End save design ... (date=03/23 22:03:49, total cpu=0:00:00.5, real=0:00:02.0, peak res=1432.2M, current mem=1402.1M)
[03/23 22:03:49     23s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:03:49     23s] 
[03/23 22:03:49     23s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 22:03:49     23s] #% Begin sroute (date=03/23 22:03:49, mem=1402.1M)
[03/23 22:03:49     23s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 22:03:49     23s] *** Begin SPECIAL ROUTE on Thu Mar 23 22:03:49 2023 ***
[03/23 22:03:49     23s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 22:03:49     23s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 4.00Ghz)
[03/23 22:03:49     23s] 
[03/23 22:03:49     23s] Begin option processing ...
[03/23 22:03:49     23s] srouteConnectPowerBump set to false
[03/23 22:03:49     23s] routeSelectNet set to "VSS VDD"
[03/23 22:03:49     23s] routeSpecial set to true
[03/23 22:03:49     23s] srouteBottomLayerLimit set to 1
[03/23 22:03:49     23s] srouteConnectBlockPin set to false
[03/23 22:03:49     23s] srouteConnectConverterPin set to false
[03/23 22:03:49     23s] srouteConnectPadPin set to false
[03/23 22:03:49     23s] srouteConnectStripe set to false
[03/23 22:03:49     23s] srouteCrossoverViaTopLayer set to 1
[03/23 22:03:49     23s] srouteFollowCorePinEnd set to 3
[03/23 22:03:49     23s] srouteFollowPadPin set to false
[03/23 22:03:49     23s] sroutePadPinAllPorts set to true
[03/23 22:03:49     23s] sroutePreserveExistingRoutes set to true
[03/23 22:03:49     23s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 22:03:49     23s] srouteStraightConnections set to "straightWithChanges"
[03/23 22:03:49     23s] srouteTopLayerLimit set to 1
[03/23 22:03:49     23s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2871.00 megs.
[03/23 22:03:49     23s] 
[03/23 22:03:49     23s] Reading DB technology information...
[03/23 22:03:49     23s] Finished reading DB technology information.
[03/23 22:03:49     23s] Reading floorplan and netlist information...
[03/23 22:03:49     23s] Finished reading floorplan and netlist information.
[03/23 22:03:49     23s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 22:03:49     23s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 22:03:49     23s] Read in 535 macros, 125 used
[03/23 22:03:49     23s] Read in 124 components
[03/23 22:03:49     23s]   124 core components: 124 unplaced, 0 placed, 0 fixed
[03/23 22:03:49     23s] Read in 68 physical pins
[03/23 22:03:49     23s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 22:03:49     23s] Read in 68 nets
[03/23 22:03:49     23s] Read in 2 special nets, 2 routed
[03/23 22:03:49     23s] Read in 316 terminals
[03/23 22:03:49     23s] 2 nets selected.
[03/23 22:03:49     23s] 
[03/23 22:03:49     23s] Begin power routing ...
[03/23 22:03:49     23s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 22:03:49     23s] CPU time for VDD FollowPin 0 seconds
[03/23 22:03:49     23s] CPU time for VSS FollowPin 0 seconds
[03/23 22:03:49     23s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 496.000) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 22:03:49     23s]   Number of Core ports routed: 0  open: 272
[03/23 22:03:49     23s]   Number of Followpin connections: 136
[03/23 22:03:49     23s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2874.00 megs.
[03/23 22:03:49     23s] 
[03/23 22:03:49     23s] 
[03/23 22:03:49     23s] 
[03/23 22:03:49     23s]  Begin updating DB with routing results ...
[03/23 22:03:49     23s]  Updating DB with 68 io pins ...
[03/23 22:03:49     23s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/23 22:03:49     23s] Pin and blockage extraction finished
[03/23 22:03:49     23s] 
[03/23 22:03:49     23s] sroute created 136 wires.
[03/23 22:03:49     23s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 22:03:49     23s] +--------+----------------+----------------+
[03/23 22:03:49     23s] |  Layer |     Created    |     Deleted    |
[03/23 22:03:49     23s] +--------+----------------+----------------+
[03/23 22:03:49     23s] |   M1   |       136      |       NA       |
[03/23 22:03:49     23s] +--------+----------------+----------------+
[03/23 22:03:49     23s] #% End sroute (date=03/23 22:03:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=1414.6M, current mem=1414.6M)
[03/23 22:03:49     23s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 22:03:49     23s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 22:03:49     23s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 278
[03/23 22:03:49     23s] #% Begin addStripe (date=03/23 22:03:49, mem=1414.6M)
[03/23 22:03:49     23s] 
[03/23 22:03:49     23s] Initialize fgc environment(mem: 1490.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Starting stripe generation ...
[03/23 22:03:49     23s] Non-Default Mode Option Settings :
[03/23 22:03:49     23s]   NONE
[03/23 22:03:49     23s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 22:03:49     23s] Type 'man IMPPP-4055' for more detail.
[03/23 22:03:49     23s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:49     23s] Stripe generation is complete.
[03/23 22:03:49     23s] vias are now being generated.
[03/23 22:03:49     23s] addStripe created 26 wires.
[03/23 22:03:49     23s] ViaGen created 3640 vias, deleted 0 via to avoid violation.
[03/23 22:03:49     23s] +--------+----------------+----------------+
[03/23 22:03:49     23s] |  Layer |     Created    |     Deleted    |
[03/23 22:03:49     23s] +--------+----------------+----------------+
[03/23 22:03:49     23s] |   V1   |      1768      |        0       |
[03/23 22:03:49     23s] |   V2   |      1820      |        0       |
[03/23 22:03:49     23s] |   M3   |       26       |       NA       |
[03/23 22:03:49     23s] |   V3   |       52       |        0       |
[03/23 22:03:49     23s] +--------+----------------+----------------+
[03/23 22:03:49     23s] #% End addStripe (date=03/23 22:03:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1416.1M, current mem=1416.1M)
[03/23 22:03:49     23s] <CMD> setAddStripeMode -stacked_via_bottom_layer M3 -max_via_size {blockPin 100% 100% 100%}
[03/23 22:03:49     23s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 22:03:49     23s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 378
[03/23 22:03:50     23s] #% Begin addStripe (date=03/23 22:03:49, mem=1416.1M)
[03/23 22:03:50     23s] 
[03/23 22:03:50     23s] Initialize fgc environment(mem: 1490.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Starting stripe generation ...
[03/23 22:03:50     23s] Non-Default Mode Option Settings :
[03/23 22:03:50     23s]   NONE
[03/23 22:03:50     23s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 22:03:50     23s] Type 'man IMPPP-4055' for more detail.
[03/23 22:03:50     23s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1490.9M)
[03/23 22:03:50     23s] Stripe generation is complete.
[03/23 22:03:50     23s] vias are now being generated.
[03/23 22:03:50     23s] addStripe created 36 wires.
[03/23 22:03:50     23s] ViaGen created 540 vias, deleted 0 via to avoid violation.
[03/23 22:03:50     23s] +--------+----------------+----------------+
[03/23 22:03:50     23s] |  Layer |     Created    |     Deleted    |
[03/23 22:03:50     23s] +--------+----------------+----------------+
[03/23 22:03:50     23s] |   V3   |       540      |        0       |
[03/23 22:03:50     23s] |   M4   |       36       |       NA       |
[03/23 22:03:50     23s] +--------+----------------+----------------+
[03/23 22:03:50     23s] #% End addStripe (date=03/23 22:03:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1416.1M, current mem=1416.1M)
[03/23 22:03:50     23s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/23 22:03:50     23s] #% Begin save design ... (date=03/23 22:03:50, mem=1416.1M)
[03/23 22:03:50     23s] % Begin Save ccopt configuration ... (date=03/23 22:03:50, mem=1416.1M)
[03/23 22:03:50     23s] % End Save ccopt configuration ... (date=03/23 22:03:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1416.1M, current mem=1416.1M)
[03/23 22:03:50     23s] % Begin Save netlist data ... (date=03/23 22:03:50, mem=1416.1M)
[03/23 22:03:50     23s] Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:03:50     23s] % End Save netlist data ... (date=03/23 22:03:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1435.1M, current mem=1416.3M)
[03/23 22:03:50     23s] Saving symbol-table file in separate thread ...
[03/23 22:03:50     23s] Saving congestion map file in separate thread ...
[03/23 22:03:50     23s] Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:03:50     23s] % Begin Save AAE data ... (date=03/23 22:03:50, mem=1416.3M)
[03/23 22:03:50     23s] Saving AAE Data ...
[03/23 22:03:50     23s] % End Save AAE data ... (date=03/23 22:03:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1416.3M, current mem=1416.3M)
[03/23 22:03:50     23s] Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:03:50     23s] Saving mode setting ...
[03/23 22:03:50     23s] Saving global file ...
[03/23 22:03:50     23s] Saving Drc markers ...
[03/23 22:03:51     24s] ... 272 markers are saved ...
[03/23 22:03:51     24s] ... 0 geometry drc markers are saved ...
[03/23 22:03:51     24s] ... 0 antenna drc markers are saved ...
[03/23 22:03:51     24s] % Begin Save routing data ... (date=03/23 22:03:51, mem=1416.5M)
[03/23 22:03:51     24s] Saving route file ...
[03/23 22:03:51     24s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1490.5M) ***
[03/23 22:03:51     24s] % End Save routing data ... (date=03/23 22:03:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1416.5M, current mem=1416.5M)
[03/23 22:03:51     24s] Saving special route data file in separate thread ...
[03/23 22:03:51     24s] Saving PG file in separate thread ...
[03/23 22:03:51     24s] Saving placement file in separate thread ...
[03/23 22:03:51     24s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:03:51     24s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:03:51     24s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:51     24s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1521.5M) ***
[03/23 22:03:51     24s] Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:03:51 2023)
[03/23 22:03:51     24s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1521.5M) ***
[03/23 22:03:51     24s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:51     24s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:52     24s] Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
[03/23 22:03:52     24s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1513.5M) ***
[03/23 22:03:52     24s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:03:52     24s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
[03/23 22:03:52     24s] Checksum of RCGrid density data::96
[03/23 22:03:52     24s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:52     24s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:03:52     24s] % Begin Save power constraints data ... (date=03/23 22:03:52, mem=1416.8M)
[03/23 22:03:52     24s] % End Save power constraints data ... (date=03/23 22:03:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1416.8M, current mem=1416.8M)
[03/23 22:03:52     24s] Generated self-contained design PE_top_power_grid.enc.dat.tmp
[03/23 22:03:52     24s] #% End save design ... (date=03/23 22:03:52, total cpu=0:00:00.5, real=0:00:02.0, peak res=1447.3M, current mem=1414.5M)
[03/23 22:03:52     24s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:03:52     24s] 
[03/23 22:03:52     24s] <CMD> setDesignMode -process 130
[03/23 22:03:52     24s] ##  Process: 130           (User Set)               
[03/23 22:03:52     24s] ##     Node: (not set)                           
[03/23 22:03:52     24s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/23 22:03:52     24s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[03/23 22:03:52     24s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/23 22:03:52     24s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/23 22:03:52     24s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[03/23 22:03:52     24s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[03/23 22:03:52     24s] <CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
[03/23 22:03:52     24s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/23 22:03:52     24s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 22:03:52     24s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 22:03:52     24s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/23 22:03:52     24s] <CMD> setPlaceMode -timingDriven true -maxDensity 0.8 -uniformDensity true
[03/23 22:03:52     24s] <CMD> timeDesign -prePlace
[03/23 22:03:52     24s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:24.4/0:01:07.3 (0.4), mem = 1493.5M
[03/23 22:03:52     24s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/23 22:03:52     24s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/23 22:03:52     24s] Multithreaded Timing Analysis is initialized with 6 threads
[03/23 22:03:52     24s] 
[03/23 22:03:52     24s] Set Using Default Delay Limit as 101.
[03/23 22:03:52     24s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/23 22:03:52     24s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/23 22:03:52     24s] Set Default Net Delay as 0 ps.
[03/23 22:03:52     24s] Set Default Net Load as 0 pF. 
[03/23 22:03:52     24s] Set Default Input Pin Transition as 1 ps.
[03/23 22:03:52     24s] Effort level <high> specified for reg2reg path_group
[03/23 22:03:53     24s] All LLGs are deleted
[03/23 22:03:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:53     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1731.9M, EPOCH TIME: 1679623433.017735
[03/23 22:03:53     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1731.9M, EPOCH TIME: 1679623433.017946
[03/23 22:03:53     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1731.9M, EPOCH TIME: 1679623433.018433
[03/23 22:03:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:53     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1827.9M, EPOCH TIME: 1679623433.021297
[03/23 22:03:53     24s] Max number of tech site patterns supported in site array is 256.
[03/23 22:03:53     24s] Core basic site is IBM13SITE
[03/23 22:03:53     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1827.9M, EPOCH TIME: 1679623433.028602
[03/23 22:03:53     24s] After signature check, allow fast init is false, keep pre-filter is false.
[03/23 22:03:53     24s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 22:03:53     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.005, MEM:1859.9M, EPOCH TIME: 1679623433.033677
[03/23 22:03:53     24s] Use non-trimmed site array because memory saving is not enough.
[03/23 22:03:53     24s] SiteArray: non-trimmed site array dimensions = 135 x 715
[03/23 22:03:53     24s] SiteArray: use 520,192 bytes
[03/23 22:03:53     24s] SiteArray: current memory after site array memory allocation 1860.4M
[03/23 22:03:53     24s] SiteArray: FP blocked sites are writable
[03/23 22:03:53     24s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1828.4M, EPOCH TIME: 1679623433.038639
[03/23 22:03:53     24s] Process 4202 wires and vias for routing blockage analysis
[03/23 22:03:53     24s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.015, REAL:0.006, MEM:1860.4M, EPOCH TIME: 1679623433.044625
[03/23 22:03:53     24s] SiteArray: number of non floorplan blocked sites for llg default is 96525
[03/23 22:03:53     24s] Atter site array init, number of instance map data is 0.
[03/23 22:03:53     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.042, REAL:0.025, MEM:1860.4M, EPOCH TIME: 1679623433.046153
[03/23 22:03:53     24s] 
[03/23 22:03:53     24s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:03:53     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.048, REAL:0.030, MEM:1764.4M, EPOCH TIME: 1679623433.048421
[03/23 22:03:53     24s] All LLGs are deleted
[03/23 22:03:53     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:53     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:53     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1764.4M, EPOCH TIME: 1679623433.049953
[03/23 22:03:53     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1764.4M, EPOCH TIME: 1679623433.050118
[03/23 22:03:53     24s] Starting delay calculation for Setup views
[03/23 22:03:53     24s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:03:53     25s] AAE DB initialization (MEM=1764.4 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 22:03:53     25s] #################################################################################
[03/23 22:03:53     25s] # Design Stage: PreRoute
[03/23 22:03:53     25s] # Design Name: PE_top
[03/23 22:03:53     25s] # Design Mode: 130nm
[03/23 22:03:53     25s] # Analysis Mode: MMMC Non-OCV 
[03/23 22:03:53     25s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:03:53     25s] # Signoff Settings: SI Off 
[03/23 22:03:53     25s] #################################################################################
[03/23 22:03:53     25s] Topological Sorting (REAL = 0:00:00.0, MEM = 1765.4M, InitMEM = 1764.4M)
[03/23 22:03:53     25s] Calculate delays in Single mode...
[03/23 22:03:53     25s] Start delay calculation (fullDC) (6 T). (MEM=1765.41)
[03/23 22:03:53     25s] siFlow : Timing analysis mode is single, using late cdB files
[03/23 22:03:53     25s] Start AAE Lib Loading. (MEM=1776.93)
[03/23 22:03:53     25s] End AAE Lib Loading. (MEM=1815.08 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 22:03:53     25s] End AAE Lib Interpolated Model. (MEM=1815.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:03:53     25s] Total number of fetched objects 2714
[03/23 22:03:53     25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:03:53     25s] End delay calculation. (MEM=2217.11 CPU=0:00:00.3 REAL=0:00:00.0)
[03/23 22:03:54     26s] End delay calculation (fullDC). (MEM=2217.11 CPU=0:00:00.8 REAL=0:00:01.0)
[03/23 22:03:54     26s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2217.1M) ***
[03/23 22:03:54     26s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:00:26.3 mem=2169.1M)
[03/23 22:03:54     26s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.296  |  0.296  |  0.466  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:03:54     26s] All LLGs are deleted
[03/23 22:03:54     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2007.1M, EPOCH TIME: 1679623434.386820
[03/23 22:03:54     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2007.1M, EPOCH TIME: 1679623434.387097
[03/23 22:03:54     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2007.1M, EPOCH TIME: 1679623434.387833
[03/23 22:03:54     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2103.1M, EPOCH TIME: 1679623434.390815
[03/23 22:03:54     26s] Max number of tech site patterns supported in site array is 256.
[03/23 22:03:54     26s] Core basic site is IBM13SITE
[03/23 22:03:54     26s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2103.1M, EPOCH TIME: 1679623434.398816
[03/23 22:03:54     26s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:03:54     26s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:03:54     26s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.004, MEM:2127.1M, EPOCH TIME: 1679623434.402970
[03/23 22:03:54     26s] Fast DP-INIT is on for default
[03/23 22:03:54     26s] Atter site array init, number of instance map data is 0.
[03/23 22:03:54     26s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:2127.1M, EPOCH TIME: 1679623434.408364
[03/23 22:03:54     26s] 
[03/23 22:03:54     26s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:03:54     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.022, MEM:2031.1M, EPOCH TIME: 1679623434.410239
[03/23 22:03:54     26s] All LLGs are deleted
[03/23 22:03:54     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2031.1M, EPOCH TIME: 1679623434.412721
[03/23 22:03:54     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1679623434.412945
[03/23 22:03:54     26s] Density: 27.475%
------------------------------------------------------------------
All LLGs are deleted
[03/23 22:03:54     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2031.1M, EPOCH TIME: 1679623434.417446
[03/23 22:03:54     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1679623434.417674
[03/23 22:03:54     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2031.1M, EPOCH TIME: 1679623434.418367
[03/23 22:03:54     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2095.1M, EPOCH TIME: 1679623434.420804
[03/23 22:03:54     26s] Max number of tech site patterns supported in site array is 256.
[03/23 22:03:54     26s] Core basic site is IBM13SITE
[03/23 22:03:54     26s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2095.1M, EPOCH TIME: 1679623434.434153
[03/23 22:03:54     26s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:03:54     26s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:03:54     26s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.005, MEM:2127.1M, EPOCH TIME: 1679623434.439348
[03/23 22:03:54     26s] Fast DP-INIT is on for default
[03/23 22:03:54     26s] Atter site array init, number of instance map data is 0.
[03/23 22:03:54     26s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.021, MEM:2127.1M, EPOCH TIME: 1679623434.441927
[03/23 22:03:54     26s] 
[03/23 22:03:54     26s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:03:54     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.026, MEM:2031.1M, EPOCH TIME: 1679623434.444383
[03/23 22:03:54     26s] All LLGs are deleted
[03/23 22:03:54     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2031.1M, EPOCH TIME: 1679623434.446009
[03/23 22:03:54     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1679623434.446207
[03/23 22:03:54     26s] Set Using Default Delay Limit as 1000.
[03/23 22:03:54     26s] Resetting back High Fanout Nets as non-ideal
[03/23 22:03:54     26s] Set Default Net Delay as 1000 ps.
[03/23 22:03:54     26s] Set Default Input Pin Transition as 0.1 ps.
[03/23 22:03:54     26s] Set Default Net Load as 0.5 pF. 
[03/23 22:03:54     26s] Reported timing to dir ./timingReports
[03/23 22:03:54     26s] Total CPU time: 2.3 sec
[03/23 22:03:54     26s] Total Real time: 2.0 sec
[03/23 22:03:54     26s] Total Memory Usage: 1944.597656 Mbytes
[03/23 22:03:54     26s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.3/0:00:01.8 (1.2), totSession cpu/real = 0:00:26.7/0:01:09.2 (0.4), mem = 1944.6M
[03/23 22:03:54     26s] 
[03/23 22:03:54     26s] =============================================================================================
[03/23 22:03:54     26s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[03/23 22:03:54     26s] =============================================================================================
[03/23 22:03:54     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:03:54     26s] ---------------------------------------------------------------------------------------------
[03/23 22:03:54     26s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:03:54     26s] [ OptSummaryReport       ]      1   0:00:00.2  (   8.1 % )     0:00:01.5 /  0:00:01.8    1.2
[03/23 22:03:54     26s] [ TimingUpdate           ]      1   0:00:00.6  (  33.1 % )     0:00:01.1 /  0:00:01.5    1.3
[03/23 22:03:54     26s] [ FullDelayCalc          ]      1   0:00:00.5  (  28.4 % )     0:00:00.5 /  0:00:00.8    1.5
[03/23 22:03:54     26s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 22:03:54     26s] [ GenerateReports        ]      1   0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.1    0.9
[03/23 22:03:54     26s] [ MISC                   ]          0:00:00.4  (  20.2 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 22:03:54     26s] ---------------------------------------------------------------------------------------------
[03/23 22:03:54     26s]  timeDesign #1 TOTAL                0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:02.3    1.2
[03/23 22:03:54     26s] ---------------------------------------------------------------------------------------------
[03/23 22:03:54     26s] 
[03/23 22:03:54     26s] <CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/23 22:03:54     26s] **INFO: User settings:
[03/23 22:03:54     26s] setDesignMode -process                      130
[03/23 22:03:54     26s] setExtractRCMode -coupling_c_th             0.4
[03/23 22:03:54     26s] setExtractRCMode -relative_c_th             1
[03/23 22:03:54     26s] setExtractRCMode -total_c_th                0
[03/23 22:03:54     26s] setDelayCalMode -enable_high_fanout         true
[03/23 22:03:54     26s] setDelayCalMode -engine                     aae
[03/23 22:03:54     26s] setDelayCalMode -ignoreNetLoad              false
[03/23 22:03:54     26s] setDelayCalMode -socv_accuracy_mode         low
[03/23 22:03:54     26s] setOptMode -addInst                         true
[03/23 22:03:54     26s] setOptMode -addInstancePrefix               PLACED
[03/23 22:03:54     26s] setOptMode -allEndPoints                    true
[03/23 22:03:54     26s] setOptMode -drcMargin                       0.1
[03/23 22:03:54     26s] setOptMode -effort                          high
[03/23 22:03:54     26s] setOptMode -fixDrc                          true
[03/23 22:03:54     26s] setOptMode -fixFanoutLoad                   true
[03/23 22:03:54     26s] setOptMode -holdTargetSlack                 0.05
[03/23 22:03:54     26s] setOptMode -maxLength                       1000
[03/23 22:03:54     26s] setOptMode -restruct                        false
[03/23 22:03:54     26s] setOptMode -setupTargetSlack                0.05
[03/23 22:03:54     26s] setOptMode -usefulSkew                      false
[03/23 22:03:54     26s] setPlaceMode -place_global_max_density      0.8
[03/23 22:03:54     26s] setPlaceMode -place_global_uniform_density  true
[03/23 22:03:54     26s] setPlaceMode -timingDriven                  true
[03/23 22:03:54     26s] setAnalysisMode -analysisType               single
[03/23 22:03:54     26s] setAnalysisMode -checkType                  setup
[03/23 22:03:54     26s] setAnalysisMode -clkSrcPath                 false
[03/23 22:03:54     26s] setAnalysisMode -clockPropagation           forcedIdeal
[03/23 22:03:54     26s] 
[03/23 22:03:54     26s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:26.7/0:01:09.2 (0.4), mem = 1944.6M
[03/23 22:03:54     26s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/23 22:03:54     26s] *** Starting GigaPlace ***
[03/23 22:03:54     26s] #optDebug: fT-E <X 2 3 1 0>
[03/23 22:03:54     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:1944.6M, EPOCH TIME: 1679623434.546109
[03/23 22:03:54     26s] Processing tracks to init pin-track alignment.
[03/23 22:03:54     26s] z: 2, totalTracks: 1
[03/23 22:03:54     26s] z: 4, totalTracks: 1
[03/23 22:03:54     26s] z: 6, totalTracks: 1
[03/23 22:03:54     26s] z: 8, totalTracks: 1
[03/23 22:03:54     26s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:03:54     26s] All LLGs are deleted
[03/23 22:03:54     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1944.6M, EPOCH TIME: 1679623434.549339
[03/23 22:03:54     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1944.1M, EPOCH TIME: 1679623434.549703
[03/23 22:03:54     26s] # Building PE_top llgBox search-tree.
[03/23 22:03:54     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1944.1M, EPOCH TIME: 1679623434.550227
[03/23 22:03:54     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2008.1M, EPOCH TIME: 1679623434.553541
[03/23 22:03:54     26s] Max number of tech site patterns supported in site array is 256.
[03/23 22:03:54     26s] Core basic site is IBM13SITE
[03/23 22:03:54     26s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2008.1M, EPOCH TIME: 1679623434.562319
[03/23 22:03:54     26s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:03:54     26s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 22:03:54     26s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.004, MEM:2040.1M, EPOCH TIME: 1679623434.566651
[03/23 22:03:54     26s] SiteArray: non-trimmed site array dimensions = 135 x 715
[03/23 22:03:54     26s] SiteArray: use 520,192 bytes
[03/23 22:03:54     26s] SiteArray: current memory after site array memory allocation 2040.6M
[03/23 22:03:54     26s] SiteArray: FP blocked sites are writable
[03/23 22:03:54     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:03:54     26s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2008.6M, EPOCH TIME: 1679623434.574366
[03/23 22:03:54     26s] Process 4202 wires and vias for routing blockage analysis
[03/23 22:03:54     26s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.015, REAL:0.007, MEM:2040.6M, EPOCH TIME: 1679623434.581801
[03/23 22:03:54     26s] SiteArray: number of non floorplan blocked sites for llg default is 96525
[03/23 22:03:54     26s] Atter site array init, number of instance map data is 0.
[03/23 22:03:54     26s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.038, REAL:0.030, MEM:2040.6M, EPOCH TIME: 1679623434.583221
[03/23 22:03:54     26s] 
[03/23 22:03:54     26s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:03:54     26s] OPERPROF:     Starting CMU at level 3, MEM:2040.6M, EPOCH TIME: 1679623434.584132
[03/23 22:03:54     26s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2040.6M, EPOCH TIME: 1679623434.584839
[03/23 22:03:54     26s] 
[03/23 22:03:54     26s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:03:54     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.037, MEM:1944.6M, EPOCH TIME: 1679623434.586975
[03/23 22:03:54     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1944.6M, EPOCH TIME: 1679623434.587125
[03/23 22:03:54     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:1944.6M, EPOCH TIME: 1679623434.591056
[03/23 22:03:54     26s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1944.6MB).
[03/23 22:03:54     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.056, REAL:0.047, MEM:1944.6M, EPOCH TIME: 1679623434.593499
[03/23 22:03:54     26s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1944.6M, EPOCH TIME: 1679623434.593601
[03/23 22:03:54     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] All LLGs are deleted
[03/23 22:03:54     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:54     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1944.6M, EPOCH TIME: 1679623434.595735
[03/23 22:03:54     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1944.6M, EPOCH TIME: 1679623434.596165
[03/23 22:03:54     26s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.004, MEM:1944.6M, EPOCH TIME: 1679623434.597124
[03/23 22:03:54     26s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.8/0:01:09.2 (0.4), mem = 1944.6M
[03/23 22:03:54     26s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 22:03:54     26s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 716, percentage of missing scan cell = 0.00% (0 / 716)
[03/23 22:03:54     26s] no activity file in design. spp won't run.
[03/23 22:03:54     26s] #Start colorize_geometry on Thu Mar 23 22:03:54 2023
[03/23 22:03:54     26s] #
[03/23 22:03:54     26s] ### Time Record (colorize_geometry) is installed.
[03/23 22:03:54     26s] ### Time Record (Pre Callback) is installed.
[03/23 22:03:54     26s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:03:54     26s] ### Time Record (DB Import) is installed.
[03/23 22:03:54     26s] #create default rule from bind_ndr_rule rule=0x7fef1232c480 0x7feeda388018
[03/23 22:03:54     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=1144108932 pin_access=1 inst_pattern=1
[03/23 22:03:54     27s] ### Time Record (DB Import) is uninstalled.
[03/23 22:03:54     27s] ### Time Record (DB Export) is installed.
[03/23 22:03:54     27s] Extracting standard cell pins and blockage ...... 
[03/23 22:03:54     27s] Pin and blockage extraction finished
[03/23 22:03:54     27s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=1144108932 pin_access=1 inst_pattern=1
[03/23 22:03:54     27s] ### Time Record (DB Export) is uninstalled.
[03/23 22:03:54     27s] ### Time Record (Post Callback) is installed.
[03/23 22:03:54     27s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:03:54     27s] #
[03/23 22:03:54     27s] #colorize_geometry statistics:
[03/23 22:03:54     27s] #Cpu time = 00:00:00
[03/23 22:03:54     27s] #Elapsed time = 00:00:00
[03/23 22:03:54     27s] #Increased memory = 29.96 (MB)
[03/23 22:03:54     27s] #Total memory = 1653.91 (MB)
[03/23 22:03:54     27s] #Peak memory = 1761.10 (MB)
[03/23 22:03:54     27s] #Number of warnings = 0
[03/23 22:03:54     27s] #Total number of warnings = 2
[03/23 22:03:54     27s] #Number of fails = 0
[03/23 22:03:54     27s] #Total number of fails = 0
[03/23 22:03:54     27s] #Complete colorize_geometry on Thu Mar 23 22:03:54 2023
[03/23 22:03:54     27s] #
[03/23 22:03:54     27s] ### Time Record (colorize_geometry) is uninstalled.
[03/23 22:03:54     27s] ### 
[03/23 22:03:54     27s] ###   Scalability Statistics
[03/23 22:03:54     27s] ### 
[03/23 22:03:54     27s] ### ------------------------+----------------+----------------+----------------+
[03/23 22:03:54     27s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/23 22:03:54     27s] ### ------------------------+----------------+----------------+----------------+
[03/23 22:03:54     27s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/23 22:03:54     27s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/23 22:03:54     27s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/23 22:03:54     27s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/23 22:03:54     27s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/23 22:03:54     27s] ### ------------------------+----------------+----------------+----------------+
[03/23 22:03:54     27s] ### 
[03/23 22:03:55     27s] {MMLU 0 0 2714}
[03/23 22:03:55     27s] ### Creating LA Mngr. totSessionCpu=0:00:27.2 mem=1962.6M
[03/23 22:03:55     27s] ### Creating LA Mngr, finished. totSessionCpu=0:00:27.2 mem=1962.6M
[03/23 22:03:55     27s] *** Start deleteBufferTree ***
[03/23 22:03:55     27s] Info: Detect buffers to remove automatically.
[03/23 22:03:55     27s] Analyzing netlist ...
[03/23 22:03:55     27s] Updating netlist
[03/23 22:03:55     27s] 
[03/23 22:03:55     27s] *summary: 105 instances (buffers/inverters) removed
[03/23 22:03:55     27s] *** Finish deleteBufferTree (0:00:00.2) ***
[03/23 22:03:55     27s] 
[03/23 22:03:55     27s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:03:55     27s] 
[03/23 22:03:55     27s] TimeStamp Deleting Cell Server End ...
[03/23 22:03:55     27s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 22:03:55     27s] Info: 6 threads available for lower-level modules during optimization.
[03/23 22:03:55     27s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1981.9M, EPOCH TIME: 1679623435.226829
[03/23 22:03:55     27s] Deleted 0 physical inst  (cell - / prefix -).
[03/23 22:03:55     27s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1981.9M, EPOCH TIME: 1679623435.227092
[03/23 22:03:55     27s] INFO: #ExclusiveGroups=0
[03/23 22:03:55     27s] INFO: There are no Exclusive Groups.
[03/23 22:03:55     27s] No user-set net weight.
[03/23 22:03:55     27s] Net fanout histogram:
[03/23 22:03:55     27s] 2		: 1403 (53.5%) nets
[03/23 22:03:55     27s] 3		: 737 (28.1%) nets
[03/23 22:03:55     27s] 4     -	14	: 452 (17.2%) nets
[03/23 22:03:55     27s] 15    -	39	: 28 (1.1%) nets
[03/23 22:03:55     27s] 40    -	79	: 0 (0.0%) nets
[03/23 22:03:55     27s] 80    -	159	: 1 (0.0%) nets
[03/23 22:03:55     27s] 160   -	319	: 0 (0.0%) nets
[03/23 22:03:55     27s] 320   -	639	: 0 (0.0%) nets
[03/23 22:03:55     27s] 640   -	1279	: 1 (0.0%) nets
[03/23 22:03:55     27s] 1280  -	2559	: 0 (0.0%) nets
[03/23 22:03:55     27s] 2560  -	5119	: 0 (0.0%) nets
[03/23 22:03:55     27s] 5120+		: 0 (0.0%) nets
[03/23 22:03:55     27s] **WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
[03/23 22:03:55     27s] no activity file in design. spp won't run.
[03/23 22:03:55     27s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/23 22:03:55     27s] Scan chains were not defined.
[03/23 22:03:55     27s] Processing tracks to init pin-track alignment.
[03/23 22:03:55     27s] z: 2, totalTracks: 1
[03/23 22:03:55     27s] z: 4, totalTracks: 1
[03/23 22:03:55     27s] z: 6, totalTracks: 1
[03/23 22:03:55     27s] z: 8, totalTracks: 1
[03/23 22:03:55     27s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:03:55     27s] All LLGs are deleted
[03/23 22:03:55     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:55     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:55     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1981.9M, EPOCH TIME: 1679623435.235191
[03/23 22:03:55     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1981.9M, EPOCH TIME: 1679623435.235478
[03/23 22:03:55     27s] #std cell=2555 (0 fixed + 2555 movable) #buf cell=0 #inv cell=209 #block=0 (0 floating + 0 preplaced)
[03/23 22:03:55     27s] #ioInst=0 #net=2622 #term=9384 #term/net=3.58, #fixedIo=68, #floatIo=0, #fixedPin=0, #floatPin=68
[03/23 22:03:55     27s] stdCell: 2555 single + 0 double + 0 multi
[03/23 22:03:55     27s] Total standard cell length = 10.3416 (mm), area = 0.0372 (mm^2)
[03/23 22:03:55     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1981.9M, EPOCH TIME: 1679623435.236905
[03/23 22:03:55     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:55     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:03:55     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2061.9M, EPOCH TIME: 1679623435.239781
[03/23 22:03:55     27s] Max number of tech site patterns supported in site array is 256.
[03/23 22:03:55     27s] Core basic site is IBM13SITE
[03/23 22:03:55     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2061.9M, EPOCH TIME: 1679623435.251893
[03/23 22:03:55     27s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:03:55     27s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 22:03:55     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.004, MEM:2077.9M, EPOCH TIME: 1679623435.256331
[03/23 22:03:55     27s] SiteArray: non-trimmed site array dimensions = 135 x 715
[03/23 22:03:55     27s] SiteArray: use 520,192 bytes
[03/23 22:03:55     27s] SiteArray: current memory after site array memory allocation 2077.9M
[03/23 22:03:55     27s] SiteArray: FP blocked sites are writable
[03/23 22:03:55     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:03:55     27s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2045.9M, EPOCH TIME: 1679623435.261508
[03/23 22:03:55     27s] Process 4202 wires and vias for routing blockage analysis
[03/23 22:03:55     27s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.014, REAL:0.005, MEM:2077.9M, EPOCH TIME: 1679623435.266989
[03/23 22:03:55     27s] SiteArray: number of non floorplan blocked sites for llg default is 96525
[03/23 22:03:55     27s] Atter site array init, number of instance map data is 0.
[03/23 22:03:55     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.028, MEM:2077.9M, EPOCH TIME: 1679623435.268217
[03/23 22:03:55     27s] 
[03/23 22:03:55     27s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:03:55     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.033, MEM:1981.9M, EPOCH TIME: 1679623435.270072
[03/23 22:03:55     27s] 
[03/23 22:03:55     27s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:03:55     27s] Average module density = 0.268.
[03/23 22:03:55     27s] Density for the design = 0.268.
[03/23 22:03:55     27s]        = stdcell_area 25854 sites (37230 um^2) / alloc_area 96525 sites (138996 um^2).
[03/23 22:03:55     27s] Pin Density = 0.09722.
[03/23 22:03:55     27s]             = total # of pins 9384 / total area 96525.
[03/23 22:03:55     27s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1981.9M, EPOCH TIME: 1679623435.271758
[03/23 22:03:55     27s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.001, MEM:1981.9M, EPOCH TIME: 1679623435.272323
[03/23 22:03:55     27s] OPERPROF: Starting pre-place ADS at level 1, MEM:1981.9M, EPOCH TIME: 1679623435.272516
[03/23 22:03:55     27s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1981.9M, EPOCH TIME: 1679623435.274550
[03/23 22:03:55     27s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1981.9M, EPOCH TIME: 1679623435.274628
[03/23 22:03:55     27s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1981.9M, EPOCH TIME: 1679623435.274692
[03/23 22:03:55     27s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1981.9M, EPOCH TIME: 1679623435.274760
[03/23 22:03:55     27s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1981.9M, EPOCH TIME: 1679623435.274843
[03/23 22:03:55     27s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:1981.9M, EPOCH TIME: 1679623435.275419
[03/23 22:03:55     27s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1981.9M, EPOCH TIME: 1679623435.275515
[03/23 22:03:55     27s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1981.9M, EPOCH TIME: 1679623435.275709
[03/23 22:03:55     27s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:1981.9M, EPOCH TIME: 1679623435.275764
[03/23 22:03:55     27s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:1981.9M, EPOCH TIME: 1679623435.275922
[03/23 22:03:55     27s] ADSU 0.268 -> 0.277. site 96525.000 -> 93414.600. GS 28.800
[03/23 22:03:55     27s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.006, REAL:0.006, MEM:1981.9M, EPOCH TIME: 1679623435.278244
[03/23 22:03:55     27s] OPERPROF: Starting spMPad at level 1, MEM:1969.9M, EPOCH TIME: 1679623435.280313
[03/23 22:03:55     27s] OPERPROF:   Starting spContextMPad at level 2, MEM:1969.9M, EPOCH TIME: 1679623435.280706
[03/23 22:03:55     27s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1969.9M, EPOCH TIME: 1679623435.280771
[03/23 22:03:55     27s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:1969.9M, EPOCH TIME: 1679623435.280869
[03/23 22:03:55     27s] MP  (2555): mp=1.230. U=0.277.
[03/23 22:03:55     27s] InitP A=62889.870, MA=5940.454.
[03/23 22:03:55     27s] Initial padding reaches pin density 0.139 for top
[03/23 22:03:55     27s] InitPadU 0.277 -> 0.811 for top
[03/23 22:03:55     27s] Enabling multi-CPU acceleration with 6 CPU(s) for placement
[03/23 22:03:55     27s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1969.9M, EPOCH TIME: 1679623435.287970
[03/23 22:03:55     27s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:1969.9M, EPOCH TIME: 1679623435.288593
[03/23 22:03:55     27s] === lastAutoLevel = 8 
[03/23 22:03:55     27s] OPERPROF: Starting spInitNetWt at level 1, MEM:1969.9M, EPOCH TIME: 1679623435.290348
[03/23 22:03:55     27s] no activity file in design. spp won't run.
[03/23 22:03:55     27s] [spp] 0
[03/23 22:03:55     27s] [adp] 0:1:1:3
[03/23 22:03:55     27s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.001, REAL:0.001, MEM:1969.9M, EPOCH TIME: 1679623435.291089
[03/23 22:03:55     27s] Clock gating cells determined by native netlist tracing.
[03/23 22:03:55     27s] no activity file in design. spp won't run.
[03/23 22:03:55     27s] no activity file in design. spp won't run.
[03/23 22:03:55     27s] OPERPROF: Starting npMain at level 1, MEM:1969.9M, EPOCH TIME: 1679623435.291779
[03/23 22:03:56     27s] OPERPROF:   Starting npPlace at level 2, MEM:2098.9M, EPOCH TIME: 1679623436.301376
[03/23 22:03:56     27s] Iteration  1: Total net bbox = 3.320e+04 (1.04e+04 2.28e+04)
[03/23 22:03:56     27s]               Est.  stn bbox = 3.848e+04 (1.19e+04 2.66e+04)
[03/23 22:03:56     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2037.9M
[03/23 22:03:56     27s] Iteration  2: Total net bbox = 3.320e+04 (1.04e+04 2.28e+04)
[03/23 22:03:56     27s]               Est.  stn bbox = 3.848e+04 (1.19e+04 2.66e+04)
[03/23 22:03:56     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2037.9M
[03/23 22:03:56     27s] OPERPROF:     Starting InitSKP at level 3, MEM:2037.9M, EPOCH TIME: 1679623436.318889
[03/23 22:03:56     27s] 
[03/23 22:03:56     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:03:56     27s] TLC MultiMap info (StdDelay):
[03/23 22:03:56     27s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:03:56     27s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:03:56     27s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:03:56     27s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:03:56     27s]  Setting StdDelay to: 22.7ps
[03/23 22:03:56     27s] 
[03/23 22:03:56     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:03:56     27s] 
[03/23 22:03:56     27s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:03:56     27s] 
[03/23 22:03:56     27s] TimeStamp Deleting Cell Server End ...
[03/23 22:03:56     27s] 
[03/23 22:03:56     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:03:56     27s] TLC MultiMap info (StdDelay):
[03/23 22:03:56     27s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:03:56     27s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:03:56     27s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:03:56     27s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:03:56     27s]  Setting StdDelay to: 22.7ps
[03/23 22:03:56     27s] 
[03/23 22:03:56     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:03:57     28s] 
[03/23 22:03:57     28s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:03:57     28s] 
[03/23 22:03:57     28s] TimeStamp Deleting Cell Server End ...
[03/23 22:03:57     28s] 
[03/23 22:03:57     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:03:57     28s] TLC MultiMap info (StdDelay):
[03/23 22:03:57     28s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:03:57     28s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:03:57     28s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:03:57     28s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:03:57     28s]  Setting StdDelay to: 22.7ps
[03/23 22:03:57     28s] 
[03/23 22:03:57     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:03:57     29s] Edge Data Id : 30488 / 4294967295
[03/23 22:03:57     29s] Data Id : 21376 / 4294967295
[03/23 22:03:57     29s] *** Finished SKP initialization (cpu=0:00:02.1, real=0:00:01.0)***
[03/23 22:03:57     29s] OPERPROF:     Finished InitSKP at level 3, CPU:2.137, REAL:1.591, MEM:2403.3M, EPOCH TIME: 1679623437.909519
[03/23 22:03:58     29s] exp_mt_sequential is set from setPlaceMode option to 1
[03/23 22:03:58     29s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=6)
[03/23 22:03:58     29s] place_exp_mt_interval set to default 32
[03/23 22:03:58     29s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/23 22:03:58     29s] Iteration  3: Total net bbox = 3.377e+04 (1.42e+04 1.95e+04)
[03/23 22:03:58     29s]               Est.  stn bbox = 4.123e+04 (1.72e+04 2.40e+04)
[03/23 22:03:58     29s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 2618.4M
[03/23 22:03:58     30s] Iteration  4: Total net bbox = 4.502e+04 (2.00e+04 2.50e+04)
[03/23 22:03:58     30s]               Est.  stn bbox = 5.417e+04 (2.39e+04 3.02e+04)
[03/23 22:03:58     30s]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 2656.3M
[03/23 22:03:58     30s] Iteration  5: Total net bbox = 4.502e+04 (2.00e+04 2.50e+04)
[03/23 22:03:58     30s]               Est.  stn bbox = 5.417e+04 (2.39e+04 3.02e+04)
[03/23 22:03:58     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2656.3M
[03/23 22:03:58     30s] OPERPROF:   Finished npPlace at level 2, CPU:3.377, REAL:2.107, MEM:2560.3M, EPOCH TIME: 1679623438.408668
[03/23 22:03:58     30s] OPERPROF: Finished npMain at level 1, CPU:3.397, REAL:3.119, MEM:2560.3M, EPOCH TIME: 1679623438.411126
[03/23 22:03:58     30s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2560.3M, EPOCH TIME: 1679623438.412602
[03/23 22:03:58     30s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 22:03:58     30s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2560.3M, EPOCH TIME: 1679623438.413247
[03/23 22:03:58     30s] OPERPROF: Starting npMain at level 1, MEM:2560.3M, EPOCH TIME: 1679623438.413529
[03/23 22:03:58     30s] OPERPROF:   Starting npPlace at level 2, MEM:2624.3M, EPOCH TIME: 1679623438.424759
[03/23 22:03:58     31s] Iteration  6: Total net bbox = 6.634e+04 (3.31e+04 3.33e+04)
[03/23 22:03:58     31s]               Est.  stn bbox = 8.127e+04 (4.06e+04 4.07e+04)
[03/23 22:03:58     31s]               cpu = 0:00:01.0 real = 0:00:00.0 mem = 2714.3M
[03/23 22:03:58     31s] OPERPROF:   Finished npPlace at level 2, CPU:1.057, REAL:0.453, MEM:2650.3M, EPOCH TIME: 1679623438.877453
[03/23 22:03:58     31s] OPERPROF: Finished npMain at level 1, CPU:1.084, REAL:0.468, MEM:2554.3M, EPOCH TIME: 1679623438.881998
[03/23 22:03:58     31s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2554.3M, EPOCH TIME: 1679623438.882335
[03/23 22:03:58     31s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 22:03:58     31s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2554.3M, EPOCH TIME: 1679623438.882615
[03/23 22:03:58     31s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2554.3M, EPOCH TIME: 1679623438.882703
[03/23 22:03:58     31s] Starting Early Global Route rough congestion estimation: mem = 2554.3M
[03/23 22:03:58     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:03:58     31s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:03:58     31s] (I)      ================== Layers ==================
[03/23 22:03:58     31s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:03:58     31s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:03:58     31s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:03:58     31s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:03:58     31s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:03:58     31s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:03:58     31s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:03:58     31s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:03:58     31s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:03:58     31s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:03:58     31s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:03:58     31s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:03:58     31s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:03:58     31s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:03:58     31s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:03:58     31s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:03:58     31s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:03:58     31s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:03:58     31s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:03:58     31s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:03:58     31s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:03:58     31s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:03:58     31s] (I)      Started Import and model ( Curr Mem: 2554.29 MB )
[03/23 22:03:58     31s] (I)      Default pattern map key = PE_top_default.
[03/23 22:03:58     31s] (I)      == Non-default Options ==
[03/23 22:03:58     31s] (I)      Print mode                                         : 2
[03/23 22:03:58     31s] (I)      Stop if highly congested                           : false
[03/23 22:03:58     31s] (I)      Maximum routing layer                              : 4
[03/23 22:03:58     31s] (I)      Assign partition pins                              : false
[03/23 22:03:58     31s] (I)      Support large GCell                                : true
[03/23 22:03:58     31s] (I)      Number of threads                                  : 6
[03/23 22:03:58     31s] (I)      Number of rows per GCell                           : 7
[03/23 22:03:58     31s] (I)      Max num rows per GCell                             : 32
[03/23 22:03:58     31s] (I)      Method to set GCell size                           : row
[03/23 22:03:58     31s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:03:58     31s] (I)      Use row-based GCell size
[03/23 22:03:58     31s] (I)      Use row-based GCell align
[03/23 22:03:58     31s] (I)      layer 0 area = 89000
[03/23 22:03:58     31s] (I)      layer 1 area = 120000
[03/23 22:03:58     31s] (I)      layer 2 area = 120000
[03/23 22:03:58     31s] (I)      layer 3 area = 120000
[03/23 22:03:58     31s] (I)      GCell unit size   : 3600
[03/23 22:03:58     31s] (I)      GCell multiplier  : 7
[03/23 22:03:58     31s] (I)      GCell row height  : 3600
[03/23 22:03:58     31s] (I)      Actual row height : 3600
[03/23 22:03:58     31s] (I)      GCell align ref   : 7000 7000
[03/23 22:03:58     31s] [NR-eGR] Track table information for default rule: 
[03/23 22:03:58     31s] [NR-eGR] M1 has single uniform track structure
[03/23 22:03:58     31s] [NR-eGR] M2 has single uniform track structure
[03/23 22:03:58     31s] [NR-eGR] M3 has single uniform track structure
[03/23 22:03:58     31s] [NR-eGR] M4 has single uniform track structure
[03/23 22:03:58     31s] [NR-eGR] M5 has single uniform track structure
[03/23 22:03:58     31s] [NR-eGR] M6 has single uniform track structure
[03/23 22:03:58     31s] [NR-eGR] MQ has single uniform track structure
[03/23 22:03:58     31s] [NR-eGR] LM has single uniform track structure
[03/23 22:03:58     31s] (I)      ============== Default via ===============
[03/23 22:03:58     31s] (I)      +---+------------------+-----------------+
[03/23 22:03:58     31s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:03:58     31s] (I)      +---+------------------+-----------------+
[03/23 22:03:58     31s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:03:58     31s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:03:58     31s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:03:58     31s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:03:58     31s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:03:58     31s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:03:58     31s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:03:58     31s] (I)      +---+------------------+-----------------+
[03/23 22:03:58     31s] [NR-eGR] Read 6698 PG shapes
[03/23 22:03:58     31s] [NR-eGR] Read 0 clock shapes
[03/23 22:03:58     31s] [NR-eGR] Read 0 other shapes
[03/23 22:03:58     31s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:03:58     31s] [NR-eGR] #Instance Blockages : 0
[03/23 22:03:58     31s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:03:58     31s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:03:58     31s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:03:58     31s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:03:58     31s] [NR-eGR] #Other Blockages    : 0
[03/23 22:03:58     31s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:03:58     31s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 22:03:58     31s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 22:03:58     31s] (I)      early_global_route_priority property id does not exist.
[03/23 22:03:58     31s] (I)      Read Num Blocks=6698  Num Prerouted Wires=0  Num CS=0
[03/23 22:03:58     31s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 0
[03/23 22:03:58     31s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 0
[03/23 22:03:58     31s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 22:03:58     31s] (I)      Number of ignored nets                =      0
[03/23 22:03:58     31s] (I)      Number of connected nets              =      0
[03/23 22:03:58     31s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 22:03:58     31s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 22:03:58     31s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:03:58     31s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:03:58     31s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:03:58     31s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:03:58     31s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:03:58     31s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:03:58     31s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:03:58     31s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 22:03:58     31s] (I)      Ndr track 0 does not exist
[03/23 22:03:58     31s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:03:58     31s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:03:58     31s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:03:58     31s] (I)      Site width          :   400  (dbu)
[03/23 22:03:58     31s] (I)      Row height          :  3600  (dbu)
[03/23 22:03:58     31s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:03:58     31s] (I)      GCell width         : 25200  (dbu)
[03/23 22:03:58     31s] (I)      GCell height        : 25200  (dbu)
[03/23 22:03:58     31s] (I)      Grid                :    12    20     4
[03/23 22:03:58     31s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:03:58     31s] (I)      Vertical capacity   :     0 25200     0 25200
[03/23 22:03:58     31s] (I)      Horizontal capacity :     0     0 25200     0
[03/23 22:03:58     31s] (I)      Default wire width  :   160   200   200   200
[03/23 22:03:58     31s] (I)      Default wire space  :   160   200   200   200
[03/23 22:03:58     31s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:03:58     31s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:03:58     31s] (I)      First track coord   :   400   400   400   400
[03/23 22:03:58     31s] (I)      Num tracks per GCell: 78.75 63.00 63.00 63.00
[03/23 22:03:58     31s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:03:58     31s] (I)      Num of masks        :     1     1     1     1
[03/23 22:03:58     31s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:03:58     31s] (I)      --------------------------------------------------------
[03/23 22:03:58     31s] 
[03/23 22:03:58     31s] [NR-eGR] ============ Routing rule table ============
[03/23 22:03:58     31s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 22:03:58     31s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:03:58     31s] (I)                    Layer    2    3    4 
[03/23 22:03:58     31s] (I)                    Pitch  400  400  400 
[03/23 22:03:58     31s] (I)             #Used tracks    1    1    1 
[03/23 22:03:58     31s] (I)       #Fully used tracks    1    1    1 
[03/23 22:03:58     31s] [NR-eGR] ========================================
[03/23 22:03:58     31s] [NR-eGR] 
[03/23 22:03:58     31s] (I)      =============== Blocked Tracks ===============
[03/23 22:03:58     31s] (I)      +-------+---------+----------+---------------+
[03/23 22:03:58     31s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:03:58     31s] (I)      +-------+---------+----------+---------------+
[03/23 22:03:58     31s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:03:58     31s] (I)      |     2 |   14980 |     4302 |        28.72% |
[03/23 22:03:58     31s] (I)      |     3 |   14988 |    14964 |        99.84% |
[03/23 22:03:58     31s] (I)      |     4 |   14980 |    11952 |        79.79% |
[03/23 22:03:58     31s] (I)      +-------+---------+----------+---------------+
[03/23 22:03:58     31s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2554.29 MB )
[03/23 22:03:58     31s] (I)      Reset routing kernel
[03/23 22:03:58     31s] (I)      numLocalWires=8936  numGlobalNetBranches=2493  numLocalNetBranches=1989
[03/23 22:03:58     31s] (I)      totalPins=9384  totalGlobalPin=3505 (37.35%)
[03/23 22:03:58     31s] (I)      total 2D Cap : 35969 = (10518 H, 25451 V)
[03/23 22:03:58     31s] (I)      
[03/23 22:03:58     31s] (I)      ============  Phase 1a Route ============
[03/23 22:03:58     31s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 22:03:58     31s] (I)      Usage: 3093 = (1467 H, 1626 V) = (13.95% H, 6.39% V) = (3.697e+04um H, 4.098e+04um V)
[03/23 22:03:58     31s] (I)      
[03/23 22:03:58     31s] (I)      ============  Phase 1b Route ============
[03/23 22:03:58     31s] (I)      Usage: 3093 = (1467 H, 1626 V) = (13.95% H, 6.39% V) = (3.697e+04um H, 4.098e+04um V)
[03/23 22:03:58     31s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/23 22:03:58     31s] 
[03/23 22:03:58     31s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/23 22:03:58     32s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:03:58     32s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:03:58     32s] Finished Early Global Route rough congestion estimation: mem = 2554.3M
[03/23 22:03:58     32s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.052, REAL:0.051, MEM:2554.3M, EPOCH TIME: 1679623438.933464
[03/23 22:03:58     32s] earlyGlobalRoute rough estimation gcell size 7 row height
[03/23 22:03:58     32s] OPERPROF: Starting CDPad at level 1, MEM:2554.3M, EPOCH TIME: 1679623438.933596
[03/23 22:03:58     32s] CDPadU 0.811 -> 0.811. R=0.277, N=2555, GS=25.200
[03/23 22:03:58     32s] OPERPROF: Finished CDPad at level 1, CPU:0.023, REAL:0.010, MEM:2554.3M, EPOCH TIME: 1679623438.944023
[03/23 22:03:58     32s] OPERPROF: Starting npMain at level 1, MEM:2554.3M, EPOCH TIME: 1679623438.944544
[03/23 22:03:58     32s] OPERPROF:   Starting npPlace at level 2, MEM:2618.3M, EPOCH TIME: 1679623438.957688
[03/23 22:03:58     32s] OPERPROF:   Finished npPlace at level 2, CPU:0.034, REAL:0.025, MEM:2650.3M, EPOCH TIME: 1679623438.982945
[03/23 22:03:58     32s] OPERPROF: Finished npMain at level 1, CPU:0.065, REAL:0.045, MEM:2554.3M, EPOCH TIME: 1679623438.989169
[03/23 22:03:58     32s] Global placement CDP skipped at cutLevel 7.
[03/23 22:03:58     32s] Iteration  7: Total net bbox = 6.859e+04 (3.49e+04 3.36e+04)
[03/23 22:03:58     32s]               Est.  stn bbox = 8.357e+04 (4.24e+04 4.11e+04)
[03/23 22:03:58     32s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2554.3M
[03/23 22:03:58     32s] Iteration  8: Total net bbox = 6.859e+04 (3.49e+04 3.36e+04)
[03/23 22:03:58     32s]               Est.  stn bbox = 8.357e+04 (4.24e+04 4.11e+04)
[03/23 22:03:58     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2554.3M
[03/23 22:03:58     32s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2554.3M, EPOCH TIME: 1679623438.996682
[03/23 22:03:58     32s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 22:03:58     32s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2554.3M, EPOCH TIME: 1679623438.996905
[03/23 22:03:58     32s] OPERPROF: Starting npMain at level 1, MEM:2554.3M, EPOCH TIME: 1679623438.997138
[03/23 22:03:59     32s] OPERPROF:   Starting npPlace at level 2, MEM:2618.3M, EPOCH TIME: 1679623439.019139
[03/23 22:03:59     33s] OPERPROF:   Finished npPlace at level 2, CPU:1.212, REAL:0.484, MEM:2647.3M, EPOCH TIME: 1679623439.503385
[03/23 22:03:59     33s] OPERPROF: Finished npMain at level 1, CPU:1.241, REAL:0.510, MEM:2551.3M, EPOCH TIME: 1679623439.507584
[03/23 22:03:59     33s] Legalizing MH Cells... 0 / 0 (level 5)
[03/23 22:03:59     33s] No instances found in the vector
[03/23 22:03:59     33s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2551.3M, DRC: 0)
[03/23 22:03:59     33s] 0 (out of 0) MH cells were successfully legalized.
[03/23 22:03:59     33s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2551.3M, EPOCH TIME: 1679623439.508064
[03/23 22:03:59     33s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 22:03:59     33s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2551.3M, EPOCH TIME: 1679623439.508286
[03/23 22:03:59     33s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2551.3M, EPOCH TIME: 1679623439.508367
[03/23 22:03:59     33s] Starting Early Global Route rough congestion estimation: mem = 2551.3M
[03/23 22:03:59     33s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:03:59     33s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:03:59     33s] (I)      ================== Layers ==================
[03/23 22:03:59     33s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:03:59     33s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:03:59     33s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:03:59     33s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:03:59     33s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:03:59     33s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:03:59     33s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:03:59     33s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:03:59     33s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:03:59     33s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:03:59     33s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:03:59     33s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:03:59     33s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:03:59     33s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:03:59     33s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:03:59     33s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:03:59     33s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:03:59     33s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:03:59     33s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:03:59     33s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:03:59     33s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:03:59     33s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:03:59     33s] (I)      Started Import and model ( Curr Mem: 2551.29 MB )
[03/23 22:03:59     33s] (I)      Default pattern map key = PE_top_default.
[03/23 22:03:59     33s] (I)      == Non-default Options ==
[03/23 22:03:59     33s] (I)      Print mode                                         : 2
[03/23 22:03:59     33s] (I)      Stop if highly congested                           : false
[03/23 22:03:59     33s] (I)      Maximum routing layer                              : 4
[03/23 22:03:59     33s] (I)      Assign partition pins                              : false
[03/23 22:03:59     33s] (I)      Support large GCell                                : true
[03/23 22:03:59     33s] (I)      Number of threads                                  : 6
[03/23 22:03:59     33s] (I)      Number of rows per GCell                           : 4
[03/23 22:03:59     33s] (I)      Max num rows per GCell                             : 32
[03/23 22:03:59     33s] (I)      Method to set GCell size                           : row
[03/23 22:03:59     33s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:03:59     33s] (I)      Use row-based GCell size
[03/23 22:03:59     33s] (I)      Use row-based GCell align
[03/23 22:03:59     33s] (I)      layer 0 area = 89000
[03/23 22:03:59     33s] (I)      layer 1 area = 120000
[03/23 22:03:59     33s] (I)      layer 2 area = 120000
[03/23 22:03:59     33s] (I)      layer 3 area = 120000
[03/23 22:03:59     33s] (I)      GCell unit size   : 3600
[03/23 22:03:59     33s] (I)      GCell multiplier  : 4
[03/23 22:03:59     33s] (I)      GCell row height  : 3600
[03/23 22:03:59     33s] (I)      Actual row height : 3600
[03/23 22:03:59     33s] (I)      GCell align ref   : 7000 7000
[03/23 22:03:59     33s] [NR-eGR] Track table information for default rule: 
[03/23 22:03:59     33s] [NR-eGR] M1 has single uniform track structure
[03/23 22:03:59     33s] [NR-eGR] M2 has single uniform track structure
[03/23 22:03:59     33s] [NR-eGR] M3 has single uniform track structure
[03/23 22:03:59     33s] [NR-eGR] M4 has single uniform track structure
[03/23 22:03:59     33s] [NR-eGR] M5 has single uniform track structure
[03/23 22:03:59     33s] [NR-eGR] M6 has single uniform track structure
[03/23 22:03:59     33s] [NR-eGR] MQ has single uniform track structure
[03/23 22:03:59     33s] [NR-eGR] LM has single uniform track structure
[03/23 22:03:59     33s] (I)      ============== Default via ===============
[03/23 22:03:59     33s] (I)      +---+------------------+-----------------+
[03/23 22:03:59     33s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:03:59     33s] (I)      +---+------------------+-----------------+
[03/23 22:03:59     33s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:03:59     33s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:03:59     33s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:03:59     33s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:03:59     33s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:03:59     33s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:03:59     33s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:03:59     33s] (I)      +---+------------------+-----------------+
[03/23 22:03:59     33s] [NR-eGR] Read 6698 PG shapes
[03/23 22:03:59     33s] [NR-eGR] Read 0 clock shapes
[03/23 22:03:59     33s] [NR-eGR] Read 0 other shapes
[03/23 22:03:59     33s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:03:59     33s] [NR-eGR] #Instance Blockages : 0
[03/23 22:03:59     33s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:03:59     33s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:03:59     33s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:03:59     33s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:03:59     33s] [NR-eGR] #Other Blockages    : 0
[03/23 22:03:59     33s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:03:59     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 22:03:59     33s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 22:03:59     33s] (I)      early_global_route_priority property id does not exist.
[03/23 22:03:59     33s] (I)      Read Num Blocks=6698  Num Prerouted Wires=0  Num CS=0
[03/23 22:03:59     33s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 0
[03/23 22:03:59     33s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 0
[03/23 22:03:59     33s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 22:03:59     33s] (I)      Number of ignored nets                =      0
[03/23 22:03:59     33s] (I)      Number of connected nets              =      0
[03/23 22:03:59     33s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 22:03:59     33s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 22:03:59     33s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:03:59     33s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:03:59     33s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:03:59     33s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:03:59     33s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:03:59     33s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:03:59     33s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:03:59     33s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 22:03:59     33s] (I)      Ndr track 0 does not exist
[03/23 22:03:59     33s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:03:59     33s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:03:59     33s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:03:59     33s] (I)      Site width          :   400  (dbu)
[03/23 22:03:59     33s] (I)      Row height          :  3600  (dbu)
[03/23 22:03:59     33s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:03:59     33s] (I)      GCell width         : 14400  (dbu)
[03/23 22:03:59     33s] (I)      GCell height        : 14400  (dbu)
[03/23 22:03:59     33s] (I)      Grid                :    21    35     4
[03/23 22:03:59     33s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:03:59     33s] (I)      Vertical capacity   :     0 14400     0 14400
[03/23 22:03:59     33s] (I)      Horizontal capacity :     0     0 14400     0
[03/23 22:03:59     33s] (I)      Default wire width  :   160   200   200   200
[03/23 22:03:59     33s] (I)      Default wire space  :   160   200   200   200
[03/23 22:03:59     33s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:03:59     33s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:03:59     33s] (I)      First track coord   :   400   400   400   400
[03/23 22:03:59     33s] (I)      Num tracks per GCell: 45.00 36.00 36.00 36.00
[03/23 22:03:59     33s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:03:59     33s] (I)      Num of masks        :     1     1     1     1
[03/23 22:03:59     33s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:03:59     33s] (I)      --------------------------------------------------------
[03/23 22:03:59     33s] 
[03/23 22:03:59     33s] [NR-eGR] ============ Routing rule table ============
[03/23 22:03:59     33s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 22:03:59     33s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:03:59     33s] (I)                    Layer    2    3    4 
[03/23 22:03:59     33s] (I)                    Pitch  400  400  400 
[03/23 22:03:59     33s] (I)             #Used tracks    1    1    1 
[03/23 22:03:59     33s] (I)       #Fully used tracks    1    1    1 
[03/23 22:03:59     33s] [NR-eGR] ========================================
[03/23 22:03:59     33s] [NR-eGR] 
[03/23 22:03:59     33s] (I)      =============== Blocked Tracks ===============
[03/23 22:03:59     33s] (I)      +-------+---------+----------+---------------+
[03/23 22:03:59     33s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:03:59     33s] (I)      +-------+---------+----------+---------------+
[03/23 22:03:59     33s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:03:59     33s] (I)      |     2 |   26215 |     6642 |        25.34% |
[03/23 22:03:59     33s] (I)      |     3 |   26229 |    24892 |        94.90% |
[03/23 22:03:59     33s] (I)      |     4 |   26215 |    20089 |        76.63% |
[03/23 22:03:59     33s] (I)      +-------+---------+----------+---------------+
[03/23 22:03:59     33s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2551.29 MB )
[03/23 22:03:59     33s] (I)      Reset routing kernel
[03/23 22:03:59     33s] (I)      numLocalWires=5588  numGlobalNetBranches=1637  numLocalNetBranches=1181
[03/23 22:03:59     33s] (I)      totalPins=9384  totalGlobalPin=5679 (60.52%)
[03/23 22:03:59     33s] (I)      total 2D Cap : 62674 = (18267 H, 44407 V)
[03/23 22:03:59     33s] (I)      
[03/23 22:03:59     33s] (I)      ============  Phase 1a Route ============
[03/23 22:03:59     33s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 22:03:59     33s] (I)      Usage: 6284 = (3063 H, 3221 V) = (16.77% H, 7.25% V) = (4.411e+04um H, 4.638e+04um V)
[03/23 22:03:59     33s] (I)      
[03/23 22:03:59     33s] (I)      ============  Phase 1b Route ============
[03/23 22:03:59     33s] (I)      Usage: 6284 = (3063 H, 3221 V) = (16.77% H, 7.25% V) = (4.411e+04um H, 4.638e+04um V)
[03/23 22:03:59     33s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/23 22:03:59     33s] 
[03/23 22:03:59     33s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/23 22:03:59     33s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:03:59     33s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:03:59     33s] Finished Early Global Route rough congestion estimation: mem = 2551.3M
[03/23 22:03:59     33s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.051, REAL:0.049, MEM:2551.3M, EPOCH TIME: 1679623439.556950
[03/23 22:03:59     33s] earlyGlobalRoute rough estimation gcell size 4 row height
[03/23 22:03:59     33s] OPERPROF: Starting CDPad at level 1, MEM:2551.3M, EPOCH TIME: 1679623439.557153
[03/23 22:03:59     33s] CDPadU 0.811 -> 0.811. R=0.277, N=2555, GS=14.400
[03/23 22:03:59     33s] OPERPROF: Finished CDPad at level 1, CPU:0.025, REAL:0.013, MEM:2551.3M, EPOCH TIME: 1679623439.570237
[03/23 22:03:59     33s] OPERPROF: Starting npMain at level 1, MEM:2551.3M, EPOCH TIME: 1679623439.570900
[03/23 22:03:59     33s] OPERPROF:   Starting npPlace at level 2, MEM:2615.3M, EPOCH TIME: 1679623439.587324
[03/23 22:03:59     33s] OPERPROF:   Finished npPlace at level 2, CPU:0.047, REAL:0.029, MEM:2647.3M, EPOCH TIME: 1679623439.616669
[03/23 22:03:59     33s] OPERPROF: Finished npMain at level 1, CPU:0.075, REAL:0.051, MEM:2551.3M, EPOCH TIME: 1679623439.621648
[03/23 22:03:59     33s] Global placement CDP skipped at cutLevel 9.
[03/23 22:03:59     33s] Iteration  9: Total net bbox = 7.454e+04 (3.73e+04 3.73e+04)
[03/23 22:03:59     33s]               Est.  stn bbox = 9.065e+04 (4.50e+04 4.56e+04)
[03/23 22:03:59     33s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 2551.3M
[03/23 22:03:59     33s] Iteration 10: Total net bbox = 7.454e+04 (3.73e+04 3.73e+04)
[03/23 22:03:59     33s]               Est.  stn bbox = 9.065e+04 (4.50e+04 4.56e+04)
[03/23 22:03:59     33s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2551.3M
[03/23 22:03:59     33s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2551.3M, EPOCH TIME: 1679623439.627211
[03/23 22:03:59     33s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 22:03:59     33s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2551.3M, EPOCH TIME: 1679623439.627553
[03/23 22:03:59     33s] Legalizing MH Cells... 0 / 0 (level 8)
[03/23 22:03:59     33s] No instances found in the vector
[03/23 22:03:59     33s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2551.3M, DRC: 0)
[03/23 22:03:59     33s] 0 (out of 0) MH cells were successfully legalized.
[03/23 22:03:59     33s] OPERPROF: Starting npMain at level 1, MEM:2551.3M, EPOCH TIME: 1679623439.627951
[03/23 22:03:59     33s] OPERPROF:   Starting npPlace at level 2, MEM:2615.3M, EPOCH TIME: 1679623439.645592
[03/23 22:04:00     35s] GP RA stats: MHOnly 0 nrInst 2555 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/23 22:04:00     36s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2839.3M, EPOCH TIME: 1679623440.827229
[03/23 22:04:00     36s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2839.3M, EPOCH TIME: 1679623440.827358
[03/23 22:04:00     36s] OPERPROF:   Finished npPlace at level 2, CPU:3.412, REAL:1.183, MEM:2647.3M, EPOCH TIME: 1679623440.828614
[03/23 22:04:00     36s] OPERPROF: Finished npMain at level 1, CPU:3.439, REAL:1.205, MEM:2551.3M, EPOCH TIME: 1679623440.832624
[03/23 22:04:00     36s] Iteration 11: Total net bbox = 7.632e+04 (3.55e+04 4.08e+04)
[03/23 22:04:00     36s]               Est.  stn bbox = 9.173e+04 (4.26e+04 4.91e+04)
[03/23 22:04:00     36s]               cpu = 0:00:03.4 real = 0:00:01.0 mem = 2551.3M
[03/23 22:04:00     36s] [adp] clock
[03/23 22:04:00     36s] [adp] weight, nr nets, wire length
[03/23 22:04:00     36s] [adp]      0        1  764.745000
[03/23 22:04:00     36s] [adp] data
[03/23 22:04:00     36s] [adp] weight, nr nets, wire length
[03/23 22:04:00     36s] [adp]      0     2621  75551.622000
[03/23 22:04:00     36s] [adp] 0.000000|0.000000|0.000000
[03/23 22:04:00     36s] Iteration 12: Total net bbox = 7.632e+04 (3.55e+04 4.08e+04)
[03/23 22:04:00     36s]               Est.  stn bbox = 9.173e+04 (4.26e+04 4.91e+04)
[03/23 22:04:00     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2551.3M
[03/23 22:04:00     36s] Clear WL Bound Manager after Global Placement... 
[03/23 22:04:00     36s] Finished Global Placement (cpu=0:00:09.5, real=0:00:05.0, mem=2551.3M)
[03/23 22:04:00     36s] Placement multithread real runtime: 0:00:05.0 with 6 threads.
[03/23 22:04:00     36s] Keep Tdgp Graph and DB for later use
[03/23 22:04:00     36s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[03/23 22:04:00     36s] Saved padding area to DB
[03/23 22:04:00     36s] All LLGs are deleted
[03/23 22:04:00     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:00     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:00     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2551.3M, EPOCH TIME: 1679623440.840596
[03/23 22:04:00     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2551.3M, EPOCH TIME: 1679623440.840828
[03/23 22:04:00     36s] Solver runtime cpu: 0:00:06.2 real: 0:00:02.2
[03/23 22:04:00     36s] Core Placement runtime cpu: 0:00:09.3 real: 0:00:05.0
[03/23 22:04:00     36s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 22:04:00     36s] Type 'man IMPSP-9025' for more detail.
[03/23 22:04:00     36s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2551.3M, EPOCH TIME: 1679623440.842811
[03/23 22:04:00     36s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2551.3M, EPOCH TIME: 1679623440.842962
[03/23 22:04:00     36s] Processing tracks to init pin-track alignment.
[03/23 22:04:00     36s] z: 2, totalTracks: 1
[03/23 22:04:00     36s] z: 4, totalTracks: 1
[03/23 22:04:00     36s] z: 6, totalTracks: 1
[03/23 22:04:00     36s] z: 8, totalTracks: 1
[03/23 22:04:00     36s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:00     36s] All LLGs are deleted
[03/23 22:04:00     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:00     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:00     36s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2551.3M, EPOCH TIME: 1679623440.846724
[03/23 22:04:00     36s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2551.3M, EPOCH TIME: 1679623440.846995
[03/23 22:04:00     36s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2551.3M, EPOCH TIME: 1679623440.847753
[03/23 22:04:00     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:00     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:00     36s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2615.3M, EPOCH TIME: 1679623440.850076
[03/23 22:04:00     36s] Max number of tech site patterns supported in site array is 256.
[03/23 22:04:00     36s] Core basic site is IBM13SITE
[03/23 22:04:00     36s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2615.3M, EPOCH TIME: 1679623440.864760
[03/23 22:04:00     36s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:04:00     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:04:00     36s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.009, REAL:0.009, MEM:2647.3M, EPOCH TIME: 1679623440.873333
[03/23 22:04:00     36s] Fast DP-INIT is on for default
[03/23 22:04:00     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:04:00     36s] Atter site array init, number of instance map data is 0.
[03/23 22:04:00     36s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.027, REAL:0.026, MEM:2647.3M, EPOCH TIME: 1679623440.875698
[03/23 22:04:00     36s] 
[03/23 22:04:00     36s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:00     36s] OPERPROF:       Starting CMU at level 4, MEM:2647.3M, EPOCH TIME: 1679623440.876617
[03/23 22:04:00     36s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.005, MEM:2647.3M, EPOCH TIME: 1679623440.881972
[03/23 22:04:00     36s] 
[03/23 22:04:00     36s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:00     36s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.038, REAL:0.035, MEM:2551.3M, EPOCH TIME: 1679623440.883217
[03/23 22:04:00     36s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2551.3M, EPOCH TIME: 1679623440.883326
[03/23 22:04:00     36s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:2551.3M, EPOCH TIME: 1679623440.886049
[03/23 22:04:00     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2551.3MB).
[03/23 22:04:00     37s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.048, REAL:0.045, MEM:2551.3M, EPOCH TIME: 1679623440.888425
[03/23 22:04:00     37s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.048, REAL:0.046, MEM:2551.3M, EPOCH TIME: 1679623440.888528
[03/23 22:04:00     37s] TDRefine: refinePlace mode is spiral
[03/23 22:04:00     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.1
[03/23 22:04:00     37s] OPERPROF: Starting RefinePlace at level 1, MEM:2551.3M, EPOCH TIME: 1679623440.888680
[03/23 22:04:00     37s] *** Starting refinePlace (0:00:37.0 mem=2551.3M) ***
[03/23 22:04:00     37s] Total net bbox length = 7.632e+04 (3.551e+04 4.081e+04) (ext = 3.079e+03)
[03/23 22:04:00     37s] 
[03/23 22:04:00     37s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:00     37s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:04:00     37s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:00     37s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:00     37s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2551.3M, EPOCH TIME: 1679623440.897671
[03/23 22:04:00     37s] Starting refinePlace ...
[03/23 22:04:00     37s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:00     37s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:00     37s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2615.3M, EPOCH TIME: 1679623440.910551
[03/23 22:04:00     37s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:04:00     37s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2615.3M, EPOCH TIME: 1679623440.910690
[03/23 22:04:00     37s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2615.3M, EPOCH TIME: 1679623440.911055
[03/23 22:04:00     37s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2615.3M, EPOCH TIME: 1679623440.911156
[03/23 22:04:00     37s] DDP markSite nrRow 135 nrJob 135
[03/23 22:04:00     37s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2615.3M, EPOCH TIME: 1679623440.911348
[03/23 22:04:00     37s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2615.3M, EPOCH TIME: 1679623440.911435
[03/23 22:04:00     37s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/23 22:04:00     37s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2615.3M, EPOCH TIME: 1679623440.914115
[03/23 22:04:00     37s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2615.3M, EPOCH TIME: 1679623440.914211
[03/23 22:04:00     37s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.003, REAL:0.001, MEM:2615.3M, EPOCH TIME: 1679623440.914781
[03/23 22:04:00     37s] ** Cut row section cpu time 0:00:00.0.
[03/23 22:04:00     37s]  ** Cut row section real time 0:00:00.0.
[03/23 22:04:00     37s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.001, MEM:2615.3M, EPOCH TIME: 1679623440.914947
[03/23 22:04:00     37s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 22:04:00     37s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2551.3MB) @(0:00:37.0 - 0:00:37.0).
[03/23 22:04:00     37s] Move report: preRPlace moves 2555 insts, mean move: 0.27 um, max move: 5.99 um 
[03/23 22:04:00     37s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U70): (148.22, 366.97) --> (145.80, 363.40)
[03/23 22:04:00     37s] 	Length: 12 sites, height: 1 rows, site name: IBM13SITE, cell type: AOI32X4TR
[03/23 22:04:00     37s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 22:04:00     37s] tweakage running in 6 threads.
[03/23 22:04:00     37s] Placement tweakage begins.
[03/23 22:04:00     37s] wire length = 9.684e+04
[03/23 22:04:01     37s] wire length = 9.291e+04
[03/23 22:04:01     37s] Placement tweakage ends.
[03/23 22:04:01     37s] Move report: tweak moves 167 insts, mean move: 6.24 um, max move: 22.00 um 
[03/23 22:04:01     37s] 	Max move on inst (buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1): (40.60, 439.00) --> (18.60, 439.00)
[03/23 22:04:01     37s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=2551.3MB) @(0:00:37.0 - 0:00:37.3).
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:04:01     37s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:04:01     37s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:04:01     37s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:04:01     37s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2551.3MB) @(0:00:37.3 - 0:00:37.4).
[03/23 22:04:01     37s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:04:01     37s] Move report: Detail placement moves 2555 insts, mean move: 0.63 um, max move: 22.09 um 
[03/23 22:04:01     37s] 	Max move on inst (buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1): (40.69, 439.00) --> (18.60, 439.00)
[03/23 22:04:01     37s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2551.3MB
[03/23 22:04:01     37s] Statistics of distance of Instance movement in refine placement:
[03/23 22:04:01     37s]   maximum (X+Y) =        22.09 um
[03/23 22:04:01     37s]   inst (buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1) with max move: (40.69, 439.001) -> (18.6, 439)
[03/23 22:04:01     37s]   mean    (X+Y) =         0.63 um
[03/23 22:04:01     37s] Summary Report:
[03/23 22:04:01     37s] Instances move: 2555 (out of 2555 movable)
[03/23 22:04:01     37s] Instances flipped: 0
[03/23 22:04:01     37s] Mean displacement: 0.63 um
[03/23 22:04:01     37s] Max displacement: 22.09 um (Instance: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1) (40.69, 439.001) -> (18.6, 439)
[03/23 22:04:01     37s] 	Length: 19 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFQX4TR
[03/23 22:04:01     37s] Total instances moved : 2555
[03/23 22:04:01     37s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.382, REAL:0.213, MEM:2551.3M, EPOCH TIME: 1679623441.110388
[03/23 22:04:01     37s] Total net bbox length = 7.316e+04 (3.230e+04 4.086e+04) (ext = 3.072e+03)
[03/23 22:04:01     37s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2551.3MB
[03/23 22:04:01     37s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2551.3MB) @(0:00:37.0 - 0:00:37.4).
[03/23 22:04:01     37s] *** Finished refinePlace (0:00:37.4 mem=2551.3M) ***
[03/23 22:04:01     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.1
[03/23 22:04:01     37s] OPERPROF: Finished RefinePlace at level 1, CPU:0.392, REAL:0.223, MEM:2551.3M, EPOCH TIME: 1679623441.111427
[03/23 22:04:01     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2551.3M, EPOCH TIME: 1679623441.111521
[03/23 22:04:01     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/23 22:04:01     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] All LLGs are deleted
[03/23 22:04:01     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2551.3M, EPOCH TIME: 1679623441.113659
[03/23 22:04:01     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2551.3M, EPOCH TIME: 1679623441.113882
[03/23 22:04:01     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.005, MEM:2551.3M, EPOCH TIME: 1679623441.116120
[03/23 22:04:01     37s] *** Finished Initial Placement (cpu=0:00:10.0, real=0:00:06.0, mem=2551.3M) ***
[03/23 22:04:01     37s] Processing tracks to init pin-track alignment.
[03/23 22:04:01     37s] z: 2, totalTracks: 1
[03/23 22:04:01     37s] z: 4, totalTracks: 1
[03/23 22:04:01     37s] z: 6, totalTracks: 1
[03/23 22:04:01     37s] z: 8, totalTracks: 1
[03/23 22:04:01     37s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:01     37s] All LLGs are deleted
[03/23 22:04:01     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2551.3M, EPOCH TIME: 1679623441.119279
[03/23 22:04:01     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2551.3M, EPOCH TIME: 1679623441.119556
[03/23 22:04:01     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2551.3M, EPOCH TIME: 1679623441.119936
[03/23 22:04:01     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2631.3M, EPOCH TIME: 1679623441.122140
[03/23 22:04:01     37s] Max number of tech site patterns supported in site array is 256.
[03/23 22:04:01     37s] Core basic site is IBM13SITE
[03/23 22:04:01     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2631.3M, EPOCH TIME: 1679623441.129981
[03/23 22:04:01     37s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:04:01     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:04:01     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.007, MEM:2647.3M, EPOCH TIME: 1679623441.137283
[03/23 22:04:01     37s] Fast DP-INIT is on for default
[03/23 22:04:01     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:04:01     37s] Atter site array init, number of instance map data is 0.
[03/23 22:04:01     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:2647.3M, EPOCH TIME: 1679623441.139930
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:01     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.022, MEM:2551.3M, EPOCH TIME: 1679623441.142078
[03/23 22:04:01     37s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2551.3M, EPOCH TIME: 1679623441.143501
[03/23 22:04:01     37s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2551.3M, EPOCH TIME: 1679623441.144128
[03/23 22:04:01     37s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.004, REAL:0.003, MEM:2551.3M, EPOCH TIME: 1679623441.147231
[03/23 22:04:01     37s] default core: bins with density > 0.750 =  0.00 % ( 0 / 112 )
[03/23 22:04:01     37s] Density distribution unevenness ratio = 14.701%
[03/23 22:04:01     37s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.004, REAL:0.004, MEM:2551.3M, EPOCH TIME: 1679623441.147376
[03/23 22:04:01     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2551.3M, EPOCH TIME: 1679623441.147465
[03/23 22:04:01     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] All LLGs are deleted
[03/23 22:04:01     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2551.3M, EPOCH TIME: 1679623441.149893
[03/23 22:04:01     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2551.3M, EPOCH TIME: 1679623441.150152
[03/23 22:04:01     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2551.3M, EPOCH TIME: 1679623441.151170
[03/23 22:04:01     37s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s] *** Start incrementalPlace ***
[03/23 22:04:01     37s] User Input Parameters:
[03/23 22:04:01     37s] - Congestion Driven    : On
[03/23 22:04:01     37s] - Timing Driven        : On
[03/23 22:04:01     37s] - Area-Violation Based : On
[03/23 22:04:01     37s] - Start Rollback Level : -5
[03/23 22:04:01     37s] - Legalized            : On
[03/23 22:04:01     37s] - Window Based         : Off
[03/23 22:04:01     37s] - eDen incr mode       : Off
[03/23 22:04:01     37s] - Small incr mode      : Off
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s] No Views given, use default active views for adaptive view pruning
[03/23 22:04:01     37s] SKP will enable view:
[03/23 22:04:01     37s]   setupAnalysis
[03/23 22:04:01     37s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2553.3M, EPOCH TIME: 1679623441.168798
[03/23 22:04:01     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:01     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:01     37s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.008, MEM:2553.3M, EPOCH TIME: 1679623441.176657
[03/23 22:04:01     37s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2553.3M, EPOCH TIME: 1679623441.176805
[03/23 22:04:01     37s] Starting Early Global Route congestion estimation: mem = 2553.3M
[03/23 22:04:01     37s] (I)      ================== Layers ==================
[03/23 22:04:01     37s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:01     37s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:04:01     37s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:01     37s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:04:01     37s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:04:01     37s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:04:01     37s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:04:01     37s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:04:01     37s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:04:01     37s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:04:01     37s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:04:01     37s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:04:01     37s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:04:01     37s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:04:01     37s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:04:01     37s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:04:01     37s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:04:01     37s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:04:01     37s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:04:01     37s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:01     37s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:04:01     37s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:01     37s] (I)      Started Import and model ( Curr Mem: 2553.29 MB )
[03/23 22:04:01     37s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:01     37s] (I)      == Non-default Options ==
[03/23 22:04:01     37s] (I)      Maximum routing layer                              : 4
[03/23 22:04:01     37s] (I)      Number of threads                                  : 6
[03/23 22:04:01     37s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 22:04:01     37s] (I)      Method to set GCell size                           : row
[03/23 22:04:01     37s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:04:01     37s] (I)      Use row-based GCell size
[03/23 22:04:01     37s] (I)      Use row-based GCell align
[03/23 22:04:01     37s] (I)      layer 0 area = 89000
[03/23 22:04:01     37s] (I)      layer 1 area = 120000
[03/23 22:04:01     37s] (I)      layer 2 area = 120000
[03/23 22:04:01     37s] (I)      layer 3 area = 120000
[03/23 22:04:01     37s] (I)      GCell unit size   : 3600
[03/23 22:04:01     37s] (I)      GCell multiplier  : 1
[03/23 22:04:01     37s] (I)      GCell row height  : 3600
[03/23 22:04:01     37s] (I)      Actual row height : 3600
[03/23 22:04:01     37s] (I)      GCell align ref   : 7000 7000
[03/23 22:04:01     37s] [NR-eGR] Track table information for default rule: 
[03/23 22:04:01     37s] [NR-eGR] M1 has single uniform track structure
[03/23 22:04:01     37s] [NR-eGR] M2 has single uniform track structure
[03/23 22:04:01     37s] [NR-eGR] M3 has single uniform track structure
[03/23 22:04:01     37s] [NR-eGR] M4 has single uniform track structure
[03/23 22:04:01     37s] [NR-eGR] M5 has single uniform track structure
[03/23 22:04:01     37s] [NR-eGR] M6 has single uniform track structure
[03/23 22:04:01     37s] [NR-eGR] MQ has single uniform track structure
[03/23 22:04:01     37s] [NR-eGR] LM has single uniform track structure
[03/23 22:04:01     37s] (I)      ============== Default via ===============
[03/23 22:04:01     37s] (I)      +---+------------------+-----------------+
[03/23 22:04:01     37s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:04:01     37s] (I)      +---+------------------+-----------------+
[03/23 22:04:01     37s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:04:01     37s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:04:01     37s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:04:01     37s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:04:01     37s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:04:01     37s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:04:01     37s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:04:01     37s] (I)      +---+------------------+-----------------+
[03/23 22:04:01     37s] [NR-eGR] Read 6698 PG shapes
[03/23 22:04:01     37s] [NR-eGR] Read 0 clock shapes
[03/23 22:04:01     37s] [NR-eGR] Read 0 other shapes
[03/23 22:04:01     37s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:04:01     37s] [NR-eGR] #Instance Blockages : 0
[03/23 22:04:01     37s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:04:01     37s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:04:01     37s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:04:01     37s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:04:01     37s] [NR-eGR] #Other Blockages    : 0
[03/23 22:04:01     37s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:04:01     37s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 22:04:01     37s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 22:04:01     37s] (I)      early_global_route_priority property id does not exist.
[03/23 22:04:01     37s] (I)      Read Num Blocks=6698  Num Prerouted Wires=0  Num CS=0
[03/23 22:04:01     37s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 0
[03/23 22:04:01     37s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 0
[03/23 22:04:01     37s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 22:04:01     37s] (I)      Number of ignored nets                =      0
[03/23 22:04:01     37s] (I)      Number of connected nets              =      0
[03/23 22:04:01     37s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 22:04:01     37s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 22:04:01     37s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:04:01     37s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:04:01     37s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:04:01     37s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:04:01     37s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:04:01     37s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:04:01     37s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:04:01     37s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 22:04:01     37s] (I)      Ndr track 0 does not exist
[03/23 22:04:01     37s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:04:01     37s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:04:01     37s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:04:01     37s] (I)      Site width          :   400  (dbu)
[03/23 22:04:01     37s] (I)      Row height          :  3600  (dbu)
[03/23 22:04:01     37s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:04:01     37s] (I)      GCell width         :  3600  (dbu)
[03/23 22:04:01     37s] (I)      GCell height        :  3600  (dbu)
[03/23 22:04:01     37s] (I)      Grid                :    83   138     4
[03/23 22:04:01     37s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:04:01     37s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:04:01     37s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:04:01     37s] (I)      Default wire width  :   160   200   200   200
[03/23 22:04:01     37s] (I)      Default wire space  :   160   200   200   200
[03/23 22:04:01     37s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:04:01     37s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:04:01     37s] (I)      First track coord   :   400   400   400   400
[03/23 22:04:01     37s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:04:01     37s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:04:01     37s] (I)      Num of masks        :     1     1     1     1
[03/23 22:04:01     37s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:04:01     37s] (I)      --------------------------------------------------------
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s] [NR-eGR] ============ Routing rule table ============
[03/23 22:04:01     37s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 22:04:01     37s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:04:01     37s] (I)                    Layer    2    3    4 
[03/23 22:04:01     37s] (I)                    Pitch  400  400  400 
[03/23 22:04:01     37s] (I)             #Used tracks    1    1    1 
[03/23 22:04:01     37s] (I)       #Fully used tracks    1    1    1 
[03/23 22:04:01     37s] [NR-eGR] ========================================
[03/23 22:04:01     37s] [NR-eGR] 
[03/23 22:04:01     37s] (I)      =============== Blocked Tracks ===============
[03/23 22:04:01     37s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:01     37s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:04:01     37s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:01     37s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:04:01     37s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:04:01     37s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:04:01     37s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:04:01     37s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:01     37s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2553.29 MB )
[03/23 22:04:01     37s] (I)      Reset routing kernel
[03/23 22:04:01     37s] (I)      Started Global Routing ( Curr Mem: 2553.29 MB )
[03/23 22:04:01     37s] (I)      totalPins=9384  totalGlobalPin=9310 (99.21%)
[03/23 22:04:01     37s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:04:01     37s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/23 22:04:01     37s] (I)      
[03/23 22:04:01     37s] (I)      ============  Phase 1a Route ============
[03/23 22:04:01     37s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 54
[03/23 22:04:01     37s] (I)      Usage: 25016 = (11312 H, 13704 V) = (15.78% H, 8.04% V) = (4.072e+04um H, 4.933e+04um V)
[03/23 22:04:01     37s] (I)      
[03/23 22:04:01     37s] (I)      ============  Phase 1b Route ============
[03/23 22:04:01     37s] (I)      Usage: 25043 = (11324 H, 13719 V) = (15.80% H, 8.05% V) = (4.077e+04um H, 4.939e+04um V)
[03/23 22:04:01     37s] (I)      Overflow of layer group 1: 3.13% H + 0.08% V. EstWL: 9.015480e+04um
[03/23 22:04:01     37s] (I)      Congestion metric : 3.13%H 0.08%V, 3.21%HV
[03/23 22:04:01     37s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:04:01     37s] (I)      
[03/23 22:04:01     37s] (I)      ============  Phase 1c Route ============
[03/23 22:04:01     37s] (I)      Level2 Grid: 17 x 28
[03/23 22:04:01     37s] (I)      Usage: 25047 = (11324 H, 13723 V) = (15.80% H, 8.06% V) = (4.077e+04um H, 4.940e+04um V)
[03/23 22:04:01     37s] (I)      
[03/23 22:04:01     37s] (I)      ============  Phase 1d Route ============
[03/23 22:04:01     37s] (I)      Usage: 25047 = (11324 H, 13723 V) = (15.80% H, 8.06% V) = (4.077e+04um H, 4.940e+04um V)
[03/23 22:04:01     37s] (I)      
[03/23 22:04:01     37s] (I)      ============  Phase 1e Route ============
[03/23 22:04:01     37s] (I)      Usage: 25088 = (11330 H, 13758 V) = (15.81% H, 8.08% V) = (4.079e+04um H, 4.953e+04um V)
[03/23 22:04:01     37s] [NR-eGR] Early Global Route overflow of layer group 1: 3.17% H + 0.09% V. EstWL: 9.031680e+04um
[03/23 22:04:01     37s] (I)      
[03/23 22:04:01     37s] (I)      ============  Phase 1l Route ============
[03/23 22:04:01     37s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:04:01     37s] (I)      Layer  2:      94175     14912         3         639      101700    ( 0.62%) 
[03/23 22:04:01     37s] (I)      Layer  3:      73983     11407       134         927      100917    ( 0.91%) 
[03/23 22:04:01     37s] (I)      Layer  4:      80932      1603         4         720      101619    ( 0.70%) 
[03/23 22:04:01     37s] (I)      Total:        249090     27922       141        2286      304236    ( 0.75%) 
[03/23 22:04:01     37s] (I)      
[03/23 22:04:01     37s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:04:01     37s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:04:01     37s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:04:01     37s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 22:04:01     37s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:01     37s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:04:01     37s] [NR-eGR]      M2 ( 2)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/23 22:04:01     37s] [NR-eGR]      M3 ( 3)       107( 0.95%)         5( 0.04%)   ( 1.00%) 
[03/23 22:04:01     37s] [NR-eGR]      M4 ( 4)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/23 22:04:01     37s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:01     37s] [NR-eGR]        Total       113( 0.33%)         5( 0.01%)   ( 0.35%) 
[03/23 22:04:01     37s] [NR-eGR] 
[03/23 22:04:01     37s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 2553.29 MB )
[03/23 22:04:01     37s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:04:01     37s] [NR-eGR] Overflow after Early Global Route 0.99% H + 0.02% V
[03/23 22:04:01     37s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2553.3M
[03/23 22:04:01     37s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.117, REAL:0.080, MEM:2553.3M, EPOCH TIME: 1679623441.256392
[03/23 22:04:01     37s] OPERPROF: Starting HotSpotCal at level 1, MEM:2553.3M, EPOCH TIME: 1679623441.256515
[03/23 22:04:01     37s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:01     37s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:04:01     37s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:01     37s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 22:04:01     37s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:01     37s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 22:04:01     37s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 22:04:01     37s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.003, MEM:2553.3M, EPOCH TIME: 1679623441.259748
[03/23 22:04:01     37s] Skipped repairing congestion.
[03/23 22:04:01     37s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2553.3M, EPOCH TIME: 1679623441.259874
[03/23 22:04:01     37s] Starting Early Global Route wiring: mem = 2553.3M
[03/23 22:04:01     37s] (I)      ============= Track Assignment ============
[03/23 22:04:01     37s] (I)      Started Track Assignment (6T) ( Curr Mem: 2553.29 MB )
[03/23 22:04:01     37s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 22:04:01     37s] (I)      Run Multi-thread track assignment
[03/23 22:04:01     37s] (I)      Finished Track Assignment (6T) ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2553.29 MB )
[03/23 22:04:01     37s] (I)      Started Export ( Curr Mem: 2553.29 MB )
[03/23 22:04:01     37s] [NR-eGR]             Length (um)   Vias 
[03/23 22:04:01     37s] [NR-eGR] -------------------------------
[03/23 22:04:01     37s] [NR-eGR]  M1  (1H)             0   9316 
[03/23 22:04:01     37s] [NR-eGR]  M2  (2V)         44848  15122 
[03/23 22:04:01     37s] [NR-eGR]  M3  (3H)         43173    404 
[03/23 22:04:01     37s] [NR-eGR]  M4  (4V)          5830      0 
[03/23 22:04:01     37s] [NR-eGR]  M5  (5H)             0      0 
[03/23 22:04:01     37s] [NR-eGR]  M6  (6V)             0      0 
[03/23 22:04:01     37s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 22:04:01     37s] [NR-eGR]  LM  (8V)             0      0 
[03/23 22:04:01     37s] [NR-eGR] -------------------------------
[03/23 22:04:01     37s] [NR-eGR]      Total        93851  24842 
[03/23 22:04:01     37s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:01     37s] [NR-eGR] Total half perimeter of net bounding box: 73160um
[03/23 22:04:01     37s] [NR-eGR] Total length: 93851um, number of vias: 24842
[03/23 22:04:01     37s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:01     37s] [NR-eGR] Total eGR-routed clock nets wire length: 6878um, number of vias: 2096
[03/23 22:04:01     37s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:01     37s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2553.29 MB )
[03/23 22:04:01     37s] Early Global Route wiring runtime: 0.04 seconds, mem = 2553.3M
[03/23 22:04:01     37s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.082, REAL:0.037, MEM:2553.3M, EPOCH TIME: 1679623441.296569
[03/23 22:04:01     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:01     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:01     37s] 0 delay mode for cte disabled.
[03/23 22:04:01     37s] SKP cleared!
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:00.0)***
[03/23 22:04:01     37s] Tdgp not successfully inited but do clear! skip clearing
[03/23 22:04:01     37s] **placeDesign ... cpu = 0: 0:11, real = 0: 0: 7, mem = 2281.3M **
[03/23 22:04:01     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 22:04:01     37s] VSMManager cleared!
[03/23 22:04:01     37s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.0/0:00:06.8 (1.6), totSession cpu/real = 0:00:37.8/0:01:16.0 (0.5), mem = 2281.3M
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s] =============================================================================================
[03/23 22:04:01     37s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[03/23 22:04:01     37s] =============================================================================================
[03/23 22:04:01     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:01     37s] ---------------------------------------------------------------------------------------------
[03/23 22:04:01     37s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:04:01     37s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:01     37s] [ TimingUpdate           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    4.2
[03/23 22:04:01     37s] [ MISC                   ]          0:00:06.7  (  99.2 % )     0:00:06.7 /  0:00:10.9    1.6
[03/23 22:04:01     37s] ---------------------------------------------------------------------------------------------
[03/23 22:04:01     37s]  GlobalPlace #1 TOTAL               0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:11.0    1.6
[03/23 22:04:01     37s] ---------------------------------------------------------------------------------------------
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s] Enable CTE adjustment.
[03/23 22:04:01     37s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1744.2M, totSessionCpu=0:00:38 **
[03/23 22:04:01     37s] GigaOpt running with 6 threads.
[03/23 22:04:01     37s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:37.8/0:01:16.1 (0.5), mem = 2281.3M
[03/23 22:04:01     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:2281.3M, EPOCH TIME: 1679623441.416474
[03/23 22:04:01     37s] Processing tracks to init pin-track alignment.
[03/23 22:04:01     37s] z: 2, totalTracks: 1
[03/23 22:04:01     37s] z: 4, totalTracks: 1
[03/23 22:04:01     37s] z: 6, totalTracks: 1
[03/23 22:04:01     37s] z: 8, totalTracks: 1
[03/23 22:04:01     37s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:01     37s] All LLGs are deleted
[03/23 22:04:01     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2281.3M, EPOCH TIME: 1679623441.420431
[03/23 22:04:01     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2281.3M, EPOCH TIME: 1679623441.420751
[03/23 22:04:01     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2281.3M, EPOCH TIME: 1679623441.421477
[03/23 22:04:01     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2377.3M, EPOCH TIME: 1679623441.424839
[03/23 22:04:01     37s] Max number of tech site patterns supported in site array is 256.
[03/23 22:04:01     37s] Core basic site is IBM13SITE
[03/23 22:04:01     37s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2377.3M, EPOCH TIME: 1679623441.440152
[03/23 22:04:01     37s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:04:01     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:04:01     37s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:2377.3M, EPOCH TIME: 1679623441.444939
[03/23 22:04:01     37s] Fast DP-INIT is on for default
[03/23 22:04:01     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:04:01     37s] Atter site array init, number of instance map data is 0.
[03/23 22:04:01     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.023, MEM:2377.3M, EPOCH TIME: 1679623441.447367
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:01     37s] OPERPROF:     Starting CMU at level 3, MEM:2377.3M, EPOCH TIME: 1679623441.448245
[03/23 22:04:01     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2377.3M, EPOCH TIME: 1679623441.448729
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:01     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.029, MEM:2281.3M, EPOCH TIME: 1679623441.450919
[03/23 22:04:01     37s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2281.3M, EPOCH TIME: 1679623441.451062
[03/23 22:04:01     37s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2281.3M, EPOCH TIME: 1679623441.454553
[03/23 22:04:01     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2281.3MB).
[03/23 22:04:01     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.040, MEM:2281.3M, EPOCH TIME: 1679623441.456852
[03/23 22:04:01     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2281.3M, EPOCH TIME: 1679623441.456991
[03/23 22:04:01     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:01     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:2281.3M, EPOCH TIME: 1679623441.461717
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s] Trim Metal Layers:
[03/23 22:04:01     37s] LayerId::1 widthSet size::1
[03/23 22:04:01     37s] LayerId::2 widthSet size::1
[03/23 22:04:01     37s] LayerId::3 widthSet size::1
[03/23 22:04:01     37s] LayerId::4 widthSet size::1
[03/23 22:04:01     37s] LayerId::5 widthSet size::1
[03/23 22:04:01     37s] LayerId::6 widthSet size::1
[03/23 22:04:01     37s] LayerId::7 widthSet size::1
[03/23 22:04:01     37s] LayerId::8 widthSet size::1
[03/23 22:04:01     37s] Updating RC grid for preRoute extraction ...
[03/23 22:04:01     37s] eee: pegSigSF::1.070000
[03/23 22:04:01     37s] Initializing multi-corner resistance tables ...
[03/23 22:04:01     37s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:04:01     37s] eee: l::2 avDens::0.122543 usedTrk::1257.288947 availTrk::10260.000000 sigTrk::1257.288947
[03/23 22:04:01     37s] eee: l::3 avDens::0.108928 usedTrk::1235.238334 availTrk::11340.000000 sigTrk::1235.238334
[03/23 22:04:01     37s] eee: l::4 avDens::0.016876 usedTrk::186.818055 availTrk::11070.000000 sigTrk::186.818055
[03/23 22:04:01     37s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:01     37s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:01     37s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:01     37s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:01     37s] {RT rc-typ 0 4 4 0}
[03/23 22:04:01     37s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.062116 aWlH=0.000000 lMod=0 pMax=0.809100 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s] Creating Lib Analyzer ...
[03/23 22:04:01     37s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:04:01     37s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:04:01     37s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:04:01     37s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:04:01     37s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:04:01     37s] 
[03/23 22:04:01     37s] {RT rc-typ 0 4 4 0}
[03/23 22:04:02     38s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:38.5 mem=2287.3M
[03/23 22:04:02     38s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:38.5 mem=2287.3M
[03/23 22:04:02     38s] Creating Lib Analyzer, finished. 
[03/23 22:04:02     38s] #optDebug: fT-S <1 2 3 1 0>
[03/23 22:04:02     38s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1749.5M, totSessionCpu=0:00:39 **
[03/23 22:04:02     38s] *** optDesign -preCTS ***
[03/23 22:04:02     38s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 22:04:02     38s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 22:04:02     38s] Hold Target Slack: user slack 0.05
[03/23 22:04:02     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2287.3M, EPOCH TIME: 1679623442.175367
[03/23 22:04:02     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:02     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:02     38s] 
[03/23 22:04:02     38s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:02     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:2287.3M, EPOCH TIME: 1679623442.195076
[03/23 22:04:02     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:02     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:02     38s] Multi-VT timing optimization disabled based on library information.
[03/23 22:04:02     38s] 
[03/23 22:04:02     38s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:04:02     38s] Deleting Lib Analyzer.
[03/23 22:04:02     38s] 
[03/23 22:04:02     38s] TimeStamp Deleting Cell Server End ...
[03/23 22:04:02     38s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:04:02     38s] 
[03/23 22:04:02     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:04:02     38s] Summary for sequential cells identification: 
[03/23 22:04:02     38s]   Identified SBFF number: 112
[03/23 22:04:02     38s]   Identified MBFF number: 0
[03/23 22:04:02     38s]   Identified SB Latch number: 0
[03/23 22:04:02     38s]   Identified MB Latch number: 0
[03/23 22:04:02     38s]   Not identified SBFF number: 8
[03/23 22:04:02     38s]   Not identified MBFF number: 0
[03/23 22:04:02     38s]   Not identified SB Latch number: 0
[03/23 22:04:02     38s]   Not identified MB Latch number: 0
[03/23 22:04:02     38s]   Number of sequential cells which are not FFs: 34
[03/23 22:04:02     38s]  Visiting view : setupAnalysis
[03/23 22:04:02     38s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:04:02     38s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:04:02     38s]  Visiting view : holdAnalysis
[03/23 22:04:02     38s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:04:02     38s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:04:02     38s] TLC MultiMap info (StdDelay):
[03/23 22:04:02     38s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:04:02     38s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:04:02     38s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:04:02     38s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:04:02     38s]  Setting StdDelay to: 22.7ps
[03/23 22:04:02     38s] 
[03/23 22:04:02     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:04:02     38s] 
[03/23 22:04:02     38s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:04:02     38s] 
[03/23 22:04:02     38s] TimeStamp Deleting Cell Server End ...
[03/23 22:04:02     38s] 
[03/23 22:04:02     38s] Creating Lib Analyzer ...
[03/23 22:04:02     38s] 
[03/23 22:04:02     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:04:02     38s] Summary for sequential cells identification: 
[03/23 22:04:02     38s]   Identified SBFF number: 112
[03/23 22:04:02     38s]   Identified MBFF number: 0
[03/23 22:04:02     38s]   Identified SB Latch number: 0
[03/23 22:04:02     38s]   Identified MB Latch number: 0
[03/23 22:04:02     38s]   Not identified SBFF number: 8
[03/23 22:04:02     38s]   Not identified MBFF number: 0
[03/23 22:04:02     38s]   Not identified SB Latch number: 0
[03/23 22:04:02     38s]   Not identified MB Latch number: 0
[03/23 22:04:02     38s]   Number of sequential cells which are not FFs: 34
[03/23 22:04:02     38s]  Visiting view : setupAnalysis
[03/23 22:04:02     38s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:04:02     38s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:04:02     38s]  Visiting view : holdAnalysis
[03/23 22:04:02     38s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:04:02     38s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:04:02     38s] TLC MultiMap info (StdDelay):
[03/23 22:04:02     38s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:04:02     38s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:04:02     38s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:04:02     38s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:04:02     38s]  Setting StdDelay to: 22.7ps
[03/23 22:04:02     38s] 
[03/23 22:04:02     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:04:02     38s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:04:02     38s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:04:02     38s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:04:02     38s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:04:02     38s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:04:02     38s] 
[03/23 22:04:02     38s] {RT rc-typ 0 4 4 0}
[03/23 22:04:02     39s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:39.3 mem=2287.3M
[03/23 22:04:02     39s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:39.3 mem=2287.3M
[03/23 22:04:02     39s] Creating Lib Analyzer, finished. 
[03/23 22:04:02     39s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2287.3M, EPOCH TIME: 1679623442.897516
[03/23 22:04:02     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:02     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:02     39s] All LLGs are deleted
[03/23 22:04:02     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:02     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:02     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2287.3M, EPOCH TIME: 1679623442.897680
[03/23 22:04:02     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2287.3M, EPOCH TIME: 1679623442.897800
[03/23 22:04:02     39s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2287.3M, EPOCH TIME: 1679623442.898389
[03/23 22:04:02     39s] {MMLU 0 0 2622}
[03/23 22:04:02     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.3 mem=2287.3M
[03/23 22:04:02     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.3 mem=2287.3M
[03/23 22:04:02     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:02     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:02     39s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2287.31 MB )
[03/23 22:04:02     39s] (I)      ================== Layers ==================
[03/23 22:04:02     39s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:02     39s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:04:02     39s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:02     39s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:04:02     39s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:04:02     39s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:04:02     39s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:04:02     39s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:04:02     39s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:04:02     39s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:04:02     39s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:04:02     39s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:04:02     39s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:04:02     39s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:04:02     39s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:04:02     39s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:04:02     39s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:04:02     39s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:04:02     39s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:04:02     39s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:02     39s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:04:02     39s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:02     39s] (I)      Started Import and model ( Curr Mem: 2287.31 MB )
[03/23 22:04:02     39s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:02     39s] (I)      Number of ignored instance 0
[03/23 22:04:02     39s] (I)      Number of inbound cells 0
[03/23 22:04:02     39s] (I)      Number of opened ILM blockages 0
[03/23 22:04:02     39s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/23 22:04:02     39s] (I)      numMoveCells=2555, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 22:04:02     39s] (I)      cell height: 3600, count: 2555
[03/23 22:04:02     39s] (I)      Number of nets = 2622 ( 0 ignored )
[03/23 22:04:02     39s] (I)      Read rows... (mem=2287.3M)
[03/23 22:04:02     39s] (I)      Done Read rows (cpu=0.000s, mem=2287.3M)
[03/23 22:04:02     39s] (I)      Identified Clock instances: Flop 716, Clock buffer/inverter 0, Gate 0, Logic 0
[03/23 22:04:02     39s] (I)      Read module constraints... (mem=2287.3M)
[03/23 22:04:02     39s] (I)      Done Read module constraints (cpu=0.000s, mem=2287.3M)
[03/23 22:04:02     39s] (I)      == Non-default Options ==
[03/23 22:04:02     39s] (I)      Maximum routing layer                              : 4
[03/23 22:04:02     39s] (I)      Buffering-aware routing                            : true
[03/23 22:04:02     39s] (I)      Spread congestion away from blockages              : true
[03/23 22:04:02     39s] (I)      Number of threads                                  : 6
[03/23 22:04:02     39s] (I)      Overflow penalty cost                              : 10
[03/23 22:04:02     39s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 22:04:02     39s] (I)      Method to set GCell size                           : row
[03/23 22:04:02     39s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:04:02     39s] (I)      Use row-based GCell size
[03/23 22:04:02     39s] (I)      Use row-based GCell align
[03/23 22:04:02     39s] (I)      layer 0 area = 89000
[03/23 22:04:02     39s] (I)      layer 1 area = 120000
[03/23 22:04:02     39s] (I)      layer 2 area = 120000
[03/23 22:04:02     39s] (I)      layer 3 area = 120000
[03/23 22:04:02     39s] (I)      GCell unit size   : 3600
[03/23 22:04:02     39s] (I)      GCell multiplier  : 1
[03/23 22:04:02     39s] (I)      GCell row height  : 3600
[03/23 22:04:02     39s] (I)      Actual row height : 3600
[03/23 22:04:02     39s] (I)      GCell align ref   : 7000 7000
[03/23 22:04:02     39s] [NR-eGR] Track table information for default rule: 
[03/23 22:04:02     39s] [NR-eGR] M1 has single uniform track structure
[03/23 22:04:02     39s] [NR-eGR] M2 has single uniform track structure
[03/23 22:04:02     39s] [NR-eGR] M3 has single uniform track structure
[03/23 22:04:02     39s] [NR-eGR] M4 has single uniform track structure
[03/23 22:04:02     39s] [NR-eGR] M5 has single uniform track structure
[03/23 22:04:02     39s] [NR-eGR] M6 has single uniform track structure
[03/23 22:04:02     39s] [NR-eGR] MQ has single uniform track structure
[03/23 22:04:02     39s] [NR-eGR] LM has single uniform track structure
[03/23 22:04:02     39s] (I)      ============== Default via ===============
[03/23 22:04:02     39s] (I)      +---+------------------+-----------------+
[03/23 22:04:02     39s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:04:02     39s] (I)      +---+------------------+-----------------+
[03/23 22:04:02     39s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:04:02     39s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:04:02     39s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:04:02     39s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:04:02     39s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:04:02     39s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:04:02     39s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:04:02     39s] (I)      +---+------------------+-----------------+
[03/23 22:04:02     39s] [NR-eGR] Read 6698 PG shapes
[03/23 22:04:02     39s] [NR-eGR] Read 0 clock shapes
[03/23 22:04:02     39s] [NR-eGR] Read 0 other shapes
[03/23 22:04:02     39s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:04:02     39s] [NR-eGR] #Instance Blockages : 0
[03/23 22:04:02     39s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:04:02     39s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:04:02     39s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:04:02     39s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:04:02     39s] [NR-eGR] #Other Blockages    : 0
[03/23 22:04:02     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:04:02     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 22:04:02     39s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 22:04:02     39s] (I)      early_global_route_priority property id does not exist.
[03/23 22:04:02     39s] (I)      Read Num Blocks=6698  Num Prerouted Wires=0  Num CS=0
[03/23 22:04:02     39s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 0
[03/23 22:04:02     39s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 0
[03/23 22:04:02     39s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 22:04:02     39s] (I)      Number of ignored nets                =      0
[03/23 22:04:02     39s] (I)      Number of connected nets              =      0
[03/23 22:04:02     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 22:04:02     39s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 22:04:02     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:04:02     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:04:02     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:04:02     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:04:02     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:04:02     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:04:02     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:04:02     39s] (I)      Constructing bin map
[03/23 22:04:02     39s] (I)      Initialize bin information with width=7200 height=7200
[03/23 22:04:02     39s] (I)      Done constructing bin map
[03/23 22:04:02     39s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 22:04:02     39s] (I)      Ndr track 0 does not exist
[03/23 22:04:02     39s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:04:02     39s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:04:02     39s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:04:02     39s] (I)      Site width          :   400  (dbu)
[03/23 22:04:02     39s] (I)      Row height          :  3600  (dbu)
[03/23 22:04:02     39s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:04:02     39s] (I)      GCell width         :  3600  (dbu)
[03/23 22:04:02     39s] (I)      GCell height        :  3600  (dbu)
[03/23 22:04:02     39s] (I)      Grid                :    83   138     4
[03/23 22:04:02     39s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:04:02     39s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:04:02     39s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:04:02     39s] (I)      Default wire width  :   160   200   200   200
[03/23 22:04:02     39s] (I)      Default wire space  :   160   200   200   200
[03/23 22:04:02     39s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:04:02     39s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:04:02     39s] (I)      First track coord   :   400   400   400   400
[03/23 22:04:02     39s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:04:02     39s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:04:02     39s] (I)      Num of masks        :     1     1     1     1
[03/23 22:04:02     39s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:04:02     39s] (I)      --------------------------------------------------------
[03/23 22:04:02     39s] 
[03/23 22:04:02     39s] [NR-eGR] ============ Routing rule table ============
[03/23 22:04:02     39s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 22:04:02     39s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:04:02     39s] (I)                    Layer    2    3    4 
[03/23 22:04:02     39s] (I)                    Pitch  400  400  400 
[03/23 22:04:02     39s] (I)             #Used tracks    1    1    1 
[03/23 22:04:02     39s] (I)       #Fully used tracks    1    1    1 
[03/23 22:04:02     39s] [NR-eGR] ========================================
[03/23 22:04:02     39s] [NR-eGR] 
[03/23 22:04:02     39s] (I)      =============== Blocked Tracks ===============
[03/23 22:04:02     39s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:02     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:04:02     39s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:02     39s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:04:02     39s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:04:02     39s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:04:02     39s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:04:02     39s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:02     39s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2287.31 MB )
[03/23 22:04:02     39s] (I)      Reset routing kernel
[03/23 22:04:02     39s] (I)      Started Global Routing ( Curr Mem: 2287.31 MB )
[03/23 22:04:02     39s] (I)      totalPins=9384  totalGlobalPin=9310 (99.21%)
[03/23 22:04:02     39s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:04:02     39s] (I)      #blocked areas for congestion spreading : 0
[03/23 22:04:02     39s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/23 22:04:02     39s] (I)      
[03/23 22:04:02     39s] (I)      ============  Phase 1a Route ============
[03/23 22:04:02     39s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 52
[03/23 22:04:02     39s] (I)      Usage: 25355 = (11421 H, 13934 V) = (15.94% H, 8.18% V) = (4.112e+04um H, 5.016e+04um V)
[03/23 22:04:02     39s] (I)      
[03/23 22:04:02     39s] (I)      ============  Phase 1b Route ============
[03/23 22:04:02     39s] (I)      Usage: 25383 = (11424 H, 13959 V) = (15.94% H, 8.19% V) = (4.113e+04um H, 5.025e+04um V)
[03/23 22:04:02     39s] (I)      Overflow of layer group 1: 3.24% H + 0.07% V. EstWL: 9.137880e+04um
[03/23 22:04:02     39s] (I)      Congestion metric : 3.24%H 0.07%V, 3.31%HV
[03/23 22:04:02     39s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:04:02     39s] (I)      
[03/23 22:04:02     39s] (I)      ============  Phase 1c Route ============
[03/23 22:04:02     39s] (I)      Level2 Grid: 17 x 28
[03/23 22:04:02     39s] (I)      Usage: 25380 = (11424 H, 13956 V) = (15.94% H, 8.19% V) = (4.113e+04um H, 5.024e+04um V)
[03/23 22:04:02     39s] (I)      
[03/23 22:04:02     39s] (I)      ============  Phase 1d Route ============
[03/23 22:04:02     39s] (I)      Usage: 25380 = (11424 H, 13956 V) = (15.94% H, 8.19% V) = (4.113e+04um H, 5.024e+04um V)
[03/23 22:04:02     39s] (I)      
[03/23 22:04:02     39s] (I)      ============  Phase 1e Route ============
[03/23 22:04:02     39s] (I)      Usage: 25439 = (11435 H, 14004 V) = (15.96% H, 8.22% V) = (4.117e+04um H, 5.041e+04um V)
[03/23 22:04:02     39s] [NR-eGR] Early Global Route overflow of layer group 1: 3.21% H + 0.08% V. EstWL: 9.158040e+04um
[03/23 22:04:02     39s] (I)      
[03/23 22:04:02     39s] (I)      ============  Phase 1l Route ============
[03/23 22:04:02     39s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:04:03     39s] (I)      Layer  2:      94175     15125         2         639      101700    ( 0.62%) 
[03/23 22:04:03     39s] (I)      Layer  3:      73983     11510       139         927      100917    ( 0.91%) 
[03/23 22:04:03     39s] (I)      Layer  4:      80932      1622         6         720      101619    ( 0.70%) 
[03/23 22:04:03     39s] (I)      Total:        249090     28257       147        2286      304236    ( 0.75%) 
[03/23 22:04:03     39s] (I)      
[03/23 22:04:03     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:04:03     39s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:04:03     39s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:04:03     39s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 22:04:03     39s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:03     39s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:04:03     39s] [NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/23 22:04:03     39s] [NR-eGR]      M3 ( 3)       111( 0.99%)         3( 0.03%)   ( 1.02%) 
[03/23 22:04:03     39s] [NR-eGR]      M4 ( 4)         5( 0.04%)         0( 0.00%)   ( 0.04%) 
[03/23 22:04:03     39s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:03     39s] [NR-eGR]        Total       118( 0.35%)         3( 0.01%)   ( 0.36%) 
[03/23 22:04:03     39s] [NR-eGR] 
[03/23 22:04:03     39s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 2287.31 MB )
[03/23 22:04:03     39s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:04:03     39s] [NR-eGR] Overflow after Early Global Route 1.01% H + 0.01% V
[03/23 22:04:03     39s] (I)      ============= Track Assignment ============
[03/23 22:04:03     39s] (I)      Started Track Assignment (6T) ( Curr Mem: 2287.31 MB )
[03/23 22:04:03     39s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 22:04:03     39s] (I)      Run Multi-thread track assignment
[03/23 22:04:03     39s] (I)      Finished Track Assignment (6T) ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2287.31 MB )
[03/23 22:04:03     39s] (I)      Started Export ( Curr Mem: 2287.31 MB )
[03/23 22:04:03     39s] [NR-eGR]             Length (um)   Vias 
[03/23 22:04:03     39s] [NR-eGR] -------------------------------
[03/23 22:04:03     39s] [NR-eGR]  M1  (1H)             0   9316 
[03/23 22:04:03     39s] [NR-eGR]  M2  (2V)         45627  15184 
[03/23 22:04:03     39s] [NR-eGR]  M3  (3H)         43510    402 
[03/23 22:04:03     39s] [NR-eGR]  M4  (4V)          5894      0 
[03/23 22:04:03     39s] [NR-eGR]  M5  (5H)             0      0 
[03/23 22:04:03     39s] [NR-eGR]  M6  (6V)             0      0 
[03/23 22:04:03     39s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 22:04:03     39s] [NR-eGR]  LM  (8V)             0      0 
[03/23 22:04:03     39s] [NR-eGR] -------------------------------
[03/23 22:04:03     39s] [NR-eGR]      Total        95031  24902 
[03/23 22:04:03     39s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:03     39s] [NR-eGR] Total half perimeter of net bounding box: 73160um
[03/23 22:04:03     39s] [NR-eGR] Total length: 95031um, number of vias: 24902
[03/23 22:04:03     39s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:03     39s] [NR-eGR] Total eGR-routed clock nets wire length: 7227um, number of vias: 2116
[03/23 22:04:03     39s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:03     39s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2287.31 MB )
[03/23 22:04:03     39s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.14 sec, Curr Mem: 2287.31 MB )
[03/23 22:04:03     39s] (I)      ========================================= Runtime Summary ==========================================
[03/23 22:04:03     39s] (I)       Step                                                     %     Start    Finish      Real       CPU 
[03/23 22:04:03     39s] (I)      ----------------------------------------------------------------------------------------------------
[03/23 22:04:03     39s] (I)       Early Global Route kernel                          100.00%  4.01 sec  4.15 sec  0.14 sec  0.23 sec 
[03/23 22:04:03     39s] (I)       +-Import and model                                  27.04%  4.02 sec  4.05 sec  0.04 sec  0.04 sec 
[03/23 22:04:03     39s] (I)       | +-Create place DB                                  8.70%  4.02 sec  4.03 sec  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | | +-Import place data                              8.59%  4.02 sec  4.03 sec  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | | | +-Read instances and placement                 2.42%  4.02 sec  4.02 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | +-Read nets                                    4.70%  4.02 sec  4.03 sec  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | +-Create route DB                                 12.67%  4.03 sec  4.05 sec  0.02 sec  0.02 sec 
[03/23 22:04:03     39s] (I)       | | +-Import route data (6T)                        12.18%  4.03 sec  4.05 sec  0.02 sec  0.02 sec 
[03/23 22:04:03     39s] (I)       | | | +-Read blockages ( Layer 2-4 )                 2.50%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Read routing blockages                     0.00%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Read instance blockages                    0.51%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Read PG blockages                          0.73%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Read clock blockages                       0.05%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Read other blockages                       0.06%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Read halo blockages                        0.02%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Read boundary cut boxes                    0.00%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | +-Read blackboxes                              0.04%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | +-Read prerouted                               0.27%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | +-Read unlegalized nets                        0.25%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | +-Read nets                                    1.00%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | +-Set up via pillars                           0.03%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | +-Initialize 3D grid graph                     0.02%  4.04 sec  4.04 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | +-Model blockage capacity                      3.02%  4.04 sec  4.05 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Initialize 3D capacity                     2.70%  4.04 sec  4.05 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | +-Read aux data                                    0.41%  4.05 sec  4.05 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | +-Others data preparation                          0.21%  4.05 sec  4.05 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | +-Create route kernel                              4.21%  4.05 sec  4.05 sec  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       +-Global Routing                                    37.74%  4.06 sec  4.11 sec  0.05 sec  0.09 sec 
[03/23 22:04:03     39s] (I)       | +-Initialization                                   0.78%  4.06 sec  4.06 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | +-Net group 1                                     34.73%  4.06 sec  4.10 sec  0.05 sec  0.09 sec 
[03/23 22:04:03     39s] (I)       | | +-Generate topology (6T)                         2.29%  4.06 sec  4.06 sec  0.00 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | | +-Phase 1a                                       6.53%  4.06 sec  4.07 sec  0.01 sec  0.02 sec 
[03/23 22:04:03     39s] (I)       | | | +-Pattern routing (6T)                         4.56%  4.06 sec  4.07 sec  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.80%  4.07 sec  4.07 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | +-Add via demand to 2D                         0.67%  4.07 sec  4.07 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | +-Phase 1b                                       2.91%  4.07 sec  4.08 sec  0.00 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | | | +-Monotonic routing (6T)                       2.54%  4.07 sec  4.08 sec  0.00 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | | +-Phase 1c                                       2.49%  4.08 sec  4.08 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | +-Two level Routing                            2.34%  4.08 sec  4.08 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Two Level Routing (Regular)                1.59%  4.08 sec  4.08 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Two Level Routing (Strong)                 0.15%  4.08 sec  4.08 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.08%  4.08 sec  4.08 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | +-Phase 1d                                       4.85%  4.08 sec  4.09 sec  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | | | +-Detoured routing (6T)                        4.66%  4.08 sec  4.09 sec  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | | +-Phase 1e                                       1.25%  4.09 sec  4.09 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | +-Route legalization                           1.02%  4.09 sec  4.09 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Legalize Blockage Violations               0.72%  4.09 sec  4.09 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | | | +-Legalize Reach Aware Violations            0.04%  4.09 sec  4.09 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | | +-Phase 1l                                      11.30%  4.09 sec  4.10 sec  0.02 sec  0.04 sec 
[03/23 22:04:03     39s] (I)       | | | +-Layer assignment (6T)                       10.58%  4.09 sec  4.10 sec  0.01 sec  0.04 sec 
[03/23 22:04:03     39s] (I)       | +-Clean cong LA                                    0.00%  4.10 sec  4.10 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       +-Export 3D cong map                                 0.96%  4.11 sec  4.11 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | +-Export 2D cong map                               0.17%  4.11 sec  4.11 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       +-Extract Global 3D Wires                            0.35%  4.11 sec  4.11 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       +-Track Assignment (6T)                             10.14%  4.11 sec  4.12 sec  0.01 sec  0.05 sec 
[03/23 22:04:03     39s] (I)       | +-Initialization                                   0.09%  4.11 sec  4.11 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | +-Track Assignment Kernel                          9.66%  4.11 sec  4.12 sec  0.01 sec  0.05 sec 
[03/23 22:04:03     39s] (I)       | +-Free Memory                                      0.01%  4.12 sec  4.12 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       +-Export                                            15.25%  4.12 sec  4.14 sec  0.02 sec  0.03 sec 
[03/23 22:04:03     39s] (I)       | +-Export DB wires                                  5.60%  4.12 sec  4.13 sec  0.01 sec  0.02 sec 
[03/23 22:04:03     39s] (I)       | | +-Export all nets (6T)                           3.07%  4.13 sec  4.13 sec  0.00 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | | +-Set wire vias (6T)                             1.59%  4.13 sec  4.13 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       | +-Report wirelength                                7.06%  4.13 sec  4.14 sec  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | +-Update net boxes                                 2.06%  4.14 sec  4.14 sec  0.00 sec  0.01 sec 
[03/23 22:04:03     39s] (I)       | +-Update timing                                    0.00%  4.14 sec  4.14 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)       +-Postprocess design                                 0.47%  4.15 sec  4.15 sec  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)      ========================== Summary by functions ==========================
[03/23 22:04:03     39s] (I)       Lv  Step                                           %      Real       CPU 
[03/23 22:04:03     39s] (I)      --------------------------------------------------------------------------
[03/23 22:04:03     39s] (I)        0  Early Global Route kernel                100.00%  0.14 sec  0.23 sec 
[03/23 22:04:03     39s] (I)        1  Global Routing                            37.74%  0.05 sec  0.09 sec 
[03/23 22:04:03     39s] (I)        1  Import and model                          27.04%  0.04 sec  0.04 sec 
[03/23 22:04:03     39s] (I)        1  Export                                    15.25%  0.02 sec  0.03 sec 
[03/23 22:04:03     39s] (I)        1  Track Assignment (6T)                     10.14%  0.01 sec  0.05 sec 
[03/23 22:04:03     39s] (I)        1  Export 3D cong map                         0.96%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        1  Postprocess design                         0.47%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        1  Extract Global 3D Wires                    0.35%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        2  Net group 1                               34.73%  0.05 sec  0.09 sec 
[03/23 22:04:03     39s] (I)        2  Create route DB                           12.67%  0.02 sec  0.02 sec 
[03/23 22:04:03     39s] (I)        2  Track Assignment Kernel                    9.66%  0.01 sec  0.05 sec 
[03/23 22:04:03     39s] (I)        2  Create place DB                            8.70%  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        2  Report wirelength                          7.06%  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        2  Export DB wires                            5.60%  0.01 sec  0.02 sec 
[03/23 22:04:03     39s] (I)        2  Create route kernel                        4.21%  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        2  Update net boxes                           2.06%  0.00 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        2  Initialization                             0.87%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        2  Read aux data                              0.41%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        2  Others data preparation                    0.21%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        2  Export 2D cong map                         0.17%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        3  Import route data (6T)                    12.18%  0.02 sec  0.02 sec 
[03/23 22:04:03     39s] (I)        3  Phase 1l                                  11.30%  0.02 sec  0.04 sec 
[03/23 22:04:03     39s] (I)        3  Import place data                          8.59%  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        3  Phase 1a                                   6.53%  0.01 sec  0.02 sec 
[03/23 22:04:03     39s] (I)        3  Phase 1d                                   4.85%  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        3  Export all nets (6T)                       3.07%  0.00 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        3  Phase 1b                                   2.91%  0.00 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        3  Phase 1c                                   2.49%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        3  Generate topology (6T)                     2.29%  0.00 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        3  Set wire vias (6T)                         1.59%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        3  Phase 1e                                   1.25%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Layer assignment (6T)                     10.58%  0.01 sec  0.04 sec 
[03/23 22:04:03     39s] (I)        4  Read nets                                  5.70%  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        4  Detoured routing (6T)                      4.66%  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        4  Pattern routing (6T)                       4.56%  0.01 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        4  Model blockage capacity                    3.02%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Monotonic routing (6T)                     2.54%  0.00 sec  0.01 sec 
[03/23 22:04:03     39s] (I)        4  Read blockages ( Layer 2-4 )               2.50%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Read instances and placement               2.42%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Two level Routing                          2.34%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Route legalization                         1.02%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Pattern Routing Avoiding Blockages         0.80%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Add via demand to 2D                       0.67%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Read prerouted                             0.27%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Read unlegalized nets                      0.25%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Read blackboxes                            0.04%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Set up via pillars                         0.03%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        4  Initialize 3D grid graph                   0.02%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Initialize 3D capacity                     2.70%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Two Level Routing (Regular)                1.59%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Read PG blockages                          0.73%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Legalize Blockage Violations               0.72%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Read instance blockages                    0.51%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Two Level Routing (Strong)                 0.15%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.08%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Read other blockages                       0.06%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Read clock blockages                       0.05%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Legalize Reach Aware Violations            0.04%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Read halo blockages                        0.02%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[03/23 22:04:03     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:03     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:03     39s] Extraction called for design 'PE_top' of instances=2555 and nets=2624 using extraction engine 'preRoute' .
[03/23 22:04:03     39s] PreRoute RC Extraction called for design PE_top.
[03/23 22:04:03     39s] RC Extraction called in multi-corner(1) mode.
[03/23 22:04:03     39s] RCMode: PreRoute
[03/23 22:04:03     39s]       RC Corner Indexes            0   
[03/23 22:04:03     39s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:04:03     39s] Resistance Scaling Factor    : 1.00000 
[03/23 22:04:03     39s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:04:03     39s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:04:03     39s] Shrink Factor                : 1.00000
[03/23 22:04:03     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 22:04:03     39s] Using Quantus QRC technology file ...
[03/23 22:04:03     39s] 
[03/23 22:04:03     39s] Trim Metal Layers:
[03/23 22:04:03     39s] LayerId::1 widthSet size::1
[03/23 22:04:03     39s] LayerId::2 widthSet size::1
[03/23 22:04:03     39s] LayerId::3 widthSet size::1
[03/23 22:04:03     39s] LayerId::4 widthSet size::1
[03/23 22:04:03     39s] LayerId::5 widthSet size::1
[03/23 22:04:03     39s] LayerId::6 widthSet size::1
[03/23 22:04:03     39s] LayerId::7 widthSet size::1
[03/23 22:04:03     39s] LayerId::8 widthSet size::1
[03/23 22:04:03     39s] Updating RC grid for preRoute extraction ...
[03/23 22:04:03     39s] eee: pegSigSF::1.070000
[03/23 22:04:03     39s] Initializing multi-corner resistance tables ...
[03/23 22:04:03     39s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:04:03     39s] eee: l::2 avDens::0.125784 usedTrk::1279.220889 availTrk::10170.000000 sigTrk::1279.220889
[03/23 22:04:03     39s] eee: l::3 avDens::0.109820 usedTrk::1245.363334 availTrk::11340.000000 sigTrk::1245.363334
[03/23 22:04:03     39s] eee: l::4 avDens::0.017182 usedTrk::188.656945 availTrk::10980.000000 sigTrk::188.656945
[03/23 22:04:03     39s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:03     39s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:03     39s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:03     39s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:03     39s] {RT rc-typ 0 4 4 0}
[03/23 22:04:03     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.062026 aWlH=0.000000 lMod=0 pMax=0.809100 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:04:03     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2287.309M)
[03/23 22:04:03     39s] All LLGs are deleted
[03/23 22:04:03     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2287.3M, EPOCH TIME: 1679623443.125882
[03/23 22:04:03     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2287.3M, EPOCH TIME: 1679623443.126113
[03/23 22:04:03     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2287.3M, EPOCH TIME: 1679623443.126941
[03/23 22:04:03     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2383.3M, EPOCH TIME: 1679623443.130814
[03/23 22:04:03     39s] Max number of tech site patterns supported in site array is 256.
[03/23 22:04:03     39s] Core basic site is IBM13SITE
[03/23 22:04:03     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2383.3M, EPOCH TIME: 1679623443.140590
[03/23 22:04:03     39s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:04:03     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:04:03     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.004, MEM:2383.3M, EPOCH TIME: 1679623443.144192
[03/23 22:04:03     39s] Fast DP-INIT is on for default
[03/23 22:04:03     39s] Atter site array init, number of instance map data is 0.
[03/23 22:04:03     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.015, MEM:2383.3M, EPOCH TIME: 1679623443.146071
[03/23 22:04:03     39s] 
[03/23 22:04:03     39s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:03     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.022, MEM:2287.3M, EPOCH TIME: 1679623443.149371
[03/23 22:04:03     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     39s] Starting delay calculation for Setup views
[03/23 22:04:03     39s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:04:03     39s] #################################################################################
[03/23 22:04:03     39s] # Design Stage: PreRoute
[03/23 22:04:03     39s] # Design Name: PE_top
[03/23 22:04:03     39s] # Design Mode: 130nm
[03/23 22:04:03     39s] # Analysis Mode: MMMC Non-OCV 
[03/23 22:04:03     39s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:04:03     39s] # Signoff Settings: SI Off 
[03/23 22:04:03     39s] #################################################################################
[03/23 22:04:03     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 2357.4M, InitMEM = 2355.4M)
[03/23 22:04:03     39s] Calculate delays in Single mode...
[03/23 22:04:03     39s] Start delay calculation (fullDC) (6 T). (MEM=2359.38)
[03/23 22:04:03     39s] End AAE Lib Interpolated Model. (MEM=2370.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:04:03     40s] Total number of fetched objects 2622
[03/23 22:04:03     40s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:04:03     40s] End delay calculation. (MEM=2609.53 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 22:04:03     40s] End delay calculation (fullDC). (MEM=2609.53 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 22:04:03     40s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2609.5M) ***
[03/23 22:04:03     40s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:00:40.6 mem=2609.5M)
[03/23 22:04:03     40s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.671  |
|           TNS (ns):|-528.117 |
|    Violating Paths:|   431   |
|          All Paths:|   727   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.475   |      5 (5)       |
|   max_tran     |     2 (103)      |   -2.198   |     2 (103)      |
|   max_fanout   |     24 (24)      |    -75     |     25 (25)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2640.1M, EPOCH TIME: 1679623443.637698
[03/23 22:04:03     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] 
[03/23 22:04:03     40s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:03     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:2641.5M, EPOCH TIME: 1679623443.663313
[03/23 22:04:03     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] Density: 26.785%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1870.5M, totSessionCpu=0:00:41 **
[03/23 22:04:03     40s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.0/0:00:02.3 (1.3), totSession cpu/real = 0:00:40.7/0:01:18.3 (0.5), mem = 2391.5M
[03/23 22:04:03     40s] 
[03/23 22:04:03     40s] =============================================================================================
[03/23 22:04:03     40s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.14-s109_1
[03/23 22:04:03     40s] =============================================================================================
[03/23 22:04:03     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:03     40s] ---------------------------------------------------------------------------------------------
[03/23 22:04:03     40s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:03     40s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.2 % )     0:00:00.5 /  0:00:01.1    2.0
[03/23 22:04:03     40s] [ DrvReport              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 22:04:03     40s] [ CellServerInit         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 22:04:03     40s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  56.3 % )     0:00:01.3 /  0:00:01.3    1.0
[03/23 22:04:03     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:03     40s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:03     40s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.3    1.5
[03/23 22:04:03     40s] [ ExtractRC              ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 22:04:03     40s] [ TimingUpdate           ]      1   0:00:00.2  (   8.3 % )     0:00:00.4 /  0:00:01.0    2.2
[03/23 22:04:03     40s] [ FullDelayCalc          ]      1   0:00:00.2  (  10.8 % )     0:00:00.2 /  0:00:00.7    3.0
[03/23 22:04:03     40s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 22:04:03     40s] [ MISC                   ]          0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 22:04:03     40s] ---------------------------------------------------------------------------------------------
[03/23 22:04:03     40s]  InitOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:03.0    1.3
[03/23 22:04:03     40s] ---------------------------------------------------------------------------------------------
[03/23 22:04:03     40s] 
[03/23 22:04:03     40s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/23 22:04:03     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:04:03     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.7 mem=2391.5M
[03/23 22:04:03     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2391.5M, EPOCH TIME: 1679623443.677386
[03/23 22:04:03     40s] Processing tracks to init pin-track alignment.
[03/23 22:04:03     40s] z: 2, totalTracks: 1
[03/23 22:04:03     40s] z: 4, totalTracks: 1
[03/23 22:04:03     40s] z: 6, totalTracks: 1
[03/23 22:04:03     40s] z: 8, totalTracks: 1
[03/23 22:04:03     40s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:03     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2391.5M, EPOCH TIME: 1679623443.680911
[03/23 22:04:03     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] 
[03/23 22:04:03     40s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:03     40s] OPERPROF:     Starting CMU at level 3, MEM:2455.5M, EPOCH TIME: 1679623443.700645
[03/23 22:04:03     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2455.5M, EPOCH TIME: 1679623443.700987
[03/23 22:04:03     40s] 
[03/23 22:04:03     40s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:03     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2391.5M, EPOCH TIME: 1679623443.701829
[03/23 22:04:03     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2391.5M, EPOCH TIME: 1679623443.701902
[03/23 22:04:03     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2391.5M, EPOCH TIME: 1679623443.703911
[03/23 22:04:03     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2391.5MB).
[03/23 22:04:03     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.027, MEM:2391.5M, EPOCH TIME: 1679623443.704489
[03/23 22:04:03     40s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 22:04:03     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.8 mem=2391.5M
[03/23 22:04:03     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2391.5M, EPOCH TIME: 1679623443.707144
[03/23 22:04:03     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.003, MEM:2391.5M, EPOCH TIME: 1679623443.710391
[03/23 22:04:03     40s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 22:04:03     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:04:03     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.8 mem=2391.5M
[03/23 22:04:03     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2391.5M, EPOCH TIME: 1679623443.710840
[03/23 22:04:03     40s] Processing tracks to init pin-track alignment.
[03/23 22:04:03     40s] z: 2, totalTracks: 1
[03/23 22:04:03     40s] z: 4, totalTracks: 1
[03/23 22:04:03     40s] z: 6, totalTracks: 1
[03/23 22:04:03     40s] z: 8, totalTracks: 1
[03/23 22:04:03     40s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:03     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2391.5M, EPOCH TIME: 1679623443.713675
[03/23 22:04:03     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] 
[03/23 22:04:03     40s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:03     40s] OPERPROF:     Starting CMU at level 3, MEM:2455.5M, EPOCH TIME: 1679623443.728649
[03/23 22:04:03     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2455.5M, EPOCH TIME: 1679623443.729023
[03/23 22:04:03     40s] 
[03/23 22:04:03     40s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:03     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:2391.5M, EPOCH TIME: 1679623443.729884
[03/23 22:04:03     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2391.5M, EPOCH TIME: 1679623443.729955
[03/23 22:04:03     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2391.5M, EPOCH TIME: 1679623443.732062
[03/23 22:04:03     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2391.5MB).
[03/23 22:04:03     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.022, MEM:2391.5M, EPOCH TIME: 1679623443.732543
[03/23 22:04:03     40s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 22:04:03     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.8 mem=2391.5M
[03/23 22:04:03     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2391.5M, EPOCH TIME: 1679623443.734882
[03/23 22:04:03     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.003, MEM:2391.5M, EPOCH TIME: 1679623443.737999
[03/23 22:04:03     40s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 22:04:03     40s] *** Starting optimizing excluded clock nets MEM= 2391.5M) ***
[03/23 22:04:03     40s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2391.5M) ***
[03/23 22:04:03     40s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[03/23 22:04:03     40s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 22:04:03     40s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.8/0:01:18.4 (0.5), mem = 2391.5M
[03/23 22:04:03     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.1
[03/23 22:04:03     40s] ### Creating RouteCongInterface, started
[03/23 22:04:03     40s] ### Creating TopoMgr, started
[03/23 22:04:03     40s] ### Creating TopoMgr, finished
[03/23 22:04:03     40s] #optDebug: Start CG creation (mem=2391.5M)
[03/23 22:04:03     40s]  ...initializing CG  maxDriveDist 1601.127000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.112000 
[03/23 22:04:03     40s] (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:03     40s]  ...processing cgPrt (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:03     40s]  ...processing cgEgp (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:03     40s]  ...processing cgPbk (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:03     40s]  ...processing cgNrb(cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:03     40s]  ...processing cgObs (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:03     40s]  ...processing cgCon (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:03     40s]  ...processing cgPdm (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:03     40s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:03     40s] 
[03/23 22:04:03     40s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:04:03     40s] 
[03/23 22:04:03     40s] #optDebug: {0, 1.000}
[03/23 22:04:03     40s] ### Creating RouteCongInterface, finished
[03/23 22:04:03     40s] Updated routing constraints on 0 nets.
[03/23 22:04:03     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.1
[03/23 22:04:03     40s] Bottom Preferred Layer:
[03/23 22:04:03     40s]     None
[03/23 22:04:03     40s] Via Pillar Rule:
[03/23 22:04:03     40s]     None
[03/23 22:04:03     40s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:40.9/0:01:18.5 (0.5), mem = 2468.1M
[03/23 22:04:03     40s] 
[03/23 22:04:03     40s] =============================================================================================
[03/23 22:04:03     40s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.14-s109_1
[03/23 22:04:03     40s] =============================================================================================
[03/23 22:04:03     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:03     40s] ---------------------------------------------------------------------------------------------
[03/23 22:04:03     40s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  89.8 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:04:03     40s] [ MISC                   ]          0:00:00.0  (  10.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:03     40s] ---------------------------------------------------------------------------------------------
[03/23 22:04:03     40s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:04:03     40s] ---------------------------------------------------------------------------------------------
[03/23 22:04:03     40s] 
[03/23 22:04:03     40s] End: GigaOpt Route Type Constraints Refinement
[03/23 22:04:03     40s] The useful skew maximum allowed delay is: 0.3
[03/23 22:04:03     41s] Deleting Lib Analyzer.
[03/23 22:04:03     41s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.0/0:01:18.6 (0.5), mem = 2468.1M
[03/23 22:04:03     41s] Info: 1 clock net  excluded from IPO operation.
[03/23 22:04:03     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.0 mem=2468.1M
[03/23 22:04:03     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.0 mem=2468.1M
[03/23 22:04:03     41s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 22:04:03     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.2
[03/23 22:04:03     41s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:04:03     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.1 mem=2468.1M
[03/23 22:04:03     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2468.1M, EPOCH TIME: 1679623443.972164
[03/23 22:04:03     41s] Processing tracks to init pin-track alignment.
[03/23 22:04:03     41s] z: 2, totalTracks: 1
[03/23 22:04:03     41s] z: 4, totalTracks: 1
[03/23 22:04:03     41s] z: 6, totalTracks: 1
[03/23 22:04:03     41s] z: 8, totalTracks: 1
[03/23 22:04:03     41s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:03     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2468.1M, EPOCH TIME: 1679623443.976391
[03/23 22:04:03     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:03     41s] 
[03/23 22:04:03     41s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:03     41s] OPERPROF:     Starting CMU at level 3, MEM:2532.1M, EPOCH TIME: 1679623443.999254
[03/23 22:04:03     41s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2532.1M, EPOCH TIME: 1679623443.999696
[03/23 22:04:03     41s] 
[03/23 22:04:03     41s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:04     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.025, MEM:2468.1M, EPOCH TIME: 1679623444.001320
[03/23 22:04:04     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2468.1M, EPOCH TIME: 1679623444.001459
[03/23 22:04:04     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2468.1M, EPOCH TIME: 1679623444.003394
[03/23 22:04:04     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2468.1MB).
[03/23 22:04:04     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.032, MEM:2468.1M, EPOCH TIME: 1679623444.003922
[03/23 22:04:04     41s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 22:04:04     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.1 mem=2468.1M
[03/23 22:04:04     41s] 
[03/23 22:04:04     41s] Footprint cell information for calculating maxBufDist
[03/23 22:04:04     41s] *info: There are 16 candidate Buffer cells
[03/23 22:04:04     41s] *info: There are 15 candidate Inverter cells
[03/23 22:04:04     41s] 
[03/23 22:04:04     41s] #optDebug: Start CG creation (mem=2468.1M)
[03/23 22:04:04     41s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 22:04:04     41s] (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:04     41s]  ...processing cgPrt (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:04     41s]  ...processing cgEgp (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:04     41s]  ...processing cgPbk (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:04     41s]  ...processing cgNrb(cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:04     41s]  ...processing cgObs (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:04     41s]  ...processing cgCon (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:04     41s]  ...processing cgPdm (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:04     41s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2468.1M)
[03/23 22:04:04     41s] ### Creating RouteCongInterface, started
[03/23 22:04:04     41s] 
[03/23 22:04:04     41s] Creating Lib Analyzer ...
[03/23 22:04:04     41s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:04:04     41s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:04:04     41s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:04:04     41s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:04:04     41s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:04:04     41s] 
[03/23 22:04:04     41s] {RT rc-typ 0 4 4 0}
[03/23 22:04:04     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.8 mem=2468.1M
[03/23 22:04:04     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.8 mem=2468.1M
[03/23 22:04:04     41s] Creating Lib Analyzer, finished. 
[03/23 22:04:04     41s] 
[03/23 22:04:04     41s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:04:04     41s] 
[03/23 22:04:04     41s] #optDebug: {0, 1.000}
[03/23 22:04:04     41s] ### Creating RouteCongInterface, finished
[03/23 22:04:04     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2740.9M, EPOCH TIME: 1679623444.977997
[03/23 22:04:04     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2740.9M, EPOCH TIME: 1679623444.978162
[03/23 22:04:04     42s] 
[03/23 22:04:04     42s] Netlist preparation processing... 
[03/23 22:04:04     42s] Removed 0 instance
[03/23 22:04:04     42s] *info: Marking 0 isolation instances dont touch
[03/23 22:04:04     42s] *info: Marking 0 level shifter instances dont touch
[03/23 22:04:04     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2693.6M, EPOCH TIME: 1679623444.994394
[03/23 22:04:04     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/23 22:04:04     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:04     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:04     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:05     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.006, MEM:2423.3M, EPOCH TIME: 1679623444.999964
[03/23 22:04:05     42s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 22:04:05     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.2
[03/23 22:04:05     42s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:42.1/0:01:19.6 (0.5), mem = 2423.3M
[03/23 22:04:05     42s] 
[03/23 22:04:05     42s] =============================================================================================
[03/23 22:04:05     42s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.14-s109_1
[03/23 22:04:05     42s] =============================================================================================
[03/23 22:04:05     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:05     42s] ---------------------------------------------------------------------------------------------
[03/23 22:04:05     42s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  47.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 22:04:05     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:05     42s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:04:05     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:05     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 22:04:05     42s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  18.5 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 22:04:05     42s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:05     42s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:05     42s] [ MISC                   ]          0:00:00.3  (  28.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:04:05     42s] ---------------------------------------------------------------------------------------------
[03/23 22:04:05     42s]  SimplifyNetlist #1 TOTAL           0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 22:04:05     42s] ---------------------------------------------------------------------------------------------
[03/23 22:04:05     42s] 
[03/23 22:04:05     42s] Activate 1st preCTS DRV-based MLT
[03/23 22:04:05     42s] Deleting Lib Analyzer.
[03/23 22:04:05     42s] Begin: GigaOpt high fanout net optimization
[03/23 22:04:05     42s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 22:04:05     42s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 22:04:05     42s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.2/0:01:19.7 (0.5), mem = 2423.3M
[03/23 22:04:05     42s] Info: 1 clock net  excluded from IPO operation.
[03/23 22:04:05     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.3
[03/23 22:04:05     42s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:04:05     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.2 mem=2423.3M
[03/23 22:04:05     42s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:04:05     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2423.3M, EPOCH TIME: 1679623445.046007
[03/23 22:04:05     42s] Processing tracks to init pin-track alignment.
[03/23 22:04:05     42s] z: 2, totalTracks: 1
[03/23 22:04:05     42s] z: 4, totalTracks: 1
[03/23 22:04:05     42s] z: 6, totalTracks: 1
[03/23 22:04:05     42s] z: 8, totalTracks: 1
[03/23 22:04:05     42s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:05     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2423.3M, EPOCH TIME: 1679623445.049049
[03/23 22:04:05     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:05     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:05     42s] 
[03/23 22:04:05     42s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:05     42s] OPERPROF:     Starting CMU at level 3, MEM:2488.0M, EPOCH TIME: 1679623445.062698
[03/23 22:04:05     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2488.0M, EPOCH TIME: 1679623445.063072
[03/23 22:04:05     42s] 
[03/23 22:04:05     42s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:05     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.015, MEM:2424.0M, EPOCH TIME: 1679623445.063908
[03/23 22:04:05     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2424.0M, EPOCH TIME: 1679623445.063990
[03/23 22:04:05     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2424.0M, EPOCH TIME: 1679623445.066308
[03/23 22:04:05     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2424.0MB).
[03/23 22:04:05     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.021, MEM:2424.0M, EPOCH TIME: 1679623445.067165
[03/23 22:04:05     42s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 22:04:05     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.2 mem=2424.0M
[03/23 22:04:05     42s] ### Creating RouteCongInterface, started
[03/23 22:04:05     42s] 
[03/23 22:04:05     42s] Creating Lib Analyzer ...
[03/23 22:04:05     42s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:04:05     42s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:04:05     42s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:04:05     42s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:04:05     42s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:04:05     42s] 
[03/23 22:04:05     42s] {RT rc-typ 0 4 4 0}
[03/23 22:04:05     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.8 mem=2424.0M
[03/23 22:04:05     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.8 mem=2424.0M
[03/23 22:04:05     42s] Creating Lib Analyzer, finished. 
[03/23 22:04:05     42s] 
[03/23 22:04:05     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 22:04:05     42s] 
[03/23 22:04:05     42s] #optDebug: {0, 1.000}
[03/23 22:04:05     42s] ### Creating RouteCongInterface, finished
[03/23 22:04:05     43s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:04:05     43s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:04:05     43s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:04:05     43s] Total-nets :: 2622, Stn-nets :: 0, ratio :: 0 %, Total-len 95031, Stn-len 0
[03/23 22:04:05     43s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2556.1M, EPOCH TIME: 1679623445.841767
[03/23 22:04:05     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:05     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:05     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:05     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:05     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.003, MEM:2423.8M, EPOCH TIME: 1679623445.845240
[03/23 22:04:05     43s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 22:04:05     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.3
[03/23 22:04:05     43s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.8 (1.1), totSession cpu/real = 0:00:43.0/0:01:20.5 (0.5), mem = 2423.8M
[03/23 22:04:05     43s] 
[03/23 22:04:05     43s] =============================================================================================
[03/23 22:04:05     43s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.14-s109_1
[03/23 22:04:05     43s] =============================================================================================
[03/23 22:04:05     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:05     43s] ---------------------------------------------------------------------------------------------
[03/23 22:04:05     43s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  67.5 % )     0:00:00.5 /  0:00:00.6    1.0
[03/23 22:04:05     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:05     43s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:04:05     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:04:05     43s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:05     43s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:05     43s] [ MISC                   ]          0:00:00.2  (  26.7 % )     0:00:00.2 /  0:00:00.3    1.2
[03/23 22:04:05     43s] ---------------------------------------------------------------------------------------------
[03/23 22:04:05     43s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.9    1.1
[03/23 22:04:05     43s] ---------------------------------------------------------------------------------------------
[03/23 22:04:05     43s] 
[03/23 22:04:05     43s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 22:04:05     43s] End: GigaOpt high fanout net optimization
[03/23 22:04:05     43s] Begin: GigaOpt DRV Optimization
[03/23 22:04:05     43s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 6 -largeScaleFixing -maxIter 2 -max_fanout -max_len -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 22:04:05     43s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.0/0:01:20.5 (0.5), mem = 2423.8M
[03/23 22:04:05     43s] Info: 1 clock net  excluded from IPO operation.
[03/23 22:04:05     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.4
[03/23 22:04:05     43s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:04:05     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.0 mem=2423.8M
[03/23 22:04:05     43s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:04:05     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2423.8M, EPOCH TIME: 1679623445.851173
[03/23 22:04:05     43s] Processing tracks to init pin-track alignment.
[03/23 22:04:05     43s] z: 2, totalTracks: 1
[03/23 22:04:05     43s] z: 4, totalTracks: 1
[03/23 22:04:05     43s] z: 6, totalTracks: 1
[03/23 22:04:05     43s] z: 8, totalTracks: 1
[03/23 22:04:05     43s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:05     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2423.8M, EPOCH TIME: 1679623445.853999
[03/23 22:04:05     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:05     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:05     43s] 
[03/23 22:04:05     43s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:05     43s] OPERPROF:     Starting CMU at level 3, MEM:2488.6M, EPOCH TIME: 1679623445.867804
[03/23 22:04:05     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2488.6M, EPOCH TIME: 1679623445.868185
[03/23 22:04:05     43s] 
[03/23 22:04:05     43s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:05     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.015, MEM:2424.6M, EPOCH TIME: 1679623445.868986
[03/23 22:04:05     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2424.6M, EPOCH TIME: 1679623445.869070
[03/23 22:04:05     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2424.6M, EPOCH TIME: 1679623445.870980
[03/23 22:04:05     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2424.6MB).
[03/23 22:04:05     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.021, MEM:2424.6M, EPOCH TIME: 1679623445.871678
[03/23 22:04:05     43s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 22:04:05     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.1 mem=2424.6M
[03/23 22:04:05     43s] ### Creating RouteCongInterface, started
[03/23 22:04:05     43s] 
[03/23 22:04:05     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 22:04:05     43s] 
[03/23 22:04:05     43s] #optDebug: {0, 1.000}
[03/23 22:04:05     43s] ### Creating RouteCongInterface, finished
[03/23 22:04:06     43s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 22:04:06     43s] [GPS-DRV] maxDensity (design): 0.95
[03/23 22:04:06     43s] [GPS-DRV] maxLocalDensity: 1.2
[03/23 22:04:06     43s] [GPS-DRV] All active and enabled setup views
[03/23 22:04:06     43s] [GPS-DRV]     setupAnalysis
[03/23 22:04:06     43s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:04:06     43s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:04:06     43s] [GPS-DRV] maxFanoutLoad on
[03/23 22:04:06     43s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 22:04:06     43s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 22:04:06     43s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 22:04:06     43s] [GPS-DRV] timing-driven DRV settings
[03/23 22:04:06     43s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 22:04:06     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2716.5M, EPOCH TIME: 1679623446.198426
[03/23 22:04:06     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2716.5M, EPOCH TIME: 1679623446.198539
[03/23 22:04:06     43s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:04:06     43s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:06     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:06     43s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 22:04:06     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:06     43s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 22:04:06     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:06     43s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:04:06     43s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:04:06     43s] Info: violation cost 518.098755 (cap = 8.042121, tran = 501.119202, len = 0.000000, fanout load = 8.937500, fanout count = 0.000000, glitch 0.000000)
[03/23 22:04:06     43s] |    45|   620|    -2.50|    14|    14|    -0.53|    24|    24|     0|     0|    -1.67|  -528.12|       0|       0|       0| 26.78%|          |         |
[03/23 22:04:06     44s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:06     44s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:04:06     44s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:04:06     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:04:06     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.02|  -186.17|      45|       0|      16| 26.93%| 0:00:00.0|  2878.1M|
[03/23 22:04:06     44s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:04:06     44s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:04:06     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:04:06     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.02|  -186.17|       0|       0|       0| 26.93%| 0:00:00.0|  2878.1M|
[03/23 22:04:06     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:06     44s] 
[03/23 22:04:06     44s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2878.1M) ***
[03/23 22:04:06     44s] 
[03/23 22:04:06     44s] Total-nets :: 2667, Stn-nets :: 0, ratio :: 0 %, Total-len 95031.8, Stn-len 0
[03/23 22:04:06     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2718.3M, EPOCH TIME: 1679623446.431738
[03/23 22:04:06     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2600).
[03/23 22:04:06     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:06     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:06     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:06     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.008, MEM:2446.0M, EPOCH TIME: 1679623446.440203
[03/23 22:04:06     44s] TotalInstCnt at PhyDesignMc Destruction: 2600
[03/23 22:04:06     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.4
[03/23 22:04:06     44s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:00.6 (1.8), totSession cpu/real = 0:00:44.1/0:01:21.1 (0.5), mem = 2446.0M
[03/23 22:04:06     44s] 
[03/23 22:04:06     44s] =============================================================================================
[03/23 22:04:06     44s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.14-s109_1
[03/23 22:04:06     44s] =============================================================================================
[03/23 22:04:06     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:06     44s] ---------------------------------------------------------------------------------------------
[03/23 22:04:06     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:04:06     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:06     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 22:04:06     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:06     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 22:04:06     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:06     44s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.7    3.1
[03/23 22:04:06     44s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.6    3.2
[03/23 22:04:06     44s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:06     44s] [ OptEval                ]      3   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.1    4.3
[03/23 22:04:06     44s] [ OptCommit              ]      3   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:04:06     44s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   5.8 % )     0:00:00.1 /  0:00:00.3    3.4
[03/23 22:04:06     44s] [ IncrDelayCalc          ]     26   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.3    4.4
[03/23 22:04:06     44s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    3.9
[03/23 22:04:06     44s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    2.2
[03/23 22:04:06     44s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.1    3.1
[03/23 22:04:06     44s] [ MISC                   ]          0:00:00.3  (  54.8 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 22:04:06     44s] ---------------------------------------------------------------------------------------------
[03/23 22:04:06     44s]  DrvOpt #2 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.1    1.8
[03/23 22:04:06     44s] ---------------------------------------------------------------------------------------------
[03/23 22:04:06     44s] 
[03/23 22:04:06     44s] End: GigaOpt DRV Optimization
[03/23 22:04:06     44s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/23 22:04:06     44s] **optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1925.1M, totSessionCpu=0:00:44 **
[03/23 22:04:06     44s] Deactivate 1st preCTS DRV-based MLT
[03/23 22:04:06     44s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:04:06     44s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:06     44s] 
[03/23 22:04:06     44s] Active setup views:
[03/23 22:04:06     44s]  setupAnalysis
[03/23 22:04:06     44s]   Dominating endpoints: 0
[03/23 22:04:06     44s]   Dominating TNS: -0.000
[03/23 22:04:06     44s] 
[03/23 22:04:06     44s] Activate optFanout-based MLT
[03/23 22:04:06     44s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:04:06     44s] Deleting Lib Analyzer.
[03/23 22:04:06     44s] Begin: GigaOpt Global Optimization
[03/23 22:04:06     44s] *info: use new DP (enabled)
[03/23 22:04:06     44s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 22:04:06     44s] Info: 1 clock net  excluded from IPO operation.
[03/23 22:04:06     44s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.2/0:01:21.1 (0.5), mem = 2578.8M
[03/23 22:04:06     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.5
[03/23 22:04:06     44s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:04:06     44s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.2 mem=2578.8M
[03/23 22:04:06     44s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:04:06     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2578.8M, EPOCH TIME: 1679623446.499660
[03/23 22:04:06     44s] Processing tracks to init pin-track alignment.
[03/23 22:04:06     44s] z: 2, totalTracks: 1
[03/23 22:04:06     44s] z: 4, totalTracks: 1
[03/23 22:04:06     44s] z: 6, totalTracks: 1
[03/23 22:04:06     44s] z: 8, totalTracks: 1
[03/23 22:04:06     44s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:06     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2578.8M, EPOCH TIME: 1679623446.502529
[03/23 22:04:06     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:06     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:06     44s] 
[03/23 22:04:06     44s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:06     44s] OPERPROF:     Starting CMU at level 3, MEM:2644.3M, EPOCH TIME: 1679623446.516450
[03/23 22:04:06     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2644.3M, EPOCH TIME: 1679623446.516925
[03/23 22:04:06     44s] 
[03/23 22:04:06     44s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:06     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.015, MEM:2580.3M, EPOCH TIME: 1679623446.517808
[03/23 22:04:06     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2580.3M, EPOCH TIME: 1679623446.517892
[03/23 22:04:06     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2580.3M, EPOCH TIME: 1679623446.519664
[03/23 22:04:06     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2580.3MB).
[03/23 22:04:06     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.020, MEM:2580.3M, EPOCH TIME: 1679623446.520103
[03/23 22:04:06     44s] TotalInstCnt at PhyDesignMc Initialization: 2600
[03/23 22:04:06     44s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.2 mem=2580.3M
[03/23 22:04:06     44s] ### Creating RouteCongInterface, started
[03/23 22:04:06     44s] 
[03/23 22:04:06     44s] Creating Lib Analyzer ...
[03/23 22:04:06     44s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:04:06     44s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:04:06     44s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:04:06     44s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:04:06     44s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:04:06     44s] 
[03/23 22:04:06     44s] {RT rc-typ 0 4 4 0}
[03/23 22:04:07     44s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.8 mem=2580.3M
[03/23 22:04:07     44s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.8 mem=2580.3M
[03/23 22:04:07     44s] Creating Lib Analyzer, finished. 
[03/23 22:04:07     44s] 
[03/23 22:04:07     44s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:04:07     44s] 
[03/23 22:04:07     44s] #optDebug: {0, 1.000}
[03/23 22:04:07     44s] ### Creating RouteCongInterface, finished
[03/23 22:04:07     45s] *info: 1 clock net excluded
[03/23 22:04:07     45s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2776.8M, EPOCH TIME: 1679623447.538114
[03/23 22:04:07     45s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2776.8M, EPOCH TIME: 1679623447.538736
[03/23 22:04:07     45s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:04:07     45s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:04:07     45s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:04:07     45s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:07     45s] ** GigaOpt Global Opt WNS Slack -1.020  TNS Slack -186.166 
[03/23 22:04:07     45s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:04:07     45s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:04:07     45s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:04:07     45s] |  -1.020|-186.166|   26.93%|   0:00:00.0| 2776.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 22:04:07     45s] |        |        |         |            |        |             |         | _r_REG350_S1/D                                     |
[03/23 22:04:07     45s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 6 threads.
[03/23 22:04:07     45s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:04:07     46s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:07     46s] |  -0.094|  -0.232|   26.96%|   0:00:00.0| 2941.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 22:04:07     46s] |        |        |         |            |        |             |         | _r_REG328_S1/D                                     |
[03/23 22:04:07     46s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:04:07     46s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:04:07     46s] |  -0.094|  -0.232|   26.96%|   0:00:00.0| 2941.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 22:04:07     46s] |        |        |         |            |        |             |         | _r_REG328_S1/D                                     |
[03/23 22:04:07     46s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:04:07     46s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:04:07     46s] |  -0.094|  -0.232|   26.96%|   0:00:00.0| 2941.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 22:04:07     46s] |        |        |         |            |        |             |         | _r_REG328_S1/D                                     |
[03/23 22:04:07     46s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:04:07     46s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:04:07     46s] |   0.048|   0.000|   26.98%|   0:00:00.0| 2945.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 22:04:07     46s] |        |        |         |            |        |             |         | _r_REG331_S1/D                                     |
[03/23 22:04:07     46s] |   0.050|   0.000|   26.98%|   0:00:00.0| 2955.8M|           NA|       NA| NA                                                 |
[03/23 22:04:07     46s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:04:07     46s] 
[03/23 22:04:07     46s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.0 real=0:00:00.0 mem=2955.8M) ***
[03/23 22:04:07     46s] 
[03/23 22:04:07     46s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:00.0 mem=2955.8M) ***
[03/23 22:04:07     46s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 22:04:07     46s] Total-nets :: 2668, Stn-nets :: 0, ratio :: 0 %, Total-len 95034.2, Stn-len 0
[03/23 22:04:07     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2796.0M, EPOCH TIME: 1679623447.979046
[03/23 22:04:07     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2601).
[03/23 22:04:07     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:07     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:07     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:07     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.012, MEM:2504.8M, EPOCH TIME: 1679623447.991064
[03/23 22:04:07     46s] TotalInstCnt at PhyDesignMc Destruction: 2601
[03/23 22:04:07     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.5
[03/23 22:04:07     46s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:01.5 (1.6), totSession cpu/real = 0:00:46.5/0:01:22.6 (0.6), mem = 2504.8M
[03/23 22:04:07     46s] 
[03/23 22:04:07     46s] =============================================================================================
[03/23 22:04:07     46s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.14-s109_1
[03/23 22:04:07     46s] =============================================================================================
[03/23 22:04:07     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:07     46s] ---------------------------------------------------------------------------------------------
[03/23 22:04:07     46s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:04:07     46s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  40.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:04:07     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:07     46s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 22:04:07     46s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:07     46s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:04:07     46s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:07     46s] [ BottleneckAnalyzerInit ]      2   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    2.5
[03/23 22:04:07     46s] [ TransformInit          ]      1   0:00:00.4  (  26.4 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 22:04:07     46s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.9    3.3
[03/23 22:04:07     46s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:07     46s] [ OptEval                ]      5   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.5    5.1
[03/23 22:04:07     46s] [ OptCommit              ]      5   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 22:04:07     46s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.2    3.2
[03/23 22:04:07     46s] [ IncrDelayCalc          ]     25   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.2    4.2
[03/23 22:04:07     46s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:07     46s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 22:04:07     46s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.8
[03/23 22:04:07     46s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 22:04:07     46s] [ MISC                   ]          0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.2    1.8
[03/23 22:04:07     46s] ---------------------------------------------------------------------------------------------
[03/23 22:04:07     46s]  GlobalOpt #1 TOTAL                 0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:02.3    1.6
[03/23 22:04:07     46s] ---------------------------------------------------------------------------------------------
[03/23 22:04:07     46s] 
[03/23 22:04:07     46s] End: GigaOpt Global Optimization
[03/23 22:04:07     46s] Deactivate optFanout-based MLT
[03/23 22:04:08     46s] *** Timing Is met
[03/23 22:04:08     46s] *** Check timing (0:00:00.0)
[03/23 22:04:08     46s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:04:08     46s] Deleting Lib Analyzer.
[03/23 22:04:08     46s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 22:04:08     46s] Info: 1 clock net  excluded from IPO operation.
[03/23 22:04:08     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.5 mem=2504.8M
[03/23 22:04:08     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.5 mem=2504.8M
[03/23 22:04:08     46s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 22:04:08     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:04:08     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.5 mem=2781.4M
[03/23 22:04:08     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2781.4M, EPOCH TIME: 1679623448.028341
[03/23 22:04:08     46s] Processing tracks to init pin-track alignment.
[03/23 22:04:08     46s] z: 2, totalTracks: 1
[03/23 22:04:08     46s] z: 4, totalTracks: 1
[03/23 22:04:08     46s] z: 6, totalTracks: 1
[03/23 22:04:08     46s] z: 8, totalTracks: 1
[03/23 22:04:08     46s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:08     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2781.4M, EPOCH TIME: 1679623448.032907
[03/23 22:04:08     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:08     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:08     46s] 
[03/23 22:04:08     46s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:08     46s] OPERPROF:     Starting CMU at level 3, MEM:2861.4M, EPOCH TIME: 1679623448.056307
[03/23 22:04:08     46s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:2893.4M, EPOCH TIME: 1679623448.059195
[03/23 22:04:08     46s] 
[03/23 22:04:08     46s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:08     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.028, MEM:2797.4M, EPOCH TIME: 1679623448.060761
[03/23 22:04:08     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2797.4M, EPOCH TIME: 1679623448.060887
[03/23 22:04:08     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.006, MEM:2797.4M, EPOCH TIME: 1679623448.067127
[03/23 22:04:08     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2797.4MB).
[03/23 22:04:08     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.040, MEM:2797.4M, EPOCH TIME: 1679623448.067979
[03/23 22:04:08     46s] TotalInstCnt at PhyDesignMc Initialization: 2601
[03/23 22:04:08     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.6 mem=2797.4M
[03/23 22:04:08     46s] Begin: Area Reclaim Optimization
[03/23 22:04:08     46s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.6/0:01:22.7 (0.6), mem = 2797.4M
[03/23 22:04:08     46s] 
[03/23 22:04:08     46s] Creating Lib Analyzer ...
[03/23 22:04:08     46s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:04:08     46s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:04:08     46s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:04:08     46s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:04:08     46s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:04:08     46s] 
[03/23 22:04:08     46s] {RT rc-typ 0 4 4 0}
[03/23 22:04:08     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.3 mem=2799.4M
[03/23 22:04:08     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.3 mem=2799.4M
[03/23 22:04:08     47s] Creating Lib Analyzer, finished. 
[03/23 22:04:08     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.6
[03/23 22:04:08     47s] ### Creating RouteCongInterface, started
[03/23 22:04:08     47s] 
[03/23 22:04:08     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:04:08     47s] 
[03/23 22:04:08     47s] #optDebug: {0, 1.000}
[03/23 22:04:08     47s] ### Creating RouteCongInterface, finished
[03/23 22:04:09     47s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2799.4M, EPOCH TIME: 1679623449.036312
[03/23 22:04:09     47s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2799.4M, EPOCH TIME: 1679623449.036467
[03/23 22:04:09     47s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:04:09     47s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:09     47s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 26.98
[03/23 22:04:09     47s] +---------+---------+--------+--------+------------+--------+
[03/23 22:04:09     47s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 22:04:09     47s] +---------+---------+--------+--------+------------+--------+
[03/23 22:04:09     47s] |   26.98%|        -|   0.050|   0.000|   0:00:00.0| 2799.4M|
[03/23 22:04:09     47s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 22:04:09     47s] |   26.98%|        0|   0.050|   0.000|   0:00:00.0| 2799.4M|
[03/23 22:04:09     47s] |   26.97%|        3|   0.050|   0.000|   0:00:00.0| 2942.8M|
[03/23 22:04:09     48s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:09     48s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:09     48s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:09     48s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:09     48s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:09     48s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:09     49s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:09     49s] |   24.72%|      588|   0.050|   0.000|   0:00:00.0| 2969.9M|
[03/23 22:04:09     49s] |   24.59%|       35|   0.050|   0.000|   0:00:00.0| 2969.9M|
[03/23 22:04:09     49s] |   24.59%|        1|   0.050|   0.000|   0:00:00.0| 2969.9M|
[03/23 22:04:09     49s] |   24.59%|        0|   0.050|   0.000|   0:00:00.0| 2969.9M|
[03/23 22:04:09     49s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 22:04:09     49s] |   24.59%|        0|   0.050|   0.000|   0:00:00.0| 2969.9M|
[03/23 22:04:09     49s] +---------+---------+--------+--------+------------+--------+
[03/23 22:04:09     49s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 24.59
[03/23 22:04:09     49s] 
[03/23 22:04:09     49s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 2 Resize = 623 **
[03/23 22:04:09     49s] --------------------------------------------------------------
[03/23 22:04:09     49s] |                                   | Total     | Sequential |
[03/23 22:04:09     49s] --------------------------------------------------------------
[03/23 22:04:09     49s] | Num insts resized                 |     597  |     151    |
[03/23 22:04:09     49s] | Num insts undone                  |       1  |       0    |
[03/23 22:04:09     49s] | Num insts Downsized               |     597  |     151    |
[03/23 22:04:09     49s] | Num insts Samesized               |       0  |       0    |
[03/23 22:04:09     49s] | Num insts Upsized                 |       0  |       0    |
[03/23 22:04:09     49s] | Num multiple commits+uncommits    |      26  |       -    |
[03/23 22:04:09     49s] --------------------------------------------------------------
[03/23 22:04:09     49s] 
[03/23 22:04:09     49s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/23 22:04:09     49s] End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:01.0) **
[03/23 22:04:09     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.6
[03/23 22:04:09     49s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:01.8 (1.8), totSession cpu/real = 0:00:49.8/0:01:24.5 (0.6), mem = 2969.9M
[03/23 22:04:09     49s] 
[03/23 22:04:09     49s] =============================================================================================
[03/23 22:04:09     49s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.14-s109_1
[03/23 22:04:09     49s] =============================================================================================
[03/23 22:04:09     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:09     49s] ---------------------------------------------------------------------------------------------
[03/23 22:04:09     49s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:04:09     49s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  39.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:04:09     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:09     49s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:09     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:09     49s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:09     49s] [ OptimizationStep       ]      1   0:00:00.0  (   2.6 % )     0:00:00.8 /  0:00:02.2    2.8
[03/23 22:04:09     49s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.5 % )     0:00:00.8 /  0:00:02.2    2.9
[03/23 22:04:09     49s] [ OptGetWeight           ]     76   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:09     49s] [ OptEval                ]     76   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.6    3.8
[03/23 22:04:09     49s] [ OptCommit              ]     76   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 22:04:09     49s] [ PostCommitDelayUpdate  ]     77   0:00:00.1  (   6.2 % )     0:00:00.3 /  0:00:00.9    3.1
[03/23 22:04:09     49s] [ IncrDelayCalc          ]    158   0:00:00.2  (   9.9 % )     0:00:00.2 /  0:00:00.8    4.7
[03/23 22:04:09     49s] [ IncrTimingUpdate       ]     29   0:00:00.3  (  14.3 % )     0:00:00.3 /  0:00:00.7    2.6
[03/23 22:04:09     49s] [ MISC                   ]          0:00:00.3  (  14.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:04:09     49s] ---------------------------------------------------------------------------------------------
[03/23 22:04:09     49s]  AreaOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:03.2    1.8
[03/23 22:04:09     49s] ---------------------------------------------------------------------------------------------
[03/23 22:04:09     49s] 
[03/23 22:04:09     49s] Executing incremental physical updates
[03/23 22:04:09     49s] Executing incremental physical updates
[03/23 22:04:09     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2810.1M, EPOCH TIME: 1679623449.853856
[03/23 22:04:09     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2598).
[03/23 22:04:09     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:09     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:09     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:09     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.008, MEM:2537.8M, EPOCH TIME: 1679623449.862211
[03/23 22:04:09     49s] TotalInstCnt at PhyDesignMc Destruction: 2598
[03/23 22:04:09     49s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:01, mem=2537.81M, totSessionCpu=0:00:50).
[03/23 22:04:09     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2537.8M, EPOCH TIME: 1679623449.902124
[03/23 22:04:09     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:09     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:09     49s] 
[03/23 22:04:09     49s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:09     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:2538.6M, EPOCH TIME: 1679623449.916809
[03/23 22:04:09     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:09     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:09     49s] **INFO: Flow update: Design is easy to close.
[03/23 22:04:09     49s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.9/0:01:24.6 (0.6), mem = 2538.6M
[03/23 22:04:09     49s] 
[03/23 22:04:09     49s] *** Start incrementalPlace ***
[03/23 22:04:09     49s] User Input Parameters:
[03/23 22:04:09     49s] - Congestion Driven    : On
[03/23 22:04:09     49s] - Timing Driven        : On
[03/23 22:04:09     49s] - Area-Violation Based : On
[03/23 22:04:09     49s] - Start Rollback Level : -5
[03/23 22:04:09     49s] - Legalized            : On
[03/23 22:04:09     49s] - Window Based         : Off
[03/23 22:04:09     49s] - eDen incr mode       : Off
[03/23 22:04:09     49s] - Small incr mode      : Off
[03/23 22:04:09     49s] 
[03/23 22:04:09     49s] no activity file in design. spp won't run.
[03/23 22:04:10     49s] Effort level <high> specified for reg2reg path_group
[03/23 22:04:10     50s] No Views given, use default active views for adaptive view pruning
[03/23 22:04:10     50s] SKP will enable view:
[03/23 22:04:10     50s]   setupAnalysis
[03/23 22:04:10     50s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2541.6M, EPOCH TIME: 1679623450.075443
[03/23 22:04:10     50s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:10     50s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:10     50s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2541.6M, EPOCH TIME: 1679623450.079290
[03/23 22:04:10     50s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2541.6M, EPOCH TIME: 1679623450.079462
[03/23 22:04:10     50s] Starting Early Global Route congestion estimation: mem = 2541.6M
[03/23 22:04:10     50s] (I)      ================== Layers ==================
[03/23 22:04:10     50s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:10     50s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:04:10     50s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:10     50s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:04:10     50s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:04:10     50s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:04:10     50s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:04:10     50s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:04:10     50s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:04:10     50s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:04:10     50s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:04:10     50s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:04:10     50s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:04:10     50s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:04:10     50s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:04:10     50s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:04:10     50s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:04:10     50s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:04:10     50s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:04:10     50s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:10     50s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:04:10     50s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:10     50s] (I)      Started Import and model ( Curr Mem: 2541.56 MB )
[03/23 22:04:10     50s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:10     50s] (I)      == Non-default Options ==
[03/23 22:04:10     50s] (I)      Maximum routing layer                              : 4
[03/23 22:04:10     50s] (I)      Number of threads                                  : 6
[03/23 22:04:10     50s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 22:04:10     50s] (I)      Method to set GCell size                           : row
[03/23 22:04:10     50s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:04:10     50s] (I)      Use row-based GCell size
[03/23 22:04:10     50s] (I)      Use row-based GCell align
[03/23 22:04:10     50s] (I)      layer 0 area = 89000
[03/23 22:04:10     50s] (I)      layer 1 area = 120000
[03/23 22:04:10     50s] (I)      layer 2 area = 120000
[03/23 22:04:10     50s] (I)      layer 3 area = 120000
[03/23 22:04:10     50s] (I)      GCell unit size   : 3600
[03/23 22:04:10     50s] (I)      GCell multiplier  : 1
[03/23 22:04:10     50s] (I)      GCell row height  : 3600
[03/23 22:04:10     50s] (I)      Actual row height : 3600
[03/23 22:04:10     50s] (I)      GCell align ref   : 7000 7000
[03/23 22:04:10     50s] [NR-eGR] Track table information for default rule: 
[03/23 22:04:10     50s] [NR-eGR] M1 has single uniform track structure
[03/23 22:04:10     50s] [NR-eGR] M2 has single uniform track structure
[03/23 22:04:10     50s] [NR-eGR] M3 has single uniform track structure
[03/23 22:04:10     50s] [NR-eGR] M4 has single uniform track structure
[03/23 22:04:10     50s] [NR-eGR] M5 has single uniform track structure
[03/23 22:04:10     50s] [NR-eGR] M6 has single uniform track structure
[03/23 22:04:10     50s] [NR-eGR] MQ has single uniform track structure
[03/23 22:04:10     50s] [NR-eGR] LM has single uniform track structure
[03/23 22:04:10     50s] (I)      ============== Default via ===============
[03/23 22:04:10     50s] (I)      +---+------------------+-----------------+
[03/23 22:04:10     50s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:04:10     50s] (I)      +---+------------------+-----------------+
[03/23 22:04:10     50s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:04:10     50s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:04:10     50s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:04:10     50s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:04:10     50s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:04:10     50s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:04:10     50s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:04:10     50s] (I)      +---+------------------+-----------------+
[03/23 22:04:10     50s] [NR-eGR] Read 6698 PG shapes
[03/23 22:04:10     50s] [NR-eGR] Read 0 clock shapes
[03/23 22:04:10     50s] [NR-eGR] Read 0 other shapes
[03/23 22:04:10     50s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:04:10     50s] [NR-eGR] #Instance Blockages : 0
[03/23 22:04:10     50s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:04:10     50s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:04:10     50s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:04:10     50s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:04:10     50s] [NR-eGR] #Other Blockages    : 0
[03/23 22:04:10     50s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:04:10     50s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 22:04:10     50s] [NR-eGR] Read 2665 nets ( ignored 0 )
[03/23 22:04:10     50s] (I)      early_global_route_priority property id does not exist.
[03/23 22:04:10     50s] (I)      Read Num Blocks=6698  Num Prerouted Wires=0  Num CS=0
[03/23 22:04:10     50s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 0
[03/23 22:04:10     50s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 0
[03/23 22:04:10     50s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 22:04:10     50s] (I)      Number of ignored nets                =      0
[03/23 22:04:10     50s] (I)      Number of connected nets              =      0
[03/23 22:04:10     50s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 22:04:10     50s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 22:04:10     50s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:04:10     50s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:04:10     50s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:04:10     50s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:04:10     50s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:04:10     50s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:04:10     50s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:04:10     50s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 22:04:10     50s] (I)      Ndr track 0 does not exist
[03/23 22:04:10     50s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:04:10     50s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:04:10     50s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:04:10     50s] (I)      Site width          :   400  (dbu)
[03/23 22:04:10     50s] (I)      Row height          :  3600  (dbu)
[03/23 22:04:10     50s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:04:10     50s] (I)      GCell width         :  3600  (dbu)
[03/23 22:04:10     50s] (I)      GCell height        :  3600  (dbu)
[03/23 22:04:10     50s] (I)      Grid                :    83   138     4
[03/23 22:04:10     50s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:04:10     50s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:04:10     50s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:04:10     50s] (I)      Default wire width  :   160   200   200   200
[03/23 22:04:10     50s] (I)      Default wire space  :   160   200   200   200
[03/23 22:04:10     50s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:04:10     50s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:04:10     50s] (I)      First track coord   :   400   400   400   400
[03/23 22:04:10     50s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:04:10     50s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:04:10     50s] (I)      Num of masks        :     1     1     1     1
[03/23 22:04:10     50s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:04:10     50s] (I)      --------------------------------------------------------
[03/23 22:04:10     50s] 
[03/23 22:04:10     50s] [NR-eGR] ============ Routing rule table ============
[03/23 22:04:10     50s] [NR-eGR] Rule id: 0  Nets: 2665
[03/23 22:04:10     50s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:04:10     50s] (I)                    Layer    2    3    4 
[03/23 22:04:10     50s] (I)                    Pitch  400  400  400 
[03/23 22:04:10     50s] (I)             #Used tracks    1    1    1 
[03/23 22:04:10     50s] (I)       #Fully used tracks    1    1    1 
[03/23 22:04:10     50s] [NR-eGR] ========================================
[03/23 22:04:10     50s] [NR-eGR] 
[03/23 22:04:10     50s] (I)      =============== Blocked Tracks ===============
[03/23 22:04:10     50s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:10     50s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:04:10     50s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:10     50s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:04:10     50s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:04:10     50s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:04:10     50s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:04:10     50s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:10     50s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2541.56 MB )
[03/23 22:04:10     50s] (I)      Reset routing kernel
[03/23 22:04:10     50s] (I)      Started Global Routing ( Curr Mem: 2541.56 MB )
[03/23 22:04:10     50s] (I)      totalPins=9470  totalGlobalPin=9351 (98.74%)
[03/23 22:04:10     50s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:04:10     50s] [NR-eGR] Layer group 1: route 2665 net(s) in layer range [2, 4]
[03/23 22:04:10     50s] (I)      
[03/23 22:04:10     50s] (I)      ============  Phase 1a Route ============
[03/23 22:04:10     50s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 53
[03/23 22:04:10     50s] (I)      Usage: 25223 = (11409 H, 13814 V) = (15.92% H, 8.11% V) = (4.107e+04um H, 4.973e+04um V)
[03/23 22:04:10     50s] (I)      
[03/23 22:04:10     50s] (I)      ============  Phase 1b Route ============
[03/23 22:04:10     50s] (I)      Usage: 25253 = (11421 H, 13832 V) = (15.94% H, 8.12% V) = (4.112e+04um H, 4.980e+04um V)
[03/23 22:04:10     50s] (I)      Overflow of layer group 1: 3.13% H + 0.11% V. EstWL: 9.091080e+04um
[03/23 22:04:10     50s] (I)      Congestion metric : 3.13%H 0.11%V, 3.24%HV
[03/23 22:04:10     50s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:04:10     50s] (I)      
[03/23 22:04:10     50s] (I)      ============  Phase 1c Route ============
[03/23 22:04:10     50s] (I)      Level2 Grid: 17 x 28
[03/23 22:04:10     50s] (I)      Usage: 25258 = (11420 H, 13838 V) = (15.94% H, 8.12% V) = (4.111e+04um H, 4.982e+04um V)
[03/23 22:04:10     50s] (I)      
[03/23 22:04:10     50s] (I)      ============  Phase 1d Route ============
[03/23 22:04:10     50s] (I)      Usage: 25259 = (11420 H, 13839 V) = (15.94% H, 8.12% V) = (4.111e+04um H, 4.982e+04um V)
[03/23 22:04:10     50s] (I)      
[03/23 22:04:10     50s] (I)      ============  Phase 1e Route ============
[03/23 22:04:10     50s] (I)      Usage: 25306 = (11425 H, 13881 V) = (15.94% H, 8.15% V) = (4.113e+04um H, 4.997e+04um V)
[03/23 22:04:10     50s] [NR-eGR] Early Global Route overflow of layer group 1: 3.14% H + 0.13% V. EstWL: 9.110160e+04um
[03/23 22:04:10     50s] (I)      
[03/23 22:04:10     50s] (I)      ============  Phase 1l Route ============
[03/23 22:04:10     50s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:04:10     50s] (I)      Layer  2:      94175     15206         4         639      101700    ( 0.62%) 
[03/23 22:04:10     50s] (I)      Layer  3:      73983     11499       141         927      100917    ( 0.91%) 
[03/23 22:04:10     50s] (I)      Layer  4:      80932      1496         4         720      101619    ( 0.70%) 
[03/23 22:04:10     50s] (I)      Total:        249090     28201       149        2286      304236    ( 0.75%) 
[03/23 22:04:10     50s] (I)      
[03/23 22:04:10     50s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:04:10     50s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:04:10     50s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:04:10     50s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 22:04:10     50s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:10     50s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:04:10     50s] [NR-eGR]      M2 ( 2)         4( 0.04%)         0( 0.00%)   ( 0.04%) 
[03/23 22:04:10     50s] [NR-eGR]      M3 ( 3)       113( 1.01%)         4( 0.04%)   ( 1.04%) 
[03/23 22:04:10     50s] [NR-eGR]      M4 ( 4)         4( 0.04%)         0( 0.00%)   ( 0.04%) 
[03/23 22:04:10     50s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:10     50s] [NR-eGR]        Total       121( 0.36%)         4( 0.01%)   ( 0.37%) 
[03/23 22:04:10     50s] [NR-eGR] 
[03/23 22:04:10     50s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 2541.56 MB )
[03/23 22:04:10     50s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:04:10     50s] [NR-eGR] Overflow after Early Global Route 1.03% H + 0.02% V
[03/23 22:04:10     50s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2541.6M
[03/23 22:04:10     50s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.129, REAL:0.089, MEM:2541.6M, EPOCH TIME: 1679623450.168801
[03/23 22:04:10     50s] OPERPROF: Starting HotSpotCal at level 1, MEM:2541.6M, EPOCH TIME: 1679623450.168982
[03/23 22:04:10     50s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:10     50s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:04:10     50s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:10     50s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 22:04:10     50s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:10     50s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 22:04:10     50s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 22:04:10     50s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.007, MEM:2541.6M, EPOCH TIME: 1679623450.175886
[03/23 22:04:10     50s] 
[03/23 22:04:10     50s] === incrementalPlace Internal Loop 1 ===
[03/23 22:04:10     50s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/23 22:04:10     50s] OPERPROF: Starting IPInitSPData at level 1, MEM:2541.6M, EPOCH TIME: 1679623450.176584
[03/23 22:04:10     50s] Processing tracks to init pin-track alignment.
[03/23 22:04:10     50s] z: 2, totalTracks: 1
[03/23 22:04:10     50s] z: 4, totalTracks: 1
[03/23 22:04:10     50s] z: 6, totalTracks: 1
[03/23 22:04:10     50s] z: 8, totalTracks: 1
[03/23 22:04:10     50s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:10     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2541.6M, EPOCH TIME: 1679623450.181431
[03/23 22:04:10     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:10     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:10     50s] 
[03/23 22:04:10     50s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:10     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.024, MEM:2541.6M, EPOCH TIME: 1679623450.205612
[03/23 22:04:10     50s] OPERPROF:   Starting post-place ADS at level 2, MEM:2541.6M, EPOCH TIME: 1679623450.205744
[03/23 22:04:10     50s] ADSU 0.246 -> 0.246. site 96525.000 -> 96525.000. GS 28.800
[03/23 22:04:10     50s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.008, REAL:0.008, MEM:2541.6M, EPOCH TIME: 1679623450.213931
[03/23 22:04:10     50s] OPERPROF:   Starting spMPad at level 2, MEM:2541.6M, EPOCH TIME: 1679623450.217816
[03/23 22:04:10     50s] OPERPROF:     Starting spContextMPad at level 3, MEM:2541.6M, EPOCH TIME: 1679623450.218201
[03/23 22:04:10     50s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2541.6M, EPOCH TIME: 1679623450.218300
[03/23 22:04:10     50s] MP  (2598): mp=1.143. U=0.246.
[03/23 22:04:10     50s] OPERPROF:   Finished spMPad at level 2, CPU:0.002, REAL:0.002, MEM:2541.6M, EPOCH TIME: 1679623450.219870
[03/23 22:04:10     50s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2541.6M, EPOCH TIME: 1679623450.220957
[03/23 22:04:10     50s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2541.6M, EPOCH TIME: 1679623450.221147
[03/23 22:04:10     50s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2541.6M, EPOCH TIME: 1679623450.221490
[03/23 22:04:10     50s] no activity file in design. spp won't run.
[03/23 22:04:10     50s] [spp] 0
[03/23 22:04:10     50s] [adp] 0:1:1:3
[03/23 22:04:10     50s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:2541.6M, EPOCH TIME: 1679623450.222068
[03/23 22:04:10     50s] SP #FI/SF FL/PI 0/0 2598/0
[03/23 22:04:10     50s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.046, REAL:0.046, MEM:2541.6M, EPOCH TIME: 1679623450.222571
[03/23 22:04:10     50s] PP off. flexM 0
[03/23 22:04:10     50s] OPERPROF: Starting CDPad at level 1, MEM:2541.6M, EPOCH TIME: 1679623450.226857
[03/23 22:04:10     50s] 3DP is on.
[03/23 22:04:10     50s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[03/23 22:04:10     50s] design sh 0.216.
[03/23 22:04:10     50s] design sh 0.216.
[03/23 22:04:10     50s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/23 22:04:10     50s] design sh 0.116.
[03/23 22:04:10     50s] CDPadU 0.779 -> 0.662. R=0.246, N=2598, GS=3.600
[03/23 22:04:10     50s] OPERPROF: Finished CDPad at level 1, CPU:0.094, REAL:0.033, MEM:2541.6M, EPOCH TIME: 1679623450.259617
[03/23 22:04:10     50s] OPERPROF: Starting InitSKP at level 1, MEM:2541.6M, EPOCH TIME: 1679623450.259745
[03/23 22:04:10     50s] no activity file in design. spp won't run.
[03/23 22:04:10     50s] no activity file in design. spp won't run.
[03/23 22:04:10     50s] Edge Data Id : 30660 / 4294967295
[03/23 22:04:10     50s] Data Id : 21548 / 4294967295
[03/23 22:04:10     50s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:00.0)***
[03/23 22:04:10     50s] OPERPROF: Finished InitSKP at level 1, CPU:0.576, REAL:0.322, MEM:2765.6M, EPOCH TIME: 1679623450.582069
[03/23 22:04:10     50s] NP #FI/FS/SF FL/PI: 0/0/0 2598/0
[03/23 22:04:10     50s] no activity file in design. spp won't run.
[03/23 22:04:10     50s] 
[03/23 22:04:10     50s] AB Est...
[03/23 22:04:10     50s] OPERPROF: Starting npPlace at level 1, MEM:2765.6M, EPOCH TIME: 1679623450.585689
[03/23 22:04:10     50s] OPERPROF: Finished npPlace at level 1, CPU:0.019, REAL:0.010, MEM:2770.8M, EPOCH TIME: 1679623450.595781
[03/23 22:04:10     50s] Iteration  4: Skipped, with CDP Off
[03/23 22:04:10     50s] 
[03/23 22:04:10     50s] AB Est...
[03/23 22:04:10     50s] OPERPROF: Starting npPlace at level 1, MEM:2802.8M, EPOCH TIME: 1679623450.599686
[03/23 22:04:10     50s] OPERPROF: Finished npPlace at level 1, CPU:0.017, REAL:0.008, MEM:2770.8M, EPOCH TIME: 1679623450.608131
[03/23 22:04:10     50s] Iteration  5: Skipped, with CDP Off
[03/23 22:04:10     50s] OPERPROF: Starting npPlace at level 1, MEM:2866.8M, EPOCH TIME: 1679623450.628836
[03/23 22:04:10     51s] Iteration  6: Total net bbox = 6.544e+04 (3.07e+04 3.47e+04)
[03/23 22:04:10     51s]               Est.  stn bbox = 7.859e+04 (3.69e+04 4.17e+04)
[03/23 22:04:10     51s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2982.3M
[03/23 22:04:10     51s] OPERPROF: Finished npPlace at level 1, CPU:0.505, REAL:0.250, MEM:2918.3M, EPOCH TIME: 1679623450.879215
[03/23 22:04:10     51s] no activity file in design. spp won't run.
[03/23 22:04:10     51s] NP #FI/FS/SF FL/PI: 0/0/0 2598/0
[03/23 22:04:10     51s] no activity file in design. spp won't run.
[03/23 22:04:10     51s] OPERPROF: Starting npPlace at level 1, MEM:2886.3M, EPOCH TIME: 1679623450.900074
[03/23 22:04:11     52s] Iteration  7: Total net bbox = 6.519e+04 (3.13e+04 3.38e+04)
[03/23 22:04:11     52s]               Est.  stn bbox = 7.838e+04 (3.75e+04 4.08e+04)
[03/23 22:04:11     52s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2979.3M
[03/23 22:04:11     52s] OPERPROF: Finished npPlace at level 1, CPU:0.621, REAL:0.341, MEM:2915.3M, EPOCH TIME: 1679623451.241039
[03/23 22:04:11     52s] Legalizing MH Cells... 0 / 0 (level 5)
[03/23 22:04:11     52s] No instances found in the vector
[03/23 22:04:11     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2819.3M, DRC: 0)
[03/23 22:04:11     52s] 0 (out of 0) MH cells were successfully legalized.
[03/23 22:04:11     52s] no activity file in design. spp won't run.
[03/23 22:04:11     52s] NP #FI/FS/SF FL/PI: 0/0/0 2598/0
[03/23 22:04:11     52s] no activity file in design. spp won't run.
[03/23 22:04:11     52s] OPERPROF: Starting npPlace at level 1, MEM:2883.3M, EPOCH TIME: 1679623451.262493
[03/23 22:04:11     53s] Iteration  8: Total net bbox = 6.888e+04 (3.29e+04 3.60e+04)
[03/23 22:04:11     53s]               Est.  stn bbox = 8.240e+04 (3.93e+04 4.31e+04)
[03/23 22:04:11     53s]               cpu = 0:00:01.7 real = 0:00:00.0 mem = 2977.3M
[03/23 22:04:11     53s] OPERPROF: Finished npPlace at level 1, CPU:1.755, REAL:0.652, MEM:2913.3M, EPOCH TIME: 1679623451.914873
[03/23 22:04:11     53s] Legalizing MH Cells... 0 / 0 (level 6)
[03/23 22:04:11     53s] No instances found in the vector
[03/23 22:04:11     53s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2817.3M, DRC: 0)
[03/23 22:04:11     53s] 0 (out of 0) MH cells were successfully legalized.
[03/23 22:04:11     53s] no activity file in design. spp won't run.
[03/23 22:04:11     53s] NP #FI/FS/SF FL/PI: 0/0/0 2598/0
[03/23 22:04:11     53s] no activity file in design. spp won't run.
[03/23 22:04:11     53s] OPERPROF: Starting npPlace at level 1, MEM:2881.3M, EPOCH TIME: 1679623451.941853
[03/23 22:04:12     56s] Iteration  9: Total net bbox = 7.542e+04 (3.44e+04 4.10e+04)
[03/23 22:04:12     56s]               Est.  stn bbox = 8.917e+04 (4.08e+04 4.84e+04)
[03/23 22:04:12     56s]               cpu = 0:00:02.4 real = 0:00:01.0 mem = 2977.3M
[03/23 22:04:12     56s] OPERPROF: Finished npPlace at level 1, CPU:2.431, REAL:0.867, MEM:2913.3M, EPOCH TIME: 1679623452.809286
[03/23 22:04:12     56s] Legalizing MH Cells... 0 / 0 (level 7)
[03/23 22:04:12     56s] No instances found in the vector
[03/23 22:04:12     56s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2817.3M, DRC: 0)
[03/23 22:04:12     56s] 0 (out of 0) MH cells were successfully legalized.
[03/23 22:04:12     56s] no activity file in design. spp won't run.
[03/23 22:04:12     56s] NP #FI/FS/SF FL/PI: 0/0/0 2598/0
[03/23 22:04:12     56s] no activity file in design. spp won't run.
[03/23 22:04:12     56s] OPERPROF: Starting npPlace at level 1, MEM:2881.3M, EPOCH TIME: 1679623452.829113
[03/23 22:04:12     56s] GP RA stats: MHOnly 0 nrInst 2598 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/23 22:04:13     57s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3073.3M, EPOCH TIME: 1679623453.336979
[03/23 22:04:13     57s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3073.3M, EPOCH TIME: 1679623453.337105
[03/23 22:04:13     57s] Iteration 10: Total net bbox = 7.365e+04 (3.30e+04 4.07e+04)
[03/23 22:04:13     57s]               Est.  stn bbox = 8.712e+04 (3.92e+04 4.80e+04)
[03/23 22:04:13     57s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 3009.3M
[03/23 22:04:13     57s] OPERPROF: Finished npPlace at level 1, CPU:1.441, REAL:0.510, MEM:2913.3M, EPOCH TIME: 1679623453.338900
[03/23 22:04:13     57s] Legalizing MH Cells... 0 / 0 (level 8)
[03/23 22:04:13     57s] No instances found in the vector
[03/23 22:04:13     57s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2817.3M, DRC: 0)
[03/23 22:04:13     57s] 0 (out of 0) MH cells were successfully legalized.
[03/23 22:04:13     57s] Move report: Timing Driven Placement moves 2598 insts, mean move: 20.97 um, max move: 67.94 um 
[03/23 22:04:13     57s] 	Max move on inst (buff_mult_arr0/PLACEDFE_OFC58_reset): (214.60, 331.00) --> (200.85, 385.20)
[03/23 22:04:13     57s] no activity file in design. spp won't run.
[03/23 22:04:13     57s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2817.3M, EPOCH TIME: 1679623453.344691
[03/23 22:04:13     57s] Saved padding area to DB
[03/23 22:04:13     57s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2817.3M, EPOCH TIME: 1679623453.344975
[03/23 22:04:13     57s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:2817.3M, EPOCH TIME: 1679623453.345670
[03/23 22:04:13     57s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2817.3M, EPOCH TIME: 1679623453.346748
[03/23 22:04:13     57s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 22:04:13     57s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:2817.3M, EPOCH TIME: 1679623453.347283
[03/23 22:04:13     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2817.3M, EPOCH TIME: 1679623453.347879
[03/23 22:04:13     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2817.3M, EPOCH TIME: 1679623453.348067
[03/23 22:04:13     57s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.004, REAL:0.004, MEM:2817.3M, EPOCH TIME: 1679623453.348802
[03/23 22:04:13     57s] 
[03/23 22:04:13     57s] Finished Incremental Placement (cpu=0:00:07.7, real=0:00:03.0, mem=2817.3M)
[03/23 22:04:13     57s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 22:04:13     57s] Type 'man IMPSP-9025' for more detail.
[03/23 22:04:13     57s] CongRepair sets shifter mode to gplace
[03/23 22:04:13     57s] TDRefine: refinePlace mode is spiral
[03/23 22:04:13     57s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2817.3M, EPOCH TIME: 1679623453.350641
[03/23 22:04:13     57s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2817.3M, EPOCH TIME: 1679623453.350717
[03/23 22:04:13     57s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2817.3M, EPOCH TIME: 1679623453.350811
[03/23 22:04:13     57s] Processing tracks to init pin-track alignment.
[03/23 22:04:13     57s] z: 2, totalTracks: 1
[03/23 22:04:13     57s] z: 4, totalTracks: 1
[03/23 22:04:13     57s] z: 6, totalTracks: 1
[03/23 22:04:13     57s] z: 8, totalTracks: 1
[03/23 22:04:13     57s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:13     57s] All LLGs are deleted
[03/23 22:04:13     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     57s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2817.3M, EPOCH TIME: 1679623453.353849
[03/23 22:04:13     57s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2817.3M, EPOCH TIME: 1679623453.354134
[03/23 22:04:13     57s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2817.3M, EPOCH TIME: 1679623453.354683
[03/23 22:04:13     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     57s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2897.3M, EPOCH TIME: 1679623453.356715
[03/23 22:04:13     57s] Max number of tech site patterns supported in site array is 256.
[03/23 22:04:13     57s] Core basic site is IBM13SITE
[03/23 22:04:13     57s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2897.3M, EPOCH TIME: 1679623453.368860
[03/23 22:04:13     57s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:04:13     57s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:04:13     57s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.006, REAL:0.004, MEM:2913.3M, EPOCH TIME: 1679623453.373242
[03/23 22:04:13     57s] Fast DP-INIT is on for default
[03/23 22:04:13     57s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:04:13     57s] Atter site array init, number of instance map data is 0.
[03/23 22:04:13     57s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.021, REAL:0.019, MEM:2913.3M, EPOCH TIME: 1679623453.375414
[03/23 22:04:13     57s] 
[03/23 22:04:13     57s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:13     57s] OPERPROF:         Starting CMU at level 5, MEM:2913.3M, EPOCH TIME: 1679623453.376157
[03/23 22:04:13     57s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.004, MEM:2913.3M, EPOCH TIME: 1679623453.379811
[03/23 22:04:13     57s] 
[03/23 22:04:13     57s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:13     57s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.029, REAL:0.027, MEM:2817.3M, EPOCH TIME: 1679623453.381498
[03/23 22:04:13     57s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2817.3M, EPOCH TIME: 1679623453.381633
[03/23 22:04:13     57s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:2817.3M, EPOCH TIME: 1679623453.384449
[03/23 22:04:13     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2817.3MB).
[03/23 22:04:13     57s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.037, REAL:0.034, MEM:2817.3M, EPOCH TIME: 1679623453.385303
[03/23 22:04:13     57s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.037, REAL:0.035, MEM:2817.3M, EPOCH TIME: 1679623453.385394
[03/23 22:04:13     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.2
[03/23 22:04:13     57s] OPERPROF:   Starting RefinePlace at level 2, MEM:2817.3M, EPOCH TIME: 1679623453.385533
[03/23 22:04:13     57s] *** Starting refinePlace (0:00:57.9 mem=2817.3M) ***
[03/23 22:04:13     57s] Total net bbox length = 7.598e+04 (3.507e+04 4.091e+04) (ext = 3.289e+03)
[03/23 22:04:13     57s] 
[03/23 22:04:13     57s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:13     57s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:04:13     57s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:13     57s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:13     57s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2817.3M, EPOCH TIME: 1679623453.391245
[03/23 22:04:13     57s] Starting refinePlace ...
[03/23 22:04:13     57s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:13     57s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:13     57s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2881.3M, EPOCH TIME: 1679623453.401375
[03/23 22:04:13     57s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:04:13     57s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2881.3M, EPOCH TIME: 1679623453.401492
[03/23 22:04:13     57s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2881.3M, EPOCH TIME: 1679623453.401648
[03/23 22:04:13     57s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2881.3M, EPOCH TIME: 1679623453.401730
[03/23 22:04:13     57s] DDP markSite nrRow 135 nrJob 135
[03/23 22:04:13     57s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:2881.3M, EPOCH TIME: 1679623453.401926
[03/23 22:04:13     57s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2881.3M, EPOCH TIME: 1679623453.402002
[03/23 22:04:13     57s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 22:04:13     57s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2817.3MB) @(0:00:57.9 - 0:00:57.9).
[03/23 22:04:13     57s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:04:13     57s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 22:04:13     57s] tweakage running in 6 threads.
[03/23 22:04:13     57s] Placement tweakage begins.
[03/23 22:04:13     57s] wire length = 9.377e+04
[03/23 22:04:13     57s] wire length = 9.041e+04
[03/23 22:04:13     57s] Placement tweakage ends.
[03/23 22:04:13     57s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:04:13     58s] 
[03/23 22:04:13     58s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:04:13     58s] Move report: legalization moves 2598 insts, mean move: 2.25 um, max move: 7.55 um spiral
[03/23 22:04:13     58s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U157): (29.77, 255.38) --> (29.40, 248.20)
[03/23 22:04:13     58s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:04:13     58s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:04:13     58s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2835.6MB) @(0:00:58.0 - 0:00:58.1).
[03/23 22:04:13     58s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:04:13     58s] Move report: Detail placement moves 2598 insts, mean move: 2.25 um, max move: 7.55 um 
[03/23 22:04:13     58s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U157): (29.77, 255.38) --> (29.40, 248.20)
[03/23 22:04:13     58s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2835.6MB
[03/23 22:04:13     58s] Statistics of distance of Instance movement in refine placement:
[03/23 22:04:13     58s]   maximum (X+Y) =         7.55 um
[03/23 22:04:13     58s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U157) with max move: (29.771, 255.384) -> (29.4, 248.2)
[03/23 22:04:13     58s]   mean    (X+Y) =         2.25 um
[03/23 22:04:13     58s] Summary Report:
[03/23 22:04:13     58s] Instances move: 2598 (out of 2598 movable)
[03/23 22:04:13     58s] Instances flipped: 0
[03/23 22:04:13     58s] Mean displacement: 2.25 um
[03/23 22:04:13     58s] Max displacement: 7.55 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U157) (29.771, 255.384) -> (29.4, 248.2)
[03/23 22:04:13     58s] 	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: XOR2X1TR
[03/23 22:04:13     58s] Total instances moved : 2598
[03/23 22:04:13     58s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.227, REAL:0.156, MEM:2835.6M, EPOCH TIME: 1679623453.547689
[03/23 22:04:13     58s] Total net bbox length = 7.445e+04 (3.233e+04 4.212e+04) (ext = 3.306e+03)
[03/23 22:04:13     58s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2835.6MB
[03/23 22:04:13     58s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2835.6MB) @(0:00:57.9 - 0:00:58.1).
[03/23 22:04:13     58s] *** Finished refinePlace (0:00:58.1 mem=2835.6M) ***
[03/23 22:04:13     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.2
[03/23 22:04:13     58s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.234, REAL:0.164, MEM:2835.6M, EPOCH TIME: 1679623453.549135
[03/23 22:04:13     58s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2835.6M, EPOCH TIME: 1679623453.549236
[03/23 22:04:13     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2598).
[03/23 22:04:13     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     58s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.011, REAL:0.008, MEM:2817.6M, EPOCH TIME: 1679623453.557720
[03/23 22:04:13     58s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.283, REAL:0.207, MEM:2817.6M, EPOCH TIME: 1679623453.557948
[03/23 22:04:13     58s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2817.6M, EPOCH TIME: 1679623453.558521
[03/23 22:04:13     58s] Starting Early Global Route congestion estimation: mem = 2817.6M
[03/23 22:04:13     58s] (I)      ================== Layers ==================
[03/23 22:04:13     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:13     58s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:04:13     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:13     58s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:04:13     58s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:04:13     58s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:04:13     58s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:04:13     58s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:04:13     58s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:04:13     58s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:04:13     58s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:04:13     58s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:04:13     58s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:04:13     58s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:04:13     58s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:04:13     58s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:04:13     58s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:04:13     58s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:04:13     58s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:04:13     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:13     58s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:04:13     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:13     58s] (I)      Started Import and model ( Curr Mem: 2817.60 MB )
[03/23 22:04:13     58s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:13     58s] (I)      == Non-default Options ==
[03/23 22:04:13     58s] (I)      Maximum routing layer                              : 4
[03/23 22:04:13     58s] (I)      Number of threads                                  : 6
[03/23 22:04:13     58s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 22:04:13     58s] (I)      Method to set GCell size                           : row
[03/23 22:04:13     58s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:04:13     58s] (I)      Use row-based GCell size
[03/23 22:04:13     58s] (I)      Use row-based GCell align
[03/23 22:04:13     58s] (I)      layer 0 area = 89000
[03/23 22:04:13     58s] (I)      layer 1 area = 120000
[03/23 22:04:13     58s] (I)      layer 2 area = 120000
[03/23 22:04:13     58s] (I)      layer 3 area = 120000
[03/23 22:04:13     58s] (I)      GCell unit size   : 3600
[03/23 22:04:13     58s] (I)      GCell multiplier  : 1
[03/23 22:04:13     58s] (I)      GCell row height  : 3600
[03/23 22:04:13     58s] (I)      Actual row height : 3600
[03/23 22:04:13     58s] (I)      GCell align ref   : 7000 7000
[03/23 22:04:13     58s] [NR-eGR] Track table information for default rule: 
[03/23 22:04:13     58s] [NR-eGR] M1 has single uniform track structure
[03/23 22:04:13     58s] [NR-eGR] M2 has single uniform track structure
[03/23 22:04:13     58s] [NR-eGR] M3 has single uniform track structure
[03/23 22:04:13     58s] [NR-eGR] M4 has single uniform track structure
[03/23 22:04:13     58s] [NR-eGR] M5 has single uniform track structure
[03/23 22:04:13     58s] [NR-eGR] M6 has single uniform track structure
[03/23 22:04:13     58s] [NR-eGR] MQ has single uniform track structure
[03/23 22:04:13     58s] [NR-eGR] LM has single uniform track structure
[03/23 22:04:13     58s] (I)      ============== Default via ===============
[03/23 22:04:13     58s] (I)      +---+------------------+-----------------+
[03/23 22:04:13     58s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:04:13     58s] (I)      +---+------------------+-----------------+
[03/23 22:04:13     58s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:04:13     58s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:04:13     58s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:04:13     58s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:04:13     58s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:04:13     58s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:04:13     58s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:04:13     58s] (I)      +---+------------------+-----------------+
[03/23 22:04:13     58s] [NR-eGR] Read 6698 PG shapes
[03/23 22:04:13     58s] [NR-eGR] Read 0 clock shapes
[03/23 22:04:13     58s] [NR-eGR] Read 0 other shapes
[03/23 22:04:13     58s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:04:13     58s] [NR-eGR] #Instance Blockages : 0
[03/23 22:04:13     58s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:04:13     58s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:04:13     58s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:04:13     58s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:04:13     58s] [NR-eGR] #Other Blockages    : 0
[03/23 22:04:13     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:04:13     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 22:04:13     58s] [NR-eGR] Read 2665 nets ( ignored 0 )
[03/23 22:04:13     58s] (I)      early_global_route_priority property id does not exist.
[03/23 22:04:13     58s] (I)      Read Num Blocks=6698  Num Prerouted Wires=0  Num CS=0
[03/23 22:04:13     58s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 0
[03/23 22:04:13     58s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 0
[03/23 22:04:13     58s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 22:04:13     58s] (I)      Number of ignored nets                =      0
[03/23 22:04:13     58s] (I)      Number of connected nets              =      0
[03/23 22:04:13     58s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 22:04:13     58s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 22:04:13     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:04:13     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:04:13     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:04:13     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:04:13     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:04:13     58s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:04:13     58s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:04:13     58s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 22:04:13     58s] (I)      Ndr track 0 does not exist
[03/23 22:04:13     58s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:04:13     58s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:04:13     58s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:04:13     58s] (I)      Site width          :   400  (dbu)
[03/23 22:04:13     58s] (I)      Row height          :  3600  (dbu)
[03/23 22:04:13     58s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:04:13     58s] (I)      GCell width         :  3600  (dbu)
[03/23 22:04:13     58s] (I)      GCell height        :  3600  (dbu)
[03/23 22:04:13     58s] (I)      Grid                :    83   138     4
[03/23 22:04:13     58s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:04:13     58s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:04:13     58s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:04:13     58s] (I)      Default wire width  :   160   200   200   200
[03/23 22:04:13     58s] (I)      Default wire space  :   160   200   200   200
[03/23 22:04:13     58s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:04:13     58s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:04:13     58s] (I)      First track coord   :   400   400   400   400
[03/23 22:04:13     58s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:04:13     58s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:04:13     58s] (I)      Num of masks        :     1     1     1     1
[03/23 22:04:13     58s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:04:13     58s] (I)      --------------------------------------------------------
[03/23 22:04:13     58s] 
[03/23 22:04:13     58s] [NR-eGR] ============ Routing rule table ============
[03/23 22:04:13     58s] [NR-eGR] Rule id: 0  Nets: 2665
[03/23 22:04:13     58s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:04:13     58s] (I)                    Layer    2    3    4 
[03/23 22:04:13     58s] (I)                    Pitch  400  400  400 
[03/23 22:04:13     58s] (I)             #Used tracks    1    1    1 
[03/23 22:04:13     58s] (I)       #Fully used tracks    1    1    1 
[03/23 22:04:13     58s] [NR-eGR] ========================================
[03/23 22:04:13     58s] [NR-eGR] 
[03/23 22:04:13     58s] (I)      =============== Blocked Tracks ===============
[03/23 22:04:13     58s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:13     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:04:13     58s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:13     58s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:04:13     58s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:04:13     58s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:04:13     58s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:04:13     58s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:13     58s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2817.60 MB )
[03/23 22:04:13     58s] (I)      Reset routing kernel
[03/23 22:04:13     58s] (I)      Started Global Routing ( Curr Mem: 2817.60 MB )
[03/23 22:04:13     58s] (I)      totalPins=9470  totalGlobalPin=9329 (98.51%)
[03/23 22:04:13     58s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:04:13     58s] [NR-eGR] Layer group 1: route 2665 net(s) in layer range [2, 4]
[03/23 22:04:13     58s] (I)      
[03/23 22:04:13     58s] (I)      ============  Phase 1a Route ============
[03/23 22:04:13     58s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 65
[03/23 22:04:13     58s] (I)      Usage: 24741 = (11040 H, 13701 V) = (15.41% H, 8.04% V) = (3.974e+04um H, 4.932e+04um V)
[03/23 22:04:13     58s] (I)      
[03/23 22:04:13     58s] (I)      ============  Phase 1b Route ============
[03/23 22:04:13     58s] (I)      Usage: 24768 = (11051 H, 13717 V) = (15.42% H, 8.05% V) = (3.978e+04um H, 4.938e+04um V)
[03/23 22:04:13     58s] (I)      Overflow of layer group 1: 3.68% H + 0.05% V. EstWL: 8.916480e+04um
[03/23 22:04:13     58s] (I)      Congestion metric : 3.68%H 0.05%V, 3.73%HV
[03/23 22:04:13     58s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:04:13     58s] (I)      
[03/23 22:04:13     58s] (I)      ============  Phase 1c Route ============
[03/23 22:04:13     58s] (I)      Level2 Grid: 17 x 28
[03/23 22:04:13     58s] (I)      Usage: 24774 = (11051 H, 13723 V) = (15.42% H, 8.06% V) = (3.978e+04um H, 4.940e+04um V)
[03/23 22:04:13     58s] (I)      
[03/23 22:04:13     58s] (I)      ============  Phase 1d Route ============
[03/23 22:04:13     58s] (I)      Usage: 24775 = (11052 H, 13723 V) = (15.42% H, 8.06% V) = (3.979e+04um H, 4.940e+04um V)
[03/23 22:04:13     58s] (I)      
[03/23 22:04:13     58s] (I)      ============  Phase 1e Route ============
[03/23 22:04:13     58s] (I)      Usage: 24800 = (11052 H, 13748 V) = (15.42% H, 8.07% V) = (3.979e+04um H, 4.949e+04um V)
[03/23 22:04:13     58s] [NR-eGR] Early Global Route overflow of layer group 1: 3.71% H + 0.05% V. EstWL: 8.928000e+04um
[03/23 22:04:13     58s] (I)      
[03/23 22:04:13     58s] (I)      ============  Phase 1l Route ============
[03/23 22:04:13     58s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:04:13     58s] (I)      Layer  2:      94175     15321         2         639      101700    ( 0.62%) 
[03/23 22:04:13     58s] (I)      Layer  3:      73983     11116       168         927      100917    ( 0.91%) 
[03/23 22:04:13     58s] (I)      Layer  4:      80932      1439         6         720      101619    ( 0.70%) 
[03/23 22:04:13     58s] (I)      Total:        249090     27876       176        2286      304236    ( 0.75%) 
[03/23 22:04:13     58s] (I)      
[03/23 22:04:13     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:04:13     58s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:04:13     58s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:04:13     58s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 22:04:13     58s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:13     58s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:04:13     58s] [NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/23 22:04:13     58s] [NR-eGR]      M3 ( 3)       123( 1.10%)         7( 0.06%)   ( 1.16%) 
[03/23 22:04:13     58s] [NR-eGR]      M4 ( 4)         5( 0.04%)         0( 0.00%)   ( 0.04%) 
[03/23 22:04:13     58s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:13     58s] [NR-eGR]        Total       130( 0.38%)         7( 0.02%)   ( 0.41%) 
[03/23 22:04:13     58s] [NR-eGR] 
[03/23 22:04:13     58s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 2817.60 MB )
[03/23 22:04:13     58s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:04:13     58s] [NR-eGR] Overflow after Early Global Route 1.15% H + 0.01% V
[03/23 22:04:13     58s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2817.6M
[03/23 22:04:13     58s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.124, REAL:0.095, MEM:2817.6M, EPOCH TIME: 1679623453.653331
[03/23 22:04:13     58s] OPERPROF: Starting HotSpotCal at level 1, MEM:2817.6M, EPOCH TIME: 1679623453.653428
[03/23 22:04:13     58s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:13     58s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:04:13     58s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:13     58s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 22:04:13     58s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:13     58s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 22:04:13     58s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 22:04:13     58s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 22:04:13     58s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:13     58s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:04:13     58s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:13     58s] [hotspot] |  1  |   161.80   349.00   176.20   363.40 |        1.00   |
[03/23 22:04:13     58s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:13     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.008, MEM:2817.6M, EPOCH TIME: 1679623453.661747
[03/23 22:04:13     58s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2817.6M, EPOCH TIME: 1679623453.662213
[03/23 22:04:13     58s] Starting Early Global Route wiring: mem = 2817.6M
[03/23 22:04:13     58s] (I)      ============= Track Assignment ============
[03/23 22:04:13     58s] (I)      Started Track Assignment (6T) ( Curr Mem: 2817.60 MB )
[03/23 22:04:13     58s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 22:04:13     58s] (I)      Run Multi-thread track assignment
[03/23 22:04:13     58s] (I)      Finished Track Assignment (6T) ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2817.60 MB )
[03/23 22:04:13     58s] (I)      Started Export ( Curr Mem: 2817.60 MB )
[03/23 22:04:13     58s] [NR-eGR]             Length (um)   Vias 
[03/23 22:04:13     58s] [NR-eGR] -------------------------------
[03/23 22:04:13     58s] [NR-eGR]  M1  (1H)             0   9402 
[03/23 22:04:13     58s] [NR-eGR]  M2  (2V)         45436  15369 
[03/23 22:04:13     58s] [NR-eGR]  M3  (3H)         42085    384 
[03/23 22:04:13     58s] [NR-eGR]  M4  (4V)          5219      0 
[03/23 22:04:13     58s] [NR-eGR]  M5  (5H)             0      0 
[03/23 22:04:13     58s] [NR-eGR]  M6  (6V)             0      0 
[03/23 22:04:13     58s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 22:04:13     58s] [NR-eGR]  LM  (8V)             0      0 
[03/23 22:04:13     58s] [NR-eGR] -------------------------------
[03/23 22:04:13     58s] [NR-eGR]      Total        92740  25155 
[03/23 22:04:13     58s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:13     58s] [NR-eGR] Total half perimeter of net bounding box: 74454um
[03/23 22:04:13     58s] [NR-eGR] Total length: 92740um, number of vias: 25155
[03/23 22:04:13     58s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:13     58s] [NR-eGR] Total eGR-routed clock nets wire length: 6558um, number of vias: 2098
[03/23 22:04:13     58s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:13     58s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2817.60 MB )
[03/23 22:04:13     58s] Early Global Route wiring runtime: 0.04 seconds, mem = 2817.6M
[03/23 22:04:13     58s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.082, REAL:0.043, MEM:2817.6M, EPOCH TIME: 1679623453.705307
[03/23 22:04:13     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:13     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:13     58s] 0 delay mode for cte disabled.
[03/23 22:04:13     58s] SKP cleared!
[03/23 22:04:13     58s] 
[03/23 22:04:13     58s] *** Finished incrementalPlace (cpu=0:00:08.5, real=0:00:04.0)***
[03/23 22:04:13     58s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2561.6M, EPOCH TIME: 1679623453.727628
[03/23 22:04:13     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     58s] All LLGs are deleted
[03/23 22:04:13     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:13     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2561.6M, EPOCH TIME: 1679623453.727891
[03/23 22:04:13     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2561.6M, EPOCH TIME: 1679623453.727985
[03/23 22:04:13     58s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:2561.6M, EPOCH TIME: 1679623453.730217
[03/23 22:04:13     58s] Start to check current routing status for nets...
[03/23 22:04:13     58s] All nets are already routed correctly.
[03/23 22:04:13     58s] End to check current routing status for nets (mem=2561.6M)
[03/23 22:04:13     58s] Extraction called for design 'PE_top' of instances=2598 and nets=2667 using extraction engine 'preRoute' .
[03/23 22:04:13     58s] PreRoute RC Extraction called for design PE_top.
[03/23 22:04:13     58s] RC Extraction called in multi-corner(1) mode.
[03/23 22:04:13     58s] RCMode: PreRoute
[03/23 22:04:13     58s]       RC Corner Indexes            0   
[03/23 22:04:13     58s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:04:13     58s] Resistance Scaling Factor    : 1.00000 
[03/23 22:04:13     58s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:04:13     58s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:04:13     58s] Shrink Factor                : 1.00000
[03/23 22:04:13     58s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 22:04:13     58s] Using Quantus QRC technology file ...
[03/23 22:04:13     58s] 
[03/23 22:04:13     58s] Trim Metal Layers:
[03/23 22:04:13     58s] LayerId::1 widthSet size::1
[03/23 22:04:13     58s] LayerId::2 widthSet size::1
[03/23 22:04:13     58s] LayerId::3 widthSet size::1
[03/23 22:04:13     58s] LayerId::4 widthSet size::1
[03/23 22:04:13     58s] LayerId::5 widthSet size::1
[03/23 22:04:13     58s] LayerId::6 widthSet size::1
[03/23 22:04:13     58s] LayerId::7 widthSet size::1
[03/23 22:04:13     58s] LayerId::8 widthSet size::1
[03/23 22:04:13     58s] Updating RC grid for preRoute extraction ...
[03/23 22:04:13     58s] eee: pegSigSF::1.070000
[03/23 22:04:13     58s] Initializing multi-corner resistance tables ...
[03/23 22:04:13     58s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:04:13     58s] eee: l::2 avDens::0.127022 usedTrk::1268.950055 availTrk::9990.000000 sigTrk::1268.950055
[03/23 22:04:13     58s] eee: l::3 avDens::0.105922 usedTrk::1201.152216 availTrk::11340.000000 sigTrk::1201.152216
[03/23 22:04:13     58s] eee: l::4 avDens::0.015683 usedTrk::169.375000 availTrk::10800.000000 sigTrk::169.375000
[03/23 22:04:13     58s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:13     58s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:13     58s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:13     58s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:13     58s] {RT rc-typ 0 4 4 0}
[03/23 22:04:13     58s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.056278 aWlH=0.000000 lMod=0 pMax=0.808800 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:04:13     58s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2561.598M)
[03/23 22:04:13     58s] Compute RC Scale Done ...
[03/23 22:04:13     58s] **optDesign ... cpu = 0:00:21, real = 0:00:12, mem = 1880.5M, totSessionCpu=0:00:59 **
[03/23 22:04:13     58s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:04:13     58s] #################################################################################
[03/23 22:04:13     58s] # Design Stage: PreRoute
[03/23 22:04:13     58s] # Design Name: PE_top
[03/23 22:04:13     58s] # Design Mode: 130nm
[03/23 22:04:13     58s] # Analysis Mode: MMMC Non-OCV 
[03/23 22:04:13     58s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:04:13     58s] # Signoff Settings: SI Off 
[03/23 22:04:13     58s] #################################################################################
[03/23 22:04:14     58s] Topological Sorting (REAL = 0:00:01.0, MEM = 2593.7M, InitMEM = 2593.7M)
[03/23 22:04:14     58s] Calculate delays in Single mode...
[03/23 22:04:14     58s] Start delay calculation (fullDC) (6 T). (MEM=2593.68)
[03/23 22:04:14     58s] End AAE Lib Interpolated Model. (MEM=2605.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:04:14     59s] Total number of fetched objects 2665
[03/23 22:04:14     59s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:04:14     59s] End delay calculation. (MEM=2840.82 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 22:04:14     59s] End delay calculation (fullDC). (MEM=2840.82 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 22:04:14     59s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2840.8M) ***
[03/23 22:04:14     59s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.6/0:00:04.4 (2.2), totSession cpu/real = 0:00:59.5/0:01:29.0 (0.7), mem = 2840.8M
[03/23 22:04:14     59s] 
[03/23 22:04:14     59s] =============================================================================================
[03/23 22:04:14     59s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.14-s109_1
[03/23 22:04:14     59s] =============================================================================================
[03/23 22:04:14     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:14     59s] ---------------------------------------------------------------------------------------------
[03/23 22:04:14     59s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:14     59s] [ ExtractRC              ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:04:14     59s] [ TimingUpdate           ]      4   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    2.4
[03/23 22:04:14     59s] [ FullDelayCalc          ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.7    2.8
[03/23 22:04:14     59s] [ MISC                   ]          0:00:04.0  (  91.5 % )     0:00:04.0 /  0:00:08.6    2.2
[03/23 22:04:14     59s] ---------------------------------------------------------------------------------------------
[03/23 22:04:14     59s]  IncrReplace #1 TOTAL               0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:09.6    2.2
[03/23 22:04:14     59s] ---------------------------------------------------------------------------------------------
[03/23 22:04:14     59s] 
[03/23 22:04:14     59s] *** Timing NOT met, worst failing slack is 0.023
[03/23 22:04:14     59s] *** Check timing (0:00:00.0)
[03/23 22:04:14     59s] Activate preCTS OCP-based MLT
[03/23 22:04:14     59s] Deleting Lib Analyzer.
[03/23 22:04:14     59s] Begin: GigaOpt Optimization in WNS mode
[03/23 22:04:14     59s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 6 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[03/23 22:04:14     59s] Info: 1 clock net  excluded from IPO operation.
[03/23 22:04:14     59s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:59.6/0:01:29.1 (0.7), mem = 2872.8M
[03/23 22:04:14     59s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.7
[03/23 22:04:14     59s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:04:14     59s] ### Creating PhyDesignMc. totSessionCpu=0:00:59.6 mem=2872.8M
[03/23 22:04:14     59s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:04:14     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:2872.8M, EPOCH TIME: 1679623454.428652
[03/23 22:04:14     59s] Processing tracks to init pin-track alignment.
[03/23 22:04:14     59s] z: 2, totalTracks: 1
[03/23 22:04:14     59s] z: 4, totalTracks: 1
[03/23 22:04:14     59s] z: 6, totalTracks: 1
[03/23 22:04:14     59s] z: 8, totalTracks: 1
[03/23 22:04:14     59s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:14     59s] All LLGs are deleted
[03/23 22:04:14     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:14     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:14     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2872.8M, EPOCH TIME: 1679623454.432817
[03/23 22:04:14     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2872.8M, EPOCH TIME: 1679623454.433092
[03/23 22:04:14     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2872.8M, EPOCH TIME: 1679623454.433866
[03/23 22:04:14     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:14     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:14     59s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2936.8M, EPOCH TIME: 1679623454.437321
[03/23 22:04:14     59s] Max number of tech site patterns supported in site array is 256.
[03/23 22:04:14     59s] Core basic site is IBM13SITE
[03/23 22:04:14     59s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2936.8M, EPOCH TIME: 1679623454.453364
[03/23 22:04:14     59s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:04:14     59s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:04:14     59s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:2968.8M, EPOCH TIME: 1679623454.458905
[03/23 22:04:14     59s] Fast DP-INIT is on for default
[03/23 22:04:14     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:04:14     59s] Atter site array init, number of instance map data is 0.
[03/23 22:04:14     59s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.028, REAL:0.024, MEM:2968.8M, EPOCH TIME: 1679623454.461536
[03/23 22:04:14     59s] 
[03/23 22:04:14     59s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:14     59s] OPERPROF:     Starting CMU at level 3, MEM:2968.8M, EPOCH TIME: 1679623454.462196
[03/23 22:04:14     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2968.8M, EPOCH TIME: 1679623454.462550
[03/23 22:04:14     59s] 
[03/23 22:04:14     59s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:14     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.031, MEM:2872.8M, EPOCH TIME: 1679623454.464632
[03/23 22:04:14     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2872.8M, EPOCH TIME: 1679623454.464847
[03/23 22:04:14     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2872.8M, EPOCH TIME: 1679623454.467738
[03/23 22:04:14     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2872.8MB).
[03/23 22:04:14     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.040, MEM:2872.8M, EPOCH TIME: 1679623454.468375
[03/23 22:04:14     59s] TotalInstCnt at PhyDesignMc Initialization: 2598
[03/23 22:04:14     59s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:59.7 mem=2872.8M
[03/23 22:04:14     59s] ### Creating RouteCongInterface, started
[03/23 22:04:14     59s] 
[03/23 22:04:14     59s] Creating Lib Analyzer ...
[03/23 22:04:14     59s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:04:14     59s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:04:14     59s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:04:14     59s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:04:14     59s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:04:14     59s] 
[03/23 22:04:14     59s] {RT rc-typ 0 4 4 0}
[03/23 22:04:15     60s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:00 mem=2872.8M
[03/23 22:04:15     60s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:00 mem=2872.8M
[03/23 22:04:15     60s] Creating Lib Analyzer, finished. 
[03/23 22:04:15     60s] 
[03/23 22:04:15     60s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[03/23 22:04:15     60s] 
[03/23 22:04:15     60s] #optDebug: {0, 1.000}
[03/23 22:04:15     60s] ### Creating RouteCongInterface, finished
[03/23 22:04:15     60s] ### Creating LA Mngr. totSessionCpu=0:01:00 mem=2872.8M
[03/23 22:04:15     60s] ### Creating LA Mngr, finished. totSessionCpu=0:01:00 mem=2872.8M
[03/23 22:04:15     60s] *info: 1 clock net excluded
[03/23 22:04:15     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.1
[03/23 22:04:15     60s] PathGroup :  reg2reg  TargetSlack : 0.0727 
[03/23 22:04:15     60s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:04:15     60s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:15     60s] ** GigaOpt Optimizer WNS Slack 0.023 TNS Slack 0.000 Density 24.59
[03/23 22:04:15     60s] Optimizer WNS Pass 0
[03/23 22:04:15     60s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.028|0.000|
|reg2reg   |0.023|0.000|
|HEPG      |0.023|0.000|
|All Paths |0.023|0.000|
+----------+-----+-----+

[03/23 22:04:15     60s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3031.2M, EPOCH TIME: 1679623455.527024
[03/23 22:04:15     60s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3031.2M, EPOCH TIME: 1679623455.527126
[03/23 22:04:15     60s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:04:15     61s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:04:15     61s] Active Path Group: reg2reg  
[03/23 22:04:15     61s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:04:15     61s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:04:15     61s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:04:15     61s] |   0.023|    0.023|   0.000|    0.000|   24.59%|   0:00:00.0| 3031.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 22:04:15     61s] |   0.043|    0.028|   0.000|    0.000|   24.60%|   0:00:00.0| 3069.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 22:04:15     61s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:04:15     61s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:04:15     61s] |   0.050|    0.028|   0.000|    0.000|   24.66%|   0:00:00.0| 3079.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 22:04:15     61s] |   0.052|    0.028|   0.000|    0.000|   24.66%|   0:00:00.0| 3080.5M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:04:15     61s] |   0.065|    0.028|   0.000|    0.000|   24.67%|   0:00:00.0| 3081.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 22:04:15     61s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:04:15     61s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:04:15     61s] |   0.078|    0.028|   0.000|    0.000|   24.69%|   0:00:00.0| 3113.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 22:04:15     61s] |   0.078|    0.028|   0.000|    0.000|   24.69%|   0:00:00.0| 3113.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 22:04:15     61s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:04:15     61s] 
[03/23 22:04:15     61s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=3113.2M) ***
[03/23 22:04:15     61s] Active Path Group: default 
[03/23 22:04:15     61s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:04:15     61s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:04:15     61s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:04:15     61s] |   0.028|    0.028|   0.000|    0.000|   24.69%|   0:00:00.0| 3113.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 22:04:15     61s] |        |         |        |         |         |            |        |             |         | _r_REG337_S1/D                                     |
[03/23 22:04:15     61s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:15     61s] |   0.051|    0.051|   0.000|    0.000|   24.70%|   0:00:00.0| 3165.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 22:04:15     61s] |        |         |        |         |         |            |        |             |         | _r_REG333_S1/D                                     |
[03/23 22:04:15     61s] |   0.060|    0.060|   0.000|    0.000|   24.71%|   0:00:00.0| 3165.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 22:04:15     61s] |        |         |        |         |         |            |        |             |         | _r_REG163_S1/D                                     |
[03/23 22:04:15     61s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:04:15     61s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:04:16     62s] |   0.065|    0.065|   0.000|    0.000|   24.71%|   0:00:01.0| 3165.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 22:04:16     62s] |        |         |        |         |         |            |        |             |         | _r_REG331_S1/D                                     |
[03/23 22:04:16     62s] |   0.078|    0.078|   0.000|    0.000|   24.72%|   0:00:00.0| 3165.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:04:16     62s] |        |         |        |         |         |            |        |             |         | _r_REG506_S1/D                                     |
[03/23 22:04:16     62s] |   0.078|    0.078|   0.000|    0.000|   24.72%|   0:00:00.0| 3165.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:04:16     62s] |        |         |        |         |         |            |        |             |         | _r_REG506_S1/D                                     |
[03/23 22:04:16     62s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3165.4M) ***
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=3165.4M) ***
[03/23 22:04:16     62s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.078|0.000|
|reg2reg   |0.078|0.000|
|HEPG      |0.078|0.000|
|All Paths |0.078|0.000|
+----------+-----+-----+

[03/23 22:04:16     62s] ** GigaOpt Optimizer WNS Slack 0.078 TNS Slack 0.000 Density 24.72
[03/23 22:04:16     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.251356.1
[03/23 22:04:16     62s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3165.4M, EPOCH TIME: 1679623456.128475
[03/23 22:04:16     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2600).
[03/23 22:04:16     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.008, MEM:3129.4M, EPOCH TIME: 1679623456.136025
[03/23 22:04:16     62s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3129.4M, EPOCH TIME: 1679623456.136647
[03/23 22:04:16     62s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3129.4M, EPOCH TIME: 1679623456.136786
[03/23 22:04:16     62s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3129.4M, EPOCH TIME: 1679623456.139776
[03/23 22:04:16     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:16     62s] OPERPROF:       Starting CMU at level 4, MEM:3193.4M, EPOCH TIME: 1679623456.154224
[03/23 22:04:16     62s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3193.4M, EPOCH TIME: 1679623456.154661
[03/23 22:04:16     62s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.017, REAL:0.016, MEM:3129.4M, EPOCH TIME: 1679623456.155400
[03/23 22:04:16     62s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3129.4M, EPOCH TIME: 1679623456.155519
[03/23 22:04:16     62s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3129.4M, EPOCH TIME: 1679623456.157597
[03/23 22:04:16     62s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.021, MEM:3129.4M, EPOCH TIME: 1679623456.158098
[03/23 22:04:16     62s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.024, REAL:0.022, MEM:3129.4M, EPOCH TIME: 1679623456.158170
[03/23 22:04:16     62s] TDRefine: refinePlace mode is spiral
[03/23 22:04:16     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.3
[03/23 22:04:16     62s] OPERPROF: Starting RefinePlace at level 1, MEM:3129.4M, EPOCH TIME: 1679623456.158283
[03/23 22:04:16     62s] *** Starting refinePlace (0:01:02 mem=3129.4M) ***
[03/23 22:04:16     62s] Total net bbox length = 7.451e+04 (3.240e+04 4.212e+04) (ext = 3.308e+03)
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:16     62s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:04:16     62s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:16     62s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] Starting Small incrNP...
[03/23 22:04:16     62s] User Input Parameters:
[03/23 22:04:16     62s] - Congestion Driven    : Off
[03/23 22:04:16     62s] - Timing Driven        : Off
[03/23 22:04:16     62s] - Area-Violation Based : Off
[03/23 22:04:16     62s] - Start Rollback Level : -5
[03/23 22:04:16     62s] - Legalized            : On
[03/23 22:04:16     62s] - Window Based         : Off
[03/23 22:04:16     62s] - eDen incr mode       : Off
[03/23 22:04:16     62s] - Small incr mode      : On
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3129.4M, EPOCH TIME: 1679623456.164400
[03/23 22:04:16     62s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3129.4M, EPOCH TIME: 1679623456.165070
[03/23 22:04:16     62s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.004, REAL:0.004, MEM:3129.4M, EPOCH TIME: 1679623456.168828
[03/23 22:04:16     62s] default core: bins with density > 0.750 =  0.00 % ( 0 / 112 )
[03/23 22:04:16     62s] Density distribution unevenness ratio = 21.890%
[03/23 22:04:16     62s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.005, REAL:0.005, MEM:3129.4M, EPOCH TIME: 1679623456.169013
[03/23 22:04:16     62s] cost 0.443333, thresh 1.000000
[03/23 22:04:16     62s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3129.4M)
[03/23 22:04:16     62s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:04:16     62s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3129.4M, EPOCH TIME: 1679623456.169479
[03/23 22:04:16     62s] Starting refinePlace ...
[03/23 22:04:16     62s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:16     62s] One DDP V2 for no tweak run.
[03/23 22:04:16     62s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:16     62s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3193.4M, EPOCH TIME: 1679623456.183183
[03/23 22:04:16     62s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:04:16     62s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3193.4M, EPOCH TIME: 1679623456.183343
[03/23 22:04:16     62s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3193.4M, EPOCH TIME: 1679623456.183485
[03/23 22:04:16     62s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3193.4M, EPOCH TIME: 1679623456.183577
[03/23 22:04:16     62s] DDP markSite nrRow 135 nrJob 135
[03/23 22:04:16     62s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:3193.4M, EPOCH TIME: 1679623456.183791
[03/23 22:04:16     62s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3193.4M, EPOCH TIME: 1679623456.183873
[03/23 22:04:16     62s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 22:04:16     62s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3129.4MB) @(0:01:02 - 0:01:02).
[03/23 22:04:16     62s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:04:16     62s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:04:16     62s] Move report: legalization moves 5 insts, mean move: 2.56 um, max move: 4.00 um spiral
[03/23 22:04:16     62s] 	Max move on inst (adder0/U64): (111.40, 248.20) --> (115.40, 248.20)
[03/23 22:04:16     62s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:04:16     62s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:04:16     62s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3144.6MB) @(0:01:02 - 0:01:03).
[03/23 22:04:16     62s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:04:16     62s] Move report: Detail placement moves 5 insts, mean move: 2.56 um, max move: 4.00 um 
[03/23 22:04:16     62s] 	Max move on inst (adder0/U64): (111.40, 248.20) --> (115.40, 248.20)
[03/23 22:04:16     62s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3144.6MB
[03/23 22:04:16     62s] Statistics of distance of Instance movement in refine placement:
[03/23 22:04:16     62s]   maximum (X+Y) =         4.00 um
[03/23 22:04:16     62s]   inst (adder0/U64) with max move: (111.4, 248.2) -> (115.4, 248.2)
[03/23 22:04:16     62s]   mean    (X+Y) =         2.56 um
[03/23 22:04:16     62s] Summary Report:
[03/23 22:04:16     62s] Instances move: 5 (out of 2600 movable)
[03/23 22:04:16     62s] Instances flipped: 0
[03/23 22:04:16     62s] Mean displacement: 2.56 um
[03/23 22:04:16     62s] Max displacement: 4.00 um (Instance: adder0/U64) (111.4, 248.2) -> (115.4, 248.2)
[03/23 22:04:16     62s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND2X1TR
[03/23 22:04:16     62s] Total instances moved : 5
[03/23 22:04:16     62s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.168, REAL:0.113, MEM:3144.6M, EPOCH TIME: 1679623456.282226
[03/23 22:04:16     62s] Total net bbox length = 7.454e+04 (3.241e+04 4.213e+04) (ext = 3.306e+03)
[03/23 22:04:16     62s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3144.6MB
[03/23 22:04:16     62s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3144.6MB) @(0:01:02 - 0:01:03).
[03/23 22:04:16     62s] *** Finished refinePlace (0:01:03 mem=3144.6M) ***
[03/23 22:04:16     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.3
[03/23 22:04:16     62s] OPERPROF: Finished RefinePlace at level 1, CPU:0.181, REAL:0.126, MEM:3144.6M, EPOCH TIME: 1679623456.283945
[03/23 22:04:16     62s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3144.6M, EPOCH TIME: 1679623456.298065
[03/23 22:04:16     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2600).
[03/23 22:04:16     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3129.6M, EPOCH TIME: 1679623456.304989
[03/23 22:04:16     62s] *** maximum move = 4.00 um ***
[03/23 22:04:16     62s] *** Finished re-routing un-routed nets (3129.6M) ***
[03/23 22:04:16     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:3129.6M, EPOCH TIME: 1679623456.311353
[03/23 22:04:16     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3129.6M, EPOCH TIME: 1679623456.316157
[03/23 22:04:16     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:16     62s] OPERPROF:     Starting CMU at level 3, MEM:3193.6M, EPOCH TIME: 1679623456.336852
[03/23 22:04:16     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3193.6M, EPOCH TIME: 1679623456.337240
[03/23 22:04:16     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.022, MEM:3129.6M, EPOCH TIME: 1679623456.338033
[03/23 22:04:16     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3129.6M, EPOCH TIME: 1679623456.338118
[03/23 22:04:16     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3129.6M, EPOCH TIME: 1679623456.340021
[03/23 22:04:16     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.029, MEM:3129.6M, EPOCH TIME: 1679623456.340482
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3129.6M) ***
[03/23 22:04:16     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.251356.1
[03/23 22:04:16     62s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:04:16     62s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:16     62s] ** GigaOpt Optimizer WNS Slack 0.078 TNS Slack 0.000 Density 24.72
[03/23 22:04:16     62s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.078|0.000|
|reg2reg   |0.078|0.000|
|HEPG      |0.078|0.000|
|All Paths |0.078|0.000|
+----------+-----+-----+

[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=3129.6M) ***
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.1
[03/23 22:04:16     62s] Total-nets :: 2667, Stn-nets :: 4, ratio :: 0.149981 %, Total-len 92730.2, Stn-len 484.05
[03/23 22:04:16     62s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2965.8M, EPOCH TIME: 1679623456.372302
[03/23 22:04:16     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.015, MEM:2690.5M, EPOCH TIME: 1679623456.387544
[03/23 22:04:16     62s] TotalInstCnt at PhyDesignMc Destruction: 2600
[03/23 22:04:16     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.7
[03/23 22:04:16     62s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.0/0:00:02.0 (1.5), totSession cpu/real = 0:01:02.6/0:01:31.0 (0.7), mem = 2690.5M
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] =============================================================================================
[03/23 22:04:16     62s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.14-s109_1
[03/23 22:04:16     62s] =============================================================================================
[03/23 22:04:16     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:16     62s] ---------------------------------------------------------------------------------------------
[03/23 22:04:16     62s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    2.3
[03/23 22:04:16     62s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  35.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:04:16     62s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:16     62s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:04:16     62s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:16     62s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:04:16     62s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:16     62s] [ TransformInit          ]      1   0:00:00.3  (  14.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:04:16     62s] [ OptimizationStep       ]      2   0:00:00.1  (   3.2 % )     0:00:00.5 /  0:00:01.2    2.3
[03/23 22:04:16     62s] [ OptSingleIteration     ]      9   0:00:00.0  (   1.6 % )     0:00:00.4 /  0:00:01.1    2.5
[03/23 22:04:16     62s] [ OptGetWeight           ]      9   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:04:16     62s] [ OptEval                ]      9   0:00:00.2  (  11.8 % )     0:00:00.2 /  0:00:00.8    3.6
[03/23 22:04:16     62s] [ OptCommit              ]      9   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:16     62s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 22:04:16     62s] [ IncrDelayCalc          ]     45   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 22:04:16     62s] [ SetupOptGetWorkingSet  ]     27   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:04:16     62s] [ SetupOptGetActiveNode  ]     27   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:16     62s] [ SetupOptSlackGraph     ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:16     62s] [ RefinePlace            ]      1   0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.3    1.3
[03/23 22:04:16     62s] [ TimingUpdate           ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    3.8
[03/23 22:04:16     62s] [ IncrTimingUpdate       ]     15   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 22:04:16     62s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.2    2.0
[03/23 22:04:16     62s] ---------------------------------------------------------------------------------------------
[03/23 22:04:16     62s]  WnsOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:03.0    1.5
[03/23 22:04:16     62s] ---------------------------------------------------------------------------------------------
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] End: GigaOpt Optimization in WNS mode
[03/23 22:04:16     62s] Deactivate preCTS OCP-based MLT
[03/23 22:04:16     62s] Activate preCTS path group based MLT
[03/23 22:04:16     62s] Deactivate preCTS path group based MLT
[03/23 22:04:16     62s] *** Timing Is met
[03/23 22:04:16     62s] *** Check timing (0:00:00.0)
[03/23 22:04:16     62s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 22:04:16     62s] Info: 1 clock net  excluded from IPO operation.
[03/23 22:04:16     62s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=2690.5M
[03/23 22:04:16     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=2690.5M
[03/23 22:04:16     62s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 22:04:16     62s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:04:16     62s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=2967.1M
[03/23 22:04:16     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:2967.1M, EPOCH TIME: 1679623456.439292
[03/23 22:04:16     62s] Processing tracks to init pin-track alignment.
[03/23 22:04:16     62s] z: 2, totalTracks: 1
[03/23 22:04:16     62s] z: 4, totalTracks: 1
[03/23 22:04:16     62s] z: 6, totalTracks: 1
[03/23 22:04:16     62s] z: 8, totalTracks: 1
[03/23 22:04:16     62s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:16     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2967.1M, EPOCH TIME: 1679623456.442637
[03/23 22:04:16     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:16     62s] OPERPROF:     Starting CMU at level 3, MEM:3047.1M, EPOCH TIME: 1679623456.463701
[03/23 22:04:16     62s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3047.1M, EPOCH TIME: 1679623456.464209
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:16     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:2983.1M, EPOCH TIME: 1679623456.465259
[03/23 22:04:16     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2983.1M, EPOCH TIME: 1679623456.465333
[03/23 22:04:16     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2983.1M, EPOCH TIME: 1679623456.468169
[03/23 22:04:16     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2983.1MB).
[03/23 22:04:16     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.030, MEM:2983.1M, EPOCH TIME: 1679623456.468792
[03/23 22:04:16     62s] TotalInstCnt at PhyDesignMc Initialization: 2600
[03/23 22:04:16     62s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=2983.1M
[03/23 22:04:16     62s] Begin: Area Reclaim Optimization
[03/23 22:04:16     62s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:02.7/0:01:31.1 (0.7), mem = 2983.1M
[03/23 22:04:16     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.8
[03/23 22:04:16     62s] ### Creating RouteCongInterface, started
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:04:16     62s] 
[03/23 22:04:16     62s] #optDebug: {0, 1.000}
[03/23 22:04:16     62s] ### Creating RouteCongInterface, finished
[03/23 22:04:16     62s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=2983.1M
[03/23 22:04:16     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=2983.1M
[03/23 22:04:16     63s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2983.1M, EPOCH TIME: 1679623456.820143
[03/23 22:04:16     63s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2983.1M, EPOCH TIME: 1679623456.820287
[03/23 22:04:16     63s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:04:16     63s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:16     63s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 24.72
[03/23 22:04:16     63s] +---------+---------+--------+--------+------------+--------+
[03/23 22:04:16     63s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 22:04:16     63s] +---------+---------+--------+--------+------------+--------+
[03/23 22:04:16     63s] |   24.72%|        -|   0.050|   0.000|   0:00:00.0| 2983.1M|
[03/23 22:04:16     63s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 22:04:16     63s] |   24.72%|        0|   0.050|   0.000|   0:00:00.0| 2983.1M|
[03/23 22:04:16     63s] |   24.70%|        5|   0.050|   0.000|   0:00:00.0| 3135.3M|
[03/23 22:04:17     63s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:17     63s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:17     63s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:17     63s] |   24.59%|       46|   0.050|   0.000|   0:00:01.0| 3136.5M|
[03/23 22:04:17     63s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:17     64s] |   24.58%|        4|   0.050|   0.000|   0:00:00.0| 3136.5M|
[03/23 22:04:17     64s] |   24.58%|        1|   0.050|   0.000|   0:00:00.0| 3136.5M|
[03/23 22:04:17     64s] |   24.58%|        0|   0.050|   0.000|   0:00:00.0| 3136.5M|
[03/23 22:04:17     64s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 22:04:17     64s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 22:04:17     64s] |   24.58%|        0|   0.050|   0.000|   0:00:00.0| 3136.5M|
[03/23 22:04:17     64s] +---------+---------+--------+--------+------------+--------+
[03/23 22:04:17     64s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 24.58
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 0 Resize = 50 **
[03/23 22:04:17     64s] --------------------------------------------------------------
[03/23 22:04:17     64s] |                                   | Total     | Sequential |
[03/23 22:04:17     64s] --------------------------------------------------------------
[03/23 22:04:17     64s] | Num insts resized                 |      47  |       4    |
[03/23 22:04:17     64s] | Num insts undone                  |       1  |       0    |
[03/23 22:04:17     64s] | Num insts Downsized               |      47  |       4    |
[03/23 22:04:17     64s] | Num insts Samesized               |       0  |       0    |
[03/23 22:04:17     64s] | Num insts Upsized                 |       0  |       0    |
[03/23 22:04:17     64s] | Num multiple commits+uncommits    |       3  |       -    |
[03/23 22:04:17     64s] --------------------------------------------------------------
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] Number of times islegalLocAvaiable called = 133 skipped = 0, called in commitmove = 51, skipped in commitmove = 0
[03/23 22:04:17     64s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[03/23 22:04:17     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3136.5M, EPOCH TIME: 1679623457.310189
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2595).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3136.5M, EPOCH TIME: 1679623457.314119
[03/23 22:04:17     64s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3136.5M, EPOCH TIME: 1679623457.315308
[03/23 22:04:17     64s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3136.5M, EPOCH TIME: 1679623457.315433
[03/23 22:04:17     64s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3136.5M, EPOCH TIME: 1679623457.319260
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:17     64s] OPERPROF:       Starting CMU at level 4, MEM:3200.5M, EPOCH TIME: 1679623457.343095
[03/23 22:04:17     64s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3200.5M, EPOCH TIME: 1679623457.343615
[03/23 22:04:17     64s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.026, REAL:0.026, MEM:3136.5M, EPOCH TIME: 1679623457.345199
[03/23 22:04:17     64s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3136.5M, EPOCH TIME: 1679623457.345328
[03/23 22:04:17     64s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.004, MEM:3136.5M, EPOCH TIME: 1679623457.349815
[03/23 22:04:17     64s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3136.5M, EPOCH TIME: 1679623457.350544
[03/23 22:04:17     64s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3136.5M, EPOCH TIME: 1679623457.350776
[03/23 22:04:17     64s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.034, REAL:0.036, MEM:3136.5M, EPOCH TIME: 1679623457.350938
[03/23 22:04:17     64s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.035, REAL:0.036, MEM:3136.5M, EPOCH TIME: 1679623457.351016
[03/23 22:04:17     64s] TDRefine: refinePlace mode is spiral
[03/23 22:04:17     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.4
[03/23 22:04:17     64s] OPERPROF: Starting RefinePlace at level 1, MEM:3136.5M, EPOCH TIME: 1679623457.351134
[03/23 22:04:17     64s] *** Starting refinePlace (0:01:04 mem=3136.5M) ***
[03/23 22:04:17     64s] Total net bbox length = 7.449e+04 (3.237e+04 4.212e+04) (ext = 3.307e+03)
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:17     64s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:04:17     64s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:17     64s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:17     64s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3136.5M, EPOCH TIME: 1679623457.359985
[03/23 22:04:17     64s] Starting refinePlace ...
[03/23 22:04:17     64s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:17     64s] One DDP V2 for no tweak run.
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:04:17     64s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:04:17     64s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:04:17     64s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:04:17     64s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3136.5MB) @(0:01:04 - 0:01:04).
[03/23 22:04:17     64s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:04:17     64s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:04:17     64s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3136.5MB
[03/23 22:04:17     64s] Statistics of distance of Instance movement in refine placement:
[03/23 22:04:17     64s]   maximum (X+Y) =         0.00 um
[03/23 22:04:17     64s]   mean    (X+Y) =         0.00 um
[03/23 22:04:17     64s] Summary Report:
[03/23 22:04:17     64s] Instances move: 0 (out of 2595 movable)
[03/23 22:04:17     64s] Instances flipped: 0
[03/23 22:04:17     64s] Mean displacement: 0.00 um
[03/23 22:04:17     64s] Max displacement: 0.00 um 
[03/23 22:04:17     64s] Total instances moved : 0
[03/23 22:04:17     64s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.155, REAL:0.073, MEM:3136.5M, EPOCH TIME: 1679623457.433000
[03/23 22:04:17     64s] Total net bbox length = 7.449e+04 (3.237e+04 4.212e+04) (ext = 3.307e+03)
[03/23 22:04:17     64s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3136.5MB
[03/23 22:04:17     64s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3136.5MB) @(0:01:04 - 0:01:04).
[03/23 22:04:17     64s] *** Finished refinePlace (0:01:04 mem=3136.5M) ***
[03/23 22:04:17     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.4
[03/23 22:04:17     64s] OPERPROF: Finished RefinePlace at level 1, CPU:0.165, REAL:0.083, MEM:3136.5M, EPOCH TIME: 1679623457.434541
[03/23 22:04:17     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3136.5M, EPOCH TIME: 1679623457.444594
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2595).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3136.5M, EPOCH TIME: 1679623457.452844
[03/23 22:04:17     64s] *** maximum move = 0.00 um ***
[03/23 22:04:17     64s] *** Finished re-routing un-routed nets (3136.5M) ***
[03/23 22:04:17     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:3136.5M, EPOCH TIME: 1679623457.461376
[03/23 22:04:17     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3136.5M, EPOCH TIME: 1679623457.465813
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:17     64s] OPERPROF:     Starting CMU at level 3, MEM:3200.5M, EPOCH TIME: 1679623457.484118
[03/23 22:04:17     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3200.5M, EPOCH TIME: 1679623457.484519
[03/23 22:04:17     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:3136.5M, EPOCH TIME: 1679623457.485495
[03/23 22:04:17     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3136.5M, EPOCH TIME: 1679623457.485596
[03/23 22:04:17     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3136.5M, EPOCH TIME: 1679623457.488002
[03/23 22:04:17     64s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3136.5M, EPOCH TIME: 1679623457.488488
[03/23 22:04:17     64s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3136.5M, EPOCH TIME: 1679623457.488604
[03/23 22:04:17     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.027, MEM:3136.5M, EPOCH TIME: 1679623457.488741
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3136.5M) ***
[03/23 22:04:17     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.8
[03/23 22:04:17     64s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.0 (1.6), totSession cpu/real = 0:01:04.4/0:01:32.1 (0.7), mem = 3136.5M
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] =============================================================================================
[03/23 22:04:17     64s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.14-s109_1
[03/23 22:04:17     64s] =============================================================================================
[03/23 22:04:17     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:17     64s] ---------------------------------------------------------------------------------------------
[03/23 22:04:17     64s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:04:17     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:17     64s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:17     64s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 22:04:17     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:17     64s] [ OptimizationStep       ]      1   0:00:00.0  (   4.9 % )     0:00:00.5 /  0:00:01.0    2.1
[03/23 22:04:17     64s] [ OptSingleIteration     ]      7   0:00:00.1  (   5.1 % )     0:00:00.4 /  0:00:00.9    2.2
[03/23 22:04:17     64s] [ OptGetWeight           ]     81   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:17     64s] [ OptEval                ]     81   0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.4    3.3
[03/23 22:04:17     64s] [ OptCommit              ]     81   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:04:17     64s] [ PostCommitDelayUpdate  ]     82   0:00:00.0  (   3.1 % )     0:00:00.1 /  0:00:00.2    2.1
[03/23 22:04:17     64s] [ IncrDelayCalc          ]     76   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.2    2.9
[03/23 22:04:17     64s] [ RefinePlace            ]      1   0:00:00.2  (  18.4 % )     0:00:00.2 /  0:00:00.3    1.5
[03/23 22:04:17     64s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:17     64s] [ IncrTimingUpdate       ]     19   0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.3    2.0
[03/23 22:04:17     64s] [ MISC                   ]          0:00:00.3  (  32.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:04:17     64s] ---------------------------------------------------------------------------------------------
[03/23 22:04:17     64s]  AreaOpt #2 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.6    1.6
[03/23 22:04:17     64s] ---------------------------------------------------------------------------------------------
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2976.7M, EPOCH TIME: 1679623457.503903
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:2702.4M, EPOCH TIME: 1679623457.511447
[03/23 22:04:17     64s] TotalInstCnt at PhyDesignMc Destruction: 2595
[03/23 22:04:17     64s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2702.40M, totSessionCpu=0:01:04).
[03/23 22:04:17     64s] **INFO: Flow update: Design timing is met.
[03/23 22:04:17     64s] Begin: GigaOpt postEco DRV Optimization
[03/23 22:04:17     64s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_len -max_fanout
[03/23 22:04:17     64s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:04.4/0:01:32.2 (0.7), mem = 2702.4M
[03/23 22:04:17     64s] Info: 1 clock net  excluded from IPO operation.
[03/23 22:04:17     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.9
[03/23 22:04:17     64s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:04:17     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=2702.4M
[03/23 22:04:17     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:2702.4M, EPOCH TIME: 1679623457.556659
[03/23 22:04:17     64s] Processing tracks to init pin-track alignment.
[03/23 22:04:17     64s] z: 2, totalTracks: 1
[03/23 22:04:17     64s] z: 4, totalTracks: 1
[03/23 22:04:17     64s] z: 6, totalTracks: 1
[03/23 22:04:17     64s] z: 8, totalTracks: 1
[03/23 22:04:17     64s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:17     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2702.4M, EPOCH TIME: 1679623457.559817
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:17     64s] OPERPROF:     Starting CMU at level 3, MEM:2767.1M, EPOCH TIME: 1679623457.585457
[03/23 22:04:17     64s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2767.1M, EPOCH TIME: 1679623457.585974
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:17     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.027, MEM:2703.1M, EPOCH TIME: 1679623457.587102
[03/23 22:04:17     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2703.1M, EPOCH TIME: 1679623457.587212
[03/23 22:04:17     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2703.1M, EPOCH TIME: 1679623457.589813
[03/23 22:04:17     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2703.1MB).
[03/23 22:04:17     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.034, MEM:2703.1M, EPOCH TIME: 1679623457.590616
[03/23 22:04:17     64s] TotalInstCnt at PhyDesignMc Initialization: 2595
[03/23 22:04:17     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=2703.1M
[03/23 22:04:17     64s] ### Creating RouteCongInterface, started
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] #optDebug: {0, 1.000}
[03/23 22:04:17     64s] ### Creating RouteCongInterface, finished
[03/23 22:04:17     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=2703.1M
[03/23 22:04:17     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=2703.1M
[03/23 22:04:17     64s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 22:04:17     64s] [GPS-DRV] maxDensity (design): 0.95
[03/23 22:04:17     64s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 22:04:17     64s] [GPS-DRV] All active and enabled setup views
[03/23 22:04:17     64s] [GPS-DRV]     setupAnalysis
[03/23 22:04:17     64s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:04:17     64s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:04:17     64s] [GPS-DRV] maxFanoutLoad on
[03/23 22:04:17     64s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 22:04:17     64s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 22:04:17     64s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 22:04:17     64s] [GPS-DRV] timing-driven DRV settings
[03/23 22:04:17     64s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 22:04:17     64s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2995.0M, EPOCH TIME: 1679623457.893840
[03/23 22:04:17     64s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2995.0M, EPOCH TIME: 1679623457.893955
[03/23 22:04:17     64s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:04:17     64s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:17     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:17     64s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 22:04:17     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:17     64s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 22:04:17     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:17     64s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:04:17     64s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:04:17     64s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:04:17     64s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 24.58%|          |         |
[03/23 22:04:17     64s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:04:17     64s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:04:17     64s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:04:17     64s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 24.58%| 0:00:00.0|  2995.0M|
[03/23 22:04:17     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2995.0M) ***
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] Total-nets :: 2662, Stn-nets :: 7, ratio :: 0.26296 %, Total-len 92688.6, Stn-len 984.45
[03/23 22:04:17     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2835.2M, EPOCH TIME: 1679623457.932914
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2595).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:2702.9M, EPOCH TIME: 1679623457.937494
[03/23 22:04:17     64s] TotalInstCnt at PhyDesignMc Destruction: 2595
[03/23 22:04:17     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.9
[03/23 22:04:17     64s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.3), totSession cpu/real = 0:01:04.9/0:01:32.6 (0.7), mem = 2702.9M
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] =============================================================================================
[03/23 22:04:17     64s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.14-s109_1
[03/23 22:04:17     64s] =============================================================================================
[03/23 22:04:17     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:17     64s] ---------------------------------------------------------------------------------------------
[03/23 22:04:17     64s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:04:17     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:17     64s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 22:04:17     64s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:17     64s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:17     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:17     64s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.0
[03/23 22:04:17     64s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    2.8
[03/23 22:04:17     64s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:17     64s] [ MISC                   ]          0:00:00.3  (  76.6 % )     0:00:00.3 /  0:00:00.3    1.2
[03/23 22:04:17     64s] ---------------------------------------------------------------------------------------------
[03/23 22:04:17     64s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 22:04:17     64s] ---------------------------------------------------------------------------------------------
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] End: GigaOpt postEco DRV Optimization
[03/23 22:04:17     64s] **INFO: Flow update: Design timing is met.
[03/23 22:04:17     64s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:04:17     64s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2702.9M, EPOCH TIME: 1679623457.942701
[03/23 22:04:17     64s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2702.9M, EPOCH TIME: 1679623457.942814
[03/23 22:04:17     64s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2702.9M, EPOCH TIME: 1679623457.942968
[03/23 22:04:17     64s] Processing tracks to init pin-track alignment.
[03/23 22:04:17     64s] z: 2, totalTracks: 1
[03/23 22:04:17     64s] z: 4, totalTracks: 1
[03/23 22:04:17     64s] z: 6, totalTracks: 1
[03/23 22:04:17     64s] z: 8, totalTracks: 1
[03/23 22:04:17     64s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:17     64s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2702.9M, EPOCH TIME: 1679623457.947594
[03/23 22:04:17     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:17     64s] OPERPROF:         Starting CMU at level 5, MEM:2767.7M, EPOCH TIME: 1679623457.971029
[03/23 22:04:17     64s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:2767.7M, EPOCH TIME: 1679623457.971557
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:17     64s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.025, REAL:0.025, MEM:2703.7M, EPOCH TIME: 1679623457.972728
[03/23 22:04:17     64s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2703.7M, EPOCH TIME: 1679623457.972830
[03/23 22:04:17     64s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:2703.7M, EPOCH TIME: 1679623457.975929
[03/23 22:04:17     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2703.7MB).
[03/23 22:04:17     64s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.034, REAL:0.034, MEM:2703.7M, EPOCH TIME: 1679623457.976792
[03/23 22:04:17     64s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.034, REAL:0.034, MEM:2703.7M, EPOCH TIME: 1679623457.976887
[03/23 22:04:17     64s] TDRefine: refinePlace mode is spiral
[03/23 22:04:17     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.5
[03/23 22:04:17     64s] OPERPROF:   Starting RefinePlace at level 2, MEM:2703.7M, EPOCH TIME: 1679623457.977031
[03/23 22:04:17     64s] *** Starting refinePlace (0:01:05 mem=2703.7M) ***
[03/23 22:04:17     64s] Total net bbox length = 7.449e+04 (3.237e+04 4.212e+04) (ext = 3.307e+03)
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:17     64s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:17     64s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] Starting Small incrNP...
[03/23 22:04:17     64s] User Input Parameters:
[03/23 22:04:17     64s] - Congestion Driven    : Off
[03/23 22:04:17     64s] - Timing Driven        : Off
[03/23 22:04:17     64s] - Area-Violation Based : Off
[03/23 22:04:17     64s] - Start Rollback Level : -5
[03/23 22:04:17     64s] - Legalized            : On
[03/23 22:04:17     64s] - Window Based         : Off
[03/23 22:04:17     64s] - eDen incr mode       : Off
[03/23 22:04:17     64s] - Small incr mode      : On
[03/23 22:04:17     64s] 
[03/23 22:04:17     64s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2703.7M, EPOCH TIME: 1679623457.984513
[03/23 22:04:17     64s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2703.7M, EPOCH TIME: 1679623457.985301
[03/23 22:04:17     64s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.004, REAL:0.010, MEM:2703.7M, EPOCH TIME: 1679623457.994901
[03/23 22:04:17     64s] default core: bins with density > 0.750 =  0.00 % ( 0 / 112 )
[03/23 22:04:17     64s] Density distribution unevenness ratio = 21.939%
[03/23 22:04:17     64s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.005, REAL:0.011, MEM:2703.7M, EPOCH TIME: 1679623457.995137
[03/23 22:04:17     64s] cost 0.426667, thresh 1.000000
[03/23 22:04:17     64s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2703.7M)
[03/23 22:04:17     64s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:04:17     64s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2703.7M, EPOCH TIME: 1679623457.995578
[03/23 22:04:17     64s] Starting refinePlace ...
[03/23 22:04:17     64s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:17     64s] One DDP V2 for no tweak run.
[03/23 22:04:18     64s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:18     64s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2767.7M, EPOCH TIME: 1679623458.008615
[03/23 22:04:18     64s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:04:18     64s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2767.7M, EPOCH TIME: 1679623458.008834
[03/23 22:04:18     64s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2767.7M, EPOCH TIME: 1679623458.008987
[03/23 22:04:18     64s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2767.7M, EPOCH TIME: 1679623458.009100
[03/23 22:04:18     64s] DDP markSite nrRow 135 nrJob 135
[03/23 22:04:18     64s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:2767.7M, EPOCH TIME: 1679623458.009303
[03/23 22:04:18     64s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.001, MEM:2767.7M, EPOCH TIME: 1679623458.009367
[03/23 22:04:18     64s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 22:04:18     64s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=2703.7MB) @(0:01:05 - 0:01:05).
[03/23 22:04:18     64s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:04:18     64s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 22:04:18     64s] 
[03/23 22:04:18     64s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:04:18     65s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:04:18     65s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:04:18     65s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:04:18     65s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2703.7MB) @(0:01:05 - 0:01:05).
[03/23 22:04:18     65s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:04:18     65s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:04:18     65s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2703.7MB
[03/23 22:04:18     65s] Statistics of distance of Instance movement in refine placement:
[03/23 22:04:18     65s]   maximum (X+Y) =         0.00 um
[03/23 22:04:18     65s]   mean    (X+Y) =         0.00 um
[03/23 22:04:18     65s] Summary Report:
[03/23 22:04:18     65s] Instances move: 0 (out of 2595 movable)
[03/23 22:04:18     65s] Instances flipped: 0
[03/23 22:04:18     65s] Mean displacement: 0.00 um
[03/23 22:04:18     65s] Max displacement: 0.00 um 
[03/23 22:04:18     65s] Total instances moved : 0
[03/23 22:04:18     65s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.140, REAL:0.076, MEM:2703.7M, EPOCH TIME: 1679623458.071310
[03/23 22:04:18     65s] Total net bbox length = 7.449e+04 (3.237e+04 4.212e+04) (ext = 3.307e+03)
[03/23 22:04:18     65s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2703.7MB
[03/23 22:04:18     65s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2703.7MB) @(0:01:05 - 0:01:05).
[03/23 22:04:18     65s] *** Finished refinePlace (0:01:05 mem=2703.7M) ***
[03/23 22:04:18     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.5
[03/23 22:04:18     65s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.154, REAL:0.095, MEM:2703.7M, EPOCH TIME: 1679623458.072475
[03/23 22:04:18     65s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2703.7M, EPOCH TIME: 1679623458.072544
[03/23 22:04:18     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2595).
[03/23 22:04:18     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:18     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:18     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:18     65s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.005, MEM:2703.7M, EPOCH TIME: 1679623458.077857
[03/23 22:04:18     65s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.197, REAL:0.135, MEM:2703.7M, EPOCH TIME: 1679623458.077987
[03/23 22:04:18     65s] **INFO: Flow update: Design timing is met.
[03/23 22:04:18     65s] **INFO: Flow update: Design timing is met.
[03/23 22:04:18     65s] **INFO: Flow update: Design timing is met.
[03/23 22:04:18     65s] Register exp ratio and priority group on 0 nets on 2662 nets : 
[03/23 22:04:18     65s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:04:18     65s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:04:18     65s] 
[03/23 22:04:18     65s] Active setup views:
[03/23 22:04:18     65s]  setupAnalysis
[03/23 22:04:18     65s]   Dominating endpoints: 0
[03/23 22:04:18     65s]   Dominating TNS: -0.000
[03/23 22:04:18     65s] 
[03/23 22:04:18     65s] Extraction called for design 'PE_top' of instances=2595 and nets=2664 using extraction engine 'preRoute' .
[03/23 22:04:18     65s] PreRoute RC Extraction called for design PE_top.
[03/23 22:04:18     65s] RC Extraction called in multi-corner(1) mode.
[03/23 22:04:18     65s] RCMode: PreRoute
[03/23 22:04:18     65s]       RC Corner Indexes            0   
[03/23 22:04:18     65s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:04:18     65s] Resistance Scaling Factor    : 1.00000 
[03/23 22:04:18     65s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:04:18     65s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:04:18     65s] Shrink Factor                : 1.00000
[03/23 22:04:18     65s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 22:04:18     65s] Using Quantus QRC technology file ...
[03/23 22:04:18     65s] RC Grid backup saved.
[03/23 22:04:18     65s] 
[03/23 22:04:18     65s] Trim Metal Layers:
[03/23 22:04:18     65s] LayerId::1 widthSet size::1
[03/23 22:04:18     65s] LayerId::2 widthSet size::1
[03/23 22:04:18     65s] LayerId::3 widthSet size::1
[03/23 22:04:18     65s] LayerId::4 widthSet size::1
[03/23 22:04:18     65s] LayerId::5 widthSet size::1
[03/23 22:04:18     65s] LayerId::6 widthSet size::1
[03/23 22:04:18     65s] LayerId::7 widthSet size::1
[03/23 22:04:18     65s] LayerId::8 widthSet size::1
[03/23 22:04:18     65s] Skipped RC grid update for preRoute extraction.
[03/23 22:04:18     65s] eee: pegSigSF::1.070000
[03/23 22:04:18     65s] Initializing multi-corner resistance tables ...
[03/23 22:04:18     65s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:04:18     65s] eee: l::2 avDens::0.127022 usedTrk::1268.950055 availTrk::9990.000000 sigTrk::1268.950055
[03/23 22:04:18     65s] eee: l::3 avDens::0.105922 usedTrk::1201.152216 availTrk::11340.000000 sigTrk::1201.152216
[03/23 22:04:18     65s] eee: l::4 avDens::0.015683 usedTrk::169.375000 availTrk::10800.000000 sigTrk::169.375000
[03/23 22:04:18     65s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:18     65s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:18     65s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:18     65s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:18     65s] {RT rc-typ 0 4 4 0}
[03/23 22:04:18     65s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.808800 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:04:18     65s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2626.715M)
[03/23 22:04:18     65s] Skewing Data Summary (End_of_FINAL)
[03/23 22:04:18     65s] --------------------------------------------------
[03/23 22:04:18     65s]  Total skewed count:0
[03/23 22:04:18     65s] --------------------------------------------------
[03/23 22:04:18     65s] Starting delay calculation for Setup views
[03/23 22:04:18     65s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:04:18     65s] #################################################################################
[03/23 22:04:18     65s] # Design Stage: PreRoute
[03/23 22:04:18     65s] # Design Name: PE_top
[03/23 22:04:18     65s] # Design Mode: 130nm
[03/23 22:04:18     65s] # Analysis Mode: MMMC Non-OCV 
[03/23 22:04:18     65s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:04:18     65s] # Signoff Settings: SI Off 
[03/23 22:04:18     65s] #################################################################################
[03/23 22:04:18     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 2667.0M, InitMEM = 2667.0M)
[03/23 22:04:18     65s] Calculate delays in Single mode...
[03/23 22:04:18     65s] Start delay calculation (fullDC) (6 T). (MEM=2666.97)
[03/23 22:04:18     65s] End AAE Lib Interpolated Model. (MEM=2678.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:04:18     66s] Total number of fetched objects 2662
[03/23 22:04:18     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:04:18     66s] End delay calculation. (MEM=2913.6 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 22:04:18     66s] End delay calculation (fullDC). (MEM=2913.6 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 22:04:18     66s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2913.6M) ***
[03/23 22:04:18     66s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:01:06 mem=2913.6M)
[03/23 22:04:18     66s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:18     66s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:18     66s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2913.60 MB )
[03/23 22:04:18     66s] (I)      ================== Layers ==================
[03/23 22:04:18     66s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:18     66s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:04:18     66s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:18     66s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:04:18     66s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:04:18     66s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:04:18     66s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:04:18     66s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:04:18     66s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:04:18     66s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:04:18     66s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:04:18     66s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:04:18     66s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:04:18     66s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:04:18     66s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:04:18     66s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:04:18     66s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:04:18     66s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:04:18     66s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:04:18     66s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:18     66s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:04:18     66s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:18     66s] (I)      Started Import and model ( Curr Mem: 2913.60 MB )
[03/23 22:04:18     66s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:18     66s] (I)      == Non-default Options ==
[03/23 22:04:18     66s] (I)      Build term to term wires                           : false
[03/23 22:04:18     66s] (I)      Maximum routing layer                              : 4
[03/23 22:04:18     66s] (I)      Number of threads                                  : 6
[03/23 22:04:18     66s] (I)      Method to set GCell size                           : row
[03/23 22:04:18     66s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:04:18     66s] (I)      Use row-based GCell size
[03/23 22:04:18     66s] (I)      Use row-based GCell align
[03/23 22:04:18     66s] (I)      layer 0 area = 89000
[03/23 22:04:18     66s] (I)      layer 1 area = 120000
[03/23 22:04:18     66s] (I)      layer 2 area = 120000
[03/23 22:04:18     66s] (I)      layer 3 area = 120000
[03/23 22:04:18     66s] (I)      GCell unit size   : 3600
[03/23 22:04:18     66s] (I)      GCell multiplier  : 1
[03/23 22:04:18     66s] (I)      GCell row height  : 3600
[03/23 22:04:18     66s] (I)      Actual row height : 3600
[03/23 22:04:18     66s] (I)      GCell align ref   : 7000 7000
[03/23 22:04:18     66s] [NR-eGR] Track table information for default rule: 
[03/23 22:04:18     66s] [NR-eGR] M1 has single uniform track structure
[03/23 22:04:18     66s] [NR-eGR] M2 has single uniform track structure
[03/23 22:04:18     66s] [NR-eGR] M3 has single uniform track structure
[03/23 22:04:18     66s] [NR-eGR] M4 has single uniform track structure
[03/23 22:04:18     66s] [NR-eGR] M5 has single uniform track structure
[03/23 22:04:18     66s] [NR-eGR] M6 has single uniform track structure
[03/23 22:04:18     66s] [NR-eGR] MQ has single uniform track structure
[03/23 22:04:18     66s] [NR-eGR] LM has single uniform track structure
[03/23 22:04:18     66s] (I)      ============== Default via ===============
[03/23 22:04:18     66s] (I)      +---+------------------+-----------------+
[03/23 22:04:18     66s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:04:18     66s] (I)      +---+------------------+-----------------+
[03/23 22:04:18     66s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:04:18     66s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:04:18     66s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:04:18     66s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:04:18     66s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:04:18     66s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:04:18     66s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:04:18     66s] (I)      +---+------------------+-----------------+
[03/23 22:04:18     66s] [NR-eGR] Read 6698 PG shapes
[03/23 22:04:18     66s] [NR-eGR] Read 0 clock shapes
[03/23 22:04:18     66s] [NR-eGR] Read 0 other shapes
[03/23 22:04:18     66s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:04:18     66s] [NR-eGR] #Instance Blockages : 0
[03/23 22:04:18     66s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:04:18     66s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:04:18     66s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:04:18     66s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:04:18     66s] [NR-eGR] #Other Blockages    : 0
[03/23 22:04:18     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:04:18     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 22:04:18     66s] [NR-eGR] Read 2662 nets ( ignored 0 )
[03/23 22:04:18     66s] (I)      early_global_route_priority property id does not exist.
[03/23 22:04:18     66s] (I)      Read Num Blocks=6698  Num Prerouted Wires=0  Num CS=0
[03/23 22:04:18     66s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 0
[03/23 22:04:18     66s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 0
[03/23 22:04:18     66s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 22:04:18     66s] (I)      Number of ignored nets                =      0
[03/23 22:04:18     66s] (I)      Number of connected nets              =      0
[03/23 22:04:18     66s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 22:04:18     66s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 22:04:18     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:04:18     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:04:18     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:04:18     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:04:18     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:04:18     66s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:04:18     66s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:04:18     66s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 22:04:18     66s] (I)      Ndr track 0 does not exist
[03/23 22:04:18     66s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:04:18     66s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:04:18     66s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:04:18     66s] (I)      Site width          :   400  (dbu)
[03/23 22:04:18     66s] (I)      Row height          :  3600  (dbu)
[03/23 22:04:18     66s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:04:18     66s] (I)      GCell width         :  3600  (dbu)
[03/23 22:04:18     66s] (I)      GCell height        :  3600  (dbu)
[03/23 22:04:18     66s] (I)      Grid                :    83   138     4
[03/23 22:04:18     66s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:04:18     66s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:04:18     66s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:04:18     66s] (I)      Default wire width  :   160   200   200   200
[03/23 22:04:18     66s] (I)      Default wire space  :   160   200   200   200
[03/23 22:04:18     66s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:04:18     66s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:04:18     66s] (I)      First track coord   :   400   400   400   400
[03/23 22:04:18     66s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:04:18     66s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:04:18     66s] (I)      Num of masks        :     1     1     1     1
[03/23 22:04:18     66s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:04:18     66s] (I)      --------------------------------------------------------
[03/23 22:04:18     66s] 
[03/23 22:04:18     66s] [NR-eGR] ============ Routing rule table ============
[03/23 22:04:18     66s] [NR-eGR] Rule id: 0  Nets: 2662
[03/23 22:04:18     66s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:04:18     66s] (I)                    Layer    2    3    4 
[03/23 22:04:18     66s] (I)                    Pitch  400  400  400 
[03/23 22:04:18     66s] (I)             #Used tracks    1    1    1 
[03/23 22:04:18     66s] (I)       #Fully used tracks    1    1    1 
[03/23 22:04:18     66s] [NR-eGR] ========================================
[03/23 22:04:18     66s] [NR-eGR] 
[03/23 22:04:18     66s] (I)      =============== Blocked Tracks ===============
[03/23 22:04:18     66s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:18     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:04:18     66s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:18     66s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:04:18     66s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:04:18     66s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:04:18     66s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:04:18     66s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:18     66s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2913.60 MB )
[03/23 22:04:18     66s] (I)      Reset routing kernel
[03/23 22:04:18     66s] (I)      Started Global Routing ( Curr Mem: 2913.60 MB )
[03/23 22:04:18     66s] (I)      totalPins=9464  totalGlobalPin=9331 (98.59%)
[03/23 22:04:18     66s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:04:18     66s] [NR-eGR] Layer group 1: route 2662 net(s) in layer range [2, 4]
[03/23 22:04:18     66s] (I)      
[03/23 22:04:18     66s] (I)      ============  Phase 1a Route ============
[03/23 22:04:18     66s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 65
[03/23 22:04:18     66s] (I)      Usage: 24769 = (11066 H, 13703 V) = (15.44% H, 8.04% V) = (3.984e+04um H, 4.933e+04um V)
[03/23 22:04:18     66s] (I)      
[03/23 22:04:18     66s] (I)      ============  Phase 1b Route ============
[03/23 22:04:18     66s] (I)      Usage: 24797 = (11077 H, 13720 V) = (15.46% H, 8.05% V) = (3.988e+04um H, 4.939e+04um V)
[03/23 22:04:18     66s] (I)      Overflow of layer group 1: 3.70% H + 0.05% V. EstWL: 8.926920e+04um
[03/23 22:04:18     66s] (I)      Congestion metric : 3.70%H 0.05%V, 3.75%HV
[03/23 22:04:18     66s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:04:18     66s] (I)      
[03/23 22:04:18     66s] (I)      ============  Phase 1c Route ============
[03/23 22:04:18     66s] (I)      Level2 Grid: 17 x 28
[03/23 22:04:18     66s] (I)      Usage: 24803 = (11077 H, 13726 V) = (15.46% H, 8.06% V) = (3.988e+04um H, 4.941e+04um V)
[03/23 22:04:18     66s] (I)      
[03/23 22:04:18     66s] (I)      ============  Phase 1d Route ============
[03/23 22:04:18     66s] (I)      Usage: 24804 = (11078 H, 13726 V) = (15.46% H, 8.06% V) = (3.988e+04um H, 4.941e+04um V)
[03/23 22:04:18     66s] (I)      
[03/23 22:04:18     66s] (I)      ============  Phase 1e Route ============
[03/23 22:04:18     66s] (I)      Usage: 24825 = (11078 H, 13747 V) = (15.46% H, 8.07% V) = (3.988e+04um H, 4.949e+04um V)
[03/23 22:04:18     66s] [NR-eGR] Early Global Route overflow of layer group 1: 3.73% H + 0.07% V. EstWL: 8.937000e+04um
[03/23 22:04:18     66s] (I)      
[03/23 22:04:18     66s] (I)      ============  Phase 1l Route ============
[03/23 22:04:18     66s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:04:18     66s] (I)      Layer  2:      94175     15327         2         639      101700    ( 0.62%) 
[03/23 22:04:18     66s] (I)      Layer  3:      73983     11141       170         927      100917    ( 0.91%) 
[03/23 22:04:18     66s] (I)      Layer  4:      80932      1427         6         720      101619    ( 0.70%) 
[03/23 22:04:18     66s] (I)      Total:        249090     27895       178        2286      304236    ( 0.75%) 
[03/23 22:04:18     66s] (I)      
[03/23 22:04:18     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:04:18     66s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:04:18     66s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:04:18     66s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 22:04:18     66s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:18     66s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:04:18     66s] [NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/23 22:04:18     66s] [NR-eGR]      M3 ( 3)       124( 1.11%)         7( 0.06%)   ( 1.17%) 
[03/23 22:04:18     66s] [NR-eGR]      M4 ( 4)         5( 0.04%)         0( 0.00%)   ( 0.04%) 
[03/23 22:04:18     66s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:18     66s] [NR-eGR]        Total       131( 0.39%)         7( 0.02%)   ( 0.41%) 
[03/23 22:04:18     66s] [NR-eGR] 
[03/23 22:04:18     66s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 2945.60 MB )
[03/23 22:04:18     66s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:04:18     66s] [NR-eGR] Overflow after Early Global Route 1.16% H + 0.01% V
[03/23 22:04:18     66s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.09 sec, Curr Mem: 2945.60 MB )
[03/23 22:04:18     66s] (I)      ======================================= Runtime Summary =======================================
[03/23 22:04:18     66s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 22:04:18     66s] (I)      -----------------------------------------------------------------------------------------------
[03/23 22:04:18     66s] (I)       Early Global Route kernel                   100.00%  19.87 sec  19.96 sec  0.09 sec  0.13 sec 
[03/23 22:04:18     66s] (I)       +-Import and model                           33.31%  19.88 sec  19.91 sec  0.03 sec  0.03 sec 
[03/23 22:04:18     66s] (I)       | +-Create place DB                          10.33%  19.88 sec  19.89 sec  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)       | | +-Import place data                      10.14%  19.88 sec  19.89 sec  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)       | | | +-Read instances and placement          2.70%  19.88 sec  19.88 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | +-Read nets                             6.98%  19.88 sec  19.89 sec  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)       | +-Create route DB                          16.11%  19.89 sec  19.90 sec  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)       | | +-Import route data (6T)                 15.51%  19.89 sec  19.90 sec  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.79%  19.89 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | | +-Read routing blockages              0.01%  19.89 sec  19.89 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | | +-Read instance blockages             0.79%  19.89 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | | +-Read PG blockages                   1.23%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | | +-Read clock blockages                0.09%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | | +-Read other blockages                0.09%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | | +-Read halo blockages                 0.05%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | | +-Read boundary cut boxes             0.00%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | +-Read blackboxes                       0.08%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | +-Read prerouted                        0.79%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | +-Read unlegalized nets                 0.31%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | +-Read nets                             0.84%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | +-Set up via pillars                    0.02%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | +-Initialize 3D grid graph              0.07%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | +-Model blockage capacity               2.90%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | | +-Initialize 3D capacity              2.61%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | +-Read aux data                             0.00%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | +-Others data preparation                   0.40%  19.90 sec  19.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | +-Create route kernel                       5.27%  19.90 sec  19.91 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       +-Global Routing                             56.42%  19.91 sec  19.96 sec  0.05 sec  0.09 sec 
[03/23 22:04:18     66s] (I)       | +-Initialization                            0.60%  19.91 sec  19.91 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | +-Net group 1                              51.86%  19.91 sec  19.96 sec  0.05 sec  0.08 sec 
[03/23 22:04:18     66s] (I)       | | +-Generate topology (6T)                  3.87%  19.91 sec  19.91 sec  0.00 sec  0.01 sec 
[03/23 22:04:18     66s] (I)       | | +-Phase 1a                                8.13%  19.92 sec  19.92 sec  0.01 sec  0.02 sec 
[03/23 22:04:18     66s] (I)       | | | +-Pattern routing (6T)                  5.45%  19.92 sec  19.92 sec  0.00 sec  0.01 sec 
[03/23 22:04:18     66s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.24%  19.92 sec  19.92 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | +-Add via demand to 2D                  0.71%  19.92 sec  19.92 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | +-Phase 1b                                3.61%  19.92 sec  19.93 sec  0.00 sec  0.01 sec 
[03/23 22:04:18     66s] (I)       | | | +-Monotonic routing (6T)                3.20%  19.92 sec  19.93 sec  0.00 sec  0.01 sec 
[03/23 22:04:18     66s] (I)       | | +-Phase 1c                                3.28%  19.93 sec  19.93 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | +-Two level Routing                     3.07%  19.93 sec  19.93 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | | +-Two Level Routing (Regular)         1.82%  19.93 sec  19.93 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | | +-Two Level Routing (Strong)          0.74%  19.93 sec  19.93 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | +-Phase 1d                                6.81%  19.93 sec  19.94 sec  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)       | | | +-Detoured routing (6T)                 6.48%  19.93 sec  19.94 sec  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)       | | +-Phase 1e                                1.75%  19.94 sec  19.94 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | +-Route legalization                    1.30%  19.94 sec  19.94 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | | | +-Legalize Blockage Violations        1.10%  19.94 sec  19.94 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | | +-Phase 1l                               20.17%  19.94 sec  19.96 sec  0.02 sec  0.04 sec 
[03/23 22:04:18     66s] (I)       | | | +-Layer assignment (6T)                18.93%  19.94 sec  19.96 sec  0.02 sec  0.04 sec 
[03/23 22:04:18     66s] (I)       | +-Clean cong LA                             0.00%  19.96 sec  19.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       +-Export 3D cong map                          1.52%  19.96 sec  19.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)       | +-Export 2D cong map                        0.35%  19.96 sec  19.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)      ======================= Summary by functions ========================
[03/23 22:04:18     66s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 22:04:18     66s] (I)      ---------------------------------------------------------------------
[03/23 22:04:18     66s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.13 sec 
[03/23 22:04:18     66s] (I)        1  Global Routing                       56.42%  0.05 sec  0.09 sec 
[03/23 22:04:18     66s] (I)        1  Import and model                     33.31%  0.03 sec  0.03 sec 
[03/23 22:04:18     66s] (I)        1  Export 3D cong map                    1.52%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        2  Net group 1                          51.86%  0.05 sec  0.08 sec 
[03/23 22:04:18     66s] (I)        2  Create route DB                      16.11%  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)        2  Create place DB                      10.33%  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)        2  Create route kernel                   5.27%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        2  Initialization                        0.60%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        2  Others data preparation               0.40%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        2  Export 2D cong map                    0.35%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        3  Phase 1l                             20.17%  0.02 sec  0.04 sec 
[03/23 22:04:18     66s] (I)        3  Import route data (6T)               15.51%  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)        3  Import place data                    10.14%  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)        3  Phase 1a                              8.13%  0.01 sec  0.02 sec 
[03/23 22:04:18     66s] (I)        3  Phase 1d                              6.81%  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)        3  Generate topology (6T)                3.87%  0.00 sec  0.01 sec 
[03/23 22:04:18     66s] (I)        3  Phase 1b                              3.61%  0.00 sec  0.01 sec 
[03/23 22:04:18     66s] (I)        3  Phase 1c                              3.28%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        3  Phase 1e                              1.75%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Layer assignment (6T)                18.93%  0.02 sec  0.04 sec 
[03/23 22:04:18     66s] (I)        4  Read nets                             7.82%  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)        4  Detoured routing (6T)                 6.48%  0.01 sec  0.01 sec 
[03/23 22:04:18     66s] (I)        4  Pattern routing (6T)                  5.45%  0.00 sec  0.01 sec 
[03/23 22:04:18     66s] (I)        4  Read blockages ( Layer 2-4 )          3.79%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Monotonic routing (6T)                3.20%  0.00 sec  0.01 sec 
[03/23 22:04:18     66s] (I)        4  Two level Routing                     3.07%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Model blockage capacity               2.90%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Read instances and placement          2.70%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Route legalization                    1.30%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Pattern Routing Avoiding Blockages    1.24%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Read prerouted                        0.79%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Add via demand to 2D                  0.71%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Read unlegalized nets                 0.31%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Read blackboxes                       0.08%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Initialize 3D grid graph              0.07%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        5  Initialize 3D capacity                2.61%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        5  Two Level Routing (Regular)           1.82%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        5  Read PG blockages                     1.23%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        5  Legalize Blockage Violations          1.10%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        5  Read instance blockages               0.79%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        5  Two Level Routing (Strong)            0.74%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        5  Read other blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        5  Read clock blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        5  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 22:04:18     66s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:18     66s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:18     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:2945.6M, EPOCH TIME: 1679623458.880710
[03/23 22:04:18     66s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:18     66s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:04:18     66s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:18     66s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 22:04:18     66s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:18     66s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 22:04:18     66s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 22:04:18     66s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 22:04:18     66s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:18     66s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:04:18     66s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:18     66s] [hotspot] |  1  |   161.80   349.00   176.20   363.40 |        1.00   |
[03/23 22:04:18     66s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:18     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.007, MEM:2945.6M, EPOCH TIME: 1679623458.887710
[03/23 22:04:18     66s] [hotspot] Hotspot report including placement blocked areas
[03/23 22:04:18     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:2945.6M, EPOCH TIME: 1679623458.888043
[03/23 22:04:18     66s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:18     66s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:04:18     66s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:18     66s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 22:04:18     66s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:18     66s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 22:04:18     66s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 22:04:18     66s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 22:04:18     66s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:18     66s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:04:18     66s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:18     66s] [hotspot] |  1  |   161.80   349.00   176.20   363.40 |        1.00   |
[03/23 22:04:18     66s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:18     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:2945.6M, EPOCH TIME: 1679623458.893693
[03/23 22:04:18     66s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/23 22:04:18     66s] **optDesign ... cpu = 0:00:29, real = 0:00:17, mem = 2033.9M, totSessionCpu=0:01:06 **
[03/23 22:04:18     66s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2693.6M, EPOCH TIME: 1679623458.904894
[03/23 22:04:18     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:18     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:18     66s] 
[03/23 22:04:18     66s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:18     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2693.6M, EPOCH TIME: 1679623458.923507
[03/23 22:04:18     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:18     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     66s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2692.1M, EPOCH TIME: 1679623461.209538
[03/23 22:04:21     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     66s] 
[03/23 22:04:21     66s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:21     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:2693.6M, EPOCH TIME: 1679623461.227972
[03/23 22:04:21     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     66s] Density: 24.578%
Routing Overflow: 1.16% H and 0.01% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2693.6M, EPOCH TIME: 1679623461.235689
[03/23 22:04:21     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     66s] 
[03/23 22:04:21     66s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:21     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:2693.6M, EPOCH TIME: 1679623461.259552
[03/23 22:04:21     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     66s] **optDesign ... cpu = 0:00:29, real = 0:00:20, mem = 2033.5M, totSessionCpu=0:01:07 **
[03/23 22:04:21     66s] 
[03/23 22:04:21     66s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:04:21     66s] Deleting Lib Analyzer.
[03/23 22:04:21     66s] 
[03/23 22:04:21     66s] TimeStamp Deleting Cell Server End ...
[03/23 22:04:21     66s] *** Finished optDesign ***
[03/23 22:04:21     66s] 
[03/23 22:04:21     66s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:31.6 real=0:00:21.6)
[03/23 22:04:21     66s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[03/23 22:04:21     66s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.3 real=0:00:01.5)
[03/23 22:04:21     66s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.0 real=0:00:02.9)
[03/23 22:04:21     66s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:08.6 real=0:00:03.9)
[03/23 22:04:21     66s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:03.0 real=0:00:02.0)
[03/23 22:04:21     66s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.7 real=0:00:00.5)
[03/23 22:04:21     66s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:04:21     66s] clean pInstBBox. size 0
[03/23 22:04:21     66s] All LLGs are deleted
[03/23 22:04:21     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2691.6M, EPOCH TIME: 1679623461.324842
[03/23 22:04:21     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2691.6M, EPOCH TIME: 1679623461.324929
[03/23 22:04:21     66s] Disable CTE adjustment.
[03/23 22:04:21     66s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:04:21     66s] #optDebug: fT-D <X 1 0 0 0>
[03/23 22:04:21     66s] VSMManager cleared!
[03/23 22:04:21     66s] **place_opt_design ... cpu = 0:00:40, real = 0:00:27, mem = 2660.6M **
[03/23 22:04:21     66s] *** Finished GigaPlace ***
[03/23 22:04:21     66s] 
[03/23 22:04:21     66s] *** Summary of all messages that are not suppressed in this session:
[03/23 22:04:21     66s] Severity  ID               Count  Summary                                  
[03/23 22:04:21     66s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[03/23 22:04:21     66s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/23 22:04:21     67s] WARNING   IMPPSP-1003         24  Found use of '%s'. This will continue to...
[03/23 22:04:21     67s] *** Message Summary: 27 warning(s), 0 error(s)
[03/23 22:04:21     67s] 
[03/23 22:04:21     67s] *** place_opt_design #1 [finish] : cpu/real = 0:00:40.3/0:00:26.8 (1.5), totSession cpu/real = 0:01:07.0/0:01:36.0 (0.7), mem = 2660.6M
[03/23 22:04:21     67s] 
[03/23 22:04:21     67s] =============================================================================================
[03/23 22:04:21     67s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[03/23 22:04:21     67s] =============================================================================================
[03/23 22:04:21     67s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:21     67s] ---------------------------------------------------------------------------------------------
[03/23 22:04:21     67s] [ InitOpt                ]      1   0:00:01.5  (   5.6 % )     0:00:02.3 /  0:00:03.0    1.3
[03/23 22:04:21     67s] [ WnsOpt                 ]      1   0:00:01.7  (   6.4 % )     0:00:02.0 /  0:00:03.0    1.5
[03/23 22:04:21     67s] [ GlobalOpt              ]      1   0:00:01.5  (   5.6 % )     0:00:01.5 /  0:00:02.3    1.6
[03/23 22:04:21     67s] [ DrvOpt                 ]      3   0:00:01.8  (   6.7 % )     0:00:01.8 /  0:00:02.4    1.4
[03/23 22:04:21     67s] [ SimplifyNetlist        ]      1   0:00:01.1  (   4.0 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 22:04:21     67s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.6
[03/23 22:04:21     67s] [ AreaOpt                ]      2   0:00:02.6  (   9.7 % )     0:00:02.8 /  0:00:04.8    1.7
[03/23 22:04:21     67s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[03/23 22:04:21     67s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.6 % )     0:00:02.9 /  0:00:01.5    0.5
[03/23 22:04:21     67s] [ DrvReport              ]      2   0:00:02.1  (   7.7 % )     0:00:02.1 /  0:00:00.1    0.1
[03/23 22:04:21     67s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:04:21     67s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 22:04:21     67s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:04:21     67s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 22:04:21     67s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:04:21     67s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.2
[03/23 22:04:21     67s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:04:21     67s] [ GlobalPlace            ]      1   0:00:06.8  (  25.3 % )     0:00:06.8 /  0:00:11.0    1.6
[03/23 22:04:21     67s] [ IncrReplace            ]      1   0:00:04.0  (  15.0 % )     0:00:04.4 /  0:00:09.6    2.2
[03/23 22:04:21     67s] [ RefinePlace            ]      3   0:00:00.5  (   2.0 % )     0:00:00.6 /  0:00:00.8    1.4
[03/23 22:04:21     67s] [ EarlyGlobalRoute       ]      2   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.4    1.4
[03/23 22:04:21     67s] [ ExtractRC              ]      3   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:04:21     67s] [ TimingUpdate           ]     32   0:00:00.6  (   2.1 % )     0:00:01.0 /  0:00:02.3    2.2
[03/23 22:04:21     67s] [ FullDelayCalc          ]      3   0:00:00.7  (   2.6 % )     0:00:00.7 /  0:00:02.0    2.9
[03/23 22:04:21     67s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.9
[03/23 22:04:21     67s] [ GenerateReports        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 22:04:21     67s] [ MISC                   ]          0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.7    1.1
[03/23 22:04:21     67s] ---------------------------------------------------------------------------------------------
[03/23 22:04:21     67s]  place_opt_design #1 TOTAL          0:00:26.8  ( 100.0 % )     0:00:26.8 /  0:00:40.3    1.5
[03/23 22:04:21     67s] ---------------------------------------------------------------------------------------------
[03/23 22:04:21     67s] 
[03/23 22:04:21     67s] <CMD> setDrawView place
[03/23 22:04:21     67s] <CMD> checkPlace /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/placement_check.txt
[03/23 22:04:21     67s] OPERPROF: Starting checkPlace at level 1, MEM:2660.6M, EPOCH TIME: 1679623461.347593
[03/23 22:04:21     67s] Processing tracks to init pin-track alignment.
[03/23 22:04:21     67s] z: 2, totalTracks: 1
[03/23 22:04:21     67s] z: 4, totalTracks: 1
[03/23 22:04:21     67s] z: 6, totalTracks: 1
[03/23 22:04:21     67s] z: 8, totalTracks: 1
[03/23 22:04:21     67s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:21     67s] All LLGs are deleted
[03/23 22:04:21     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2660.6M, EPOCH TIME: 1679623461.350871
[03/23 22:04:21     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2660.6M, EPOCH TIME: 1679623461.351076
[03/23 22:04:21     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2660.6M, EPOCH TIME: 1679623461.351198
[03/23 22:04:21     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     67s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2724.6M, EPOCH TIME: 1679623461.353016
[03/23 22:04:21     67s] Max number of tech site patterns supported in site array is 256.
[03/23 22:04:21     67s] Core basic site is IBM13SITE
[03/23 22:04:21     67s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2724.6M, EPOCH TIME: 1679623461.363020
[03/23 22:04:21     67s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 22:04:21     67s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 22:04:21     67s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.004, MEM:2756.6M, EPOCH TIME: 1679623461.367458
[03/23 22:04:21     67s] SiteArray: non-trimmed site array dimensions = 135 x 715
[03/23 22:04:21     67s] SiteArray: use 520,192 bytes
[03/23 22:04:21     67s] SiteArray: current memory after site array memory allocation 2756.6M
[03/23 22:04:21     67s] SiteArray: FP blocked sites are writable
[03/23 22:04:21     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:04:21     67s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2724.6M, EPOCH TIME: 1679623461.377892
[03/23 22:04:21     67s] Process 4202 wires and vias for routing blockage analysis
[03/23 22:04:21     67s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.015, REAL:0.007, MEM:2756.6M, EPOCH TIME: 1679623461.385051
[03/23 22:04:21     67s] SiteArray: number of non floorplan blocked sites for llg default is 96525
[03/23 22:04:21     67s] Atter site array init, number of instance map data is 0.
[03/23 22:04:21     67s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.033, MEM:2756.6M, EPOCH TIME: 1679623461.386501
[03/23 22:04:21     67s] 
[03/23 22:04:21     67s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:21     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.037, MEM:2660.6M, EPOCH TIME: 1679623461.388223
[03/23 22:04:21     67s] Begin checking placement ... (start mem=2660.6M, init mem=2660.6M)
[03/23 22:04:21     67s] Begin checking exclusive groups violation ...
[03/23 22:04:21     67s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 22:04:21     67s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 22:04:21     67s] 
[03/23 22:04:21     67s] Running CheckPlace using 6 threads!...
[03/23 22:04:21     67s] 
[03/23 22:04:21     67s] ...checkPlace MT is done!
[03/23 22:04:21     67s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2660.6M, EPOCH TIME: 1679623461.410003
[03/23 22:04:21     67s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2660.6M, EPOCH TIME: 1679623461.411152
[03/23 22:04:21     67s] *info: Placed = 2595          
[03/23 22:04:21     67s] *info: Unplaced = 0           
[03/23 22:04:21     67s] Placement Density:24.58%(34163/138996)
[03/23 22:04:21     67s] Placement Density (including fixed std cells):24.58%(34163/138996)
[03/23 22:04:21     67s] All LLGs are deleted
[03/23 22:04:21     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2595).
[03/23 22:04:21     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2660.6M, EPOCH TIME: 1679623461.414012
[03/23 22:04:21     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2660.6M, EPOCH TIME: 1679623461.414296
[03/23 22:04:21     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:21     67s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2660.6M)
[03/23 22:04:21     67s] OPERPROF: Finished checkPlace at level 1, CPU:0.112, REAL:0.068, MEM:2660.6M, EPOCH TIME: 1679623461.415228
[03/23 22:04:21     67s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 22:04:21     67s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 22:04:21     67s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 22:04:21     67s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 22:04:21     67s] <CMD> saveDesign db/PE_top_placed_prects.enc
[03/23 22:04:21     67s] #% Begin save design ... (date=03/23 22:04:21, mem=1988.9M)
[03/23 22:04:21     67s] % Begin Save ccopt configuration ... (date=03/23 22:04:21, mem=1988.9M)
[03/23 22:04:21     67s] % End Save ccopt configuration ... (date=03/23 22:04:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1988.9M, current mem=1988.9M)
[03/23 22:04:21     67s] % Begin Save netlist data ... (date=03/23 22:04:21, mem=1988.9M)
[03/23 22:04:21     67s] Writing Binary DB to db/PE_top_placed_prects.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:04:21     67s] % End Save netlist data ... (date=03/23 22:04:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1990.0M, current mem=1990.0M)
[03/23 22:04:21     67s] Saving symbol-table file in separate thread ...
[03/23 22:04:21     67s] Saving congestion map file in separate thread ...
[03/23 22:04:21     67s] Saving congestion map file db/PE_top_placed_prects.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:04:21     67s] % Begin Save AAE data ... (date=03/23 22:04:21, mem=1990.0M)
[03/23 22:04:21     67s] Saving AAE Data ...
[03/23 22:04:21     67s] % End Save AAE data ... (date=03/23 22:04:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1990.0M, current mem=1990.0M)
[03/23 22:04:21     67s] Saving preference file db/PE_top_placed_prects.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:04:21     67s] Saving mode setting ...
[03/23 22:04:21     67s] Saving global file ...
[03/23 22:04:22     67s] Saving Drc markers ...
[03/23 22:04:22     67s] ... 272 markers are saved ...
[03/23 22:04:22     67s] ... 0 geometry drc markers are saved ...
[03/23 22:04:22     67s] ... 0 antenna drc markers are saved ...
[03/23 22:04:22     67s] % Begin Save routing data ... (date=03/23 22:04:22, mem=1990.5M)
[03/23 22:04:22     67s] Saving route file ...
[03/23 22:04:22     67s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2659.1M) ***
[03/23 22:04:22     67s] % End Save routing data ... (date=03/23 22:04:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1990.5M, current mem=1990.5M)
[03/23 22:04:22     67s] Saving special route data file in separate thread ...
[03/23 22:04:22     67s] Saving PG file in separate thread ...
[03/23 22:04:22     67s] Saving placement file in separate thread ...
[03/23 22:04:22     67s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:04:22     67s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:04:22     67s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:04:22     67s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2689.1M) ***
[03/23 22:04:22     67s] Saving PG file db/PE_top_placed_prects.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:04:22 2023)
[03/23 22:04:23     67s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2689.1M) ***
[03/23 22:04:23     67s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:04:23     67s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:04:23     67s] Saving property file db/PE_top_placed_prects.enc.dat.tmp/PE_top.prop
[03/23 22:04:23     67s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2681.1M) ***
[03/23 22:04:23     67s] Saving rc congestion map db/PE_top_placed_prects.enc.dat.tmp/PE_top.congmap.gz ...
[03/23 22:04:23     67s] Saving preRoute extracted patterns in file 'db/PE_top_placed_prects.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:04:23     67s] Saving preRoute extraction data in directory 'db/PE_top_placed_prects.enc.dat.tmp/extraction/' ...
[03/23 22:04:23     67s] Checksum of RCGrid density data::96
[03/23 22:04:23     67s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:04:23     67s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:04:23     67s] % Begin Save power constraints data ... (date=03/23 22:04:23, mem=1990.6M)
[03/23 22:04:23     67s] % End Save power constraints data ... (date=03/23 22:04:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1990.6M, current mem=1990.6M)
[03/23 22:04:24     67s] Generated self-contained design PE_top_placed_prects.enc.dat.tmp
[03/23 22:04:24     67s] #% End save design ... (date=03/23 22:04:24, total cpu=0:00:00.7, real=0:00:03.0, peak res=1991.0M, current mem=1991.0M)
[03/23 22:04:24     67s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:04:24     67s] 
[03/23 22:04:36     69s] <CMD> zoomBox -272.54100 -98.46700 315.07700 387.04500
[03/23 22:04:36     69s] <CMD> zoomBox -583.55300 -200.86300 373.28500 589.71200
[03/23 22:04:37     69s] <CMD> zoomBox -885.93100 -367.48800 438.41300 726.73400
[03/23 22:04:37     69s] <CMD> zoomBox -504.86300 -85.21500 308.45000 586.77400
[03/23 22:04:38     69s] <CMD> zoomBox -404.90700 -8.42300 286.40900 562.76800
[03/23 22:04:39     69s] <CMD> zoomBox -260.53000 103.28100 238.94600 515.96700
[03/23 22:04:39     69s] <CMD> zoomBox -480.67400 -68.10700 332.64200 603.88500
[03/23 22:04:40     69s] <CMD> zoomBox -580.76300 -144.74300 376.08000 645.83600
[03/23 22:04:43     70s] <CMD> zoomBox -264.22800 -63.59200 1293.07100 749.88200
[03/23 22:04:44     70s] <CMD> zoomBox -516.93400 -192.93200 1638.49700 932.98400
[03/23 22:04:45     70s] <CMD> zoomBox -360.19700 -114.56400 963.50900 576.89000
[03/23 22:04:45     70s] <CMD> zoomBox -577.42600 -181.67600 1254.69300 775.35400
[03/23 22:04:53     71s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/23 22:04:53     71s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 22:04:53     71s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 22:04:53     71s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/23 22:04:53     71s] <CMD> setAnalysisMode -cppr both -analysisType onChipVariation
[03/23 22:04:54     71s] <CMD> setExtractRCMode -engine preRoute -effortLevel medium
[03/23 22:04:54     71s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/23 22:04:54     71s] Type 'man IMPEXT-3493' for more detail.
[03/23 22:04:54     71s] <CMD> extractRC
[03/23 22:04:54     71s] Extraction called for design 'PE_top' of instances=2595 and nets=2664 using extraction engine 'preRoute' .
[03/23 22:04:54     71s] PreRoute RC Extraction called for design PE_top.
[03/23 22:04:54     71s] RC Extraction called in multi-corner(1) mode.
[03/23 22:04:54     71s] RCMode: PreRoute
[03/23 22:04:54     71s]       RC Corner Indexes            0   
[03/23 22:04:54     71s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:04:54     71s] Resistance Scaling Factor    : 1.00000 
[03/23 22:04:54     71s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:04:54     71s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:04:54     71s] Shrink Factor                : 1.00000
[03/23 22:04:54     71s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 22:04:54     71s] Using Quantus QRC technology file ...
[03/23 22:04:54     71s] 
[03/23 22:04:54     71s] Trim Metal Layers:
[03/23 22:04:54     71s] LayerId::1 widthSet size::1
[03/23 22:04:54     71s] LayerId::2 widthSet size::1
[03/23 22:04:54     71s] LayerId::3 widthSet size::1
[03/23 22:04:54     71s] LayerId::4 widthSet size::1
[03/23 22:04:54     71s] LayerId::5 widthSet size::1
[03/23 22:04:54     71s] LayerId::6 widthSet size::1
[03/23 22:04:54     71s] LayerId::7 widthSet size::1
[03/23 22:04:54     71s] LayerId::8 widthSet size::1
[03/23 22:04:54     71s] Skipped RC grid update for preRoute extraction.
[03/23 22:04:54     71s] eee: pegSigSF::1.070000
[03/23 22:04:54     71s] Initializing multi-corner resistance tables ...
[03/23 22:04:54     71s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:04:54     71s] eee: l::2 avDens::0.127022 usedTrk::1268.950055 availTrk::9990.000000 sigTrk::1268.950055
[03/23 22:04:54     71s] eee: l::3 avDens::0.105922 usedTrk::1201.152216 availTrk::11340.000000 sigTrk::1201.152216
[03/23 22:04:54     71s] eee: l::4 avDens::0.015683 usedTrk::169.375000 availTrk::10800.000000 sigTrk::169.375000
[03/23 22:04:54     71s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:54     71s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:54     71s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:54     71s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:54     71s] {RT rc-typ 0 4 4 0}
[03/23 22:04:54     71s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.808800 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:04:54     71s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2868.902M)
[03/23 22:04:54     71s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[03/23 22:04:54     71s] <CMD> set_ccopt_property target_max_trans -net_type top 0.1
[03/23 22:04:54     71s] <CMD> set_ccopt_property target_max_trans -net_type trunk 0.1
[03/23 22:04:54     71s] <CMD> set_ccopt_property target_skew 0.1
[03/23 22:04:54     71s] <CMD> set_ccopt_property use_inverters true
[03/23 22:04:54     71s] <CMD> set_ccopt_property target_max_trans 0.1
[03/23 22:04:54     71s] <CMD> set_ccopt_property target_skew 0.1
[03/23 22:04:54     71s] <CMD> set_ccopt_property target_insertion_delay 0.1
[03/23 22:04:54     71s] <CMD_INTERNAL> set_ccopt_effort -high
[03/23 22:04:54     71s] **WARN: (IMPCCOPT-2315):	The command 'set_ccopt_effort' will be obsolete and no longer supported. 'set_ccopt_effort -high' is mapped to 'setOptMode -usefulSkewCCOpt extreme'.
[03/23 22:04:54     71s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[03/23 22:04:54     71s] Creating clock tree spec for modes (timing configs): typConstraintMode
[03/23 22:04:54     71s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/23 22:04:54     71s] 
[03/23 22:04:54     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:04:54     71s] Summary for sequential cells identification: 
[03/23 22:04:54     71s]   Identified SBFF number: 112
[03/23 22:04:54     71s]   Identified MBFF number: 0
[03/23 22:04:54     71s]   Identified SB Latch number: 0
[03/23 22:04:54     71s]   Identified MB Latch number: 0
[03/23 22:04:54     71s]   Not identified SBFF number: 8
[03/23 22:04:54     71s]   Not identified MBFF number: 0
[03/23 22:04:54     71s]   Not identified SB Latch number: 0
[03/23 22:04:54     71s]   Not identified MB Latch number: 0
[03/23 22:04:54     71s]   Number of sequential cells which are not FFs: 34
[03/23 22:04:54     71s]  Visiting view : setupAnalysis
[03/23 22:04:54     71s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:04:54     71s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:04:54     71s]  Visiting view : holdAnalysis
[03/23 22:04:54     71s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:04:54     71s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:04:54     71s] TLC MultiMap info (StdDelay):
[03/23 22:04:54     71s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:04:54     71s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:04:54     71s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:04:54     71s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:04:54     71s]  Setting StdDelay to: 22.7ps
[03/23 22:04:54     71s] 
[03/23 22:04:54     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:04:54     71s] Reset timing graph...
[03/23 22:04:54     71s] Ignoring AAE DB Resetting ...
[03/23 22:04:54     71s] Reset timing graph done.
[03/23 22:04:54     71s] Ignoring AAE DB Resetting ...
[03/23 22:04:54     72s] Analyzing clock structure...
[03/23 22:04:54     72s] Analyzing clock structure done.
[03/23 22:04:54     72s] Reset timing graph...
[03/23 22:04:54     72s] Ignoring AAE DB Resetting ...
[03/23 22:04:54     72s] Reset timing graph done.
[03/23 22:04:54     72s] Wrote: ccopt.spec
[03/23 22:04:54     72s] <CMD> get_ccopt_clock_trees
[03/23 22:04:54     72s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[03/23 22:04:54     72s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[03/23 22:04:54     72s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[03/23 22:04:54     72s] Extracting original clock gating for clk...
[03/23 22:04:54     72s]   clock_tree clk contains 716 sinks and 0 clock gates.
[03/23 22:04:54     72s] Extracting original clock gating for clk done.
[03/23 22:04:54     72s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -early -clock_tree clk 0.100
[03/23 22:04:54     72s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -late -clock_tree clk 0.100
[03/23 22:04:54     72s] <CMD> set_ccopt_property source_driver -clock_tree clk {INVX2TR/A INVX2TR/Y}
[03/23 22:04:54     72s] <CMD> set_ccopt_property clock_period -pin clk 1.5
[03/23 22:04:54     72s] <CMD> set_ccopt_property timing_connectivity_info {}
[03/23 22:04:54     72s] <CMD> create_ccopt_skew_group -name clk/typConstraintMode -sources clk -auto_sinks
[03/23 22:04:54     72s] The skew group clk/typConstraintMode was created. It contains 716 sinks and 1 sources.
[03/23 22:04:54     72s] <CMD> set_ccopt_property include_source_latency -skew_group clk/typConstraintMode true
[03/23 22:04:54     72s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/typConstraintMode clk
[03/23 22:04:54     72s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typConstraintMode typConstraintMode
[03/23 22:04:54     72s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/typConstraintMode {worstDelay bestDelay}
[03/23 22:04:54     72s] <CMD> check_ccopt_clock_tree_convergence
[03/23 22:04:54     72s] Checking clock tree convergence...
[03/23 22:04:54     72s] Checking clock tree convergence done.
[03/23 22:04:54     72s] <CMD> get_ccopt_property auto_design_state_for_ilms
[03/23 22:04:54     72s] <CMD> ccopt_design -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
[03/23 22:04:54     72s] #% Begin ccopt_design (date=03/23 22:04:54, mem=2160.4M)
[03/23 22:04:54     72s] Turning off fast DC mode.
[03/23 22:04:54     72s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:12.2/0:02:09.1 (0.6), mem = 2868.4M
[03/23 22:04:54     72s] Runtime...
[03/23 22:04:54     72s] **INFO: User's settings:
[03/23 22:04:54     72s] setNanoRouteMode -extractThirdPartyCompatible  false
[03/23 22:04:54     72s] setNanoRouteMode -grouteExpTdStdDelay          22.7
[03/23 22:04:54     72s] setNanoRouteMode -routeBottomRoutingLayer      2
[03/23 22:04:54     72s] setNanoRouteMode -routeTopRoutingLayer         4
[03/23 22:04:54     72s] setDesignMode -process                         130
[03/23 22:04:54     72s] setExtractRCMode -coupling_c_th                0.4
[03/23 22:04:54     72s] setExtractRCMode -effortLevel                  medium
[03/23 22:04:54     72s] setExtractRCMode -engine                       preRoute
[03/23 22:04:54     72s] setExtractRCMode -relative_c_th                1
[03/23 22:04:54     72s] setExtractRCMode -total_c_th                   0
[03/23 22:04:54     72s] setDelayCalMode -enable_high_fanout            true
[03/23 22:04:54     72s] setDelayCalMode -engine                        aae
[03/23 22:04:54     72s] setDelayCalMode -ignoreNetLoad                 false
[03/23 22:04:54     72s] setDelayCalMode -socv_accuracy_mode            low
[03/23 22:04:54     72s] setOptMode -activeHoldViews                    { holdAnalysis }
[03/23 22:04:54     72s] setOptMode -activeSetupViews                   { setupAnalysis }
[03/23 22:04:54     72s] setOptMode -addInst                            true
[03/23 22:04:54     72s] setOptMode -addInstancePrefix                  PLACED
[03/23 22:04:54     72s] setOptMode -allEndPoints                       true
[03/23 22:04:54     72s] setOptMode -autoSetupViews                     { setupAnalysis}
[03/23 22:04:54     72s] setOptMode -autoTDGRSetupViews                 { setupAnalysis}
[03/23 22:04:54     72s] setOptMode -drcMargin                          0.1
[03/23 22:04:54     72s] setOptMode -effort                             high
[03/23 22:04:54     72s] setOptMode -fixDrc                             true
[03/23 22:04:54     72s] setOptMode -fixFanoutLoad                      true
[03/23 22:04:54     72s] setOptMode -holdTargetSlack                    0.05
[03/23 22:04:54     72s] setOptMode -maxLength                          1000
[03/23 22:04:54     72s] setOptMode -optimizeFF                         true
[03/23 22:04:54     72s] setOptMode -preserveAllSequential              true
[03/23 22:04:54     72s] setOptMode -restruct                           false
[03/23 22:04:54     72s] setOptMode -setupTargetSlack                   0.05
[03/23 22:04:54     72s] setOptMode -usefulSkew                         false
[03/23 22:04:54     72s] setOptMode -usefulSkewCTS                      true
[03/23 22:04:54     72s] setPlaceMode -place_global_max_density         0.8
[03/23 22:04:54     72s] setPlaceMode -place_global_uniform_density     true
[03/23 22:04:54     72s] setPlaceMode -timingDriven                     true
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[03/23 22:04:54     72s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/23 22:04:54     72s] Set place::cacheFPlanSiteMark to 1
[03/23 22:04:54     72s] Using CCOpt effort none.
[03/23 22:04:54     72s] CCOpt::Phase::Initialization...
[03/23 22:04:54     72s] Check Prerequisites...
[03/23 22:04:54     72s] Leaving CCOpt scope - CheckPlace...
[03/23 22:04:54     72s] OPERPROF: Starting checkPlace at level 1, MEM:2868.4M, EPOCH TIME: 1679623494.439974
[03/23 22:04:54     72s] Processing tracks to init pin-track alignment.
[03/23 22:04:54     72s] z: 2, totalTracks: 1
[03/23 22:04:54     72s] z: 4, totalTracks: 1
[03/23 22:04:54     72s] z: 6, totalTracks: 1
[03/23 22:04:54     72s] z: 8, totalTracks: 1
[03/23 22:04:54     72s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:54     72s] All LLGs are deleted
[03/23 22:04:54     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2868.4M, EPOCH TIME: 1679623494.442805
[03/23 22:04:54     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2868.4M, EPOCH TIME: 1679623494.443086
[03/23 22:04:54     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2868.4M, EPOCH TIME: 1679623494.443291
[03/23 22:04:54     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2964.4M, EPOCH TIME: 1679623494.446976
[03/23 22:04:54     72s] Max number of tech site patterns supported in site array is 256.
[03/23 22:04:54     72s] Core basic site is IBM13SITE
[03/23 22:04:54     72s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2964.4M, EPOCH TIME: 1679623494.447254
[03/23 22:04:54     72s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 22:04:54     72s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 22:04:54     72s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:2964.4M, EPOCH TIME: 1679623494.451186
[03/23 22:04:54     72s] SiteArray: non-trimmed site array dimensions = 135 x 715
[03/23 22:04:54     72s] SiteArray: use 520,192 bytes
[03/23 22:04:54     72s] SiteArray: current memory after site array memory allocation 2964.4M
[03/23 22:04:54     72s] SiteArray: FP blocked sites are writable
[03/23 22:04:54     72s] SiteArray: number of non floorplan blocked sites for llg default is 96525
[03/23 22:04:54     72s] Atter site array init, number of instance map data is 0.
[03/23 22:04:54     72s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.011, MEM:2932.4M, EPOCH TIME: 1679623494.457745
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:54     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.016, MEM:2868.4M, EPOCH TIME: 1679623494.459026
[03/23 22:04:54     72s] Begin checking placement ... (start mem=2868.4M, init mem=2868.4M)
[03/23 22:04:54     72s] Begin checking exclusive groups violation ...
[03/23 22:04:54     72s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 22:04:54     72s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] Running CheckPlace using 6 threads!...
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] ...checkPlace MT is done!
[03/23 22:04:54     72s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2868.4M, EPOCH TIME: 1679623494.474827
[03/23 22:04:54     72s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2868.4M, EPOCH TIME: 1679623494.476848
[03/23 22:04:54     72s] *info: Placed = 2595          
[03/23 22:04:54     72s] *info: Unplaced = 0           
[03/23 22:04:54     72s] Placement Density:24.58%(34163/138996)
[03/23 22:04:54     72s] Placement Density (including fixed std cells):24.58%(34163/138996)
[03/23 22:04:54     72s] All LLGs are deleted
[03/23 22:04:54     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2595).
[03/23 22:04:54     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2868.4M, EPOCH TIME: 1679623494.478371
[03/23 22:04:54     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2868.4M, EPOCH TIME: 1679623494.478668
[03/23 22:04:54     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2868.4M)
[03/23 22:04:54     72s] OPERPROF: Finished checkPlace at level 1, CPU:0.059, REAL:0.040, MEM:2868.4M, EPOCH TIME: 1679623494.479839
[03/23 22:04:54     72s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 22:04:54     72s] Innovus will update I/O latencies
[03/23 22:04:54     72s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 22:04:54     72s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 22:04:54     72s] Info: 6 threads available for lower-level modules during optimization.
[03/23 22:04:54     72s] Executing ccopt post-processing.
[03/23 22:04:54     72s] Synthesizing clock trees with CCOpt...
[03/23 22:04:54     72s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 22:04:54     72s] CCOpt::Phase::PreparingToBalance...
[03/23 22:04:54     72s] Leaving CCOpt scope - Initializing power interface...
[03/23 22:04:54     72s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] Positive (advancing) pin insertion delays
[03/23 22:04:54     72s] =========================================
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] Found 0 advancing pin insertion delay (0.000% of 716 clock tree sinks)
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] Negative (delaying) pin insertion delays
[03/23 22:04:54     72s] ========================================
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] Found 0 delaying pin insertion delay (0.000% of 716 clock tree sinks)
[03/23 22:04:54     72s] Notify start of optimization...
[03/23 22:04:54     72s] Notify start of optimization done.
[03/23 22:04:54     72s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/23 22:04:54     72s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2868.4M, EPOCH TIME: 1679623494.488667
[03/23 22:04:54     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] All LLGs are deleted
[03/23 22:04:54     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2868.4M, EPOCH TIME: 1679623494.488907
[03/23 22:04:54     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2868.4M, EPOCH TIME: 1679623494.488974
[03/23 22:04:54     72s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2866.4M, EPOCH TIME: 1679623494.489164
[03/23 22:04:54     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=2866.4M
[03/23 22:04:54     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=2866.4M
[03/23 22:04:54     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:54     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:54     72s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2866.44 MB )
[03/23 22:04:54     72s] (I)      ================== Layers ==================
[03/23 22:04:54     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:54     72s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:04:54     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:54     72s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:54     72s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:04:54     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:54     72s] (I)      Started Import and model ( Curr Mem: 2866.44 MB )
[03/23 22:04:54     72s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:54     72s] (I)      == Non-default Options ==
[03/23 22:04:54     72s] (I)      Maximum routing layer                              : 4
[03/23 22:04:54     72s] (I)      Number of threads                                  : 6
[03/23 22:04:54     72s] (I)      Method to set GCell size                           : row
[03/23 22:04:54     72s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:04:54     72s] (I)      Use row-based GCell size
[03/23 22:04:54     72s] (I)      Use row-based GCell align
[03/23 22:04:54     72s] (I)      layer 0 area = 89000
[03/23 22:04:54     72s] (I)      layer 1 area = 120000
[03/23 22:04:54     72s] (I)      layer 2 area = 120000
[03/23 22:04:54     72s] (I)      layer 3 area = 120000
[03/23 22:04:54     72s] (I)      GCell unit size   : 3600
[03/23 22:04:54     72s] (I)      GCell multiplier  : 1
[03/23 22:04:54     72s] (I)      GCell row height  : 3600
[03/23 22:04:54     72s] (I)      Actual row height : 3600
[03/23 22:04:54     72s] (I)      GCell align ref   : 7000 7000
[03/23 22:04:54     72s] [NR-eGR] Track table information for default rule: 
[03/23 22:04:54     72s] [NR-eGR] M1 has single uniform track structure
[03/23 22:04:54     72s] [NR-eGR] M2 has single uniform track structure
[03/23 22:04:54     72s] [NR-eGR] M3 has single uniform track structure
[03/23 22:04:54     72s] [NR-eGR] M4 has single uniform track structure
[03/23 22:04:54     72s] [NR-eGR] M5 has single uniform track structure
[03/23 22:04:54     72s] [NR-eGR] M6 has single uniform track structure
[03/23 22:04:54     72s] [NR-eGR] MQ has single uniform track structure
[03/23 22:04:54     72s] [NR-eGR] LM has single uniform track structure
[03/23 22:04:54     72s] (I)      ============== Default via ===============
[03/23 22:04:54     72s] (I)      +---+------------------+-----------------+
[03/23 22:04:54     72s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:04:54     72s] (I)      +---+------------------+-----------------+
[03/23 22:04:54     72s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:04:54     72s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:04:54     72s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:04:54     72s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:04:54     72s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:04:54     72s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:04:54     72s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:04:54     72s] (I)      +---+------------------+-----------------+
[03/23 22:04:54     72s] [NR-eGR] Read 6698 PG shapes
[03/23 22:04:54     72s] [NR-eGR] Read 0 clock shapes
[03/23 22:04:54     72s] [NR-eGR] Read 0 other shapes
[03/23 22:04:54     72s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:04:54     72s] [NR-eGR] #Instance Blockages : 0
[03/23 22:04:54     72s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:04:54     72s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:04:54     72s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:04:54     72s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:04:54     72s] [NR-eGR] #Other Blockages    : 0
[03/23 22:04:54     72s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:04:54     72s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 22:04:54     72s] [NR-eGR] Read 2662 nets ( ignored 0 )
[03/23 22:04:54     72s] (I)      early_global_route_priority property id does not exist.
[03/23 22:04:54     72s] (I)      Read Num Blocks=6698  Num Prerouted Wires=0  Num CS=0
[03/23 22:04:54     72s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 0
[03/23 22:04:54     72s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 0
[03/23 22:04:54     72s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 22:04:54     72s] (I)      Number of ignored nets                =      0
[03/23 22:04:54     72s] (I)      Number of connected nets              =      0
[03/23 22:04:54     72s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 22:04:54     72s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 22:04:54     72s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:04:54     72s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:04:54     72s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:04:54     72s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:04:54     72s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:04:54     72s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:04:54     72s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:04:54     72s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 22:04:54     72s] (I)      Ndr track 0 does not exist
[03/23 22:04:54     72s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:04:54     72s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:04:54     72s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:04:54     72s] (I)      Site width          :   400  (dbu)
[03/23 22:04:54     72s] (I)      Row height          :  3600  (dbu)
[03/23 22:04:54     72s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:04:54     72s] (I)      GCell width         :  3600  (dbu)
[03/23 22:04:54     72s] (I)      GCell height        :  3600  (dbu)
[03/23 22:04:54     72s] (I)      Grid                :    83   138     4
[03/23 22:04:54     72s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:04:54     72s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:04:54     72s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:04:54     72s] (I)      Default wire width  :   160   200   200   200
[03/23 22:04:54     72s] (I)      Default wire space  :   160   200   200   200
[03/23 22:04:54     72s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:04:54     72s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:04:54     72s] (I)      First track coord   :   400   400   400   400
[03/23 22:04:54     72s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:04:54     72s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:04:54     72s] (I)      Num of masks        :     1     1     1     1
[03/23 22:04:54     72s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:04:54     72s] (I)      --------------------------------------------------------
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] [NR-eGR] ============ Routing rule table ============
[03/23 22:04:54     72s] [NR-eGR] Rule id: 0  Nets: 2662
[03/23 22:04:54     72s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:04:54     72s] (I)                    Layer    2    3    4 
[03/23 22:04:54     72s] (I)                    Pitch  400  400  400 
[03/23 22:04:54     72s] (I)             #Used tracks    1    1    1 
[03/23 22:04:54     72s] (I)       #Fully used tracks    1    1    1 
[03/23 22:04:54     72s] [NR-eGR] ========================================
[03/23 22:04:54     72s] [NR-eGR] 
[03/23 22:04:54     72s] (I)      =============== Blocked Tracks ===============
[03/23 22:04:54     72s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:54     72s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:04:54     72s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:54     72s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:04:54     72s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:04:54     72s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:04:54     72s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:04:54     72s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:54     72s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2866.44 MB )
[03/23 22:04:54     72s] (I)      Reset routing kernel
[03/23 22:04:54     72s] (I)      Started Global Routing ( Curr Mem: 2866.44 MB )
[03/23 22:04:54     72s] (I)      totalPins=9464  totalGlobalPin=9331 (98.59%)
[03/23 22:04:54     72s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:04:54     72s] [NR-eGR] Layer group 1: route 2662 net(s) in layer range [2, 4]
[03/23 22:04:54     72s] (I)      
[03/23 22:04:54     72s] (I)      ============  Phase 1a Route ============
[03/23 22:04:54     72s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 65
[03/23 22:04:54     72s] (I)      Usage: 24769 = (11066 H, 13703 V) = (15.44% H, 8.04% V) = (3.984e+04um H, 4.933e+04um V)
[03/23 22:04:54     72s] (I)      
[03/23 22:04:54     72s] (I)      ============  Phase 1b Route ============
[03/23 22:04:54     72s] (I)      Usage: 24797 = (11077 H, 13720 V) = (15.46% H, 8.05% V) = (3.988e+04um H, 4.939e+04um V)
[03/23 22:04:54     72s] (I)      Overflow of layer group 1: 3.70% H + 0.05% V. EstWL: 8.926920e+04um
[03/23 22:04:54     72s] (I)      Congestion metric : 3.70%H 0.05%V, 3.75%HV
[03/23 22:04:54     72s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:04:54     72s] (I)      
[03/23 22:04:54     72s] (I)      ============  Phase 1c Route ============
[03/23 22:04:54     72s] (I)      Level2 Grid: 17 x 28
[03/23 22:04:54     72s] (I)      Usage: 24803 = (11077 H, 13726 V) = (15.46% H, 8.06% V) = (3.988e+04um H, 4.941e+04um V)
[03/23 22:04:54     72s] (I)      
[03/23 22:04:54     72s] (I)      ============  Phase 1d Route ============
[03/23 22:04:54     72s] (I)      Usage: 24804 = (11078 H, 13726 V) = (15.46% H, 8.06% V) = (3.988e+04um H, 4.941e+04um V)
[03/23 22:04:54     72s] (I)      
[03/23 22:04:54     72s] (I)      ============  Phase 1e Route ============
[03/23 22:04:54     72s] (I)      Usage: 24825 = (11078 H, 13747 V) = (15.46% H, 8.07% V) = (3.988e+04um H, 4.949e+04um V)
[03/23 22:04:54     72s] [NR-eGR] Early Global Route overflow of layer group 1: 3.73% H + 0.07% V. EstWL: 8.937000e+04um
[03/23 22:04:54     72s] (I)      
[03/23 22:04:54     72s] (I)      ============  Phase 1l Route ============
[03/23 22:04:54     72s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:04:54     72s] (I)      Layer  2:      94175     15327         2         639      101700    ( 0.62%) 
[03/23 22:04:54     72s] (I)      Layer  3:      73983     11141       170         927      100917    ( 0.91%) 
[03/23 22:04:54     72s] (I)      Layer  4:      80932      1427         6         720      101619    ( 0.70%) 
[03/23 22:04:54     72s] (I)      Total:        249090     27895       178        2286      304236    ( 0.75%) 
[03/23 22:04:54     72s] (I)      
[03/23 22:04:54     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:04:54     72s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:04:54     72s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:04:54     72s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 22:04:54     72s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:54     72s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:04:54     72s] [NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/23 22:04:54     72s] [NR-eGR]      M3 ( 3)       124( 1.11%)         7( 0.06%)   ( 1.17%) 
[03/23 22:04:54     72s] [NR-eGR]      M4 ( 4)         5( 0.04%)         0( 0.00%)   ( 0.04%) 
[03/23 22:04:54     72s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:54     72s] [NR-eGR]        Total       131( 0.39%)         7( 0.02%)   ( 0.41%) 
[03/23 22:04:54     72s] [NR-eGR] 
[03/23 22:04:54     72s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.06 sec, Curr Mem: 2866.44 MB )
[03/23 22:04:54     72s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:04:54     72s] [NR-eGR] Overflow after Early Global Route 1.16% H + 0.01% V
[03/23 22:04:54     72s] (I)      ============= Track Assignment ============
[03/23 22:04:54     72s] (I)      Started Track Assignment (6T) ( Curr Mem: 2866.44 MB )
[03/23 22:04:54     72s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 22:04:54     72s] (I)      Run Multi-thread track assignment
[03/23 22:04:54     72s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2866.44 MB )
[03/23 22:04:54     72s] (I)      Started Export ( Curr Mem: 2866.44 MB )
[03/23 22:04:54     72s] [NR-eGR]             Length (um)   Vias 
[03/23 22:04:54     72s] [NR-eGR] -------------------------------
[03/23 22:04:54     72s] [NR-eGR]  M1  (1H)             0   9396 
[03/23 22:04:54     72s] [NR-eGR]  M2  (2V)         45476  15347 
[03/23 22:04:54     72s] [NR-eGR]  M3  (3H)         42147    388 
[03/23 22:04:54     72s] [NR-eGR]  M4  (4V)          5178      0 
[03/23 22:04:54     72s] [NR-eGR]  M5  (5H)             0      0 
[03/23 22:04:54     72s] [NR-eGR]  M6  (6V)             0      0 
[03/23 22:04:54     72s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 22:04:54     72s] [NR-eGR]  LM  (8V)             0      0 
[03/23 22:04:54     72s] [NR-eGR] -------------------------------
[03/23 22:04:54     72s] [NR-eGR]      Total        92800  25131 
[03/23 22:04:54     72s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:54     72s] [NR-eGR] Total half perimeter of net bounding box: 74493um
[03/23 22:04:54     72s] [NR-eGR] Total length: 92800um, number of vias: 25131
[03/23 22:04:54     72s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:54     72s] [NR-eGR] Total eGR-routed clock nets wire length: 6564um, number of vias: 2101
[03/23 22:04:54     72s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:54     72s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2866.44 MB )
[03/23 22:04:54     72s] Saved RC grid cleaned up.
[03/23 22:04:54     72s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.14 sec, Curr Mem: 2864.44 MB )
[03/23 22:04:54     72s] (I)      ======================================= Runtime Summary =======================================
[03/23 22:04:54     72s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 22:04:54     72s] (I)      -----------------------------------------------------------------------------------------------
[03/23 22:04:54     72s] (I)       Early Global Route kernel                   100.00%  55.60 sec  55.74 sec  0.14 sec  0.19 sec 
[03/23 22:04:54     72s] (I)       +-Import and model                           25.11%  55.61 sec  55.64 sec  0.03 sec  0.03 sec 
[03/23 22:04:54     72s] (I)       | +-Create place DB                           7.42%  55.61 sec  55.62 sec  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | | +-Import place data                       7.28%  55.61 sec  55.62 sec  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | | | +-Read instances and placement          2.30%  55.61 sec  55.61 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | +-Read nets                             4.73%  55.61 sec  55.62 sec  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | +-Create route DB                          12.60%  55.62 sec  55.64 sec  0.02 sec  0.02 sec 
[03/23 22:04:54     72s] (I)       | | +-Import route data (6T)                 12.19%  55.62 sec  55.64 sec  0.02 sec  0.02 sec 
[03/23 22:04:54     72s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.69%  55.62 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | | +-Read routing blockages              0.00%  55.62 sec  55.62 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | | +-Read instance blockages             0.55%  55.62 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | | +-Read PG blockages                   0.85%  55.63 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | | +-Read clock blockages                0.06%  55.63 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | | +-Read other blockages                0.06%  55.63 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | | +-Read halo blockages                 0.03%  55.63 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | | +-Read boundary cut boxes             0.00%  55.63 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | +-Read blackboxes                       0.03%  55.63 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | +-Read prerouted                        0.20%  55.63 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | +-Read unlegalized nets                 0.21%  55.63 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | +-Read nets                             0.90%  55.63 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | +-Set up via pillars                    0.02%  55.63 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | +-Initialize 3D grid graph              0.03%  55.63 sec  55.63 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | +-Model blockage capacity               3.26%  55.63 sec  55.64 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | | +-Initialize 3D capacity              2.90%  55.63 sec  55.64 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | +-Read aux data                             0.00%  55.64 sec  55.64 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | +-Others data preparation                   0.23%  55.64 sec  55.64 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | +-Create route kernel                       4.03%  55.64 sec  55.64 sec  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       +-Global Routing                             47.44%  55.64 sec  55.71 sec  0.06 sec  0.08 sec 
[03/23 22:04:54     72s] (I)       | +-Initialization                            0.68%  55.64 sec  55.64 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | +-Net group 1                              39.00%  55.64 sec  55.70 sec  0.05 sec  0.07 sec 
[03/23 22:04:54     72s] (I)       | | +-Generate topology (6T)                  2.25%  55.64 sec  55.65 sec  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | | +-Phase 1a                                7.00%  55.65 sec  55.66 sec  0.01 sec  0.02 sec 
[03/23 22:04:54     72s] (I)       | | | +-Pattern routing (6T)                  5.06%  55.65 sec  55.66 sec  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.84%  55.66 sec  55.66 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | +-Add via demand to 2D                  0.63%  55.66 sec  55.66 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | +-Phase 1b                                2.91%  55.66 sec  55.66 sec  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | | | +-Monotonic routing (6T)                2.57%  55.66 sec  55.66 sec  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | | +-Phase 1c                                2.29%  55.66 sec  55.67 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | +-Two level Routing                     2.12%  55.66 sec  55.67 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | | +-Two Level Routing (Regular)         1.09%  55.66 sec  55.67 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | | +-Two Level Routing (Strong)          0.60%  55.67 sec  55.67 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | +-Phase 1d                                3.65%  55.67 sec  55.67 sec  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | | | +-Detoured routing (6T)                 3.45%  55.67 sec  55.67 sec  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | | +-Phase 1e                                1.27%  55.67 sec  55.67 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | +-Route legalization                    0.97%  55.67 sec  55.67 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | | | +-Legalize Blockage Violations        0.85%  55.67 sec  55.67 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | | +-Phase 1l                               16.67%  55.67 sec  55.70 sec  0.02 sec  0.03 sec 
[03/23 22:04:54     72s] (I)       | | | +-Layer assignment (6T)                16.19%  55.68 sec  55.70 sec  0.02 sec  0.03 sec 
[03/23 22:04:54     72s] (I)       | +-Clean cong LA                             0.00%  55.70 sec  55.70 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       +-Export 3D cong map                          1.02%  55.71 sec  55.71 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | +-Export 2D cong map                        0.25%  55.71 sec  55.71 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       +-Extract Global 3D Wires                     0.37%  55.71 sec  55.71 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       +-Track Assignment (6T)                       7.80%  55.71 sec  55.72 sec  0.01 sec  0.04 sec 
[03/23 22:04:54     72s] (I)       | +-Initialization                            0.09%  55.71 sec  55.71 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | +-Track Assignment Kernel                   7.36%  55.71 sec  55.72 sec  0.01 sec  0.04 sec 
[03/23 22:04:54     72s] (I)       | +-Free Memory                               0.00%  55.72 sec  55.72 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       +-Export                                     10.67%  55.72 sec  55.73 sec  0.01 sec  0.02 sec 
[03/23 22:04:54     72s] (I)       | +-Export DB wires                           3.95%  55.72 sec  55.73 sec  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | | +-Export all nets (6T)                    1.62%  55.72 sec  55.72 sec  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | | +-Set wire vias (6T)                      1.82%  55.72 sec  55.73 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | +-Report wirelength                         4.98%  55.73 sec  55.73 sec  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)       | +-Update net boxes                          1.29%  55.73 sec  55.73 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       | +-Update timing                             0.00%  55.73 sec  55.73 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)       +-Postprocess design                          0.61%  55.74 sec  55.74 sec  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)      ======================= Summary by functions ========================
[03/23 22:04:54     72s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 22:04:54     72s] (I)      ---------------------------------------------------------------------
[03/23 22:04:54     72s] (I)        0  Early Global Route kernel           100.00%  0.14 sec  0.19 sec 
[03/23 22:04:54     72s] (I)        1  Global Routing                       47.44%  0.06 sec  0.08 sec 
[03/23 22:04:54     72s] (I)        1  Import and model                     25.11%  0.03 sec  0.03 sec 
[03/23 22:04:54     72s] (I)        1  Export                               10.67%  0.01 sec  0.02 sec 
[03/23 22:04:54     72s] (I)        1  Track Assignment (6T)                 7.80%  0.01 sec  0.04 sec 
[03/23 22:04:54     72s] (I)        1  Export 3D cong map                    1.02%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        1  Postprocess design                    0.61%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        1  Extract Global 3D Wires               0.37%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        2  Net group 1                          39.00%  0.05 sec  0.07 sec 
[03/23 22:04:54     72s] (I)        2  Create route DB                      12.60%  0.02 sec  0.02 sec 
[03/23 22:04:54     72s] (I)        2  Create place DB                       7.42%  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        2  Track Assignment Kernel               7.36%  0.01 sec  0.04 sec 
[03/23 22:04:54     72s] (I)        2  Report wirelength                     4.98%  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        2  Create route kernel                   4.03%  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        2  Export DB wires                       3.95%  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        2  Update net boxes                      1.29%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        2  Initialization                        0.78%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        2  Export 2D cong map                    0.25%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        2  Others data preparation               0.23%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        3  Phase 1l                             16.67%  0.02 sec  0.03 sec 
[03/23 22:04:54     72s] (I)        3  Import route data (6T)               12.19%  0.02 sec  0.02 sec 
[03/23 22:04:54     72s] (I)        3  Import place data                     7.28%  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        3  Phase 1a                              7.00%  0.01 sec  0.02 sec 
[03/23 22:04:54     72s] (I)        3  Phase 1d                              3.65%  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        3  Phase 1b                              2.91%  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        3  Phase 1c                              2.29%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        3  Generate topology (6T)                2.25%  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        3  Set wire vias (6T)                    1.82%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        3  Export all nets (6T)                  1.62%  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        3  Phase 1e                              1.27%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Layer assignment (6T)                16.19%  0.02 sec  0.03 sec 
[03/23 22:04:54     72s] (I)        4  Read nets                             5.63%  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        4  Pattern routing (6T)                  5.06%  0.01 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        4  Detoured routing (6T)                 3.45%  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        4  Model blockage capacity               3.26%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Read blockages ( Layer 2-4 )          2.69%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Monotonic routing (6T)                2.57%  0.00 sec  0.01 sec 
[03/23 22:04:54     72s] (I)        4  Read instances and placement          2.30%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Two level Routing                     2.12%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Route legalization                    0.97%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Pattern Routing Avoiding Blockages    0.84%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Add via demand to 2D                  0.63%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Read unlegalized nets                 0.21%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Read prerouted                        0.20%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        5  Initialize 3D capacity                2.90%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        5  Two Level Routing (Regular)           1.09%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        5  Read PG blockages                     0.85%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        5  Legalize Blockage Violations          0.85%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        5  Two Level Routing (Strong)            0.60%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        5  Read instance blockages               0.55%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        5  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        5  Read other blockages                  0.06%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 22:04:54     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:54     72s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:54     72s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 22:04:54     72s] Legalization setup...
[03/23 22:04:54     72s] Using cell based legalization.
[03/23 22:04:54     72s] Initializing placement interface...
[03/23 22:04:54     72s]   Use check_library -place or consult logv if problems occur.
[03/23 22:04:54     72s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 22:04:54     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2864.4M, EPOCH TIME: 1679623494.659878
[03/23 22:04:54     72s] Processing tracks to init pin-track alignment.
[03/23 22:04:54     72s] z: 2, totalTracks: 1
[03/23 22:04:54     72s] z: 4, totalTracks: 1
[03/23 22:04:54     72s] z: 6, totalTracks: 1
[03/23 22:04:54     72s] z: 8, totalTracks: 1
[03/23 22:04:54     72s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:54     72s] All LLGs are deleted
[03/23 22:04:54     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2864.4M, EPOCH TIME: 1679623494.664229
[03/23 22:04:54     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2864.4M, EPOCH TIME: 1679623494.664509
[03/23 22:04:54     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2864.4M, EPOCH TIME: 1679623494.665091
[03/23 22:04:54     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2960.4M, EPOCH TIME: 1679623494.668382
[03/23 22:04:54     72s] Max number of tech site patterns supported in site array is 256.
[03/23 22:04:54     72s] Core basic site is IBM13SITE
[03/23 22:04:54     72s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2960.4M, EPOCH TIME: 1679623494.684614
[03/23 22:04:54     72s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 22:04:54     72s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 22:04:54     72s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:2960.4M, EPOCH TIME: 1679623494.687860
[03/23 22:04:54     72s] SiteArray: non-trimmed site array dimensions = 135 x 715
[03/23 22:04:54     72s] SiteArray: use 520,192 bytes
[03/23 22:04:54     72s] SiteArray: current memory after site array memory allocation 2960.4M
[03/23 22:04:54     72s] SiteArray: FP blocked sites are writable
[03/23 22:04:54     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:04:54     72s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2928.4M, EPOCH TIME: 1679623494.692597
[03/23 22:04:54     72s] Process 4202 wires and vias for routing blockage analysis
[03/23 22:04:54     72s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.017, REAL:0.007, MEM:2960.4M, EPOCH TIME: 1679623494.699326
[03/23 22:04:54     72s] SiteArray: number of non floorplan blocked sites for llg default is 96525
[03/23 22:04:54     72s] Atter site array init, number of instance map data is 0.
[03/23 22:04:54     72s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.045, REAL:0.032, MEM:2960.4M, EPOCH TIME: 1679623494.700744
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:54     72s] OPERPROF:     Starting CMU at level 3, MEM:2960.4M, EPOCH TIME: 1679623494.701626
[03/23 22:04:54     72s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:2960.4M, EPOCH TIME: 1679623494.705825
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:54     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.043, MEM:2864.4M, EPOCH TIME: 1679623494.707655
[03/23 22:04:54     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2864.4M, EPOCH TIME: 1679623494.707827
[03/23 22:04:54     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2864.4M, EPOCH TIME: 1679623494.710241
[03/23 22:04:54     72s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2864.4MB).
[03/23 22:04:54     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.052, MEM:2864.4M, EPOCH TIME: 1679623494.711754
[03/23 22:04:54     72s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:04:54     72s] Initializing placement interface done.
[03/23 22:04:54     72s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 22:04:54     72s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2864.4M, EPOCH TIME: 1679623494.712138
[03/23 22:04:54     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.004, MEM:2864.4M, EPOCH TIME: 1679623494.716073
[03/23 22:04:54     72s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:54     72s] Leaving CCOpt scope - Initializing placement interface...
[03/23 22:04:54     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2864.4M, EPOCH TIME: 1679623494.720155
[03/23 22:04:54     72s] Processing tracks to init pin-track alignment.
[03/23 22:04:54     72s] z: 2, totalTracks: 1
[03/23 22:04:54     72s] z: 4, totalTracks: 1
[03/23 22:04:54     72s] z: 6, totalTracks: 1
[03/23 22:04:54     72s] z: 8, totalTracks: 1
[03/23 22:04:54     72s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:54     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2864.4M, EPOCH TIME: 1679623494.723205
[03/23 22:04:54     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:54     72s] OPERPROF:     Starting CMU at level 3, MEM:2928.4M, EPOCH TIME: 1679623494.741727
[03/23 22:04:54     72s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:2960.4M, EPOCH TIME: 1679623494.744823
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:54     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.023, MEM:2864.4M, EPOCH TIME: 1679623494.746165
[03/23 22:04:54     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2864.4M, EPOCH TIME: 1679623494.746274
[03/23 22:04:54     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2864.4M, EPOCH TIME: 1679623494.748956
[03/23 22:04:54     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2864.4MB).
[03/23 22:04:54     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.030, MEM:2864.4M, EPOCH TIME: 1679623494.749787
[03/23 22:04:54     72s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:54     72s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:54     72s] (I)      Load db... (mem=2864.4M)
[03/23 22:04:54     72s] (I)      Read data from FE... (mem=2864.4M)
[03/23 22:04:54     72s] (I)      Number of ignored instance 0
[03/23 22:04:54     72s] (I)      Number of inbound cells 0
[03/23 22:04:54     72s] (I)      Number of opened ILM blockages 0
[03/23 22:04:54     72s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/23 22:04:54     72s] (I)      numMoveCells=2595, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 22:04:54     72s] (I)      cell height: 3600, count: 2595
[03/23 22:04:54     72s] (I)      Read rows... (mem=2864.4M)
[03/23 22:04:54     72s] (I)      Done Read rows (cpu=0.000s, mem=2864.4M)
[03/23 22:04:54     72s] (I)      Done Read data from FE (cpu=0.005s, mem=2864.4M)
[03/23 22:04:54     72s] (I)      Done Load db (cpu=0.005s, mem=2864.4M)
[03/23 22:04:54     72s] (I)      Constructing placeable region... (mem=2864.4M)
[03/23 22:04:54     72s] (I)      Constructing bin map
[03/23 22:04:54     72s] (I)      Initialize bin information with width=36000 height=36000
[03/23 22:04:54     72s] (I)      Done constructing bin map
[03/23 22:04:54     72s] (I)      Compute region effective width... (mem=2864.4M)
[03/23 22:04:54     72s] (I)      Done Compute region effective width (cpu=0.000s, mem=2864.4M)
[03/23 22:04:54     72s] (I)      Done Constructing placeable region (cpu=0.001s, mem=2864.4M)
[03/23 22:04:54     72s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:04:54     72s] Validating CTS configuration...
[03/23 22:04:54     72s] Checking module port directions...
[03/23 22:04:54     72s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:54     72s] Non-default CCOpt properties:
[03/23 22:04:54     72s]   Public non-default CCOpt properties:
[03/23 22:04:54     72s]     cts_merge_clock_gates is set for at least one object
[03/23 22:04:54     72s]     cts_merge_clock_logic is set for at least one object
[03/23 22:04:54     72s]     route_type is set for at least one object
[03/23 22:04:54     72s]     source_driver is set for at least one object
[03/23 22:04:54     72s]     target_insertion_delay is set for at least one object
[03/23 22:04:54     72s]     target_max_trans is set for at least one object
[03/23 22:04:54     72s]     target_max_trans_sdc is set for at least one object
[03/23 22:04:54     72s]     target_skew is set for at least one object
[03/23 22:04:54     72s]     use_inverters is set for at least one object
[03/23 22:04:54     72s]   Private non-default CCOpt properties:
[03/23 22:04:54     72s]     cluster_when_starting_skewing: 1 (default: false)
[03/23 22:04:54     72s]     mini_not_full_band_size_factor: 0 (default: 100)
[03/23 22:04:54     72s]     r2r_iterations: 5 (default: 1)
[03/23 22:04:54     72s] 
[03/23 22:04:54     72s] Trim Metal Layers:
[03/23 22:04:54     72s] LayerId::1 widthSet size::1
[03/23 22:04:54     72s] LayerId::2 widthSet size::1
[03/23 22:04:54     72s] LayerId::3 widthSet size::1
[03/23 22:04:54     72s] LayerId::4 widthSet size::1
[03/23 22:04:54     72s] LayerId::5 widthSet size::1
[03/23 22:04:54     72s] LayerId::6 widthSet size::1
[03/23 22:04:54     72s] LayerId::7 widthSet size::1
[03/23 22:04:54     72s] LayerId::8 widthSet size::1
[03/23 22:04:54     72s] Updating RC grid for preRoute extraction ...
[03/23 22:04:54     72s] eee: pegSigSF::1.070000
[03/23 22:04:54     72s] Initializing multi-corner resistance tables ...
[03/23 22:04:54     72s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:04:54     72s] eee: l::2 avDens::0.127135 usedTrk::1270.082000 availTrk::9990.000000 sigTrk::1270.082000
[03/23 22:04:54     72s] eee: l::3 avDens::0.106071 usedTrk::1202.846667 availTrk::11340.000000 sigTrk::1202.846667
[03/23 22:04:54     72s] eee: l::4 avDens::0.015576 usedTrk::168.219444 availTrk::10800.000000 sigTrk::168.219444
[03/23 22:04:54     72s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:54     72s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:54     72s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:54     72s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:54     72s] {RT rc-typ 0 4 4 0}
[03/23 22:04:54     72s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.055793 aWlH=0.000000 lMod=0 pMax=0.808700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:04:54     72s] Route type trimming info:
[03/23 22:04:54     72s]   No route type modifications were made.
[03/23 22:04:54     72s] AAE DB initialization (MEM=2873.98 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 22:04:54     72s] Start AAE Lib Loading. (MEM=2873.98)
[03/23 22:04:54     72s] End AAE Lib Loading. (MEM=2893.06 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 22:04:54     72s] End AAE Lib Interpolated Model. (MEM=2893.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00011
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000121
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00013
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000138
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000155
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000174
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000192
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000294
[03/23 22:04:54     72s] (I)      Initializing Steiner engine. 
[03/23 22:04:54     72s] (I)      ================== Layers ==================
[03/23 22:04:54     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:54     72s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:04:54     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:54     72s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:04:54     72s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:04:54     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:54     72s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:04:54     72s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:54     72s] Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 22:04:54     72s] Original list had 8 cells:
[03/23 22:04:54     72s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:04:54     72s] Library trimming was not able to trim any cells:
[03/23 22:04:54     72s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000358
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000377
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000391
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000407
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000421
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.000634
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00088
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00102
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00115
[03/23 22:04:54     72s] Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 22:04:54     72s] Original list had 9 cells:
[03/23 22:04:54     72s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 22:04:54     72s] New trimmed list has 8 cells:
[03/23 22:04:54     72s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00141
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00215
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00187
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00226
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00179
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00215
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00172
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00222
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00235
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00258
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00258
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00266
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.0028
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00281
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00271
[03/23 22:04:54     72s] Accumulated time to calculate placeable region: 0.00258
[03/23 22:04:55     73s] Clock tree balancer configuration for clock_tree clk:
[03/23 22:04:55     73s] Non-default CCOpt properties:
[03/23 22:04:55     73s]   Public non-default CCOpt properties:
[03/23 22:04:55     73s]     cts_merge_clock_gates: true (default: false)
[03/23 22:04:55     73s]     cts_merge_clock_logic: true (default: false)
[03/23 22:04:55     73s]     route_type (leaf): default_route_type_leaf (default: default)
[03/23 22:04:55     73s]     route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 22:04:55     73s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 22:04:55     73s]     source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 22:04:55     73s]     use_inverters: true (default: auto)
[03/23 22:04:55     73s]   No private non-default CCOpt properties
[03/23 22:04:55     73s] For power domain auto-default:
[03/23 22:04:55     73s]   Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:04:55     73s]   Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 22:04:55     73s]   Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 22:04:55     73s]   Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 22:04:55     73s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 138996.000um^2
[03/23 22:04:55     73s] Top Routing info:
[03/23 22:04:55     73s]   Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 22:04:55     73s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 22:04:55     73s] Trunk Routing info:
[03/23 22:04:55     73s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:04:55     73s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:04:55     73s] Leaf Routing info:
[03/23 22:04:55     73s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:04:55     73s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:04:55     73s] For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 22:04:55     73s]   Slew time target (leaf):    0.100ns
[03/23 22:04:55     73s]   Slew time target (trunk):   0.100ns
[03/23 22:04:55     73s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 22:04:55     73s]   Buffer unit delay: 0.084ns
[03/23 22:04:55     73s]   Buffer max distance: 540.378um
[03/23 22:04:55     73s] Fastest wire driving cells and distances:
[03/23 22:04:55     73s]   Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 22:04:55     73s]   Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 22:04:55     73s]   Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 22:04:55     73s]   Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Logic Sizing Table:
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] ----------------------------------------------------------
[03/23 22:04:55     73s] Cell    Instance count    Source    Eligible library cells
[03/23 22:04:55     73s] ----------------------------------------------------------
[03/23 22:04:55     73s]   (empty table)
[03/23 22:04:55     73s] ----------------------------------------------------------
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:04:55     73s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:55     73s] Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 22:04:55     73s]   Sources:                     pin clk
[03/23 22:04:55     73s]   Total number of sinks:       716
[03/23 22:04:55     73s]   Delay constrained sinks:     716
[03/23 22:04:55     73s]   Constrains:                  default
[03/23 22:04:55     73s]   Non-leaf sinks:              0
[03/23 22:04:55     73s]   Ignore pins:                 0
[03/23 22:04:55     73s]  Timing corner worstDelay:setup.late:
[03/23 22:04:55     73s]   Skew target:                 0.100ns
[03/23 22:04:55     73s]   Insertion delay target:      0.100ns
[03/23 22:04:55     73s] Primary reporting skew groups are:
[03/23 22:04:55     73s] skew_group clk/typConstraintMode with 716 clock sinks
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Clock DAG stats initial state:
[03/23 22:04:55     73s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 22:04:55     73s]   sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:55     73s]   misc counts      : r=1, pp=0
[03/23 22:04:55     73s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 22:04:55     73s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 22:04:55     73s] Clock DAG hash initial state: 8817797937633701359 15204200861253860715
[03/23 22:04:55     73s] CTS services accumulated run-time stats initial state:
[03/23 22:04:55     73s]   delay calculator: calls=7038, total_wall_time=0.125s, mean_wall_time=0.018ms
[03/23 22:04:55     73s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 22:04:55     73s]   steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/23 22:04:55     73s] Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 22:04:55     73s] Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] --------------------------------------------------------------------
[03/23 22:04:55     73s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:04:55     73s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:04:55     73s] --------------------------------------------------------------------
[03/23 22:04:55     73s] M1       N            H          0.317         0.288         0.091
[03/23 22:04:55     73s] M2       Y            V          0.186         0.327         0.061
[03/23 22:04:55     73s] M3       Y            H          0.186         0.328         0.061
[03/23 22:04:55     73s] M4       Y            V          0.186         0.327         0.061
[03/23 22:04:55     73s] M5       N            H          0.186         0.328         0.061
[03/23 22:04:55     73s] M6       N            V          0.181         0.323         0.058
[03/23 22:04:55     73s] MQ       N            H          0.075         0.283         0.021
[03/23 22:04:55     73s] LM       N            V          0.068         0.289         0.020
[03/23 22:04:55     73s] --------------------------------------------------------------------
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:04:55     73s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Layer information for route type default_route_type_leaf:
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] --------------------------------------------------------------------
[03/23 22:04:55     73s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:04:55     73s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:04:55     73s] --------------------------------------------------------------------
[03/23 22:04:55     73s] M1       N            H          0.317         0.213         0.068
[03/23 22:04:55     73s] M2       N            V          0.186         0.267         0.050
[03/23 22:04:55     73s] M3       Y            H          0.186         0.265         0.049
[03/23 22:04:55     73s] M4       Y            V          0.186         0.265         0.049
[03/23 22:04:55     73s] M5       N            H          0.186         0.263         0.049
[03/23 22:04:55     73s] M6       N            V          0.181         0.254         0.046
[03/23 22:04:55     73s] MQ       N            H          0.075         0.240         0.018
[03/23 22:04:55     73s] LM       N            V          0.068         0.231         0.016
[03/23 22:04:55     73s] --------------------------------------------------------------------
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:04:55     73s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Layer information for route type default_route_type_nonleaf:
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] --------------------------------------------------------------------
[03/23 22:04:55     73s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:04:55     73s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:04:55     73s] --------------------------------------------------------------------
[03/23 22:04:55     73s] M1       N            H          0.317         0.213         0.068
[03/23 22:04:55     73s] M2       N            V          0.186         0.267         0.050
[03/23 22:04:55     73s] M3       Y            H          0.186         0.265         0.049
[03/23 22:04:55     73s] M4       Y            V          0.186         0.265         0.049
[03/23 22:04:55     73s] M5       N            H          0.186         0.263         0.049
[03/23 22:04:55     73s] M6       N            V          0.181         0.254         0.046
[03/23 22:04:55     73s] MQ       N            H          0.075         0.240         0.018
[03/23 22:04:55     73s] LM       N            V          0.068         0.231         0.016
[03/23 22:04:55     73s] --------------------------------------------------------------------
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Via selection for estimated routes (rule default):
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] ------------------------------------------------------------
[03/23 22:04:55     73s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 22:04:55     73s] Range                (Ohm)    (fF)     (fs)     Only
[03/23 22:04:55     73s] ------------------------------------------------------------
[03/23 22:04:55     73s] M1-M2    V1_V        6.000    0.036    0.215    false
[03/23 22:04:55     73s] M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 22:04:55     73s] M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 22:04:55     73s] M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 22:04:55     73s] M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 22:04:55     73s] M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 22:04:55     73s] M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 22:04:55     73s] M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 22:04:55     73s] M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 22:04:55     73s] M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 22:04:55     73s] MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 22:04:55     73s] MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 22:04:55     73s] ------------------------------------------------------------
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 22:04:55     73s] No ideal or dont_touch nets found in the clock tree
[03/23 22:04:55     73s] No dont_touch hnets found in the clock tree
[03/23 22:04:55     73s] No dont_touch hpins found in the clock network.
[03/23 22:04:55     73s] Checking for illegal sizes of clock logic instances...
[03/23 22:04:55     73s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Filtering reasons for cell type: buffer
[03/23 22:04:55     73s] =======================================
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:04:55     73s] Clock trees    Power domain    Reason                         Library cells
[03/23 22:04:55     73s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:04:55     73s] all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 22:04:55     73s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Filtering reasons for cell type: inverter
[03/23 22:04:55     73s] =========================================
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:04:55     73s] Clock trees    Power domain    Reason                         Library cells
[03/23 22:04:55     73s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:04:55     73s] all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 22:04:55     73s] all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 22:04:55     73s]                                                                 INVXLTR }
[03/23 22:04:55     73s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/23 22:04:55     73s] CCOpt configuration status: all checks passed.
[03/23 22:04:55     73s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/23 22:04:55     73s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/23 22:04:55     73s]   No exclusion drivers are needed.
[03/23 22:04:55     73s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/23 22:04:55     73s] Antenna diode management...
[03/23 22:04:55     73s]   Found 0 antenna diodes in the clock trees.
[03/23 22:04:55     73s]   
[03/23 22:04:55     73s] Antenna diode management done.
[03/23 22:04:55     73s] Adding driver cells for primary IOs...
[03/23 22:04:55     73s]   
[03/23 22:04:55     73s]   ----------------------------------------------------------------------------------------------
[03/23 22:04:55     73s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[03/23 22:04:55     73s]   ----------------------------------------------------------------------------------------------
[03/23 22:04:55     73s]     (empty table)
[03/23 22:04:55     73s]   ----------------------------------------------------------------------------------------------
[03/23 22:04:55     73s]   
[03/23 22:04:55     73s]   
[03/23 22:04:55     73s] Adding driver cells for primary IOs done.
[03/23 22:04:55     73s] Adding driver cell for primary IO roots...
[03/23 22:04:55     73s] Adding driver cell for primary IO roots done.
[03/23 22:04:55     73s] Maximizing clock DAG abstraction...
[03/23 22:04:55     73s]   Removing clock DAG drivers
[03/23 22:04:55     73s] Maximizing clock DAG abstraction done.
[03/23 22:04:55     73s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:01.2)
[03/23 22:04:55     73s] Synthesizing clock trees...
[03/23 22:04:55     73s]   Preparing To Balance...
[03/23 22:04:55     73s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 22:04:55     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3260.3M, EPOCH TIME: 1679623495.726036
[03/23 22:04:55     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:55     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:55     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:55     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:55     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.005, MEM:3260.3M, EPOCH TIME: 1679623495.730551
[03/23 22:04:55     73s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:55     73s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 22:04:55     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:3250.8M, EPOCH TIME: 1679623495.730998
[03/23 22:04:55     73s] Processing tracks to init pin-track alignment.
[03/23 22:04:55     73s] z: 2, totalTracks: 1
[03/23 22:04:55     73s] z: 4, totalTracks: 1
[03/23 22:04:55     73s] z: 6, totalTracks: 1
[03/23 22:04:55     73s] z: 8, totalTracks: 1
[03/23 22:04:55     73s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:55     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3250.8M, EPOCH TIME: 1679623495.735833
[03/23 22:04:55     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:55     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:55     73s] OPERPROF:     Starting CMU at level 3, MEM:3314.8M, EPOCH TIME: 1679623495.758790
[03/23 22:04:55     73s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:3346.8M, EPOCH TIME: 1679623495.761574
[03/23 22:04:55     73s] 
[03/23 22:04:55     73s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:55     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:3250.8M, EPOCH TIME: 1679623495.762618
[03/23 22:04:55     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3250.8M, EPOCH TIME: 1679623495.762690
[03/23 22:04:55     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3250.8M, EPOCH TIME: 1679623495.764594
[03/23 22:04:55     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3250.8MB).
[03/23 22:04:55     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.034, MEM:3250.8M, EPOCH TIME: 1679623495.765089
[03/23 22:04:55     73s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:55     73s]   Merging duplicate siblings in DAG...
[03/23 22:04:55     73s]     Clock DAG stats before merging:
[03/23 22:04:55     73s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 22:04:55     73s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:55     73s]       misc counts      : r=1, pp=0
[03/23 22:04:55     73s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 22:04:55     73s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 22:04:55     73s]     Clock DAG hash before merging: 8817797937633701359 15204200861253860715
[03/23 22:04:55     73s]     CTS services accumulated run-time stats before merging:
[03/23 22:04:55     73s]       delay calculator: calls=7038, total_wall_time=0.125s, mean_wall_time=0.018ms
[03/23 22:04:55     73s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 22:04:55     73s]       steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/23 22:04:55     73s]     Resynthesising clock tree into netlist...
[03/23 22:04:55     73s]       Reset timing graph...
[03/23 22:04:55     73s] Ignoring AAE DB Resetting ...
[03/23 22:04:55     73s]       Reset timing graph done.
[03/23 22:04:55     73s]     Resynthesising clock tree into netlist done.
[03/23 22:04:55     73s]     Merging duplicate clock dag driver clones in DAG...
[03/23 22:04:55     73s]     Merging duplicate clock dag driver clones in DAG done.
[03/23 22:04:55     73s]     
[03/23 22:04:55     73s]     Disconnecting clock tree from netlist...
[03/23 22:04:55     73s]     Disconnecting clock tree from netlist done.
[03/23 22:04:55     73s]   Merging duplicate siblings in DAG done.
[03/23 22:04:55     73s]   Applying movement limits...
[03/23 22:04:55     73s]   Applying movement limits done.
[03/23 22:04:55     73s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 22:04:55     73s]   CCOpt::Phase::Construction...
[03/23 22:04:55     73s]   Stage::Clustering...
[03/23 22:04:55     73s]   Clustering...
[03/23 22:04:55     73s]     Clock DAG hash before 'Clustering': 8817797937633701359 15204200861253860715
[03/23 22:04:55     73s]     CTS services accumulated run-time stats before 'Clustering':
[03/23 22:04:55     73s]       delay calculator: calls=7038, total_wall_time=0.125s, mean_wall_time=0.018ms
[03/23 22:04:55     73s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 22:04:55     73s]       steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/23 22:04:55     73s]     Initialize for clustering...
[03/23 22:04:55     73s]     Clock DAG stats before clustering:
[03/23 22:04:55     73s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 22:04:55     73s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:55     73s]       misc counts      : r=1, pp=0
[03/23 22:04:55     73s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 22:04:55     73s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 22:04:55     73s]     Clock DAG hash before clustering: 8817797937633701359 15204200861253860715
[03/23 22:04:55     73s]     CTS services accumulated run-time stats before clustering:
[03/23 22:04:55     73s]       delay calculator: calls=7038, total_wall_time=0.125s, mean_wall_time=0.018ms
[03/23 22:04:55     73s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 22:04:55     73s]       steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/23 22:04:55     73s]     Computing max distances from locked parents...
[03/23 22:04:55     73s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/23 22:04:55     73s]     Computing max distances from locked parents done.
[03/23 22:04:55     73s]     Computing optimal clock node locations...
[03/23 22:04:55     73s]       Optimal path computation stats:
[03/23 22:04:55     73s]         Successful          : 0
[03/23 22:04:55     73s]         Unsuccessful        : 0
[03/23 22:04:55     73s]         Immovable           : 1
[03/23 22:04:55     73s]         lockedParentLocation: 0
[03/23 22:04:55     73s]       Unsuccessful details:
[03/23 22:04:55     73s]       
[03/23 22:04:55     73s]     Computing optimal clock node locations done.
[03/23 22:04:55     73s] End AAE Lib Interpolated Model. (MEM=3250.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:04:55     73s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:55     73s]     Bottom-up phase...
[03/23 22:04:55     73s]     Clustering bottom-up starting from leaves...
[03/23 22:04:55     73s]       Clustering clock_tree clk...
[03/23 22:04:56     74s]       Clustering clock_tree clk done.
[03/23 22:04:56     74s]     Clustering bottom-up starting from leaves done.
[03/23 22:04:56     74s]     Rebuilding the clock tree after clustering...
[03/23 22:04:56     74s]     Rebuilding the clock tree after clustering done.
[03/23 22:04:56     74s]     Clock DAG stats after bottom-up phase:
[03/23 22:04:56     74s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:04:56     74s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:56     74s]       misc counts      : r=1, pp=0
[03/23 22:04:56     74s]       cell areas       : b=0.000um^2, i=473.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/23 22:04:56     74s]       hp wire lengths  : top=0.000um, trunk=1217.200um, leaf=2685.800um, total=3903.000um
[03/23 22:04:56     74s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/23 22:04:56     74s]        Invs: CLKINVX20TR: 19 CLKINVX16TR: 1 CLKINVX12TR: 4 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:04:56     74s]     Clock DAG hash after bottom-up phase: 12947296072039254497 13448241150402347683
[03/23 22:04:56     74s]     CTS services accumulated run-time stats after bottom-up phase:
[03/23 22:04:56     74s]       delay calculator: calls=8117, total_wall_time=0.166s, mean_wall_time=0.020ms
[03/23 22:04:56     74s]       legalizer: calls=327, total_wall_time=0.004s, mean_wall_time=0.012ms
[03/23 22:04:56     74s]       steiner router: calls=7986, total_wall_time=0.296s, mean_wall_time=0.037ms
[03/23 22:04:56     74s]     Bottom-up phase done. (took cpu=0:00:00.8 real=0:00:00.5)
[03/23 22:04:56     74s]     Legalizing clock trees...
[03/23 22:04:56     74s]     Resynthesising clock tree into netlist...
[03/23 22:04:56     74s]       Reset timing graph...
[03/23 22:04:56     74s] Ignoring AAE DB Resetting ...
[03/23 22:04:56     74s]       Reset timing graph done.
[03/23 22:04:56     74s]     Resynthesising clock tree into netlist done.
[03/23 22:04:56     74s]     Commiting net attributes....
[03/23 22:04:56     74s]     Commiting net attributes. done.
[03/23 22:04:56     74s]     Leaving CCOpt scope - ClockRefiner...
[03/23 22:04:56     74s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3499.3M, EPOCH TIME: 1679623496.275011
[03/23 22:04:56     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.007, MEM:3271.3M, EPOCH TIME: 1679623496.281972
[03/23 22:04:56     74s]     Assigned high priority to 742 instances.
[03/23 22:04:56     74s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[03/23 22:04:56     74s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[03/23 22:04:56     74s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3271.3M, EPOCH TIME: 1679623496.287339
[03/23 22:04:56     74s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3271.3M, EPOCH TIME: 1679623496.287500
[03/23 22:04:56     74s] Processing tracks to init pin-track alignment.
[03/23 22:04:56     74s] z: 2, totalTracks: 1
[03/23 22:04:56     74s] z: 4, totalTracks: 1
[03/23 22:04:56     74s] z: 6, totalTracks: 1
[03/23 22:04:56     74s] z: 8, totalTracks: 1
[03/23 22:04:56     74s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:56     74s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3271.3M, EPOCH TIME: 1679623496.292161
[03/23 22:04:56     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] 
[03/23 22:04:56     74s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:56     74s] OPERPROF:       Starting CMU at level 4, MEM:3335.3M, EPOCH TIME: 1679623496.309649
[03/23 22:04:56     74s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:3367.3M, EPOCH TIME: 1679623496.312531
[03/23 22:04:56     74s] 
[03/23 22:04:56     74s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:56     74s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.025, REAL:0.022, MEM:3271.3M, EPOCH TIME: 1679623496.313671
[03/23 22:04:56     74s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3271.3M, EPOCH TIME: 1679623496.313752
[03/23 22:04:56     74s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3271.3M, EPOCH TIME: 1679623496.315610
[03/23 22:04:56     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3271.3MB).
[03/23 22:04:56     74s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.033, REAL:0.029, MEM:3271.3M, EPOCH TIME: 1679623496.316058
[03/23 22:04:56     74s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.033, REAL:0.029, MEM:3271.3M, EPOCH TIME: 1679623496.316112
[03/23 22:04:56     74s] TDRefine: refinePlace mode is spiral
[03/23 22:04:56     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.6
[03/23 22:04:56     74s] OPERPROF: Starting RefinePlace at level 1, MEM:3271.3M, EPOCH TIME: 1679623496.316232
[03/23 22:04:56     74s] *** Starting refinePlace (0:01:15 mem=3271.3M) ***
[03/23 22:04:56     74s] Total net bbox length = 7.769e+04 (3.396e+04 4.373e+04) (ext = 3.310e+03)
[03/23 22:04:56     74s] 
[03/23 22:04:56     74s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:56     74s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:04:56     74s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:56     74s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:56     74s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3271.3M, EPOCH TIME: 1679623496.321620
[03/23 22:04:56     74s] Starting refinePlace ...
[03/23 22:04:56     74s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:56     74s] One DDP V2 for no tweak run.
[03/23 22:04:56     74s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:56     74s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3338.3M, EPOCH TIME: 1679623496.333219
[03/23 22:04:56     74s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:04:56     74s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3338.3M, EPOCH TIME: 1679623496.333357
[03/23 22:04:56     74s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3338.3M, EPOCH TIME: 1679623496.333525
[03/23 22:04:56     74s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3338.3M, EPOCH TIME: 1679623496.333607
[03/23 22:04:56     74s] DDP markSite nrRow 135 nrJob 135
[03/23 22:04:56     74s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:3338.3M, EPOCH TIME: 1679623496.333807
[03/23 22:04:56     74s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:3338.3M, EPOCH TIME: 1679623496.333878
[03/23 22:04:56     74s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 22:04:56     74s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3274.3MB) @(0:01:15 - 0:01:15).
[03/23 22:04:56     74s] Move report: preRPlace moves 10 insts, mean move: 6.08 um, max move: 7.20 um 
[03/23 22:04:56     74s] 	Max move on inst (CTS_ccl_a_inv_00006): (170.60, 194.20) --> (177.80, 194.20)
[03/23 22:04:56     74s] 	Length: 12 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX16TR
[03/23 22:04:56     74s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 22:04:56     74s] 
[03/23 22:04:56     74s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:04:56     74s] Move report: legalization moves 26 insts, mean move: 3.02 um, max move: 6.40 um spiral
[03/23 22:04:56     74s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U190): (161.40, 359.80) --> (167.80, 359.80)
[03/23 22:04:56     74s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:04:56     74s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:04:56     74s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3292.6MB) @(0:01:15 - 0:01:15).
[03/23 22:04:56     74s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:04:56     74s] Move report: Detail placement moves 36 insts, mean move: 3.87 um, max move: 7.20 um 
[03/23 22:04:56     74s] 	Max move on inst (CTS_ccl_a_inv_00006): (170.60, 194.20) --> (177.80, 194.20)
[03/23 22:04:56     74s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3292.6MB
[03/23 22:04:56     74s] Statistics of distance of Instance movement in refine placement:
[03/23 22:04:56     74s]   maximum (X+Y) =         7.20 um
[03/23 22:04:56     74s]   inst (CTS_ccl_a_inv_00006) with max move: (170.6, 194.2) -> (177.8, 194.2)
[03/23 22:04:56     74s]   mean    (X+Y) =         3.87 um
[03/23 22:04:56     74s] Summary Report:
[03/23 22:04:56     74s] Instances move: 36 (out of 2621 movable)
[03/23 22:04:56     74s] Instances flipped: 0
[03/23 22:04:56     74s] Mean displacement: 3.87 um
[03/23 22:04:56     74s] Max displacement: 7.20 um (Instance: CTS_ccl_a_inv_00006) (170.6, 194.2) -> (177.8, 194.2)
[03/23 22:04:56     74s] 	Length: 12 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX16TR
[03/23 22:04:56     74s] Total instances moved : 36
[03/23 22:04:56     74s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.174, REAL:0.111, MEM:3292.6M, EPOCH TIME: 1679623496.432493
[03/23 22:04:56     74s] Total net bbox length = 7.779e+04 (3.399e+04 4.379e+04) (ext = 3.316e+03)
[03/23 22:04:56     74s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3292.6MB
[03/23 22:04:56     74s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3292.6MB) @(0:01:15 - 0:01:15).
[03/23 22:04:56     74s] *** Finished refinePlace (0:01:15 mem=3292.6M) ***
[03/23 22:04:56     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.6
[03/23 22:04:56     74s] OPERPROF: Finished RefinePlace at level 1, CPU:0.181, REAL:0.118, MEM:3292.6M, EPOCH TIME: 1679623496.434079
[03/23 22:04:56     74s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3292.6M, EPOCH TIME: 1679623496.434177
[03/23 22:04:56     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2621).
[03/23 22:04:56     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.015, REAL:0.011, MEM:3271.6M, EPOCH TIME: 1679623496.445322
[03/23 22:04:56     74s]     ClockRefiner summary
[03/23 22:04:56     74s]     All clock instances: Moved 23, flipped 10 and cell swapped 0 (out of a total of 742).
[03/23 22:04:56     74s]     The largest move was 7.2 um for CTS_ccl_inv_00026.
[03/23 22:04:56     74s]     Non-sink clock instances: Moved 10, flipped 0 and cell swapped 0 (out of a total of 26).
[03/23 22:04:56     74s]     The largest move was 7.2 um for CTS_ccl_inv_00026.
[03/23 22:04:56     74s]     Clock sinks: Moved 13, flipped 10 and cell swapped 0 (out of a total of 716).
[03/23 22:04:56     74s]     The largest move was 3.6 um for buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG269_S3.
[03/23 22:04:56     74s]     Revert refine place priority changes on 0 instances.
[03/23 22:04:56     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:3271.6M, EPOCH TIME: 1679623496.451232
[03/23 22:04:56     74s] Processing tracks to init pin-track alignment.
[03/23 22:04:56     74s] z: 2, totalTracks: 1
[03/23 22:04:56     74s] z: 4, totalTracks: 1
[03/23 22:04:56     74s] z: 6, totalTracks: 1
[03/23 22:04:56     74s] z: 8, totalTracks: 1
[03/23 22:04:56     74s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:56     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3271.6M, EPOCH TIME: 1679623496.455591
[03/23 22:04:56     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] 
[03/23 22:04:56     74s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:56     74s] OPERPROF:     Starting CMU at level 3, MEM:3335.6M, EPOCH TIME: 1679623496.472662
[03/23 22:04:56     74s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:3367.6M, EPOCH TIME: 1679623496.475583
[03/23 22:04:56     74s] 
[03/23 22:04:56     74s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:56     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.021, MEM:3271.6M, EPOCH TIME: 1679623496.476586
[03/23 22:04:56     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3271.6M, EPOCH TIME: 1679623496.476659
[03/23 22:04:56     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3271.6M, EPOCH TIME: 1679623496.478586
[03/23 22:04:56     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3271.6MB).
[03/23 22:04:56     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.028, MEM:3271.6M, EPOCH TIME: 1679623496.479024
[03/23 22:04:56     74s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 22:04:56     74s]     Disconnecting clock tree from netlist...
[03/23 22:04:56     74s]     Disconnecting clock tree from netlist done.
[03/23 22:04:56     74s]     Leaving CCOpt scope - Cleaning up placement interface...
[03/23 22:04:56     74s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3271.6M, EPOCH TIME: 1679623496.480319
[03/23 22:04:56     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.004, MEM:3271.6M, EPOCH TIME: 1679623496.484402
[03/23 22:04:56     74s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:56     74s]     Leaving CCOpt scope - Initializing placement interface...
[03/23 22:04:56     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:3271.6M, EPOCH TIME: 1679623496.484811
[03/23 22:04:56     74s] Processing tracks to init pin-track alignment.
[03/23 22:04:56     74s] z: 2, totalTracks: 1
[03/23 22:04:56     74s] z: 4, totalTracks: 1
[03/23 22:04:56     74s] z: 6, totalTracks: 1
[03/23 22:04:56     74s] z: 8, totalTracks: 1
[03/23 22:04:56     74s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:56     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3271.6M, EPOCH TIME: 1679623496.488107
[03/23 22:04:56     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     74s] 
[03/23 22:04:56     74s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:56     74s] OPERPROF:     Starting CMU at level 3, MEM:3335.6M, EPOCH TIME: 1679623496.502706
[03/23 22:04:56     74s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:3367.6M, EPOCH TIME: 1679623496.505459
[03/23 22:04:56     74s] 
[03/23 22:04:56     74s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:56     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.018, MEM:3271.6M, EPOCH TIME: 1679623496.506523
[03/23 22:04:56     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3271.6M, EPOCH TIME: 1679623496.506603
[03/23 22:04:56     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3271.6M, EPOCH TIME: 1679623496.508593
[03/23 22:04:56     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3271.6MB).
[03/23 22:04:56     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.024, MEM:3271.6M, EPOCH TIME: 1679623496.509022
[03/23 22:04:56     74s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:56     74s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:04:56     74s] End AAE Lib Interpolated Model. (MEM=3271.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:04:56     75s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 22:04:56     75s]     
[03/23 22:04:56     75s]     Clock tree legalization - Histogram:
[03/23 22:04:56     75s]     ====================================
[03/23 22:04:56     75s]     
[03/23 22:04:56     75s]     --------------------------------
[03/23 22:04:56     75s]     Movement (um)    Number of cells
[03/23 22:04:56     75s]     --------------------------------
[03/23 22:04:56     75s]     [2.4,3.36)              1
[03/23 22:04:56     75s]     [3.36,4.32)             0
[03/23 22:04:56     75s]     [4.32,5.28)             1
[03/23 22:04:56     75s]     [5.28,6.24)             3
[03/23 22:04:56     75s]     [6.24,7.2)              5
[03/23 22:04:56     75s]     --------------------------------
[03/23 22:04:56     75s]     
[03/23 22:04:56     75s]     
[03/23 22:04:56     75s]     Clock tree legalization - Top 10 Movements:
[03/23 22:04:56     75s]     ===========================================
[03/23 22:04:56     75s]     
[03/23 22:04:56     75s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:04:56     75s]     Movement (um)    Desired              Achieved             Node
[03/23 22:04:56     75s]                      location             location             
[03/23 22:04:56     75s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:04:56     75s]          7.2         (170.600,194.200)    (177.800,194.200)    CTS_ccl_a_inv_00006 (a lib_cell CLKINVX16TR) at (177.800,194.200), in power domain auto-default
[03/23 22:04:56     75s]          7.2         (162.200,359.800)    (162.200,352.600)    CTS_ccl_a_inv_00017 (a lib_cell CLKINVX20TR) at (162.200,352.600), in power domain auto-default
[03/23 22:04:56     75s]          7.2         (162.200,359.800)    (162.200,367.000)    CTS_ccl_a_inv_00022 (a lib_cell CLKINVX20TR) at (162.200,367.000), in power domain auto-default
[03/23 22:04:56     75s]          7.2         (161.800,230.200)    (161.800,223.000)    CTS_ccl_a_inv_00024 (a lib_cell CLKINVX20TR) at (161.800,223.000), in power domain auto-default
[03/23 22:04:56     75s]          7.2         (7.000,7.000)        (7.000,14.200)       CTS_ccl_inv_00026 (a lib_cell CLKINVX20TR) at (7.000,14.200), in power domain auto-default
[03/23 22:04:56     75s]          6           (170.200,194.200)    (164.200,194.200)    CTS_ccl_a_inv_00021 (a lib_cell CLKINVX12TR) at (164.200,194.200), in power domain auto-default
[03/23 22:04:56     75s]          6           (162.200,359.800)    (156.200,359.800)    CTS_ccl_a_inv_00020 (a lib_cell CLKINVX12TR) at (156.200,359.800), in power domain auto-default
[03/23 22:04:56     75s]          5.6         (93.400,57.400)      (99.000,57.400)      CTS_ccl_a_inv_00016 (a lib_cell CLKINVX12TR) at (99.000,57.400), in power domain auto-default
[03/23 22:04:56     75s]          4.8         (178.600,446.200)    (173.800,446.200)    CTS_ccl_a_inv_00018 (a lib_cell CLKINVX8TR) at (173.800,446.200), in power domain auto-default
[03/23 22:04:56     75s]          2.4         (167.400,352.600)    (169.800,352.600)    CTS_ccl_a_inv_00013 (a lib_cell CLKINVX20TR) at (169.800,352.600), in power domain auto-default
[03/23 22:04:56     75s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:04:56     75s]     
[03/23 22:04:56     75s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.3)
[03/23 22:04:56     75s]     Clock DAG stats after 'Clustering':
[03/23 22:04:56     75s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:04:56     75s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:56     75s]       misc counts      : r=1, pp=0
[03/23 22:04:56     75s]       cell areas       : b=0.000um^2, i=473.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/23 22:04:56     75s]       cell capacitance : b=0.000pF, i=0.645pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.645pF
[03/23 22:04:56     75s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:04:56     75s]       wire capacitance : top=0.000pF, trunk=0.335pF, leaf=1.109pF, total=1.444pF
[03/23 22:04:56     75s]       wire lengths     : top=0.000um, trunk=2296.406um, leaf=6862.592um, total=9158.998um
[03/23 22:04:56     75s]       hp wire lengths  : top=0.000um, trunk=1253.200um, leaf=2684.400um, total=3937.600um
[03/23 22:04:56     75s]     Clock DAG net violations after 'Clustering':
[03/23 22:04:56     75s]       Remaining Transition : {count=3, worst=[0.072ns, 0.062ns, 0.002ns]} avg=0.045ns sd=0.038ns sum=0.135ns
[03/23 22:04:56     75s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/23 22:04:56     75s]       Trunk : target=0.100ns count=12 avg=0.088ns sd=0.040ns min=0.047ns max=0.172ns {4 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 2 > 0.150ns}
[03/23 22:04:56     75s]       Leaf  : target=0.100ns count=15 avg=0.089ns sd=0.009ns min=0.068ns max=0.102ns {0 <= 0.060ns, 2 <= 0.080ns, 7 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:04:56     75s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/23 22:04:56     75s]        Invs: CLKINVX20TR: 19 CLKINVX16TR: 1 CLKINVX12TR: 4 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:04:56     75s]     Clock DAG hash after 'Clustering': 8070979818058315442 9733215288960285568
[03/23 22:04:56     75s]     CTS services accumulated run-time stats after 'Clustering':
[03/23 22:04:56     75s]       delay calculator: calls=8144, total_wall_time=0.170s, mean_wall_time=0.021ms
[03/23 22:04:56     75s]       legalizer: calls=405, total_wall_time=0.005s, mean_wall_time=0.012ms
[03/23 22:04:56     75s]       steiner router: calls=8013, total_wall_time=0.371s, mean_wall_time=0.046ms
[03/23 22:04:56     75s]     Primary reporting skew groups after 'Clustering':
[03/23 22:04:56     75s]       skew_group clk/typConstraintMode: insertion delay [min=0.305, max=0.385, avg=0.338, sd=0.023], skew [0.080 vs 0.100], 100% {0.305, 0.385} (wid=0.114 ws=0.084) (gid=0.297 gs=0.027)
[03/23 22:04:56     75s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG514_S1/CK
[03/23 22:04:56     75s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG318_S1/CK
[03/23 22:04:56     75s]     Skew group summary after 'Clustering':
[03/23 22:04:56     75s]       skew_group clk/typConstraintMode: insertion delay [min=0.305, max=0.385, avg=0.338, sd=0.023], skew [0.080 vs 0.100], 100% {0.305, 0.385} (wid=0.114 ws=0.084) (gid=0.297 gs=0.027)
[03/23 22:04:56     75s]     Legalizer API calls during this step: 405 succeeded with high effort: 405 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:04:56     75s]   Clustering done. (took cpu=0:00:01.3 real=0:00:00.8)
[03/23 22:04:56     75s]   
[03/23 22:04:56     75s]   Post-Clustering Statistics Report
[03/23 22:04:56     75s]   =================================
[03/23 22:04:56     75s]   
[03/23 22:04:56     75s]   Fanout Statistics:
[03/23 22:04:56     75s]   
[03/23 22:04:56     75s]   -----------------------------------------------------------------------------------------------------
[03/23 22:04:56     75s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/23 22:04:56     75s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/23 22:04:56     75s]   -----------------------------------------------------------------------------------------------------
[03/23 22:04:56     75s]   Trunk        13       2.077      1          3        0.954      {5 <= 1, 2 <= 2, 6 <= 3}
[03/23 22:04:56     75s]   Leaf         15      47.733      5         55       12.909      {1 <= 15, 1 <= 37, 1 <= 48, 12 <= 59}
[03/23 22:04:56     75s]   -----------------------------------------------------------------------------------------------------
[03/23 22:04:56     75s]   
[03/23 22:04:56     75s]   Clustering Failure Statistics:
[03/23 22:04:56     75s]   
[03/23 22:04:56     75s]   ----------------------------------------------------------
[03/23 22:04:56     75s]   Net Type    Clusters    Clusters    Net Skew    Transition
[03/23 22:04:56     75s]               Tried       Failed      Failures    Failures
[03/23 22:04:56     75s]   ----------------------------------------------------------
[03/23 22:04:56     75s]   Trunk          37          10          8            10
[03/23 22:04:56     75s]   Leaf          120          28          7            28
[03/23 22:04:56     75s]   ----------------------------------------------------------
[03/23 22:04:56     75s]   
[03/23 22:04:56     75s]   Clustering Partition Statistics:
[03/23 22:04:56     75s]   
[03/23 22:04:56     75s]   -------------------------------------------------------------------------------------
[03/23 22:04:56     75s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[03/23 22:04:56     75s]               Fraction    Fraction    Count        Size       Size    Size    Size
[03/23 22:04:56     75s]   -------------------------------------------------------------------------------------
[03/23 22:04:56     75s]   Trunk        0.000       1.000          5          5.000      1      15       5.958
[03/23 22:04:56     75s]   Leaf         0.000       1.000          1        716.000    716     716       0.000
[03/23 22:04:56     75s]   -------------------------------------------------------------------------------------
[03/23 22:04:56     75s]   
[03/23 22:04:56     75s]   
[03/23 22:04:56     75s]   Looking for fanout violations...
[03/23 22:04:56     75s]   Looking for fanout violations done.
[03/23 22:04:56     75s]   CongRepair After Initial Clustering...
[03/23 22:04:56     75s]   Reset timing graph...
[03/23 22:04:56     75s] Ignoring AAE DB Resetting ...
[03/23 22:04:56     75s]   Reset timing graph done.
[03/23 22:04:56     75s]   Leaving CCOpt scope - Early Global Route...
[03/23 22:04:56     75s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3500.6M, EPOCH TIME: 1679623496.586001
[03/23 22:04:56     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 22:04:56     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     75s] All LLGs are deleted
[03/23 22:04:56     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:56     75s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3500.6M, EPOCH TIME: 1679623496.589248
[03/23 22:04:56     75s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3500.6M, EPOCH TIME: 1679623496.589518
[03/23 22:04:56     75s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.006, MEM:3271.6M, EPOCH TIME: 1679623496.591724
[03/23 22:04:56     75s]   Clock implementation routing...
[03/23 22:04:56     75s] Net route status summary:
[03/23 22:04:56     75s]   Clock:        27 (unrouted=27, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:04:56     75s]   Non-clock:  5610 (unrouted=2949, trialRouted=2661, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2949, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:04:56     75s]     Routing using eGR only...
[03/23 22:04:56     75s]       Early Global Route - eGR only step...
[03/23 22:04:56     75s] (ccopt eGR): There are 27 nets to be routed. 0 nets have skip routing designation.
[03/23 22:04:56     75s] (ccopt eGR): There are 27 nets for routing of which 27 have one or more fixed wires.
[03/23 22:04:56     75s] (ccopt eGR): Start to route 27 all nets
[03/23 22:04:56     75s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:56     75s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:56     75s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3271.57 MB )
[03/23 22:04:56     75s] (I)      ================== Layers ==================
[03/23 22:04:56     75s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:56     75s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:04:56     75s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:56     75s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:04:56     75s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:04:56     75s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:04:56     75s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:04:56     75s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:04:56     75s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:04:56     75s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:04:56     75s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:04:56     75s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:04:56     75s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:04:56     75s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:04:56     75s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:04:56     75s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:04:56     75s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:04:56     75s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:04:56     75s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:04:56     75s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:56     75s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:04:56     75s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:56     75s] (I)      Started Import and model ( Curr Mem: 3271.57 MB )
[03/23 22:04:56     75s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:56     75s] (I)      == Non-default Options ==
[03/23 22:04:56     75s] (I)      Clean congestion better                            : true
[03/23 22:04:56     75s] (I)      Estimate vias on DPT layer                         : true
[03/23 22:04:56     75s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 22:04:56     75s] (I)      Layer constraints as soft constraints              : true
[03/23 22:04:56     75s] (I)      Soft top layer                                     : true
[03/23 22:04:56     75s] (I)      Skip prospective layer relax nets                  : true
[03/23 22:04:56     75s] (I)      Better NDR handling                                : true
[03/23 22:04:56     75s] (I)      Improved NDR modeling in LA                        : true
[03/23 22:04:56     75s] (I)      Routing cost fix for NDR handling                  : true
[03/23 22:04:56     75s] (I)      Block tracks for preroutes                         : true
[03/23 22:04:56     75s] (I)      Assign IRoute by net group key                     : true
[03/23 22:04:56     75s] (I)      Block unroutable channels                          : true
[03/23 22:04:56     75s] (I)      Block unroutable channels 3D                       : true
[03/23 22:04:56     75s] (I)      Bound layer relaxed segment wl                     : true
[03/23 22:04:56     75s] (I)      Blocked pin reach length threshold                 : 2
[03/23 22:04:56     75s] (I)      Check blockage within NDR space in TA              : true
[03/23 22:04:56     75s] (I)      Skip must join for term with via pillar            : true
[03/23 22:04:56     75s] (I)      Model find APA for IO pin                          : true
[03/23 22:04:56     75s] (I)      On pin location for off pin term                   : true
[03/23 22:04:56     75s] (I)      Handle EOL spacing                                 : true
[03/23 22:04:56     75s] (I)      Merge PG vias by gap                               : true
[03/23 22:04:56     75s] (I)      Maximum routing layer                              : 4
[03/23 22:04:56     75s] (I)      Route selected nets only                           : true
[03/23 22:04:56     75s] (I)      Refine MST                                         : true
[03/23 22:04:56     75s] (I)      Honor PRL                                          : true
[03/23 22:04:56     75s] (I)      Strong congestion aware                            : true
[03/23 22:04:56     75s] (I)      Improved initial location for IRoutes              : true
[03/23 22:04:56     75s] (I)      Multi panel TA                                     : true
[03/23 22:04:56     75s] (I)      Penalize wire overlap                              : true
[03/23 22:04:56     75s] (I)      Expand small instance blockage                     : true
[03/23 22:04:56     75s] (I)      Reduce via in TA                                   : true
[03/23 22:04:56     75s] (I)      SS-aware routing                                   : true
[03/23 22:04:56     75s] (I)      Improve tree edge sharing                          : true
[03/23 22:04:56     75s] (I)      Improve 2D via estimation                          : true
[03/23 22:04:56     75s] (I)      Refine Steiner tree                                : true
[03/23 22:04:56     75s] (I)      Build spine tree                                   : true
[03/23 22:04:56     75s] (I)      Model pass through capacity                        : true
[03/23 22:04:56     75s] (I)      Extend blockages by a half GCell                   : true
[03/23 22:04:56     75s] (I)      Consider pin shapes                                : true
[03/23 22:04:56     75s] (I)      Consider pin shapes for all nodes                  : true
[03/23 22:04:56     75s] (I)      Consider NR APA                                    : true
[03/23 22:04:56     75s] (I)      Consider IO pin shape                              : true
[03/23 22:04:56     75s] (I)      Fix pin connection bug                             : true
[03/23 22:04:56     75s] (I)      Consider layer RC for local wires                  : true
[03/23 22:04:56     75s] (I)      Route to clock mesh pin                            : true
[03/23 22:04:56     75s] (I)      LA-aware pin escape length                         : 2
[03/23 22:04:56     75s] (I)      Connect multiple ports                             : true
[03/23 22:04:56     75s] (I)      Split for must join                                : true
[03/23 22:04:56     75s] (I)      Number of threads                                  : 6
[03/23 22:04:56     75s] (I)      Routing effort level                               : 10000
[03/23 22:04:56     75s] (I)      Prefer layer length threshold                      : 8
[03/23 22:04:56     75s] (I)      Overflow penalty cost                              : 10
[03/23 22:04:56     75s] (I)      A-star cost                                        : 0.300000
[03/23 22:04:56     75s] (I)      Misalignment cost                                  : 10.000000
[03/23 22:04:56     75s] (I)      Threshold for short IRoute                         : 6
[03/23 22:04:56     75s] (I)      Via cost during post routing                       : 1.000000
[03/23 22:04:56     75s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 22:04:56     75s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 22:04:56     75s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 22:04:56     75s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 22:04:56     75s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 22:04:56     75s] (I)      PG-aware similar topology routing                  : true
[03/23 22:04:56     75s] (I)      Maze routing via cost fix                          : true
[03/23 22:04:56     75s] (I)      Apply PRL on PG terms                              : true
[03/23 22:04:56     75s] (I)      Apply PRL on obs objects                           : true
[03/23 22:04:56     75s] (I)      Handle range-type spacing rules                    : true
[03/23 22:04:56     75s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 22:04:56     75s] (I)      Parallel spacing query fix                         : true
[03/23 22:04:56     75s] (I)      Force source to root IR                            : true
[03/23 22:04:56     75s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 22:04:56     75s] (I)      Do not relax to DPT layer                          : true
[03/23 22:04:56     75s] (I)      No DPT in post routing                             : true
[03/23 22:04:56     75s] (I)      Modeling PG via merging fix                        : true
[03/23 22:04:56     75s] (I)      Shield aware TA                                    : true
[03/23 22:04:56     75s] (I)      Strong shield aware TA                             : true
[03/23 22:04:56     75s] (I)      Overflow calculation fix in LA                     : true
[03/23 22:04:56     75s] (I)      Post routing fix                                   : true
[03/23 22:04:56     75s] (I)      Strong post routing                                : true
[03/23 22:04:56     75s] (I)      Access via pillar from top                         : true
[03/23 22:04:56     75s] (I)      NDR via pillar fix                                 : true
[03/23 22:04:56     75s] (I)      Violation on path threshold                        : 1
[03/23 22:04:56     75s] (I)      Pass through capacity modeling                     : true
[03/23 22:04:56     75s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 22:04:56     75s] (I)      Select term pin box for io pin                     : true
[03/23 22:04:56     75s] (I)      Penalize NDR sharing                               : true
[03/23 22:04:56     75s] (I)      Enable special modeling                            : false
[03/23 22:04:56     75s] (I)      Keep fixed segments                                : true
[03/23 22:04:56     75s] (I)      Reorder net groups by key                          : true
[03/23 22:04:56     75s] (I)      Increase net scenic ratio                          : true
[03/23 22:04:56     75s] (I)      Method to set GCell size                           : row
[03/23 22:04:56     75s] (I)      Connect multiple ports and must join fix           : true
[03/23 22:04:56     75s] (I)      Avoid high resistance layers                       : true
[03/23 22:04:56     75s] (I)      Model find APA for IO pin fix                      : true
[03/23 22:04:56     75s] (I)      Avoid connecting non-metal layers                  : true
[03/23 22:04:56     75s] (I)      Use track pitch for NDR                            : true
[03/23 22:04:56     75s] (I)      Enable layer relax to lower layer                  : true
[03/23 22:04:56     75s] (I)      Enable layer relax to upper layer                  : true
[03/23 22:04:56     75s] (I)      Top layer relaxation fix                           : true
[03/23 22:04:56     75s] (I)      Handle non-default track width                     : false
[03/23 22:04:56     75s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:04:56     75s] (I)      Use row-based GCell size
[03/23 22:04:56     75s] (I)      Use row-based GCell align
[03/23 22:04:56     75s] (I)      layer 0 area = 89000
[03/23 22:04:56     75s] (I)      layer 1 area = 120000
[03/23 22:04:56     75s] (I)      layer 2 area = 120000
[03/23 22:04:56     75s] (I)      layer 3 area = 120000
[03/23 22:04:56     75s] (I)      GCell unit size   : 3600
[03/23 22:04:56     75s] (I)      GCell multiplier  : 1
[03/23 22:04:56     75s] (I)      GCell row height  : 3600
[03/23 22:04:56     75s] (I)      Actual row height : 3600
[03/23 22:04:56     75s] (I)      GCell align ref   : 7000 7000
[03/23 22:04:56     75s] [NR-eGR] Track table information for default rule: 
[03/23 22:04:56     75s] [NR-eGR] M1 has single uniform track structure
[03/23 22:04:56     75s] [NR-eGR] M2 has single uniform track structure
[03/23 22:04:56     75s] [NR-eGR] M3 has single uniform track structure
[03/23 22:04:56     75s] [NR-eGR] M4 has single uniform track structure
[03/23 22:04:56     75s] [NR-eGR] M5 has single uniform track structure
[03/23 22:04:56     75s] [NR-eGR] M6 has single uniform track structure
[03/23 22:04:56     75s] [NR-eGR] MQ has single uniform track structure
[03/23 22:04:56     75s] [NR-eGR] LM has single uniform track structure
[03/23 22:04:56     75s] (I)      ============== Default via ===============
[03/23 22:04:56     75s] (I)      +---+------------------+-----------------+
[03/23 22:04:56     75s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:04:56     75s] (I)      +---+------------------+-----------------+
[03/23 22:04:56     75s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:04:56     75s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:04:56     75s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:04:56     75s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:04:56     75s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:04:56     75s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:04:56     75s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:04:56     75s] (I)      +---+------------------+-----------------+
[03/23 22:04:56     75s] [NR-eGR] Read 74 PG shapes
[03/23 22:04:56     75s] [NR-eGR] Read 0 clock shapes
[03/23 22:04:56     75s] [NR-eGR] Read 0 other shapes
[03/23 22:04:56     75s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:04:56     75s] [NR-eGR] #Instance Blockages : 0
[03/23 22:04:56     75s] [NR-eGR] #PG Blockages       : 74
[03/23 22:04:56     75s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:04:56     75s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:04:56     75s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:04:56     75s] [NR-eGR] #Other Blockages    : 0
[03/23 22:04:56     75s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:04:56     75s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 22:04:56     75s] [NR-eGR] Read 2688 nets ( ignored 2661 )
[03/23 22:04:56     75s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 22:04:56     75s] (I)      early_global_route_priority property id does not exist.
[03/23 22:04:56     75s] (I)      Read Num Blocks=4831  Num Prerouted Wires=0  Num CS=0
[03/23 22:04:56     75s] (I)      Layer 1 (V) : #blockages 1793 : #preroutes 0
[03/23 22:04:56     75s] (I)      Layer 2 (H) : #blockages 2398 : #preroutes 0
[03/23 22:04:56     75s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 22:04:56     75s] (I)      Moved 1 terms for better access 
[03/23 22:04:56     75s] (I)      Number of ignored nets                =      0
[03/23 22:04:56     75s] (I)      Number of connected nets              =      0
[03/23 22:04:56     75s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 22:04:56     75s] (I)      Number of clock nets                  =     27.  Ignored: No
[03/23 22:04:56     75s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:04:56     75s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:04:56     75s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:04:56     75s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:04:56     75s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:04:56     75s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:04:56     75s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:04:56     75s] [NR-eGR] There are 27 clock nets ( 27 with NDR ).
[03/23 22:04:56     75s] (I)      Ndr track 0 does not exist
[03/23 22:04:56     75s] (I)      Ndr track 0 does not exist
[03/23 22:04:56     75s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:04:56     75s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:04:56     75s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:04:56     75s] (I)      Site width          :   400  (dbu)
[03/23 22:04:56     75s] (I)      Row height          :  3600  (dbu)
[03/23 22:04:56     75s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:04:56     75s] (I)      GCell width         :  3600  (dbu)
[03/23 22:04:56     75s] (I)      GCell height        :  3600  (dbu)
[03/23 22:04:56     75s] (I)      Grid                :    83   138     4
[03/23 22:04:56     75s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:04:56     75s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:04:56     75s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:04:56     75s] (I)      Default wire width  :   160   200   200   200
[03/23 22:04:56     75s] (I)      Default wire space  :   160   200   200   200
[03/23 22:04:56     75s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:04:56     75s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:04:56     75s] (I)      First track coord   :   400   400   400   400
[03/23 22:04:56     75s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:04:56     75s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:04:56     75s] (I)      Num of masks        :     1     1     1     1
[03/23 22:04:56     75s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:04:56     75s] (I)      --------------------------------------------------------
[03/23 22:04:56     75s] 
[03/23 22:04:56     75s] [NR-eGR] ============ Routing rule table ============
[03/23 22:04:56     75s] [NR-eGR] Rule id: 0  Nets: 27
[03/23 22:04:56     75s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 22:04:56     75s] (I)                    Layer    2    3    4 
[03/23 22:04:56     75s] (I)                    Pitch  800  800  800 
[03/23 22:04:56     75s] (I)             #Used tracks    2    2    2 
[03/23 22:04:56     75s] (I)       #Fully used tracks    1    1    1 
[03/23 22:04:56     75s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 22:04:56     75s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:04:56     75s] (I)                    Layer    2    3    4 
[03/23 22:04:56     75s] (I)                    Pitch  400  400  400 
[03/23 22:04:56     75s] (I)             #Used tracks    1    1    1 
[03/23 22:04:56     75s] (I)       #Fully used tracks    1    1    1 
[03/23 22:04:56     75s] [NR-eGR] ========================================
[03/23 22:04:56     75s] [NR-eGR] 
[03/23 22:04:56     75s] (I)      =============== Blocked Tracks ===============
[03/23 22:04:56     75s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:56     75s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:04:56     75s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:56     75s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:04:56     75s] (I)      |     2 |  103362 |    23299 |        22.54% |
[03/23 22:04:56     75s] (I)      |     3 |  103667 |    47342 |        45.67% |
[03/23 22:04:56     75s] (I)      |     4 |  103362 |    38031 |        36.79% |
[03/23 22:04:56     75s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:56     75s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3263.57 MB )
[03/23 22:04:56     75s] (I)      Reset routing kernel
[03/23 22:04:56     75s] (I)      Started Global Routing ( Curr Mem: 3263.57 MB )
[03/23 22:04:56     75s] (I)      totalPins=769  totalGlobalPin=769 (100.00%)
[03/23 22:04:56     75s] (I)      total 2D Cap : 133388 = (62665 H, 70723 V)
[03/23 22:04:56     75s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [3, 4]
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1a Route ============
[03/23 22:04:56     75s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 151
[03/23 22:04:56     75s] (I)      Usage: 2550 = (1156 H, 1394 V) = (1.84% H, 1.97% V) = (4.162e+03um H, 5.018e+03um V)
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1b Route ============
[03/23 22:04:56     75s] (I)      Usage: 2549 = (1158 H, 1391 V) = (1.85% H, 1.97% V) = (4.169e+03um H, 5.008e+03um V)
[03/23 22:04:56     75s] (I)      Overflow of layer group 1: 1.60% H + 1.70% V. EstWL: 9.176400e+03um
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1c Route ============
[03/23 22:04:56     75s] (I)      Level2 Grid: 17 x 28
[03/23 22:04:56     75s] (I)      Usage: 2544 = (1153 H, 1391 V) = (1.84% H, 1.97% V) = (4.151e+03um H, 5.008e+03um V)
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1d Route ============
[03/23 22:04:56     75s] (I)      Usage: 2579 = (1165 H, 1414 V) = (1.86% H, 2.00% V) = (4.194e+03um H, 5.090e+03um V)
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1e Route ============
[03/23 22:04:56     75s] (I)      Usage: 2576 = (1165 H, 1411 V) = (1.86% H, 2.00% V) = (4.194e+03um H, 5.080e+03um V)
[03/23 22:04:56     75s] [NR-eGR] Early Global Route overflow of layer group 1: 1.66% H + 1.61% V. EstWL: 9.273600e+03um
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1f Route ============
[03/23 22:04:56     75s] (I)      Usage: 2900 = (1318 H, 1582 V) = (2.10% H, 2.24% V) = (4.745e+03um H, 5.695e+03um V)
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1g Route ============
[03/23 22:04:56     75s] (I)      Usage: 1380 = (666 H, 714 V) = (1.06% H, 1.01% V) = (2.398e+03um H, 2.570e+03um V)
[03/23 22:04:56     75s] (I)      #Nets         : 27
[03/23 22:04:56     75s] (I)      #Relaxed nets : 25
[03/23 22:04:56     75s] (I)      Wire length   : 7
[03/23 22:04:56     75s] [NR-eGR] Create a new net group with 25 nets and layer range [2, 4]
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1h Route ============
[03/23 22:04:56     75s] (I)      Usage: 1360 = (657 H, 703 V) = (1.05% H, 0.99% V) = (2.365e+03um H, 2.531e+03um V)
[03/23 22:04:56     75s] (I)      total 2D Cap : 232680 = (62665 H, 170015 V)
[03/23 22:04:56     75s] [NR-eGR] Layer group 2: route 25 net(s) in layer range [2, 4]
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1a Route ============
[03/23 22:04:56     75s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 156
[03/23 22:04:56     75s] (I)      Usage: 5267 = (2434 H, 2833 V) = (3.88% H, 1.67% V) = (8.762e+03um H, 1.020e+04um V)
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1b Route ============
[03/23 22:04:56     75s] (I)      Usage: 5267 = (2434 H, 2833 V) = (3.88% H, 1.67% V) = (8.762e+03um H, 1.020e+04um V)
[03/23 22:04:56     75s] (I)      Overflow of layer group 2: 1.51% H + 0.01% V. EstWL: 1.896120e+04um
[03/23 22:04:56     75s] (I)      Congestion metric : 1.51%H 0.01%V, 1.52%HV
[03/23 22:04:56     75s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1c Route ============
[03/23 22:04:56     75s] (I)      Level2 Grid: 17 x 28
[03/23 22:04:56     75s] (I)      Usage: 5158 = (2431 H, 2727 V) = (3.88% H, 1.60% V) = (8.752e+03um H, 9.817e+03um V)
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1d Route ============
[03/23 22:04:56     75s] (I)      Usage: 6325 = (2364 H, 3961 V) = (3.77% H, 2.33% V) = (8.510e+03um H, 1.426e+04um V)
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1e Route ============
[03/23 22:04:56     75s] (I)      Usage: 6502 = (2344 H, 4158 V) = (3.74% H, 2.45% V) = (8.438e+03um H, 1.497e+04um V)
[03/23 22:04:56     75s] [NR-eGR] Early Global Route overflow of layer group 2: 1.83% H + 0.01% V. EstWL: 2.340720e+04um
[03/23 22:04:56     75s] (I)      
[03/23 22:04:56     75s] (I)      ============  Phase 1f Route ============
[03/23 22:04:57     75s] (I)      Usage: 6357 = (2327 H, 4030 V) = (3.71% H, 2.37% V) = (8.377e+03um H, 1.451e+04um V)
[03/23 22:04:57     75s] (I)      
[03/23 22:04:57     75s] (I)      ============  Phase 1g Route ============
[03/23 22:04:57     75s] (I)      Usage: 6077 = (2317 H, 3760 V) = (3.70% H, 2.21% V) = (8.341e+03um H, 1.354e+04um V)
[03/23 22:04:57     75s] (I)      
[03/23 22:04:57     75s] (I)      ============  Phase 1h Route ============
[03/23 22:04:57     75s] (I)      Usage: 6088 = (2309 H, 3779 V) = (3.68% H, 2.22% V) = (8.312e+03um H, 1.360e+04um V)
[03/23 22:04:57     75s] (I)      
[03/23 22:04:57     75s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:04:57     75s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:04:57     75s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:04:57     75s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 22:04:57     75s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:57     75s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:04:57     75s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:04:57     75s] [NR-eGR]      M3 ( 3)        22( 0.20%)         2( 0.02%)   ( 0.21%) 
[03/23 22:04:57     75s] [NR-eGR]      M4 ( 4)        14( 0.12%)         1( 0.01%)   ( 0.13%) 
[03/23 22:04:57     75s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:57     75s] [NR-eGR]        Total        36( 0.11%)         3( 0.01%)   ( 0.12%) 
[03/23 22:04:57     75s] [NR-eGR] 
[03/23 22:04:57     75s] (I)      Finished Global Routing ( CPU: 0.46 sec, Real: 0.38 sec, Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] (I)      total 2D Cap : 250830 = (75565 H, 175265 V)
[03/23 22:04:57     75s] [NR-eGR] Overflow after Early Global Route 0.21% H + 0.02% V
[03/23 22:04:57     75s] (I)      ============= Track Assignment ============
[03/23 22:04:57     75s] (I)      Started Track Assignment (6T) ( Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 22:04:57     75s] (I)      Run Multi-thread track assignment
[03/23 22:04:57     75s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] (I)      Started Export ( Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] [NR-eGR]             Length (um)   Vias 
[03/23 22:04:57     75s] [NR-eGR] -------------------------------
[03/23 22:04:57     75s] [NR-eGR]  M1  (1H)             0   9448 
[03/23 22:04:57     75s] [NR-eGR]  M2  (2V)         45724  15218 
[03/23 22:04:57     75s] [NR-eGR]  M3  (3H)         42380    945 
[03/23 22:04:57     75s] [NR-eGR]  M4  (4V)          9648      0 
[03/23 22:04:57     75s] [NR-eGR]  M5  (5H)             0      0 
[03/23 22:04:57     75s] [NR-eGR]  M6  (6V)             0      0 
[03/23 22:04:57     75s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 22:04:57     75s] [NR-eGR]  LM  (8V)             0      0 
[03/23 22:04:57     75s] [NR-eGR] -------------------------------
[03/23 22:04:57     75s] [NR-eGR]      Total        97752  25611 
[03/23 22:04:57     75s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:57     75s] [NR-eGR] Total half perimeter of net bounding box: 77786um
[03/23 22:04:57     75s] [NR-eGR] Total length: 97752um, number of vias: 25611
[03/23 22:04:57     75s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:57     75s] [NR-eGR] Total eGR-routed clock nets wire length: 11516um, number of vias: 2581
[03/23 22:04:57     75s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:57     75s] [NR-eGR] Report for selected net(s) only.
[03/23 22:04:57     75s] [NR-eGR]             Length (um)  Vias 
[03/23 22:04:57     75s] [NR-eGR] ------------------------------
[03/23 22:04:57     75s] [NR-eGR]  M1  (1H)             0   768 
[03/23 22:04:57     75s] [NR-eGR]  M2  (2V)          3331  1232 
[03/23 22:04:57     75s] [NR-eGR]  M3  (3H)          3705   581 
[03/23 22:04:57     75s] [NR-eGR]  M4  (4V)          4480     0 
[03/23 22:04:57     75s] [NR-eGR]  M5  (5H)             0     0 
[03/23 22:04:57     75s] [NR-eGR]  M6  (6V)             0     0 
[03/23 22:04:57     75s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 22:04:57     75s] [NR-eGR]  LM  (8V)             0     0 
[03/23 22:04:57     75s] [NR-eGR] ------------------------------
[03/23 22:04:57     75s] [NR-eGR]      Total        11516  2581 
[03/23 22:04:57     75s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:57     75s] [NR-eGR] Total half perimeter of net bounding box: 3991um
[03/23 22:04:57     75s] [NR-eGR] Total length: 11516um, number of vias: 2581
[03/23 22:04:57     75s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:57     75s] [NR-eGR] Total routed clock nets wire length: 11516um, number of vias: 2581
[03/23 22:04:57     75s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:57     75s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.56 sec, Real: 0.46 sec, Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] (I)      ======================================= Runtime Summary =======================================
[03/23 22:04:57     75s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 22:04:57     75s] (I)      -----------------------------------------------------------------------------------------------
[03/23 22:04:57     75s] (I)       Early Global Route kernel                   100.00%  57.78 sec  58.24 sec  0.46 sec  0.56 sec 
[03/23 22:04:57     75s] (I)       +-Import and model                            9.78%  57.78 sec  57.83 sec  0.05 sec  0.05 sec 
[03/23 22:04:57     75s] (I)       | +-Create place DB                           2.29%  57.78 sec  57.79 sec  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | | +-Import place data                       2.25%  57.78 sec  57.79 sec  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | | | +-Read instances and placement          0.70%  57.78 sec  57.79 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Read nets                             1.47%  57.79 sec  57.79 sec  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | +-Create route DB                           5.54%  57.79 sec  57.82 sec  0.03 sec  0.03 sec 
[03/23 22:04:57     75s] (I)       | | +-Import route data (6T)                  4.61%  57.80 sec  57.82 sec  0.02 sec  0.02 sec 
[03/23 22:04:57     75s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.03%  57.80 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Read routing blockages              0.00%  57.80 sec  57.80 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Read instance blockages             0.16%  57.80 sec  57.80 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Read PG blockages                   0.46%  57.80 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Read clock blockages                0.02%  57.81 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Read other blockages                0.02%  57.81 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Read halo blockages                 0.01%  57.81 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Read boundary cut boxes             0.00%  57.81 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Read blackboxes                       0.01%  57.81 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Read prerouted                        0.19%  57.81 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Read unlegalized nets                 0.05%  57.81 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Read nets                             0.04%  57.81 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Set up via pillars                    0.00%  57.81 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Initialize 3D grid graph              0.06%  57.81 sec  57.81 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Model blockage capacity               1.25%  57.81 sec  57.82 sec  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Initialize 3D capacity              1.13%  57.81 sec  57.82 sec  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | | | +-Move terms for access (6T)            0.46%  57.82 sec  57.82 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | +-Read aux data                             0.00%  57.82 sec  57.82 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | +-Others data preparation                   0.04%  57.82 sec  57.82 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | +-Create route kernel                       1.66%  57.82 sec  57.83 sec  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       +-Global Routing                             81.87%  57.83 sec  58.21 sec  0.38 sec  0.46 sec 
[03/23 22:04:57     75s] (I)       | +-Initialization                            0.03%  57.83 sec  57.83 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | +-Net group 1                              26.78%  57.83 sec  57.95 sec  0.12 sec  0.16 sec 
[03/23 22:04:57     75s] (I)       | | +-Generate topology (6T)                  0.76%  57.83 sec  57.83 sec  0.00 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1a                                0.95%  57.84 sec  57.84 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Pattern routing (6T)                  0.43%  57.84 sec  57.84 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.21%  57.84 sec  57.84 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1b                                0.65%  57.84 sec  57.84 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Monotonic routing (6T)                0.49%  57.84 sec  57.84 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1c                                0.45%  57.84 sec  57.85 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Two level Routing                     0.41%  57.84 sec  57.85 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Two Level Routing (Regular)         0.16%  57.84 sec  57.84 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Two Level Routing (Strong)          0.14%  57.84 sec  57.85 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1d                               11.88%  57.85 sec  57.90 sec  0.05 sec  0.09 sec 
[03/23 22:04:57     75s] (I)       | | | +-Detoured routing (6T)                11.81%  57.85 sec  57.90 sec  0.05 sec  0.09 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1e                                0.33%  57.90 sec  57.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Route legalization                    0.25%  57.90 sec  57.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Legalize Blockage Violations        0.22%  57.90 sec  57.90 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1f                                9.50%  57.90 sec  57.95 sec  0.04 sec  0.04 sec 
[03/23 22:04:57     75s] (I)       | | | +-Congestion clean                      9.44%  57.90 sec  57.95 sec  0.04 sec  0.04 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1g                                0.73%  57.95 sec  57.95 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Post Routing                          0.67%  57.95 sec  57.95 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1h                                0.08%  57.95 sec  57.95 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Post Routing                          0.03%  57.95 sec  57.95 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Layer assignment (6T)                   0.53%  57.95 sec  57.95 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | +-Net group 2                              54.51%  57.95 sec  58.21 sec  0.25 sec  0.30 sec 
[03/23 22:04:57     75s] (I)       | | +-Generate topology (6T)                  0.33%  57.95 sec  57.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1a                                0.54%  57.96 sec  57.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Pattern routing (6T)                  0.32%  57.96 sec  57.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.07%  57.96 sec  57.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Add via demand to 2D                  0.04%  57.96 sec  57.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1b                                0.43%  57.96 sec  57.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Monotonic routing (6T)                0.31%  57.96 sec  57.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1c                                0.40%  57.96 sec  57.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Two level Routing                     0.36%  57.96 sec  57.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  57.96 sec  57.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  57.96 sec  57.96 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1d                               22.00%  57.96 sec  58.07 sec  0.10 sec  0.13 sec 
[03/23 22:04:57     75s] (I)       | | | +-Detoured routing (6T)                21.95%  57.96 sec  58.07 sec  0.10 sec  0.13 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1e                                0.49%  58.07 sec  58.07 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | +-Route legalization                    0.43%  58.07 sec  58.07 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | | | +-Legalize Blockage Violations        0.40%  58.07 sec  58.07 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1f                               23.13%  58.07 sec  58.18 sec  0.11 sec  0.11 sec 
[03/23 22:04:57     75s] (I)       | | | +-Congestion clean                     23.06%  58.07 sec  58.18 sec  0.11 sec  0.11 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1g                                1.76%  58.18 sec  58.18 sec  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | | | +-Post Routing                          1.70%  58.18 sec  58.18 sec  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | | +-Phase 1h                                1.70%  58.18 sec  58.19 sec  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | | | +-Post Routing                          1.65%  58.18 sec  58.19 sec  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | | +-Layer assignment (6T)                   2.51%  58.19 sec  58.20 sec  0.01 sec  0.03 sec 
[03/23 22:04:57     75s] (I)       +-Export 3D cong map                          0.29%  58.21 sec  58.21 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | +-Export 2D cong map                        0.06%  58.21 sec  58.21 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       +-Extract Global 3D Wires                     0.01%  58.21 sec  58.21 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       +-Track Assignment (6T)                       1.51%  58.21 sec  58.22 sec  0.01 sec  0.02 sec 
[03/23 22:04:57     75s] (I)       | +-Initialization                            0.02%  58.21 sec  58.21 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | +-Track Assignment Kernel                   1.38%  58.21 sec  58.22 sec  0.01 sec  0.02 sec 
[03/23 22:04:57     75s] (I)       | +-Free Memory                               0.00%  58.22 sec  58.22 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       +-Export                                      4.28%  58.22 sec  58.24 sec  0.02 sec  0.03 sec 
[03/23 22:04:57     75s] (I)       | +-Export DB wires                           0.63%  58.22 sec  58.22 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Export all nets (6T)                    0.32%  58.22 sec  58.22 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | | +-Set wire vias (6T)                      0.24%  58.22 sec  58.22 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       | +-Report wirelength                         2.72%  58.22 sec  58.23 sec  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | +-Update net boxes                          0.76%  58.23 sec  58.24 sec  0.00 sec  0.01 sec 
[03/23 22:04:57     75s] (I)       | +-Update timing                             0.00%  58.24 sec  58.24 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)       +-Postprocess design                          0.12%  58.24 sec  58.24 sec  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)      ======================= Summary by functions ========================
[03/23 22:04:57     75s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 22:04:57     75s] (I)      ---------------------------------------------------------------------
[03/23 22:04:57     75s] (I)        0  Early Global Route kernel           100.00%  0.46 sec  0.56 sec 
[03/23 22:04:57     75s] (I)        1  Global Routing                       81.87%  0.38 sec  0.46 sec 
[03/23 22:04:57     75s] (I)        1  Import and model                      9.78%  0.05 sec  0.05 sec 
[03/23 22:04:57     75s] (I)        1  Export                                4.28%  0.02 sec  0.03 sec 
[03/23 22:04:57     75s] (I)        1  Track Assignment (6T)                 1.51%  0.01 sec  0.02 sec 
[03/23 22:04:57     75s] (I)        1  Export 3D cong map                    0.29%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        1  Postprocess design                    0.12%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        2  Net group 2                          54.51%  0.25 sec  0.30 sec 
[03/23 22:04:57     75s] (I)        2  Net group 1                          26.78%  0.12 sec  0.16 sec 
[03/23 22:04:57     75s] (I)        2  Create route DB                       5.54%  0.03 sec  0.03 sec 
[03/23 22:04:57     75s] (I)        2  Report wirelength                     2.72%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        2  Create place DB                       2.29%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        2  Create route kernel                   1.66%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        2  Track Assignment Kernel               1.38%  0.01 sec  0.02 sec 
[03/23 22:04:57     75s] (I)        2  Update net boxes                      0.76%  0.00 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        2  Export DB wires                       0.63%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        2  Export 2D cong map                    0.06%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        2  Initialization                        0.04%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        3  Phase 1d                             33.88%  0.16 sec  0.22 sec 
[03/23 22:04:57     75s] (I)        3  Phase 1f                             32.63%  0.15 sec  0.15 sec 
[03/23 22:04:57     75s] (I)        3  Import route data (6T)                4.61%  0.02 sec  0.02 sec 
[03/23 22:04:57     75s] (I)        3  Layer assignment (6T)                 3.04%  0.01 sec  0.03 sec 
[03/23 22:04:57     75s] (I)        3  Phase 1g                              2.49%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        3  Import place data                     2.25%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        3  Phase 1h                              1.78%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        3  Phase 1a                              1.49%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        3  Phase 1b                              1.09%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        3  Generate topology (6T)                1.09%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        3  Phase 1c                              0.86%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        3  Phase 1e                              0.83%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        3  Export all nets (6T)                  0.32%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        3  Set wire vias (6T)                    0.24%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Detoured routing (6T)                33.76%  0.16 sec  0.22 sec 
[03/23 22:04:57     75s] (I)        4  Congestion clean                     32.50%  0.15 sec  0.15 sec 
[03/23 22:04:57     75s] (I)        4  Post Routing                          4.06%  0.02 sec  0.02 sec 
[03/23 22:04:57     75s] (I)        4  Read nets                             1.51%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        4  Model blockage capacity               1.25%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        4  Read blockages ( Layer 2-4 )          1.03%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Monotonic routing (6T)                0.80%  0.00 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        4  Two level Routing                     0.77%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Pattern routing (6T)                  0.75%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Read instances and placement          0.70%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Route legalization                    0.68%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Move terms for access (6T)            0.46%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Pattern Routing Avoiding Blockages    0.28%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Read prerouted                        0.19%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Add via demand to 2D                  0.04%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        5  Initialize 3D capacity                1.13%  0.01 sec  0.01 sec 
[03/23 22:04:57     75s] (I)        5  Legalize Blockage Violations          0.62%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        5  Read PG blockages                     0.46%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        5  Two Level Routing (Regular)           0.30%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        5  Two Level Routing (Strong)            0.29%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        5  Read instance blockages               0.16%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 22:04:57     75s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:57     75s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:57     75s]       Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.5)
[03/23 22:04:57     75s]     Routing using eGR only done.
[03/23 22:04:57     75s] Net route status summary:
[03/23 22:04:57     75s]   Clock:        27 (unrouted=0, trialRouted=0, noStatus=0, routed=27, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:04:57     75s]   Non-clock:  5610 (unrouted=2949, trialRouted=2661, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2949, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:04:57     75s] 
[03/23 22:04:57     75s] CCOPT: Done with clock implementation routing.
[03/23 22:04:57     75s] 
[03/23 22:04:57     75s]   Clock implementation routing done.
[03/23 22:04:57     75s]   Fixed 27 wires.
[03/23 22:04:57     75s]   CCOpt: Starting congestion repair using flow wrapper...
[03/23 22:04:57     75s]     Congestion Repair...
[03/23 22:04:57     75s] *** IncrReplace #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:15.8/0:02:11.8 (0.6), mem = 3271.6M
[03/23 22:04:57     75s] Info: Disable timing driven in postCTS congRepair.
[03/23 22:04:57     75s] 
[03/23 22:04:57     75s] Starting congRepair ...
[03/23 22:04:57     75s] User Input Parameters:
[03/23 22:04:57     75s] - Congestion Driven    : On
[03/23 22:04:57     75s] - Timing Driven        : Off
[03/23 22:04:57     75s] - Area-Violation Based : On
[03/23 22:04:57     75s] - Start Rollback Level : -5
[03/23 22:04:57     75s] - Legalized            : On
[03/23 22:04:57     75s] - Window Based         : Off
[03/23 22:04:57     75s] - eDen incr mode       : Off
[03/23 22:04:57     75s] - Small incr mode      : Off
[03/23 22:04:57     75s] 
[03/23 22:04:57     75s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3271.6M, EPOCH TIME: 1679623497.206059
[03/23 22:04:57     75s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:57     75s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:57     75s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:3271.6M, EPOCH TIME: 1679623497.211290
[03/23 22:04:57     75s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3271.6M, EPOCH TIME: 1679623497.211407
[03/23 22:04:57     75s] Starting Early Global Route congestion estimation: mem = 3271.6M
[03/23 22:04:57     75s] (I)      ================== Layers ==================
[03/23 22:04:57     75s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:57     75s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:04:57     75s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:57     75s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:04:57     75s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:04:57     75s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:04:57     75s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:04:57     75s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:04:57     75s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:04:57     75s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:04:57     75s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:04:57     75s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:04:57     75s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:04:57     75s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:04:57     75s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:04:57     75s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:04:57     75s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:04:57     75s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:04:57     75s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:04:57     75s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:57     75s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:04:57     75s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:04:57     75s] (I)      Started Import and model ( Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] (I)      Default pattern map key = PE_top_default.
[03/23 22:04:57     75s] (I)      == Non-default Options ==
[03/23 22:04:57     75s] (I)      Maximum routing layer                              : 4
[03/23 22:04:57     75s] (I)      Number of threads                                  : 6
[03/23 22:04:57     75s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 22:04:57     75s] (I)      Method to set GCell size                           : row
[03/23 22:04:57     75s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:04:57     75s] (I)      Use row-based GCell size
[03/23 22:04:57     75s] (I)      Use row-based GCell align
[03/23 22:04:57     75s] (I)      layer 0 area = 89000
[03/23 22:04:57     75s] (I)      layer 1 area = 120000
[03/23 22:04:57     75s] (I)      layer 2 area = 120000
[03/23 22:04:57     75s] (I)      layer 3 area = 120000
[03/23 22:04:57     75s] (I)      GCell unit size   : 3600
[03/23 22:04:57     75s] (I)      GCell multiplier  : 1
[03/23 22:04:57     75s] (I)      GCell row height  : 3600
[03/23 22:04:57     75s] (I)      Actual row height : 3600
[03/23 22:04:57     75s] (I)      GCell align ref   : 7000 7000
[03/23 22:04:57     75s] [NR-eGR] Track table information for default rule: 
[03/23 22:04:57     75s] [NR-eGR] M1 has single uniform track structure
[03/23 22:04:57     75s] [NR-eGR] M2 has single uniform track structure
[03/23 22:04:57     75s] [NR-eGR] M3 has single uniform track structure
[03/23 22:04:57     75s] [NR-eGR] M4 has single uniform track structure
[03/23 22:04:57     75s] [NR-eGR] M5 has single uniform track structure
[03/23 22:04:57     75s] [NR-eGR] M6 has single uniform track structure
[03/23 22:04:57     75s] [NR-eGR] MQ has single uniform track structure
[03/23 22:04:57     75s] [NR-eGR] LM has single uniform track structure
[03/23 22:04:57     75s] (I)      ============== Default via ===============
[03/23 22:04:57     75s] (I)      +---+------------------+-----------------+
[03/23 22:04:57     75s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:04:57     75s] (I)      +---+------------------+-----------------+
[03/23 22:04:57     75s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:04:57     75s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:04:57     75s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:04:57     75s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:04:57     75s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:04:57     75s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:04:57     75s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:04:57     75s] (I)      +---+------------------+-----------------+
[03/23 22:04:57     75s] [NR-eGR] Read 6698 PG shapes
[03/23 22:04:57     75s] [NR-eGR] Read 0 clock shapes
[03/23 22:04:57     75s] [NR-eGR] Read 0 other shapes
[03/23 22:04:57     75s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:04:57     75s] [NR-eGR] #Instance Blockages : 0
[03/23 22:04:57     75s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:04:57     75s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:04:57     75s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:04:57     75s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:04:57     75s] [NR-eGR] #Other Blockages    : 0
[03/23 22:04:57     75s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:04:57     75s] [NR-eGR] Num Prerouted Nets = 27  Num Prerouted Wires = 2966
[03/23 22:04:57     75s] [NR-eGR] Read 2688 nets ( ignored 27 )
[03/23 22:04:57     75s] (I)      early_global_route_priority property id does not exist.
[03/23 22:04:57     75s] (I)      Read Num Blocks=6698  Num Prerouted Wires=2966  Num CS=0
[03/23 22:04:57     75s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 1638
[03/23 22:04:57     75s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 1084
[03/23 22:04:57     75s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 244
[03/23 22:04:57     75s] (I)      Number of ignored nets                =     27
[03/23 22:04:57     75s] (I)      Number of connected nets              =      0
[03/23 22:04:57     75s] (I)      Number of fixed nets                  =     27.  Ignored: Yes
[03/23 22:04:57     75s] (I)      Number of clock nets                  =     27.  Ignored: No
[03/23 22:04:57     75s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:04:57     75s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:04:57     75s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:04:57     75s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:04:57     75s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:04:57     75s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:04:57     75s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:04:57     75s] (I)      Ndr track 0 does not exist
[03/23 22:04:57     75s] (I)      Ndr track 0 does not exist
[03/23 22:04:57     75s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:04:57     75s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:04:57     75s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:04:57     75s] (I)      Site width          :   400  (dbu)
[03/23 22:04:57     75s] (I)      Row height          :  3600  (dbu)
[03/23 22:04:57     75s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:04:57     75s] (I)      GCell width         :  3600  (dbu)
[03/23 22:04:57     75s] (I)      GCell height        :  3600  (dbu)
[03/23 22:04:57     75s] (I)      Grid                :    83   138     4
[03/23 22:04:57     75s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:04:57     75s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:04:57     75s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:04:57     75s] (I)      Default wire width  :   160   200   200   200
[03/23 22:04:57     75s] (I)      Default wire space  :   160   200   200   200
[03/23 22:04:57     75s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:04:57     75s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:04:57     75s] (I)      First track coord   :   400   400   400   400
[03/23 22:04:57     75s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:04:57     75s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:04:57     75s] (I)      Num of masks        :     1     1     1     1
[03/23 22:04:57     75s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:04:57     75s] (I)      --------------------------------------------------------
[03/23 22:04:57     75s] 
[03/23 22:04:57     75s] [NR-eGR] ============ Routing rule table ============
[03/23 22:04:57     75s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 22:04:57     75s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 22:04:57     75s] (I)                    Layer    2    3    4 
[03/23 22:04:57     75s] (I)                    Pitch  800  800  800 
[03/23 22:04:57     75s] (I)             #Used tracks    2    2    2 
[03/23 22:04:57     75s] (I)       #Fully used tracks    1    1    1 
[03/23 22:04:57     75s] [NR-eGR] Rule id: 1  Nets: 2661
[03/23 22:04:57     75s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:04:57     75s] (I)                    Layer    2    3    4 
[03/23 22:04:57     75s] (I)                    Pitch  400  400  400 
[03/23 22:04:57     75s] (I)             #Used tracks    1    1    1 
[03/23 22:04:57     75s] (I)       #Fully used tracks    1    1    1 
[03/23 22:04:57     75s] [NR-eGR] ========================================
[03/23 22:04:57     75s] [NR-eGR] 
[03/23 22:04:57     75s] (I)      =============== Blocked Tracks ===============
[03/23 22:04:57     75s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:57     75s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:04:57     75s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:57     75s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:04:57     75s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:04:57     75s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:04:57     75s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:04:57     75s] (I)      +-------+---------+----------+---------------+
[03/23 22:04:57     75s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] (I)      Reset routing kernel
[03/23 22:04:57     75s] (I)      Started Global Routing ( Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] (I)      totalPins=8747  totalGlobalPin=8614 (98.48%)
[03/23 22:04:57     75s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:04:57     75s] [NR-eGR] Layer group 1: route 2661 net(s) in layer range [2, 4]
[03/23 22:04:57     75s] (I)      
[03/23 22:04:57     75s] (I)      ============  Phase 1a Route ============
[03/23 22:04:57     75s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 59
[03/23 22:04:57     75s] (I)      Usage: 23032 = (10156 H, 12876 V) = (14.17% H, 7.56% V) = (3.656e+04um H, 4.635e+04um V)
[03/23 22:04:57     75s] (I)      
[03/23 22:04:57     75s] (I)      ============  Phase 1b Route ============
[03/23 22:04:57     75s] (I)      Usage: 23059 = (10167 H, 12892 V) = (14.19% H, 7.57% V) = (3.660e+04um H, 4.641e+04um V)
[03/23 22:04:57     75s] (I)      Overflow of layer group 1: 4.71% H + 0.08% V. EstWL: 8.301240e+04um
[03/23 22:04:57     75s] (I)      Congestion metric : 4.71%H 0.08%V, 4.79%HV
[03/23 22:04:57     75s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:04:57     75s] (I)      
[03/23 22:04:57     75s] (I)      ============  Phase 1c Route ============
[03/23 22:04:57     75s] (I)      Level2 Grid: 17 x 28
[03/23 22:04:57     75s] (I)      Usage: 23065 = (10168 H, 12897 V) = (14.19% H, 7.57% V) = (3.660e+04um H, 4.643e+04um V)
[03/23 22:04:57     75s] (I)      
[03/23 22:04:57     75s] (I)      ============  Phase 1d Route ============
[03/23 22:04:57     75s] (I)      Usage: 23065 = (10168 H, 12897 V) = (14.19% H, 7.57% V) = (3.660e+04um H, 4.643e+04um V)
[03/23 22:04:57     75s] (I)      
[03/23 22:04:57     75s] (I)      ============  Phase 1e Route ============
[03/23 22:04:57     75s] (I)      Usage: 23089 = (10168 H, 12921 V) = (14.19% H, 7.59% V) = (3.660e+04um H, 4.652e+04um V)
[03/23 22:04:57     75s] [NR-eGR] Early Global Route overflow of layer group 1: 4.76% H + 0.06% V. EstWL: 8.312040e+04um
[03/23 22:04:57     75s] (I)      
[03/23 22:04:57     75s] (I)      ============  Phase 1l Route ============
[03/23 22:04:57     75s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:04:57     75s] (I)      Layer  2:      94175     17188         3         639      101700    ( 0.62%) 
[03/23 22:04:57     75s] (I)      Layer  3:      73983     12880       221         927      100917    ( 0.91%) 
[03/23 22:04:57     75s] (I)      Layer  4:      80932      4951         6         720      101619    ( 0.70%) 
[03/23 22:04:57     75s] (I)      Total:        249090     35019       230        2286      304236    ( 0.75%) 
[03/23 22:04:57     75s] (I)      
[03/23 22:04:57     75s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:04:57     75s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:04:57     75s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:04:57     75s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 22:04:57     75s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:57     75s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:04:57     75s] [NR-eGR]      M2 ( 2)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/23 22:04:57     75s] [NR-eGR]      M3 ( 3)       148( 1.32%)        13( 0.12%)   ( 1.44%) 
[03/23 22:04:57     75s] [NR-eGR]      M4 ( 4)         5( 0.04%)         0( 0.00%)   ( 0.04%) 
[03/23 22:04:57     75s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:04:57     75s] [NR-eGR]        Total       156( 0.46%)        13( 0.04%)   ( 0.50%) 
[03/23 22:04:57     75s] [NR-eGR] 
[03/23 22:04:57     75s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:04:57     75s] [NR-eGR] Overflow after Early Global Route 1.42% H + 0.00% V
[03/23 22:04:57     75s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 3271.6M
[03/23 22:04:57     75s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.131, REAL:0.101, MEM:3271.6M, EPOCH TIME: 1679623497.311953
[03/23 22:04:57     75s] OPERPROF: Starting HotSpotCal at level 1, MEM:3271.6M, EPOCH TIME: 1679623497.312044
[03/23 22:04:57     75s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:57     75s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:04:57     75s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:57     75s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 22:04:57     75s] [hotspot] +------------+---------------+---------------+
[03/23 22:04:57     75s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 22:04:57     75s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 22:04:57     75s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 22:04:57     75s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:57     75s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:04:57     75s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:57     75s] [hotspot] |  1  |   161.80   349.00   176.20   363.40 |        1.00   |
[03/23 22:04:57     75s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:04:57     75s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.005, MEM:3271.6M, EPOCH TIME: 1679623497.316974
[03/23 22:04:57     75s] Skipped repairing congestion.
[03/23 22:04:57     75s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3271.6M, EPOCH TIME: 1679623497.317125
[03/23 22:04:57     75s] Starting Early Global Route wiring: mem = 3271.6M
[03/23 22:04:57     75s] (I)      ============= Track Assignment ============
[03/23 22:04:57     75s] (I)      Started Track Assignment (6T) ( Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 22:04:57     75s] (I)      Run Multi-thread track assignment
[03/23 22:04:57     75s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3271.57 MB )
[03/23 22:04:57     75s] (I)      Started Export ( Curr Mem: 3271.57 MB )
[03/23 22:04:57     76s] [NR-eGR]             Length (um)   Vias 
[03/23 22:04:57     76s] [NR-eGR] -------------------------------
[03/23 22:04:57     76s] [NR-eGR]  M1  (1H)             0   9448 
[03/23 22:04:57     76s] [NR-eGR]  M2  (2V)         44496  15080 
[03/23 22:04:57     76s] [NR-eGR]  M3  (3H)         42404   1097 
[03/23 22:04:57     76s] [NR-eGR]  M4  (4V)         10899      0 
[03/23 22:04:57     76s] [NR-eGR]  M5  (5H)             0      0 
[03/23 22:04:57     76s] [NR-eGR]  M6  (6V)             0      0 
[03/23 22:04:57     76s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 22:04:57     76s] [NR-eGR]  LM  (8V)             0      0 
[03/23 22:04:57     76s] [NR-eGR] -------------------------------
[03/23 22:04:57     76s] [NR-eGR]      Total        97799  25625 
[03/23 22:04:57     76s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:57     76s] [NR-eGR] Total half perimeter of net bounding box: 77786um
[03/23 22:04:57     76s] [NR-eGR] Total length: 97799um, number of vias: 25625
[03/23 22:04:57     76s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:57     76s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 22:04:57     76s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:04:57     76s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 3271.57 MB )
[03/23 22:04:57     76s] Early Global Route wiring runtime: 0.04 seconds, mem = 3271.6M
[03/23 22:04:57     76s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.076, REAL:0.036, MEM:3271.6M, EPOCH TIME: 1679623497.353241
[03/23 22:04:57     76s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:04:57     76s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:04:57     76s] Tdgp not successfully inited but do clear! skip clearing
[03/23 22:04:57     76s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[03/23 22:04:57     76s] *** IncrReplace #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.5), totSession cpu/real = 0:01:16.0/0:02:12.0 (0.6), mem = 3271.6M
[03/23 22:04:57     76s] 
[03/23 22:04:57     76s] =============================================================================================
[03/23 22:04:57     76s]  Step TAT Report : IncrReplace #1 / ccopt_design #1                             21.14-s109_1
[03/23 22:04:57     76s] =============================================================================================
[03/23 22:04:57     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:04:57     76s] ---------------------------------------------------------------------------------------------
[03/23 22:04:57     76s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.5
[03/23 22:04:57     76s] ---------------------------------------------------------------------------------------------
[03/23 22:04:57     76s]  IncrReplace #1 TOTAL               0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.5
[03/23 22:04:57     76s] ---------------------------------------------------------------------------------------------
[03/23 22:04:57     76s] 
[03/23 22:04:57     76s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 22:04:57     76s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/23 22:04:57     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:3271.6M, EPOCH TIME: 1679623497.368632
[03/23 22:04:57     76s] Processing tracks to init pin-track alignment.
[03/23 22:04:57     76s] z: 2, totalTracks: 1
[03/23 22:04:57     76s] z: 4, totalTracks: 1
[03/23 22:04:57     76s] z: 6, totalTracks: 1
[03/23 22:04:57     76s] z: 8, totalTracks: 1
[03/23 22:04:57     76s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:04:57     76s] All LLGs are deleted
[03/23 22:04:57     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:57     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:57     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3271.6M, EPOCH TIME: 1679623497.372017
[03/23 22:04:57     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3271.6M, EPOCH TIME: 1679623497.372245
[03/23 22:04:57     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3271.6M, EPOCH TIME: 1679623497.372778
[03/23 22:04:57     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:57     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:04:57     76s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3367.6M, EPOCH TIME: 1679623497.375903
[03/23 22:04:57     76s] Max number of tech site patterns supported in site array is 256.
[03/23 22:04:57     76s] Core basic site is IBM13SITE
[03/23 22:04:57     76s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3367.6M, EPOCH TIME: 1679623497.385736
[03/23 22:04:57     76s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:04:57     76s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:04:57     76s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:3367.6M, EPOCH TIME: 1679623497.389372
[03/23 22:04:57     76s] Fast DP-INIT is on for default
[03/23 22:04:57     76s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:04:57     76s] Atter site array init, number of instance map data is 0.
[03/23 22:04:57     76s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.016, MEM:3367.6M, EPOCH TIME: 1679623497.391583
[03/23 22:04:57     76s] 
[03/23 22:04:57     76s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:04:57     76s] OPERPROF:     Starting CMU at level 3, MEM:3367.6M, EPOCH TIME: 1679623497.393080
[03/23 22:04:57     76s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:3367.6M, EPOCH TIME: 1679623497.396664
[03/23 22:04:57     76s] 
[03/23 22:04:57     76s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:04:57     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.025, MEM:3271.6M, EPOCH TIME: 1679623497.397769
[03/23 22:04:57     76s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3271.6M, EPOCH TIME: 1679623497.397844
[03/23 22:04:57     76s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3271.6M, EPOCH TIME: 1679623497.400412
[03/23 22:04:57     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3271.6MB).
[03/23 22:04:57     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.032, MEM:3271.6M, EPOCH TIME: 1679623497.400908
[03/23 22:04:57     76s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.0 real=0:00:00.8)
[03/23 22:04:57     76s]   Leaving CCOpt scope - extractRC...
[03/23 22:04:57     76s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 22:04:57     76s] Extraction called for design 'PE_top' of instances=2621 and nets=5637 using extraction engine 'preRoute' .
[03/23 22:04:57     76s] PreRoute RC Extraction called for design PE_top.
[03/23 22:04:57     76s] RC Extraction called in multi-corner(1) mode.
[03/23 22:04:57     76s] RCMode: PreRoute
[03/23 22:04:57     76s]       RC Corner Indexes            0   
[03/23 22:04:57     76s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:04:57     76s] Resistance Scaling Factor    : 1.00000 
[03/23 22:04:57     76s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:04:57     76s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:04:57     76s] Shrink Factor                : 1.00000
[03/23 22:04:57     76s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 22:04:57     76s] Using Quantus QRC technology file ...
[03/23 22:04:57     76s] 
[03/23 22:04:57     76s] Trim Metal Layers:
[03/23 22:04:57     76s] LayerId::1 widthSet size::1
[03/23 22:04:57     76s] LayerId::2 widthSet size::1
[03/23 22:04:57     76s] LayerId::3 widthSet size::1
[03/23 22:04:57     76s] LayerId::4 widthSet size::1
[03/23 22:04:57     76s] LayerId::5 widthSet size::1
[03/23 22:04:57     76s] LayerId::6 widthSet size::1
[03/23 22:04:57     76s] LayerId::7 widthSet size::1
[03/23 22:04:57     76s] LayerId::8 widthSet size::1
[03/23 22:04:57     76s] Updating RC grid for preRoute extraction ...
[03/23 22:04:57     76s] eee: pegSigSF::1.070000
[03/23 22:04:57     76s] Initializing multi-corner resistance tables ...
[03/23 22:04:57     76s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:04:57     76s] eee: l::2 avDens::0.124401 usedTrk::1242.769493 availTrk::9990.000000 sigTrk::1242.769493
[03/23 22:04:57     76s] eee: l::3 avDens::0.106702 usedTrk::1209.996385 availTrk::11340.000000 sigTrk::1209.996385
[03/23 22:04:57     76s] eee: l::4 avDens::0.029839 usedTrk::327.631945 availTrk::10980.000000 sigTrk::327.631945
[03/23 22:04:57     76s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:57     76s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:57     76s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:57     76s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:04:57     76s] {RT rc-typ 0 4 4 0}
[03/23 22:04:57     76s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.074402 aWlH=0.000000 lMod=0 pMax=0.809900 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:04:57     76s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3271.574M)
[03/23 22:04:57     76s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 22:04:57     76s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:04:57     76s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:04:57     76s] End AAE Lib Interpolated Model. (MEM=3271.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:04:57     76s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 22:04:57     76s]   Clock DAG stats after clustering cong repair call:
[03/23 22:04:57     76s]     cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:04:57     76s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:57     76s]     misc counts      : r=1, pp=0
[03/23 22:04:57     76s]     cell areas       : b=0.000um^2, i=473.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/23 22:04:57     76s]     cell capacitance : b=0.000pF, i=0.645pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.645pF
[03/23 22:04:57     76s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:04:57     76s]     wire capacitance : top=0.000pF, trunk=0.337pF, leaf=1.117pF, total=1.454pF
[03/23 22:04:57     76s]     wire lengths     : top=0.000um, trunk=2296.406um, leaf=6862.592um, total=9158.998um
[03/23 22:04:57     76s]     hp wire lengths  : top=0.000um, trunk=1253.200um, leaf=2684.400um, total=3937.600um
[03/23 22:04:57     76s]   Clock DAG net violations after clustering cong repair call:
[03/23 22:04:57     76s]     Remaining Transition : {count=4, worst=[0.072ns, 0.063ns, 0.003ns, 0.000ns]} avg=0.034ns sd=0.038ns sum=0.137ns
[03/23 22:04:57     76s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/23 22:04:57     76s]     Trunk : target=0.100ns count=12 avg=0.088ns sd=0.041ns min=0.047ns max=0.172ns {4 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 2 > 0.150ns}
[03/23 22:04:57     76s]     Leaf  : target=0.100ns count=15 avg=0.089ns sd=0.009ns min=0.069ns max=0.103ns {0 <= 0.060ns, 2 <= 0.080ns, 4 <= 0.090ns, 5 <= 0.095ns, 2 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:04:57     76s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[03/23 22:04:57     76s]      Invs: CLKINVX20TR: 19 CLKINVX16TR: 1 CLKINVX12TR: 4 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:04:57     76s]   Clock DAG hash after clustering cong repair call: 8070979818058315442 9733215288960285568
[03/23 22:04:57     76s]   CTS services accumulated run-time stats after clustering cong repair call:
[03/23 22:04:57     76s]     delay calculator: calls=8171, total_wall_time=0.173s, mean_wall_time=0.021ms
[03/23 22:04:57     76s]     legalizer: calls=405, total_wall_time=0.005s, mean_wall_time=0.012ms
[03/23 22:04:57     76s]     steiner router: calls=8067, total_wall_time=0.452s, mean_wall_time=0.056ms
[03/23 22:04:57     76s]   Primary reporting skew groups after clustering cong repair call:
[03/23 22:04:57     76s]     skew_group clk/typConstraintMode: insertion delay [min=0.307, max=0.385, avg=0.339, sd=0.024], skew [0.078 vs 0.100], 100% {0.307, 0.385} (wid=0.115 ws=0.084) (gid=0.298 gs=0.028)
[03/23 22:04:57     76s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG514_S1/CK
[03/23 22:04:57     76s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG318_S1/CK
[03/23 22:04:57     76s]   Skew group summary after clustering cong repair call:
[03/23 22:04:57     76s]     skew_group clk/typConstraintMode: insertion delay [min=0.307, max=0.385, avg=0.339, sd=0.024], skew [0.078 vs 0.100], 100% {0.307, 0.385} (wid=0.115 ws=0.084) (gid=0.298 gs=0.028)
[03/23 22:04:57     76s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.1 real=0:00:00.9)
[03/23 22:04:57     76s]   Stage::Clustering done. (took cpu=0:00:02.4 real=0:00:01.7)
[03/23 22:04:57     76s]   Stage::DRV Fixing...
[03/23 22:04:57     76s]   Fixing clock tree slew time and max cap violations...
[03/23 22:04:57     76s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 8070979818058315442 9733215288960285568
[03/23 22:04:57     76s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[03/23 22:04:57     76s]       delay calculator: calls=8171, total_wall_time=0.173s, mean_wall_time=0.021ms
[03/23 22:04:57     76s]       legalizer: calls=405, total_wall_time=0.005s, mean_wall_time=0.012ms
[03/23 22:04:57     76s]       steiner router: calls=8067, total_wall_time=0.452s, mean_wall_time=0.056ms
[03/23 22:04:57     76s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:04:58     76s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/23 22:04:58     76s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:04:58     76s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:58     76s]       misc counts      : r=1, pp=0
[03/23 22:04:58     76s]       cell areas       : b=0.000um^2, i=480.960um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=480.960um^2
[03/23 22:04:58     76s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:04:58     76s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:04:58     76s]       wire capacitance : top=0.000pF, trunk=0.242pF, leaf=1.112pF, total=1.354pF
[03/23 22:04:58     76s]       wire lengths     : top=0.000um, trunk=1627.602um, leaf=6832.795um, total=8460.397um
[03/23 22:04:58     76s]       hp wire lengths  : top=0.000um, trunk=1286.000um, leaf=2699.800um, total=3985.800um
[03/23 22:04:58     76s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/23 22:04:58     76s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/23 22:04:58     76s]       Trunk : target=0.100ns count=12 avg=0.064ns sd=0.016ns min=0.047ns max=0.091ns {7 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:04:58     76s]       Leaf  : target=0.100ns count=15 avg=0.088ns sd=0.008ns min=0.068ns max=0.096ns {0 <= 0.060ns, 2 <= 0.080ns, 4 <= 0.090ns, 8 <= 0.095ns, 1 <= 0.100ns}
[03/23 22:04:58     76s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/23 22:04:58     76s]        Invs: CLKINVX20TR: 21 CLKINVX16TR: 1 CLKINVX12TR: 1 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:04:58     76s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 373725735367434886 14377471596401190228
[03/23 22:04:58     76s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[03/23 22:04:58     76s]       delay calculator: calls=8729, total_wall_time=0.218s, mean_wall_time=0.025ms
[03/23 22:04:58     76s]       legalizer: calls=487, total_wall_time=0.009s, mean_wall_time=0.019ms
[03/23 22:04:58     76s]       steiner router: calls=8245, total_wall_time=0.726s, mean_wall_time=0.088ms
[03/23 22:04:58     76s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/23 22:04:58     76s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342], skew [0.045 vs 0.100]
[03/23 22:04:58     76s]           min path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG269_S3/CK
[03/23 22:04:58     76s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG565_S1/CK
[03/23 22:04:58     76s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/23 22:04:58     76s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342], skew [0.045 vs 0.100]
[03/23 22:04:58     76s]     Legalizer API calls during this step: 82 succeeded with high effort: 82 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:04:58     76s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/23 22:04:58     76s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/23 22:04:58     76s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 373725735367434886 14377471596401190228
[03/23 22:04:58     76s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 22:04:58     76s]       delay calculator: calls=8729, total_wall_time=0.218s, mean_wall_time=0.025ms
[03/23 22:04:58     76s]       legalizer: calls=487, total_wall_time=0.009s, mean_wall_time=0.019ms
[03/23 22:04:58     76s]       steiner router: calls=8245, total_wall_time=0.726s, mean_wall_time=0.088ms
[03/23 22:04:58     76s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:04:58     76s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 22:04:58     76s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:04:58     76s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:58     76s]       misc counts      : r=1, pp=0
[03/23 22:04:58     76s]       cell areas       : b=0.000um^2, i=480.960um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=480.960um^2
[03/23 22:04:58     76s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:04:58     76s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:04:58     76s]       wire capacitance : top=0.000pF, trunk=0.242pF, leaf=1.112pF, total=1.354pF
[03/23 22:04:58     76s]       wire lengths     : top=0.000um, trunk=1627.602um, leaf=6832.795um, total=8460.397um
[03/23 22:04:58     76s]       hp wire lengths  : top=0.000um, trunk=1286.000um, leaf=2699.800um, total=3985.800um
[03/23 22:04:58     76s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/23 22:04:58     76s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 22:04:58     76s]       Trunk : target=0.100ns count=12 avg=0.064ns sd=0.016ns min=0.047ns max=0.091ns {7 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:04:58     76s]       Leaf  : target=0.100ns count=15 avg=0.088ns sd=0.008ns min=0.068ns max=0.096ns {0 <= 0.060ns, 2 <= 0.080ns, 4 <= 0.090ns, 8 <= 0.095ns, 1 <= 0.100ns}
[03/23 22:04:58     76s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/23 22:04:58     76s]        Invs: CLKINVX20TR: 21 CLKINVX16TR: 1 CLKINVX12TR: 1 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:04:58     76s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 373725735367434886 14377471596401190228
[03/23 22:04:58     76s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 22:04:58     76s]       delay calculator: calls=8729, total_wall_time=0.218s, mean_wall_time=0.025ms
[03/23 22:04:58     76s]       legalizer: calls=487, total_wall_time=0.009s, mean_wall_time=0.019ms
[03/23 22:04:58     76s]       steiner router: calls=8245, total_wall_time=0.726s, mean_wall_time=0.088ms
[03/23 22:04:58     76s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 22:04:58     76s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342, avg=0.322, sd=0.010], skew [0.045 vs 0.100], 100% {0.297, 0.342} (wid=0.055 ws=0.023) (gid=0.297 gs=0.040)
[03/23 22:04:58     76s]           min path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG269_S3/CK
[03/23 22:04:58     76s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG565_S1/CK
[03/23 22:04:58     76s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 22:04:58     76s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342, avg=0.322, sd=0.010], skew [0.045 vs 0.100], 100% {0.297, 0.342} (wid=0.055 ws=0.023) (gid=0.297 gs=0.040)
[03/23 22:04:58     76s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:04:58     76s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:58     76s]   Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/23 22:04:58     76s]   Stage::Insertion Delay Reduction...
[03/23 22:04:58     76s]   Removing unnecessary root buffering...
[03/23 22:04:58     76s]     Clock DAG hash before 'Removing unnecessary root buffering': 373725735367434886 14377471596401190228
[03/23 22:04:58     76s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[03/23 22:04:58     76s]       delay calculator: calls=8729, total_wall_time=0.218s, mean_wall_time=0.025ms
[03/23 22:04:58     76s]       legalizer: calls=487, total_wall_time=0.009s, mean_wall_time=0.019ms
[03/23 22:04:58     76s]       steiner router: calls=8245, total_wall_time=0.726s, mean_wall_time=0.088ms
[03/23 22:04:58     76s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/23 22:04:58     76s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:04:58     76s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:58     76s]       misc counts      : r=1, pp=0
[03/23 22:04:58     76s]       cell areas       : b=0.000um^2, i=480.960um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=480.960um^2
[03/23 22:04:58     76s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:04:58     76s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:04:58     76s]       wire capacitance : top=0.000pF, trunk=0.242pF, leaf=1.112pF, total=1.354pF
[03/23 22:04:58     76s]       wire lengths     : top=0.000um, trunk=1627.602um, leaf=6832.795um, total=8460.397um
[03/23 22:04:58     76s]       hp wire lengths  : top=0.000um, trunk=1286.000um, leaf=2699.800um, total=3985.800um
[03/23 22:04:58     76s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/23 22:04:58     76s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/23 22:04:58     76s]       Trunk : target=0.100ns count=12 avg=0.064ns sd=0.016ns min=0.047ns max=0.091ns {7 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:04:58     76s]       Leaf  : target=0.100ns count=15 avg=0.088ns sd=0.008ns min=0.068ns max=0.096ns {0 <= 0.060ns, 2 <= 0.080ns, 4 <= 0.090ns, 8 <= 0.095ns, 1 <= 0.100ns}
[03/23 22:04:58     76s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/23 22:04:58     76s]        Invs: CLKINVX20TR: 21 CLKINVX16TR: 1 CLKINVX12TR: 1 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:04:58     76s]     Clock DAG hash after 'Removing unnecessary root buffering': 373725735367434886 14377471596401190228
[03/23 22:04:58     76s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[03/23 22:04:58     76s]       delay calculator: calls=8989, total_wall_time=0.239s, mean_wall_time=0.027ms
[03/23 22:04:58     76s]       legalizer: calls=501, total_wall_time=0.010s, mean_wall_time=0.020ms
[03/23 22:04:58     76s]       steiner router: calls=8280, total_wall_time=0.759s, mean_wall_time=0.092ms
[03/23 22:04:58     76s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/23 22:04:58     76s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342], skew [0.045 vs 0.100]
[03/23 22:04:58     76s]           min path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG269_S3/CK
[03/23 22:04:58     76s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG565_S1/CK
[03/23 22:04:58     76s]     Skew group summary after 'Removing unnecessary root buffering':
[03/23 22:04:58     76s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342], skew [0.045 vs 0.100]
[03/23 22:04:58     76s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:04:58     76s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:04:58     76s]   Removing unconstrained drivers...
[03/23 22:04:58     76s]     Clock DAG hash before 'Removing unconstrained drivers': 373725735367434886 14377471596401190228
[03/23 22:04:58     76s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[03/23 22:04:58     76s]       delay calculator: calls=8989, total_wall_time=0.239s, mean_wall_time=0.027ms
[03/23 22:04:58     76s]       legalizer: calls=501, total_wall_time=0.010s, mean_wall_time=0.020ms
[03/23 22:04:58     76s]       steiner router: calls=8280, total_wall_time=0.759s, mean_wall_time=0.092ms
[03/23 22:04:58     76s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/23 22:04:58     76s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:04:58     76s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:58     76s]       misc counts      : r=1, pp=0
[03/23 22:04:58     76s]       cell areas       : b=0.000um^2, i=480.960um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=480.960um^2
[03/23 22:04:58     76s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:04:58     76s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:04:58     76s]       wire capacitance : top=0.000pF, trunk=0.242pF, leaf=1.112pF, total=1.354pF
[03/23 22:04:58     76s]       wire lengths     : top=0.000um, trunk=1627.602um, leaf=6832.795um, total=8460.397um
[03/23 22:04:58     76s]       hp wire lengths  : top=0.000um, trunk=1286.000um, leaf=2699.800um, total=3985.800um
[03/23 22:04:58     76s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/23 22:04:58     76s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/23 22:04:58     76s]       Trunk : target=0.100ns count=12 avg=0.064ns sd=0.016ns min=0.047ns max=0.091ns {7 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:04:58     76s]       Leaf  : target=0.100ns count=15 avg=0.088ns sd=0.008ns min=0.068ns max=0.096ns {0 <= 0.060ns, 2 <= 0.080ns, 4 <= 0.090ns, 8 <= 0.095ns, 1 <= 0.100ns}
[03/23 22:04:58     76s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/23 22:04:58     76s]        Invs: CLKINVX20TR: 21 CLKINVX16TR: 1 CLKINVX12TR: 1 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:04:58     76s]     Clock DAG hash after 'Removing unconstrained drivers': 373725735367434886 14377471596401190228
[03/23 22:04:58     76s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[03/23 22:04:58     76s]       delay calculator: calls=8989, total_wall_time=0.239s, mean_wall_time=0.027ms
[03/23 22:04:58     76s]       legalizer: calls=501, total_wall_time=0.010s, mean_wall_time=0.020ms
[03/23 22:04:58     76s]       steiner router: calls=8280, total_wall_time=0.759s, mean_wall_time=0.092ms
[03/23 22:04:58     76s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/23 22:04:58     76s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342], skew [0.045 vs 0.100]
[03/23 22:04:58     76s]           min path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG269_S3/CK
[03/23 22:04:58     76s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG565_S1/CK
[03/23 22:04:58     76s]     Skew group summary after 'Removing unconstrained drivers':
[03/23 22:04:58     76s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342], skew [0.045 vs 0.100]
[03/23 22:04:58     76s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:04:58     76s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:58     76s]   Reducing insertion delay 1...
[03/23 22:04:58     76s]     Clock DAG hash before 'Reducing insertion delay 1': 373725735367434886 14377471596401190228
[03/23 22:04:58     76s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[03/23 22:04:58     76s]       delay calculator: calls=8989, total_wall_time=0.239s, mean_wall_time=0.027ms
[03/23 22:04:58     76s]       legalizer: calls=501, total_wall_time=0.010s, mean_wall_time=0.020ms
[03/23 22:04:58     76s]       steiner router: calls=8280, total_wall_time=0.759s, mean_wall_time=0.092ms
[03/23 22:04:58     76s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/23 22:04:58     76s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:04:58     76s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:58     76s]       misc counts      : r=1, pp=0
[03/23 22:04:58     76s]       cell areas       : b=0.000um^2, i=480.960um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=480.960um^2
[03/23 22:04:58     76s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:04:58     76s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:04:58     76s]       wire capacitance : top=0.000pF, trunk=0.242pF, leaf=1.112pF, total=1.354pF
[03/23 22:04:58     76s]       wire lengths     : top=0.000um, trunk=1627.602um, leaf=6832.795um, total=8460.397um
[03/23 22:04:58     76s]       hp wire lengths  : top=0.000um, trunk=1286.000um, leaf=2699.800um, total=3985.800um
[03/23 22:04:58     76s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/23 22:04:58     76s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/23 22:04:58     76s]       Trunk : target=0.100ns count=12 avg=0.064ns sd=0.016ns min=0.047ns max=0.091ns {7 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:04:58     76s]       Leaf  : target=0.100ns count=15 avg=0.088ns sd=0.008ns min=0.068ns max=0.096ns {0 <= 0.060ns, 2 <= 0.080ns, 4 <= 0.090ns, 8 <= 0.095ns, 1 <= 0.100ns}
[03/23 22:04:58     76s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/23 22:04:58     76s]        Invs: CLKINVX20TR: 21 CLKINVX16TR: 1 CLKINVX12TR: 1 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:04:58     76s]     Clock DAG hash after 'Reducing insertion delay 1': 373725735367434886 14377471596401190228
[03/23 22:04:58     76s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[03/23 22:04:58     76s]       delay calculator: calls=9065, total_wall_time=0.240s, mean_wall_time=0.026ms
[03/23 22:04:58     76s]       legalizer: calls=518, total_wall_time=0.010s, mean_wall_time=0.020ms
[03/23 22:04:58     76s]       steiner router: calls=8306, total_wall_time=0.759s, mean_wall_time=0.091ms
[03/23 22:04:58     76s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/23 22:04:58     76s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342], skew [0.045 vs 0.100]
[03/23 22:04:58     76s]           min path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG269_S3/CK
[03/23 22:04:58     76s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG565_S1/CK
[03/23 22:04:58     76s]     Skew group summary after 'Reducing insertion delay 1':
[03/23 22:04:58     76s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342], skew [0.045 vs 0.100]
[03/23 22:04:58     76s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:04:58     76s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:04:58     76s]   Removing longest path buffering...
[03/23 22:04:58     76s]     Clock DAG hash before 'Removing longest path buffering': 373725735367434886 14377471596401190228
[03/23 22:04:58     76s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[03/23 22:04:58     76s]       delay calculator: calls=9065, total_wall_time=0.240s, mean_wall_time=0.026ms
[03/23 22:04:58     76s]       legalizer: calls=518, total_wall_time=0.010s, mean_wall_time=0.020ms
[03/23 22:04:58     76s]       steiner router: calls=8306, total_wall_time=0.759s, mean_wall_time=0.091ms
[03/23 22:04:59     78s]     Clock DAG stats after 'Removing longest path buffering':
[03/23 22:04:59     78s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:04:59     78s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:04:59     78s]       misc counts      : r=1, pp=0
[03/23 22:04:59     78s]       cell areas       : b=0.000um^2, i=480.960um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=480.960um^2
[03/23 22:04:59     78s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:04:59     78s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:04:59     78s]       wire capacitance : top=0.000pF, trunk=0.242pF, leaf=1.112pF, total=1.354pF
[03/23 22:04:59     78s]       wire lengths     : top=0.000um, trunk=1627.602um, leaf=6832.795um, total=8460.397um
[03/23 22:04:59     78s]       hp wire lengths  : top=0.000um, trunk=1286.000um, leaf=2699.800um, total=3985.800um
[03/23 22:04:59     78s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/23 22:04:59     78s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/23 22:04:59     78s]       Trunk : target=0.100ns count=12 avg=0.064ns sd=0.016ns min=0.047ns max=0.091ns {7 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:04:59     78s]       Leaf  : target=0.100ns count=15 avg=0.088ns sd=0.008ns min=0.068ns max=0.096ns {0 <= 0.060ns, 2 <= 0.080ns, 4 <= 0.090ns, 8 <= 0.095ns, 1 <= 0.100ns}
[03/23 22:04:59     78s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/23 22:04:59     78s]        Invs: CLKINVX20TR: 21 CLKINVX16TR: 1 CLKINVX12TR: 1 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:04:59     78s]     Clock DAG hash after 'Removing longest path buffering': 373725735367434886 14377471596401190228
[03/23 22:04:59     78s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[03/23 22:04:59     78s]       delay calculator: calls=11579, total_wall_time=0.398s, mean_wall_time=0.034ms
[03/23 22:04:59     78s]       legalizer: calls=694, total_wall_time=0.014s, mean_wall_time=0.021ms
[03/23 22:04:59     78s]       steiner router: calls=8737, total_wall_time=1.398s, mean_wall_time=0.160ms
[03/23 22:04:59     78s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/23 22:04:59     78s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342], skew [0.045 vs 0.100]
[03/23 22:04:59     78s]           min path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG269_S3/CK
[03/23 22:04:59     78s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG565_S1/CK
[03/23 22:04:59     78s]     Skew group summary after 'Removing longest path buffering':
[03/23 22:04:59     78s]       skew_group clk/typConstraintMode: insertion delay [min=0.297, max=0.342], skew [0.045 vs 0.100]
[03/23 22:04:59     78s]     Legalizer API calls during this step: 176 succeeded with high effort: 176 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:04:59     78s]   Removing longest path buffering done. (took cpu=0:00:01.5 real=0:00:01.5)
[03/23 22:04:59     78s]   Reducing insertion delay 2...
[03/23 22:04:59     78s]     Clock DAG hash before 'Reducing insertion delay 2': 373725735367434886 14377471596401190228
[03/23 22:04:59     78s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[03/23 22:04:59     78s]       delay calculator: calls=11579, total_wall_time=0.398s, mean_wall_time=0.034ms
[03/23 22:04:59     78s]       legalizer: calls=694, total_wall_time=0.014s, mean_wall_time=0.021ms
[03/23 22:04:59     78s]       steiner router: calls=8737, total_wall_time=1.398s, mean_wall_time=0.160ms
[03/23 22:05:01     79s]     Path optimization required 1200 stage delay updates 
[03/23 22:05:01     79s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/23 22:05:01     79s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     79s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     79s]       misc counts      : r=1, pp=0
[03/23 22:05:01     79s]       cell areas       : b=0.000um^2, i=493.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/23 22:05:01     79s]       cell capacitance : b=0.000pF, i=0.684pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.684pF
[03/23 22:05:01     79s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     79s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     79s]       wire lengths     : top=0.000um, trunk=1560.802um, leaf=6878.593um, total=8439.395um
[03/23 22:05:01     79s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     79s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/23 22:05:01     79s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/23 22:05:01     79s]       Trunk : target=0.100ns count=12 avg=0.057ns sd=0.012ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     79s]       Leaf  : target=0.100ns count=15 avg=0.089ns sd=0.009ns min=0.068ns max=0.099ns {0 <= 0.060ns, 2 <= 0.080ns, 4 <= 0.090ns, 7 <= 0.095ns, 2 <= 0.100ns}
[03/23 22:05:01     79s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/23 22:05:01     79s]        Invs: CLKINVX20TR: 22 CLKINVX16TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:01     79s]     Clock DAG hash after 'Reducing insertion delay 2': 15732802236302713302 6673039745110490180
[03/23 22:05:01     79s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[03/23 22:05:01     79s]       delay calculator: calls=14508, total_wall_time=0.536s, mean_wall_time=0.037ms
[03/23 22:05:01     79s]       legalizer: calls=1265, total_wall_time=0.024s, mean_wall_time=0.019ms
[03/23 22:05:01     79s]       steiner router: calls=9949, total_wall_time=2.110s, mean_wall_time=0.212ms
[03/23 22:05:01     79s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[03/23 22:05:01     79s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302, avg=0.295, sd=0.004], skew [0.022 vs 0.100], 100% {0.280, 0.302} (wid=0.039 ws=0.024) (gid=0.281 gs=0.022)
[03/23 22:05:01     79s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:01     79s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:01     79s]     Skew group summary after 'Reducing insertion delay 2':
[03/23 22:05:01     79s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302, avg=0.295, sd=0.004], skew [0.022 vs 0.100], 100% {0.280, 0.302} (wid=0.039 ws=0.024) (gid=0.281 gs=0.022)
[03/23 22:05:01     79s]     Legalizer API calls during this step: 571 succeeded with high effort: 571 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:01     79s]   Reducing insertion delay 2 done. (took cpu=0:00:01.6 real=0:00:01.6)
[03/23 22:05:01     79s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:03.2 real=0:00:03.2)
[03/23 22:05:01     79s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.2 real=0:00:05.5)
[03/23 22:05:01     79s]   CCOpt::Phase::Implementation...
[03/23 22:05:01     80s]   Stage::Reducing Power...
[03/23 22:05:01     80s]   Improving clock tree routing...
[03/23 22:05:01     80s]     Clock DAG hash before 'Improving clock tree routing': 15732802236302713302 6673039745110490180
[03/23 22:05:01     80s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[03/23 22:05:01     80s]       delay calculator: calls=14508, total_wall_time=0.536s, mean_wall_time=0.037ms
[03/23 22:05:01     80s]       legalizer: calls=1265, total_wall_time=0.024s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=9949, total_wall_time=2.110s, mean_wall_time=0.212ms
[03/23 22:05:01     80s]     Iteration 1...
[03/23 22:05:01     80s]     Iteration 1 done.
[03/23 22:05:01     80s]     Clock DAG stats after 'Improving clock tree routing':
[03/23 22:05:01     80s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     80s]       misc counts      : r=1, pp=0
[03/23 22:05:01     80s]       cell areas       : b=0.000um^2, i=493.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/23 22:05:01     80s]       cell capacitance : b=0.000pF, i=0.684pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.684pF
[03/23 22:05:01     80s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     80s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     80s]       wire lengths     : top=0.000um, trunk=1560.802um, leaf=6878.593um, total=8439.395um
[03/23 22:05:01     80s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     80s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/23 22:05:01     80s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/23 22:05:01     80s]       Trunk : target=0.100ns count=12 avg=0.057ns sd=0.012ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     80s]       Leaf  : target=0.100ns count=15 avg=0.089ns sd=0.009ns min=0.068ns max=0.099ns {0 <= 0.060ns, 2 <= 0.080ns, 4 <= 0.090ns, 7 <= 0.095ns, 2 <= 0.100ns}
[03/23 22:05:01     80s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/23 22:05:01     80s]        Invs: CLKINVX20TR: 22 CLKINVX16TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:01     80s]     Clock DAG hash after 'Improving clock tree routing': 15732802236302713302 6673039745110490180
[03/23 22:05:01     80s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[03/23 22:05:01     80s]       delay calculator: calls=14559, total_wall_time=0.539s, mean_wall_time=0.037ms
[03/23 22:05:01     80s]       legalizer: calls=1295, total_wall_time=0.025s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=9985, total_wall_time=2.147s, mean_wall_time=0.215ms
[03/23 22:05:01     80s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/23 22:05:01     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:01     80s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:01     80s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:01     80s]     Skew group summary after 'Improving clock tree routing':
[03/23 22:05:01     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:01     80s]     Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:01     80s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:05:01     80s]   Reducing clock tree power 1...
[03/23 22:05:01     80s]     Clock DAG hash before 'Reducing clock tree power 1': 15732802236302713302 6673039745110490180
[03/23 22:05:01     80s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[03/23 22:05:01     80s]       delay calculator: calls=14559, total_wall_time=0.539s, mean_wall_time=0.037ms
[03/23 22:05:01     80s]       legalizer: calls=1295, total_wall_time=0.025s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=9985, total_wall_time=2.147s, mean_wall_time=0.215ms
[03/23 22:05:01     80s]     Resizing gates: 
[03/23 22:05:01     80s]     Legalizer releasing space for clock trees
[03/23 22:05:01     80s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/23 22:05:01     80s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:01     80s]     100% 
[03/23 22:05:01     80s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[03/23 22:05:01     80s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     80s]       misc counts      : r=1, pp=0
[03/23 22:05:01     80s]       cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:01     80s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:01     80s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     80s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     80s]       wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:01     80s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     80s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[03/23 22:05:01     80s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[03/23 22:05:01     80s]       Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     80s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:01     80s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[03/23 22:05:01     80s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:01     80s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[03/23 22:05:01     80s]       delay calculator: calls=14842, total_wall_time=0.558s, mean_wall_time=0.038ms
[03/23 22:05:01     80s]       legalizer: calls=1359, total_wall_time=0.026s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=10024, total_wall_time=2.177s, mean_wall_time=0.217ms
[03/23 22:05:01     80s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[03/23 22:05:01     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:01     80s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:01     80s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:01     80s]     Skew group summary after reducing clock tree power 1 iteration 1:
[03/23 22:05:01     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:01     80s]     Resizing gates: 
[03/23 22:05:01     80s]     Legalizer releasing space for clock trees
[03/23 22:05:01     80s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/23 22:05:01     80s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:01     80s]     100% 
[03/23 22:05:01     80s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/23 22:05:01     80s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     80s]       misc counts      : r=1, pp=0
[03/23 22:05:01     80s]       cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:01     80s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:01     80s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     80s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     80s]       wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:01     80s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     80s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/23 22:05:01     80s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/23 22:05:01     80s]       Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     80s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:01     80s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/23 22:05:01     80s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:01     80s]     Clock DAG hash after 'Reducing clock tree power 1': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[03/23 22:05:01     80s]       delay calculator: calls=15130, total_wall_time=0.585s, mean_wall_time=0.039ms
[03/23 22:05:01     80s]       legalizer: calls=1419, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=10056, total_wall_time=2.209s, mean_wall_time=0.220ms
[03/23 22:05:01     80s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/23 22:05:01     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:01     80s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:01     80s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:01     80s]     Skew group summary after 'Reducing clock tree power 1':
[03/23 22:05:01     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:01     80s]     Legalizer API calls during this step: 124 succeeded with high effort: 124 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:01     80s]   Reducing clock tree power 1 done. (took cpu=0:00:00.5 real=0:00:00.2)
[03/23 22:05:01     80s]   Reducing clock tree power 2...
[03/23 22:05:01     80s]     Clock DAG hash before 'Reducing clock tree power 2': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[03/23 22:05:01     80s]       delay calculator: calls=15130, total_wall_time=0.585s, mean_wall_time=0.039ms
[03/23 22:05:01     80s]       legalizer: calls=1419, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=10056, total_wall_time=2.209s, mean_wall_time=0.220ms
[03/23 22:05:01     80s]     Path optimization required 0 stage delay updates 
[03/23 22:05:01     80s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/23 22:05:01     80s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     80s]       misc counts      : r=1, pp=0
[03/23 22:05:01     80s]       cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:01     80s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:01     80s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     80s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     80s]       wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:01     80s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     80s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/23 22:05:01     80s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/23 22:05:01     80s]       Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     80s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:01     80s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/23 22:05:01     80s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:01     80s]     Clock DAG hash after 'Reducing clock tree power 2': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[03/23 22:05:01     80s]       delay calculator: calls=15130, total_wall_time=0.585s, mean_wall_time=0.039ms
[03/23 22:05:01     80s]       legalizer: calls=1419, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=10056, total_wall_time=2.209s, mean_wall_time=0.220ms
[03/23 22:05:01     80s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/23 22:05:01     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302, avg=0.295, sd=0.004], skew [0.022 vs 0.100], 100% {0.280, 0.302} (wid=0.039 ws=0.024) (gid=0.281 gs=0.022)
[03/23 22:05:01     80s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:01     80s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:01     80s]     Skew group summary after 'Reducing clock tree power 2':
[03/23 22:05:01     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302, avg=0.295, sd=0.004], skew [0.022 vs 0.100], 100% {0.280, 0.302} (wid=0.039 ws=0.024) (gid=0.281 gs=0.022)
[03/23 22:05:01     80s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:01     80s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:01     80s]   Stage::Reducing Power done. (took cpu=0:00:00.6 real=0:00:00.3)
[03/23 22:05:01     80s]   Stage::Balancing...
[03/23 22:05:01     80s]   Approximately balancing fragments step...
[03/23 22:05:01     80s]     Clock DAG hash before 'Approximately balancing fragments step': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[03/23 22:05:01     80s]       delay calculator: calls=15130, total_wall_time=0.585s, mean_wall_time=0.039ms
[03/23 22:05:01     80s]       legalizer: calls=1419, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=10056, total_wall_time=2.209s, mean_wall_time=0.220ms
[03/23 22:05:01     80s]     Resolve constraints - Approximately balancing fragments...
[03/23 22:05:01     80s]     Resolving skew group constraints...
[03/23 22:05:01     80s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 22:05:01     80s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.302ns.
[03/23 22:05:01     80s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 22:05:01     80s]       
[03/23 22:05:01     80s]       Slackened skew group targets:
[03/23 22:05:01     80s]       
[03/23 22:05:01     80s]       ---------------------------------------------------------------------
[03/23 22:05:01     80s]       Skew group               Desired    Slackened    Desired    Slackened
[03/23 22:05:01     80s]                                Target     Target       Target     Target
[03/23 22:05:01     80s]                                Max ID     Max ID       Skew       Skew
[03/23 22:05:01     80s]       ---------------------------------------------------------------------
[03/23 22:05:01     80s]       clk/typConstraintMode     0.150       0.302         -           -
[03/23 22:05:01     80s]       ---------------------------------------------------------------------
[03/23 22:05:01     80s]       
[03/23 22:05:01     80s]       
[03/23 22:05:01     80s]     Resolving skew group constraints done.
[03/23 22:05:01     80s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:05:01     80s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/23 22:05:01     80s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/23 22:05:01     80s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:01     80s]     Approximately balancing fragments...
[03/23 22:05:01     80s]       Moving gates to improve sub-tree skew...
[03/23 22:05:01     80s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[03/23 22:05:01     80s]           delay calculator: calls=15182, total_wall_time=0.586s, mean_wall_time=0.039ms
[03/23 22:05:01     80s]           legalizer: calls=1419, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]           steiner router: calls=10108, total_wall_time=2.209s, mean_wall_time=0.219ms
[03/23 22:05:01     80s]         Tried: 28 Succeeded: 0
[03/23 22:05:01     80s]         Topology Tried: 0 Succeeded: 0
[03/23 22:05:01     80s]         0 Succeeded with SS ratio
[03/23 22:05:01     80s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/23 22:05:01     80s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/23 22:05:01     80s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/23 22:05:01     80s]           cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     80s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     80s]           misc counts      : r=1, pp=0
[03/23 22:05:01     80s]           cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:01     80s]           cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:01     80s]           sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     80s]           wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     80s]           wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:01     80s]           hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     80s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/23 22:05:01     80s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/23 22:05:01     80s]           Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     80s]           Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:01     80s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/23 22:05:01     80s]            Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:01     80s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[03/23 22:05:01     80s]           delay calculator: calls=15182, total_wall_time=0.586s, mean_wall_time=0.039ms
[03/23 22:05:01     80s]           legalizer: calls=1419, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]           steiner router: calls=10108, total_wall_time=2.209s, mean_wall_time=0.219ms
[03/23 22:05:01     80s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:01     80s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:01     80s]       Approximately balancing fragments bottom up...
[03/23 22:05:01     80s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[03/23 22:05:01     80s]           delay calculator: calls=15182, total_wall_time=0.586s, mean_wall_time=0.039ms
[03/23 22:05:01     80s]           legalizer: calls=1419, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]           steiner router: calls=10108, total_wall_time=2.209s, mean_wall_time=0.219ms
[03/23 22:05:01     80s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:05:01     80s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/23 22:05:01     80s]           cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     80s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     80s]           misc counts      : r=1, pp=0
[03/23 22:05:01     80s]           cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:01     80s]           cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:01     80s]           sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     80s]           wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     80s]           wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:01     80s]           hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     80s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/23 22:05:01     80s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/23 22:05:01     80s]           Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     80s]           Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:01     80s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/23 22:05:01     80s]            Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:01     80s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[03/23 22:05:01     80s]           delay calculator: calls=15460, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:01     80s]           legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]           steiner router: calls=10136, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:01     80s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:01     80s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 22:05:01     80s]       Approximately balancing fragments, wire and cell delays...
[03/23 22:05:01     80s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/23 22:05:01     80s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 22:05:01     80s]           cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     80s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     80s]           misc counts      : r=1, pp=0
[03/23 22:05:01     80s]           cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:01     80s]           cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:01     80s]           sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     80s]           wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     80s]           wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:01     80s]           hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     80s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/23 22:05:01     80s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 22:05:01     80s]           Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     80s]           Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:01     80s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/23 22:05:01     80s]            Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:01     80s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 22:05:01     80s]           delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:01     80s]           legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]           steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:01     80s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/23 22:05:01     80s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:01     80s]     Approximately balancing fragments done.
[03/23 22:05:01     80s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/23 22:05:01     80s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     80s]       misc counts      : r=1, pp=0
[03/23 22:05:01     80s]       cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:01     80s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:01     80s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     80s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     80s]       wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:01     80s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     80s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/23 22:05:01     80s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/23 22:05:01     80s]       Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     80s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:01     80s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/23 22:05:01     80s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:01     80s]     Clock DAG hash after 'Approximately balancing fragments step': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[03/23 22:05:01     80s]       delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:01     80s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:01     80s]     Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:01     80s]   Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/23 22:05:01     80s]   Clock DAG stats after Approximately balancing fragments:
[03/23 22:05:01     80s]     cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     80s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     80s]     misc counts      : r=1, pp=0
[03/23 22:05:01     80s]     cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:01     80s]     cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:01     80s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     80s]     wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     80s]     wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:01     80s]     hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     80s]   Clock DAG net violations after Approximately balancing fragments: none
[03/23 22:05:01     80s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/23 22:05:01     80s]     Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     80s]     Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:01     80s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/23 22:05:01     80s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:01     80s]   Clock DAG hash after Approximately balancing fragments: 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[03/23 22:05:01     80s]     delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:01     80s]     legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]     steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:01     80s]   Primary reporting skew groups after Approximately balancing fragments:
[03/23 22:05:01     80s]     skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:01     80s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:01     80s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:01     80s]   Skew group summary after Approximately balancing fragments:
[03/23 22:05:01     80s]     skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:01     80s]   Improving fragments clock skew...
[03/23 22:05:01     80s]     Clock DAG hash before 'Improving fragments clock skew': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[03/23 22:05:01     80s]       delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:01     80s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:01     80s]     Clock DAG stats after 'Improving fragments clock skew':
[03/23 22:05:01     80s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     80s]       misc counts      : r=1, pp=0
[03/23 22:05:01     80s]       cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:01     80s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:01     80s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     80s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     80s]       wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:01     80s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     80s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/23 22:05:01     80s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/23 22:05:01     80s]       Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     80s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:01     80s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/23 22:05:01     80s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:01     80s]     Clock DAG hash after 'Improving fragments clock skew': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[03/23 22:05:01     80s]       delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:01     80s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:01     80s]     Primary reporting skew groups after 'Improving fragments clock skew':
[03/23 22:05:01     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:01     80s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:01     80s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:01     80s]     Skew group summary after 'Improving fragments clock skew':
[03/23 22:05:01     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:01     80s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:01     80s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:01     80s]   Approximately balancing step...
[03/23 22:05:01     80s]     Clock DAG hash before 'Approximately balancing step': 18281309185678834064 14722408121980487842
[03/23 22:05:01     80s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[03/23 22:05:01     80s]       delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:01     80s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:01     80s]       steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:01     80s]     Resolve constraints - Approximately balancing...
[03/23 22:05:01     80s]     Resolving skew group constraints...
[03/23 22:05:01     80s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 22:05:01     80s]     Resolving skew group constraints done.
[03/23 22:05:01     80s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:01     80s]     Approximately balancing...
[03/23 22:05:01     80s]       Approximately balancing, wire and cell delays...
[03/23 22:05:01     80s]       Approximately balancing, wire and cell delays, iteration 1...
[03/23 22:05:01     80s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/23 22:05:01     80s]           cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:01     80s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:01     80s]           misc counts      : r=1, pp=0
[03/23 22:05:01     80s]           cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:01     80s]           cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:01     80s]           sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:01     80s]           wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:01     80s]           wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:01     80s]           hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:01     80s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/23 22:05:01     80s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/23 22:05:01     80s]           Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:01     80s]           Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:01     80s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/23 22:05:01     80s]            Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:02     80s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 18281309185678834064 14722408121980487842
[03/23 22:05:02     80s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[03/23 22:05:02     80s]           delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:02     80s]           legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     80s]           steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:02     80s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/23 22:05:02     80s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:02     80s]     Approximately balancing done.
[03/23 22:05:02     80s]     Clock DAG stats after 'Approximately balancing step':
[03/23 22:05:02     80s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:02     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:02     80s]       misc counts      : r=1, pp=0
[03/23 22:05:02     80s]       cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:02     80s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:02     80s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:02     80s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:02     80s]       wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:02     80s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:02     80s]     Clock DAG net violations after 'Approximately balancing step': none
[03/23 22:05:02     80s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/23 22:05:02     80s]       Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:02     80s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:02     80s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/23 22:05:02     80s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:02     80s]     Clock DAG hash after 'Approximately balancing step': 18281309185678834064 14722408121980487842
[03/23 22:05:02     80s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[03/23 22:05:02     80s]       delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:02     80s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     80s]       steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:02     80s]     Primary reporting skew groups after 'Approximately balancing step':
[03/23 22:05:02     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:02     80s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:02     80s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:02     80s]     Skew group summary after 'Approximately balancing step':
[03/23 22:05:02     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:02     80s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:02     80s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:05:02     80s]   Fixing clock tree overload...
[03/23 22:05:02     80s]     Clock DAG hash before 'Fixing clock tree overload': 18281309185678834064 14722408121980487842
[03/23 22:05:02     80s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[03/23 22:05:02     80s]       delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:02     80s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     80s]       steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:02     80s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:05:02     80s]     Clock DAG stats after 'Fixing clock tree overload':
[03/23 22:05:02     80s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:02     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:02     80s]       misc counts      : r=1, pp=0
[03/23 22:05:02     80s]       cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:02     80s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:02     80s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:02     80s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:02     80s]       wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:02     80s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:02     80s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/23 22:05:02     80s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/23 22:05:02     80s]       Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:02     80s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:02     80s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/23 22:05:02     80s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:02     80s]     Clock DAG hash after 'Fixing clock tree overload': 18281309185678834064 14722408121980487842
[03/23 22:05:02     80s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[03/23 22:05:02     80s]       delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:02     80s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     80s]       steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:02     80s]     Primary reporting skew groups after 'Fixing clock tree overload':
[03/23 22:05:02     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:02     80s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:02     80s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:02     80s]     Skew group summary after 'Fixing clock tree overload':
[03/23 22:05:02     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302], skew [0.022 vs 0.100]
[03/23 22:05:02     80s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:02     80s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:02     80s]   Approximately balancing paths...
[03/23 22:05:02     80s]     Clock DAG hash before 'Approximately balancing paths': 18281309185678834064 14722408121980487842
[03/23 22:05:02     80s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[03/23 22:05:02     80s]       delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:02     80s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     80s]       steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:02     80s]     Added 0 buffers.
[03/23 22:05:02     80s]     Clock DAG stats after 'Approximately balancing paths':
[03/23 22:05:02     80s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:02     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:02     80s]       misc counts      : r=1, pp=0
[03/23 22:05:02     80s]       cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:02     80s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:02     80s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:02     80s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:02     80s]       wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:02     80s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:02     80s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/23 22:05:02     80s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/23 22:05:02     80s]       Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:02     80s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:02     80s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/23 22:05:02     80s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:02     80s]     Clock DAG hash after 'Approximately balancing paths': 18281309185678834064 14722408121980487842
[03/23 22:05:02     80s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[03/23 22:05:02     80s]       delay calculator: calls=15462, total_wall_time=0.612s, mean_wall_time=0.040ms
[03/23 22:05:02     80s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     80s]       steiner router: calls=10138, total_wall_time=2.231s, mean_wall_time=0.220ms
[03/23 22:05:02     80s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/23 22:05:02     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302, avg=0.295, sd=0.004], skew [0.022 vs 0.100], 100% {0.280, 0.302} (wid=0.039 ws=0.024) (gid=0.281 gs=0.022)
[03/23 22:05:02     80s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:02     80s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:02     80s]     Skew group summary after 'Approximately balancing paths':
[03/23 22:05:02     80s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.302, avg=0.295, sd=0.004], skew [0.022 vs 0.100], 100% {0.280, 0.302} (wid=0.039 ws=0.024) (gid=0.281 gs=0.022)
[03/23 22:05:02     80s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:02     80s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:02     80s]   Stage::Balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/23 22:05:02     80s]   Stage::Polishing...
[03/23 22:05:02     80s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:05:02     81s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:02     81s]   Clock DAG stats before polishing:
[03/23 22:05:02     81s]     cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:02     81s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:02     81s]     misc counts      : r=1, pp=0
[03/23 22:05:02     81s]     cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:02     81s]     cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:02     81s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:02     81s]     wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:02     81s]     wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:02     81s]     hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:02     81s]   Clock DAG net violations before polishing: none
[03/23 22:05:02     81s]   Clock DAG primary half-corner transition distribution before polishing:
[03/23 22:05:02     81s]     Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:02     81s]     Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:02     81s]   Clock DAG library cell distribution before polishing {count}:
[03/23 22:05:02     81s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:02     81s]   Clock DAG hash before polishing: 18281309185678834064 14722408121980487842
[03/23 22:05:02     81s]   CTS services accumulated run-time stats before polishing:
[03/23 22:05:02     81s]     delay calculator: calls=15489, total_wall_time=0.615s, mean_wall_time=0.040ms
[03/23 22:05:02     81s]     legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     81s]     steiner router: calls=10165, total_wall_time=2.272s, mean_wall_time=0.223ms
[03/23 22:05:02     81s]   Primary reporting skew groups before polishing:
[03/23 22:05:02     81s]     skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.304], skew [0.024 vs 0.100]
[03/23 22:05:02     81s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:02     81s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:02     81s]   Skew group summary before polishing:
[03/23 22:05:02     81s]     skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.304], skew [0.024 vs 0.100]
[03/23 22:05:02     81s]   Merging balancing drivers for power...
[03/23 22:05:02     81s]     Clock DAG hash before 'Merging balancing drivers for power': 18281309185678834064 14722408121980487842
[03/23 22:05:02     81s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[03/23 22:05:02     81s]       delay calculator: calls=15489, total_wall_time=0.615s, mean_wall_time=0.040ms
[03/23 22:05:02     81s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     81s]       steiner router: calls=10165, total_wall_time=2.272s, mean_wall_time=0.223ms
[03/23 22:05:02     81s]     Tried: 28 Succeeded: 0
[03/23 22:05:02     81s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/23 22:05:02     81s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:02     81s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:02     81s]       misc counts      : r=1, pp=0
[03/23 22:05:02     81s]       cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:02     81s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:02     81s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:02     81s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:02     81s]       wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:02     81s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:02     81s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/23 22:05:02     81s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/23 22:05:02     81s]       Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:02     81s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:02     81s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/23 22:05:02     81s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:02     81s]     Clock DAG hash after 'Merging balancing drivers for power': 18281309185678834064 14722408121980487842
[03/23 22:05:02     81s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[03/23 22:05:02     81s]       delay calculator: calls=15489, total_wall_time=0.615s, mean_wall_time=0.040ms
[03/23 22:05:02     81s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     81s]       steiner router: calls=10165, total_wall_time=2.272s, mean_wall_time=0.223ms
[03/23 22:05:02     81s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/23 22:05:02     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.304], skew [0.024 vs 0.100]
[03/23 22:05:02     81s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:02     81s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:02     81s]     Skew group summary after 'Merging balancing drivers for power':
[03/23 22:05:02     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.304], skew [0.024 vs 0.100]
[03/23 22:05:02     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:02     81s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:02     81s]   Improving clock skew...
[03/23 22:05:02     81s]     Clock DAG hash before 'Improving clock skew': 18281309185678834064 14722408121980487842
[03/23 22:05:02     81s]     CTS services accumulated run-time stats before 'Improving clock skew':
[03/23 22:05:02     81s]       delay calculator: calls=15489, total_wall_time=0.615s, mean_wall_time=0.040ms
[03/23 22:05:02     81s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     81s]       steiner router: calls=10165, total_wall_time=2.272s, mean_wall_time=0.223ms
[03/23 22:05:02     81s]     Clock DAG stats after 'Improving clock skew':
[03/23 22:05:02     81s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:02     81s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:02     81s]       misc counts      : r=1, pp=0
[03/23 22:05:02     81s]       cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:02     81s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:02     81s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:02     81s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.118pF, total=1.350pF
[03/23 22:05:02     81s]       wire lengths     : top=0.000um, trunk=1558.402um, leaf=6877.793um, total=8436.195um
[03/23 22:05:02     81s]       hp wire lengths  : top=0.000um, trunk=1258.400um, leaf=2747.400um, total=4005.800um
[03/23 22:05:02     81s]     Clock DAG net violations after 'Improving clock skew': none
[03/23 22:05:02     81s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/23 22:05:02     81s]       Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.042ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:02     81s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:02     81s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/23 22:05:02     81s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:02     81s]     Clock DAG hash after 'Improving clock skew': 18281309185678834064 14722408121980487842
[03/23 22:05:02     81s]     CTS services accumulated run-time stats after 'Improving clock skew':
[03/23 22:05:02     81s]       delay calculator: calls=15489, total_wall_time=0.615s, mean_wall_time=0.040ms
[03/23 22:05:02     81s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     81s]       steiner router: calls=10165, total_wall_time=2.272s, mean_wall_time=0.223ms
[03/23 22:05:02     81s]     Primary reporting skew groups after 'Improving clock skew':
[03/23 22:05:02     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.304, avg=0.296, sd=0.004], skew [0.024 vs 0.100], 100% {0.280, 0.304} (wid=0.039 ws=0.024) (gid=0.283 gs=0.024)
[03/23 22:05:02     81s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/CK
[03/23 22:05:02     81s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:02     81s]     Skew group summary after 'Improving clock skew':
[03/23 22:05:02     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.280, max=0.304, avg=0.296, sd=0.004], skew [0.024 vs 0.100], 100% {0.280, 0.304} (wid=0.039 ws=0.024) (gid=0.283 gs=0.024)
[03/23 22:05:02     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:02     81s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:02     81s]   Moving gates to reduce wire capacitance...
[03/23 22:05:02     81s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 18281309185678834064 14722408121980487842
[03/23 22:05:02     81s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[03/23 22:05:02     81s]       delay calculator: calls=15489, total_wall_time=0.615s, mean_wall_time=0.040ms
[03/23 22:05:02     81s]       legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     81s]       steiner router: calls=10165, total_wall_time=2.272s, mean_wall_time=0.223ms
[03/23 22:05:02     81s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[03/23 22:05:02     81s]     Iteration 1...
[03/23 22:05:02     81s]       Artificially removing short and long paths...
[03/23 22:05:02     81s]         Clock DAG hash before 'Artificially removing short and long paths': 18281309185678834064 14722408121980487842
[03/23 22:05:02     81s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 22:05:02     81s]           delay calculator: calls=15489, total_wall_time=0.615s, mean_wall_time=0.040ms
[03/23 22:05:02     81s]           legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     81s]           steiner router: calls=10165, total_wall_time=2.272s, mean_wall_time=0.223ms
[03/23 22:05:02     81s]         For skew_group clk/typConstraintMode target band (0.280, 0.304)
[03/23 22:05:02     81s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:02     81s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:02     81s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[03/23 22:05:02     81s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 18281309185678834064 14722408121980487842
[03/23 22:05:02     81s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[03/23 22:05:02     81s]           delay calculator: calls=15489, total_wall_time=0.615s, mean_wall_time=0.040ms
[03/23 22:05:02     81s]           legalizer: calls=1426, total_wall_time=0.027s, mean_wall_time=0.019ms
[03/23 22:05:02     81s]           steiner router: calls=10165, total_wall_time=2.272s, mean_wall_time=0.223ms
[03/23 22:05:02     81s]         Legalizer releasing space for clock trees
[03/23 22:05:02     81s]         Legalizing clock trees...
[03/23 22:05:02     81s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:02     81s]         Legalizer API calls during this step: 136 succeeded with high effort: 136 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:02     81s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.3)
[03/23 22:05:02     81s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[03/23 22:05:02     81s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 9847775272271163922 12041257805935160376
[03/23 22:05:02     81s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[03/23 22:05:02     81s]           delay calculator: calls=15641, total_wall_time=0.630s, mean_wall_time=0.040ms
[03/23 22:05:02     81s]           legalizer: calls=1562, total_wall_time=0.033s, mean_wall_time=0.021ms
[03/23 22:05:02     81s]           steiner router: calls=10314, total_wall_time=2.415s, mean_wall_time=0.234ms
[03/23 22:05:02     81s]         Moving gates: 
[03/23 22:05:02     81s]         Legalizer releasing space for clock trees
[03/23 22:05:02     81s]         ...20% ...40% ...Legalizing clock trees...
[03/23 22:05:02     82s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:02     82s]         60% ...80% ...100% 
[03/23 22:05:02     82s]         Legalizer API calls during this step: 364 succeeded with high effort: 364 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:02     82s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.0 real=0:00:00.3)
[03/23 22:05:02     82s]     Iteration 1 done.
[03/23 22:05:02     82s]     Iteration 2...
[03/23 22:05:02     82s]       Artificially removing short and long paths...
[03/23 22:05:02     82s]         Clock DAG hash before 'Artificially removing short and long paths': 12579682857130048538 9460138787130505664
[03/23 22:05:02     82s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 22:05:02     82s]           delay calculator: calls=16131, total_wall_time=0.672s, mean_wall_time=0.042ms
[03/23 22:05:02     82s]           legalizer: calls=1926, total_wall_time=0.052s, mean_wall_time=0.027ms
[03/23 22:05:02     82s]           steiner router: calls=10800, total_wall_time=2.888s, mean_wall_time=0.267ms
[03/23 22:05:02     82s]         For skew_group clk/typConstraintMode target band (0.271, 0.303)
[03/23 22:05:02     82s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:02     82s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:02     82s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[03/23 22:05:02     82s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 12579682857130048538 9460138787130505664
[03/23 22:05:02     82s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[03/23 22:05:02     82s]           delay calculator: calls=16133, total_wall_time=0.672s, mean_wall_time=0.042ms
[03/23 22:05:02     82s]           legalizer: calls=1926, total_wall_time=0.052s, mean_wall_time=0.027ms
[03/23 22:05:02     82s]           steiner router: calls=10802, total_wall_time=2.888s, mean_wall_time=0.267ms
[03/23 22:05:02     82s]         Legalizer releasing space for clock trees
[03/23 22:05:02     82s]         Legalizing clock trees...
[03/23 22:05:02     82s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:02     82s]         Legalizer API calls during this step: 132 succeeded with high effort: 132 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:02     82s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 22:05:02     82s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[03/23 22:05:02     82s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 333283858973673288 12173616465815782666
[03/23 22:05:02     82s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[03/23 22:05:02     82s]           delay calculator: calls=16250, total_wall_time=0.681s, mean_wall_time=0.042ms
[03/23 22:05:02     82s]           legalizer: calls=2058, total_wall_time=0.054s, mean_wall_time=0.026ms
[03/23 22:05:02     82s]           steiner router: calls=10936, total_wall_time=2.976s, mean_wall_time=0.272ms
[03/23 22:05:02     82s]         Moving gates: 
[03/23 22:05:02     82s]         Legalizer releasing space for clock trees
[03/23 22:05:02     82s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/23 22:05:03     83s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:03     83s]         100% 
[03/23 22:05:03     83s]         Legalizer API calls during this step: 364 succeeded with high effort: 364 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:03     83s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.7 real=0:00:00.3)
[03/23 22:05:03     83s]     Iteration 2 done.
[03/23 22:05:03     83s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[03/23 22:05:03     83s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[03/23 22:05:03     83s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:03     83s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:03     83s]       misc counts      : r=1, pp=0
[03/23 22:05:03     83s]       cell areas       : b=0.000um^2, i=482.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=482.400um^2
[03/23 22:05:03     83s]       cell capacitance : b=0.000pF, i=0.662pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.662pF
[03/23 22:05:03     83s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:03     83s]       wire capacitance : top=0.000pF, trunk=0.184pF, leaf=1.109pF, total=1.293pF
[03/23 22:05:03     83s]       wire lengths     : top=0.000um, trunk=1239.202um, leaf=6833.593um, total=8072.795um
[03/23 22:05:03     83s]       hp wire lengths  : top=0.000um, trunk=1200.400um, leaf=2738.000um, total=3938.400um
[03/23 22:05:03     83s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[03/23 22:05:03     83s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[03/23 22:05:03     83s]       Trunk : target=0.100ns count=12 avg=0.055ns sd=0.013ns min=0.033ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:03     83s]       Leaf  : target=0.100ns count=15 avg=0.090ns sd=0.008ns min=0.068ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 4 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:03     83s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[03/23 22:05:03     83s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 2 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX4TR: 1 
[03/23 22:05:03     83s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 6675366527042169468 1552887102756624110
[03/23 22:05:03     83s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[03/23 22:05:03     83s]       delay calculator: calls=16593, total_wall_time=0.709s, mean_wall_time=0.043ms
[03/23 22:05:03     83s]       legalizer: calls=2422, total_wall_time=0.061s, mean_wall_time=0.025ms
[03/23 22:05:03     83s]       steiner router: calls=11397, total_wall_time=3.348s, mean_wall_time=0.294ms
[03/23 22:05:03     83s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[03/23 22:05:03     83s]       skew_group clk/typConstraintMode: insertion delay [min=0.270, max=0.303, avg=0.292, sd=0.007], skew [0.033 vs 0.100], 100% {0.270, 0.303} (wid=0.028 ws=0.015) (gid=0.283 gs=0.030)
[03/23 22:05:03     83s]           min path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG269_S3/CK
[03/23 22:05:03     83s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/CK
[03/23 22:05:03     83s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[03/23 22:05:03     83s]       skew_group clk/typConstraintMode: insertion delay [min=0.270, max=0.303, avg=0.292, sd=0.007], skew [0.033 vs 0.100], 100% {0.270, 0.303} (wid=0.028 ws=0.015) (gid=0.283 gs=0.030)
[03/23 22:05:03     83s]     Legalizer API calls during this step: 996 succeeded with high effort: 996 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:03     83s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:02.5 real=0:00:01.1)
[03/23 22:05:03     83s]   Reducing clock tree power 3...
[03/23 22:05:03     83s]     Clock DAG hash before 'Reducing clock tree power 3': 6675366527042169468 1552887102756624110
[03/23 22:05:03     83s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[03/23 22:05:03     83s]       delay calculator: calls=16593, total_wall_time=0.709s, mean_wall_time=0.043ms
[03/23 22:05:03     83s]       legalizer: calls=2422, total_wall_time=0.061s, mean_wall_time=0.025ms
[03/23 22:05:03     83s]       steiner router: calls=11397, total_wall_time=3.348s, mean_wall_time=0.294ms
[03/23 22:05:03     83s]     Artificially removing short and long paths...
[03/23 22:05:03     83s]       Clock DAG hash before 'Artificially removing short and long paths': 6675366527042169468 1552887102756624110
[03/23 22:05:03     83s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 22:05:03     83s]         delay calculator: calls=16593, total_wall_time=0.709s, mean_wall_time=0.043ms
[03/23 22:05:03     83s]         legalizer: calls=2422, total_wall_time=0.061s, mean_wall_time=0.025ms
[03/23 22:05:03     83s]         steiner router: calls=11397, total_wall_time=3.348s, mean_wall_time=0.294ms
[03/23 22:05:03     83s]       For skew_group clk/typConstraintMode target band (0.270, 0.303)
[03/23 22:05:03     83s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:03     83s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:03     83s]     Initial gate capacitance is (rise=1.699pF fall=1.699pF).
[03/23 22:05:03     83s]     Resizing gates: 
[03/23 22:05:03     83s]     Legalizer releasing space for clock trees
[03/23 22:05:03     83s]     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[03/23 22:05:03     83s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:03     83s]     .100% 
[03/23 22:05:03     83s]     Iteration 1: gate capacitance is (rise=1.663pF fall=1.663pF).
[03/23 22:05:03     83s]     Resizing gates: 
[03/23 22:05:03     83s]     Legalizer releasing space for clock trees
[03/23 22:05:03     83s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/23 22:05:03     84s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:03     84s]     100% 
[03/23 22:05:03     84s]     Stopping in iteration 2: unable to make further power recovery in this step.
[03/23 22:05:03     84s]     Iteration 2: gate capacitance is (rise=1.658pF fall=1.658pF).
[03/23 22:05:03     84s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/23 22:05:03     84s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:03     84s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:03     84s]       misc counts      : r=1, pp=0
[03/23 22:05:03     84s]       cell areas       : b=0.000um^2, i=457.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.920um^2
[03/23 22:05:03     84s]       cell capacitance : b=0.000pF, i=0.621pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.621pF
[03/23 22:05:03     84s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:03     84s]       wire capacitance : top=0.000pF, trunk=0.185pF, leaf=1.109pF, total=1.294pF
[03/23 22:05:03     84s]       wire lengths     : top=0.000um, trunk=1239.202um, leaf=6835.193um, total=8074.395um
[03/23 22:05:03     84s]       hp wire lengths  : top=0.000um, trunk=1200.400um, leaf=2738.000um, total=3938.400um
[03/23 22:05:03     84s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/23 22:05:03     84s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/23 22:05:03     84s]       Trunk : target=0.100ns count=12 avg=0.059ns sd=0.011ns min=0.043ns max=0.084ns {7 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:03     84s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.099ns {0 <= 0.060ns, 1 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:03     84s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/23 22:05:03     84s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 6 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX6TR: 1 CLKINVX4TR: 1 
[03/23 22:05:03     84s]     Clock DAG hash after 'Reducing clock tree power 3': 11928199276521912588 5042363444636190086
[03/23 22:05:03     84s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[03/23 22:05:03     84s]       delay calculator: calls=17224, total_wall_time=0.763s, mean_wall_time=0.044ms
[03/23 22:05:03     84s]       legalizer: calls=2547, total_wall_time=0.063s, mean_wall_time=0.025ms
[03/23 22:05:03     84s]       steiner router: calls=11466, total_wall_time=3.376s, mean_wall_time=0.294ms
[03/23 22:05:03     84s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/23 22:05:03     84s]       skew_group clk/typConstraintMode: insertion delay [min=0.284, max=0.301, avg=0.294, sd=0.004], skew [0.017 vs 0.100], 100% {0.284, 0.301} (wid=0.026 ws=0.014) (gid=0.281 gs=0.015)
[03/23 22:05:03     84s]           min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:03     84s]           max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG630_S2/CK
[03/23 22:05:03     84s]     Skew group summary after 'Reducing clock tree power 3':
[03/23 22:05:03     84s]       skew_group clk/typConstraintMode: insertion delay [min=0.284, max=0.301, avg=0.294, sd=0.004], skew [0.017 vs 0.100], 100% {0.284, 0.301} (wid=0.026 ws=0.014) (gid=0.281 gs=0.015)
[03/23 22:05:03     84s]     Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:03     84s]   Reducing clock tree power 3 done. (took cpu=0:00:00.6 real=0:00:00.3)
[03/23 22:05:03     84s]   Improving insertion delay...
[03/23 22:05:03     84s]     Clock DAG hash before 'Improving insertion delay': 11928199276521912588 5042363444636190086
[03/23 22:05:03     84s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[03/23 22:05:03     84s]       delay calculator: calls=17224, total_wall_time=0.763s, mean_wall_time=0.044ms
[03/23 22:05:03     84s]       legalizer: calls=2547, total_wall_time=0.063s, mean_wall_time=0.025ms
[03/23 22:05:03     84s]       steiner router: calls=11466, total_wall_time=3.376s, mean_wall_time=0.294ms
[03/23 22:05:03     84s]     Clock DAG stats after 'Improving insertion delay':
[03/23 22:05:03     84s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:03     84s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:03     84s]       misc counts      : r=1, pp=0
[03/23 22:05:03     84s]       cell areas       : b=0.000um^2, i=457.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.920um^2
[03/23 22:05:03     84s]       cell capacitance : b=0.000pF, i=0.621pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.621pF
[03/23 22:05:03     84s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:03     84s]       wire capacitance : top=0.000pF, trunk=0.185pF, leaf=1.109pF, total=1.294pF
[03/23 22:05:03     84s]       wire lengths     : top=0.000um, trunk=1239.202um, leaf=6835.193um, total=8074.395um
[03/23 22:05:03     84s]       hp wire lengths  : top=0.000um, trunk=1200.400um, leaf=2738.000um, total=3938.400um
[03/23 22:05:03     84s]     Clock DAG net violations after 'Improving insertion delay': none
[03/23 22:05:03     84s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/23 22:05:03     84s]       Trunk : target=0.100ns count=12 avg=0.059ns sd=0.011ns min=0.043ns max=0.084ns {7 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:03     84s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.007ns min=0.068ns max=0.099ns {0 <= 0.060ns, 1 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:03     84s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/23 22:05:03     84s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 6 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX6TR: 1 CLKINVX4TR: 1 
[03/23 22:05:03     84s]     Clock DAG hash after 'Improving insertion delay': 11928199276521912588 5042363444636190086
[03/23 22:05:03     84s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[03/23 22:05:03     84s]       delay calculator: calls=17224, total_wall_time=0.763s, mean_wall_time=0.044ms
[03/23 22:05:03     84s]       legalizer: calls=2547, total_wall_time=0.063s, mean_wall_time=0.025ms
[03/23 22:05:03     84s]       steiner router: calls=11466, total_wall_time=3.376s, mean_wall_time=0.294ms
[03/23 22:05:03     84s]     Primary reporting skew groups after 'Improving insertion delay':
[03/23 22:05:03     84s]       skew_group clk/typConstraintMode: insertion delay [min=0.284, max=0.301, avg=0.294, sd=0.004], skew [0.017 vs 0.100], 100% {0.284, 0.301} (wid=0.026 ws=0.014) (gid=0.281 gs=0.015)
[03/23 22:05:03     84s]           min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:03     84s]           max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG630_S2/CK
[03/23 22:05:03     84s]     Skew group summary after 'Improving insertion delay':
[03/23 22:05:03     84s]       skew_group clk/typConstraintMode: insertion delay [min=0.284, max=0.301, avg=0.294, sd=0.004], skew [0.017 vs 0.100], 100% {0.284, 0.301} (wid=0.026 ws=0.014) (gid=0.281 gs=0.015)
[03/23 22:05:03     84s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:03     84s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:03     84s]   Wire Opt OverFix...
[03/23 22:05:03     84s]     Clock DAG hash before 'Wire Opt OverFix': 11928199276521912588 5042363444636190086
[03/23 22:05:03     84s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[03/23 22:05:03     84s]       delay calculator: calls=17224, total_wall_time=0.763s, mean_wall_time=0.044ms
[03/23 22:05:03     84s]       legalizer: calls=2547, total_wall_time=0.063s, mean_wall_time=0.025ms
[03/23 22:05:03     84s]       steiner router: calls=11466, total_wall_time=3.376s, mean_wall_time=0.294ms
[03/23 22:05:03     84s]     Wire Reduction extra effort...
[03/23 22:05:03     84s]       Clock DAG hash before 'Wire Reduction extra effort': 11928199276521912588 5042363444636190086
[03/23 22:05:03     84s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[03/23 22:05:03     84s]         delay calculator: calls=17224, total_wall_time=0.763s, mean_wall_time=0.044ms
[03/23 22:05:03     84s]         legalizer: calls=2547, total_wall_time=0.063s, mean_wall_time=0.025ms
[03/23 22:05:03     84s]         steiner router: calls=11466, total_wall_time=3.376s, mean_wall_time=0.294ms
[03/23 22:05:03     84s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[03/23 22:05:03     84s]       Artificially removing short and long paths...
[03/23 22:05:03     84s]         Clock DAG hash before 'Artificially removing short and long paths': 11928199276521912588 5042363444636190086
[03/23 22:05:03     84s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 22:05:03     84s]           delay calculator: calls=17224, total_wall_time=0.763s, mean_wall_time=0.044ms
[03/23 22:05:03     84s]           legalizer: calls=2547, total_wall_time=0.063s, mean_wall_time=0.025ms
[03/23 22:05:03     84s]           steiner router: calls=11466, total_wall_time=3.376s, mean_wall_time=0.294ms
[03/23 22:05:03     84s]         For skew_group clk/typConstraintMode target band (0.284, 0.301)
[03/23 22:05:03     84s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:03     84s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:03     84s]       Global shorten wires A0...
[03/23 22:05:03     84s]         Clock DAG hash before 'Global shorten wires A0': 11928199276521912588 5042363444636190086
[03/23 22:05:03     84s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[03/23 22:05:03     84s]           delay calculator: calls=17224, total_wall_time=0.763s, mean_wall_time=0.044ms
[03/23 22:05:03     84s]           legalizer: calls=2547, total_wall_time=0.063s, mean_wall_time=0.025ms
[03/23 22:05:03     84s]           steiner router: calls=11466, total_wall_time=3.376s, mean_wall_time=0.294ms
[03/23 22:05:03     84s]         Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:03     84s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:03     84s]       Move For Wirelength - core...
[03/23 22:05:03     84s]         Clock DAG hash before 'Move For Wirelength - core': 11347297934214764313 3540159463469811139
[03/23 22:05:03     84s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/23 22:05:03     84s]           delay calculator: calls=17289, total_wall_time=0.766s, mean_wall_time=0.044ms
[03/23 22:05:03     84s]           legalizer: calls=2587, total_wall_time=0.064s, mean_wall_time=0.025ms
[03/23 22:05:03     84s]           steiner router: calls=11494, total_wall_time=3.385s, mean_wall_time=0.295ms
[03/23 22:05:03     84s]         Move for wirelength. considered=27, filtered=27, permitted=26, cannotCompute=2, computed=24, moveTooSmall=35, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=43, accepted=7
[03/23 22:05:03     84s]         Max accepted move=32.000um, total accepted move=135.600um, average move=19.371um
[03/23 22:05:03     84s]         Move for wirelength. considered=27, filtered=27, permitted=26, cannotCompute=2, computed=24, moveTooSmall=35, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=60, accepted=3
[03/23 22:05:03     84s]         Max accepted move=25.600um, total accepted move=54.800um, average move=18.266um
[03/23 22:05:04     84s]         Move for wirelength. considered=27, filtered=27, permitted=26, cannotCompute=2, computed=24, moveTooSmall=35, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=69, accepted=1
[03/23 22:05:04     84s]         Max accepted move=4.000um, total accepted move=4.000um, average move=4.000um
[03/23 22:05:04     84s]         Legalizer API calls during this step: 222 succeeded with high effort: 222 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:04     84s]       Move For Wirelength - core done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/23 22:05:04     84s]       Global shorten wires A1...
[03/23 22:05:04     84s]         Clock DAG hash before 'Global shorten wires A1': 12464470239770547901 3992119851750456215
[03/23 22:05:04     84s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[03/23 22:05:04     84s]           delay calculator: calls=17510, total_wall_time=0.785s, mean_wall_time=0.045ms
[03/23 22:05:04     84s]           legalizer: calls=2809, total_wall_time=0.070s, mean_wall_time=0.025ms
[03/23 22:05:04     84s]           steiner router: calls=11970, total_wall_time=3.646s, mean_wall_time=0.305ms
[03/23 22:05:04     84s]         Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:04     84s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:04     84s]       Move For Wirelength - core...
[03/23 22:05:04     84s]         Clock DAG hash before 'Move For Wirelength - core': 12464470239770547901 3992119851750456215
[03/23 22:05:04     84s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/23 22:05:04     84s]           delay calculator: calls=17526, total_wall_time=0.785s, mean_wall_time=0.045ms
[03/23 22:05:04     84s]           legalizer: calls=2847, total_wall_time=0.070s, mean_wall_time=0.025ms
[03/23 22:05:04     84s]           steiner router: calls=11996, total_wall_time=3.652s, mean_wall_time=0.304ms
[03/23 22:05:04     84s]         Move for wirelength. considered=27, filtered=27, permitted=26, cannotCompute=26, computed=0, moveTooSmall=33, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[03/23 22:05:04     84s]         Max accepted move=0.000um, total accepted move=0.000um
[03/23 22:05:04     84s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:04     84s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:04     84s]       Global shorten wires B...
[03/23 22:05:04     84s]         Clock DAG hash before 'Global shorten wires B': 12464470239770547901 3992119851750456215
[03/23 22:05:04     84s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[03/23 22:05:04     84s]           delay calculator: calls=17526, total_wall_time=0.785s, mean_wall_time=0.045ms
[03/23 22:05:04     84s]           legalizer: calls=2847, total_wall_time=0.070s, mean_wall_time=0.025ms
[03/23 22:05:04     84s]           steiner router: calls=11996, total_wall_time=3.652s, mean_wall_time=0.304ms
[03/23 22:05:04     84s]         Legalizer API calls during this step: 103 succeeded with high effort: 103 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:04     84s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:05:04     84s]       Move For Wirelength - branch...
[03/23 22:05:04     84s]         Clock DAG hash before 'Move For Wirelength - branch': 12464470239770547901 3992119851750456215
[03/23 22:05:04     84s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[03/23 22:05:04     84s]           delay calculator: calls=17572, total_wall_time=0.789s, mean_wall_time=0.045ms
[03/23 22:05:04     84s]           legalizer: calls=2950, total_wall_time=0.073s, mean_wall_time=0.025ms
[03/23 22:05:04     84s]           steiner router: calls=12084, total_wall_time=3.706s, mean_wall_time=0.307ms
[03/23 22:05:04     84s]         Move for wirelength. considered=27, filtered=27, permitted=26, cannotCompute=0, computed=26, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=26, accepted=0
[03/23 22:05:04     84s]         Max accepted move=0.000um, total accepted move=0.000um
[03/23 22:05:04     84s]         Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:04     84s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:04     84s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[03/23 22:05:04     84s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/23 22:05:04     84s]         cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:04     84s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:04     84s]         misc counts      : r=1, pp=0
[03/23 22:05:04     84s]         cell areas       : b=0.000um^2, i=457.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.920um^2
[03/23 22:05:04     84s]         cell capacitance : b=0.000pF, i=0.621pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.621pF
[03/23 22:05:04     84s]         sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:04     84s]         wire capacitance : top=0.000pF, trunk=0.179pF, leaf=1.108pF, total=1.286pF
[03/23 22:05:04     84s]         wire lengths     : top=0.000um, trunk=1196.000um, leaf=6826.993um, total=8022.993um
[03/23 22:05:04     84s]         hp wire lengths  : top=0.000um, trunk=1151.200um, leaf=2732.600um, total=3883.800um
[03/23 22:05:04     84s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[03/23 22:05:04     84s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/23 22:05:04     84s]         Trunk : target=0.100ns count=12 avg=0.058ns sd=0.011ns min=0.043ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:04     84s]         Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.006ns min=0.073ns max=0.099ns {0 <= 0.060ns, 1 <= 0.080ns, 5 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
[03/23 22:05:04     84s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[03/23 22:05:04     84s]          Invs: CLKINVX20TR: 15 CLKINVX16TR: 6 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX6TR: 1 CLKINVX4TR: 1 
[03/23 22:05:04     84s]       Clock DAG hash after 'Wire Reduction extra effort': 12464470239770547901 3992119851750456215
[03/23 22:05:04     84s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[03/23 22:05:04     84s]         delay calculator: calls=17582, total_wall_time=0.790s, mean_wall_time=0.045ms
[03/23 22:05:04     84s]         legalizer: calls=2976, total_wall_time=0.074s, mean_wall_time=0.025ms
[03/23 22:05:04     84s]         steiner router: calls=12088, total_wall_time=3.708s, mean_wall_time=0.307ms
[03/23 22:05:04     84s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/23 22:05:04     84s]         skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.301, avg=0.293, sd=0.003], skew [0.020 vs 0.100], 100% {0.281, 0.301} (wid=0.026 ws=0.014) (gid=0.279 gs=0.010)
[03/23 22:05:04     84s]             min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:04     84s]             max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG293_S2/CK
[03/23 22:05:04     84s]       Skew group summary after 'Wire Reduction extra effort':
[03/23 22:05:04     84s]         skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.301, avg=0.293, sd=0.003], skew [0.020 vs 0.100], 100% {0.281, 0.301} (wid=0.026 ws=0.014) (gid=0.279 gs=0.010)
[03/23 22:05:04     84s]       Legalizer API calls during this step: 429 succeeded with high effort: 429 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:04     84s]     Wire Reduction extra effort done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/23 22:05:04     84s]     Optimizing orientation...
[03/23 22:05:04     84s]     FlipOpt...
[03/23 22:05:04     84s]     Disconnecting clock tree from netlist...
[03/23 22:05:04     84s]     Disconnecting clock tree from netlist done.
[03/23 22:05:04     84s]     Performing Single Threaded FlipOpt
[03/23 22:05:04     84s]     Optimizing orientation on clock cells...
[03/23 22:05:04     84s]       Orientation Wirelength Optimization: Attempted = 28 , Succeeded = 2 , Constraints Broken = 24 , CannotMove = 2 , Illegal = 0 , Other = 0
[03/23 22:05:04     84s]     Optimizing orientation on clock cells done.
[03/23 22:05:04     84s]     Resynthesising clock tree into netlist...
[03/23 22:05:04     84s]       Reset timing graph...
[03/23 22:05:04     84s] Ignoring AAE DB Resetting ...
[03/23 22:05:04     84s]       Reset timing graph done.
[03/23 22:05:04     84s]     Resynthesising clock tree into netlist done.
[03/23 22:05:04     84s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:05:04     84s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:05:04     84s] End AAE Lib Interpolated Model. (MEM=3518.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:04     84s]     Clock DAG stats after 'Wire Opt OverFix':
[03/23 22:05:04     84s]       cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:04     84s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:04     84s]       misc counts      : r=1, pp=0
[03/23 22:05:04     84s]       cell areas       : b=0.000um^2, i=457.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.920um^2
[03/23 22:05:04     84s]       cell capacitance : b=0.000pF, i=0.621pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.621pF
[03/23 22:05:04     84s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:04     84s]       wire capacitance : top=0.000pF, trunk=0.179pF, leaf=1.106pF, total=1.285pF
[03/23 22:05:04     84s]       wire lengths     : top=0.000um, trunk=1200.800um, leaf=6815.595um, total=8016.395um
[03/23 22:05:04     84s]       hp wire lengths  : top=0.000um, trunk=1151.200um, leaf=2732.600um, total=3883.800um
[03/23 22:05:04     84s]     Clock DAG net violations after 'Wire Opt OverFix':
[03/23 22:05:04     84s]       Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[03/23 22:05:04     84s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/23 22:05:04     84s]       Trunk : target=0.100ns count=12 avg=0.058ns sd=0.010ns min=0.043ns max=0.084ns {8 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 22:05:04     84s]       Leaf  : target=0.100ns count=15 avg=0.091ns sd=0.006ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 5 <= 0.090ns, 5 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:04     84s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[03/23 22:05:04     84s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 6 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX6TR: 1 CLKINVX4TR: 1 
[03/23 22:05:04     84s]     Clock DAG hash after 'Wire Opt OverFix': 11681704452734488218 2638161309842381072
[03/23 22:05:04     84s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[03/23 22:05:04     84s]       delay calculator: calls=17609, total_wall_time=0.793s, mean_wall_time=0.045ms
[03/23 22:05:04     84s]       legalizer: calls=2976, total_wall_time=0.074s, mean_wall_time=0.025ms
[03/23 22:05:04     84s]       steiner router: calls=12190, total_wall_time=3.761s, mean_wall_time=0.309ms
[03/23 22:05:04     84s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/23 22:05:04     84s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.301, avg=0.293, sd=0.003], skew [0.020 vs 0.100], 100% {0.281, 0.301} (wid=0.026 ws=0.014) (gid=0.280 gs=0.011)
[03/23 22:05:04     84s]           min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:04     84s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG293_S2/CK
[03/23 22:05:04     84s]     Skew group summary after 'Wire Opt OverFix':
[03/23 22:05:04     84s]       skew_group clk/typConstraintMode: insertion delay [min=0.281, max=0.301, avg=0.293, sd=0.003], skew [0.020 vs 0.100], 100% {0.281, 0.301} (wid=0.026 ws=0.014) (gid=0.280 gs=0.011)
[03/23 22:05:04     84s]     Legalizer API calls during this step: 429 succeeded with high effort: 429 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:04     84s]   Wire Opt OverFix done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/23 22:05:04     84s]   Total capacitance is (rise=2.943pF fall=2.943pF), of which (rise=1.285pF fall=1.285pF) is wire, and (rise=1.658pF fall=1.658pF) is gate.
[03/23 22:05:04     84s]   Stage::Polishing done. (took cpu=0:00:04.0 real=0:00:02.3)
[03/23 22:05:04     84s]   Stage::Updating netlist...
[03/23 22:05:04     84s]   Reset timing graph...
[03/23 22:05:04     84s] Ignoring AAE DB Resetting ...
[03/23 22:05:04     84s]   Reset timing graph done.
[03/23 22:05:04     84s]   Setting non-default rules before calling refine place.
[03/23 22:05:04     84s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 22:05:04     84s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3518.8M, EPOCH TIME: 1679623504.341018
[03/23 22:05:04     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 22:05:04     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:04     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:04     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:04     85s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.009, REAL:0.006, MEM:3287.8M, EPOCH TIME: 1679623504.346642
[03/23 22:05:04     85s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:04     85s]   Leaving CCOpt scope - ClockRefiner...
[03/23 22:05:04     85s]   Assigned high priority to 26 instances.
[03/23 22:05:04     85s]   Soft fixed 26 clock instances.
[03/23 22:05:04     85s]   Performing Clock Only Refine Place.
[03/23 22:05:04     85s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[03/23 22:05:04     85s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3287.8M, EPOCH TIME: 1679623504.350371
[03/23 22:05:04     85s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3287.8M, EPOCH TIME: 1679623504.350535
[03/23 22:05:04     85s] Processing tracks to init pin-track alignment.
[03/23 22:05:04     85s] z: 2, totalTracks: 1
[03/23 22:05:04     85s] z: 4, totalTracks: 1
[03/23 22:05:04     85s] z: 6, totalTracks: 1
[03/23 22:05:04     85s] z: 8, totalTracks: 1
[03/23 22:05:04     85s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:04     85s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3287.8M, EPOCH TIME: 1679623504.353693
[03/23 22:05:04     85s] Info: 26 insts are soft-fixed.
[03/23 22:05:04     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:04     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:04     85s] 
[03/23 22:05:04     85s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:04     85s] OPERPROF:       Starting CMU at level 4, MEM:3351.8M, EPOCH TIME: 1679623504.367609
[03/23 22:05:04     85s] OPERPROF:       Finished CMU at level 4, CPU:0.007, REAL:0.004, MEM:3383.8M, EPOCH TIME: 1679623504.371828
[03/23 22:05:04     85s] 
[03/23 22:05:04     85s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:05:04     85s] Info: 26 insts are soft-fixed.
[03/23 22:05:04     85s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.024, REAL:0.020, MEM:3287.8M, EPOCH TIME: 1679623504.373257
[03/23 22:05:04     85s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3287.8M, EPOCH TIME: 1679623504.373373
[03/23 22:05:04     85s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3287.8M, EPOCH TIME: 1679623504.375478
[03/23 22:05:04     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3287.8MB).
[03/23 22:05:04     85s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.031, REAL:0.025, MEM:3287.8M, EPOCH TIME: 1679623504.375927
[03/23 22:05:04     85s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.031, REAL:0.026, MEM:3287.8M, EPOCH TIME: 1679623504.375981
[03/23 22:05:04     85s] TDRefine: refinePlace mode is spiral
[03/23 22:05:04     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.7
[03/23 22:05:04     85s] OPERPROF: Starting RefinePlace at level 1, MEM:3287.8M, EPOCH TIME: 1679623504.376075
[03/23 22:05:04     85s] *** Starting refinePlace (0:01:25 mem=3287.8M) ***
[03/23 22:05:04     85s] Total net bbox length = 7.769e+04 (3.396e+04 4.373e+04) (ext = 3.307e+03)
[03/23 22:05:04     85s] 
[03/23 22:05:04     85s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:04     85s] Info: 26 insts are soft-fixed.
[03/23 22:05:04     85s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:04     85s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:04     85s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:04     85s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:04     85s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:04     85s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3287.8M, EPOCH TIME: 1679623504.384049
[03/23 22:05:04     85s] Starting refinePlace ...
[03/23 22:05:04     85s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:04     85s] One DDP V2 for no tweak run.
[03/23 22:05:04     85s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:04     85s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3287.8MB
[03/23 22:05:04     85s] Statistics of distance of Instance movement in refine placement:
[03/23 22:05:04     85s]   maximum (X+Y) =         0.00 um
[03/23 22:05:04     85s]   mean    (X+Y) =         0.00 um
[03/23 22:05:04     85s] Summary Report:
[03/23 22:05:04     85s] Instances move: 0 (out of 2621 movable)
[03/23 22:05:04     85s] Instances flipped: 0
[03/23 22:05:04     85s] Mean displacement: 0.00 um
[03/23 22:05:04     85s] Max displacement: 0.00 um 
[03/23 22:05:04     85s] Total instances moved : 0
[03/23 22:05:04     85s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:3287.8M, EPOCH TIME: 1679623504.388356
[03/23 22:05:04     85s] Total net bbox length = 7.769e+04 (3.396e+04 4.373e+04) (ext = 3.307e+03)
[03/23 22:05:04     85s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3287.8MB
[03/23 22:05:04     85s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3287.8MB) @(0:01:25 - 0:01:25).
[03/23 22:05:04     85s] *** Finished refinePlace (0:01:25 mem=3287.8M) ***
[03/23 22:05:04     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.7
[03/23 22:05:04     85s] OPERPROF: Finished RefinePlace at level 1, CPU:0.014, REAL:0.014, MEM:3287.8M, EPOCH TIME: 1679623504.390075
[03/23 22:05:04     85s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3287.8M, EPOCH TIME: 1679623504.390171
[03/23 22:05:04     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:26).
[03/23 22:05:04     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:04     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:04     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:04     85s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:3287.8M, EPOCH TIME: 1679623504.395495
[03/23 22:05:04     85s]   ClockRefiner summary
[03/23 22:05:04     85s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 742).
[03/23 22:05:04     85s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 26).
[03/23 22:05:04     85s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 716).
[03/23 22:05:04     85s]   Restoring pStatusCts on 26 clock instances.
[03/23 22:05:04     85s]   Revert refine place priority changes on 0 instances.
[03/23 22:05:04     85s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 22:05:04     85s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:05:04     85s]   CCOpt::Phase::Implementation done. (took cpu=0:00:05.1 real=0:00:03.1)
[03/23 22:05:04     85s]   CCOpt::Phase::eGRPC...
[03/23 22:05:04     85s]   eGR Post Conditioning loop iteration 0...
[03/23 22:05:04     85s]     Clock implementation routing...
[03/23 22:05:04     85s]       Leaving CCOpt scope - Routing Tools...
[03/23 22:05:04     85s] Net route status summary:
[03/23 22:05:04     85s]   Clock:        27 (unrouted=27, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:05:04     85s]   Non-clock:  5610 (unrouted=2949, trialRouted=2661, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2949, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:05:04     85s]       Routing using eGR only...
[03/23 22:05:04     85s]         Early Global Route - eGR only step...
[03/23 22:05:04     85s] (ccopt eGR): There are 27 nets to be routed. 0 nets have skip routing designation.
[03/23 22:05:04     85s] (ccopt eGR): There are 27 nets for routing of which 27 have one or more fixed wires.
[03/23 22:05:04     85s] (ccopt eGR): Start to route 27 all nets
[03/23 22:05:04     85s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:04     85s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:04     85s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3287.84 MB )
[03/23 22:05:04     85s] (I)      ================== Layers ==================
[03/23 22:05:04     85s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:04     85s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:05:04     85s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:04     85s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:05:04     85s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:05:04     85s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:05:04     85s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:05:04     85s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:05:04     85s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:05:04     85s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:05:04     85s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:05:04     85s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:05:04     85s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:05:04     85s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:05:04     85s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:05:04     85s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:05:04     85s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:05:04     85s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:05:04     85s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:05:04     85s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:04     85s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:05:04     85s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:04     85s] (I)      Started Import and model ( Curr Mem: 3287.84 MB )
[03/23 22:05:04     85s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:04     85s] (I)      == Non-default Options ==
[03/23 22:05:04     85s] (I)      Clean congestion better                            : true
[03/23 22:05:04     85s] (I)      Estimate vias on DPT layer                         : true
[03/23 22:05:04     85s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 22:05:04     85s] (I)      Layer constraints as soft constraints              : true
[03/23 22:05:04     85s] (I)      Soft top layer                                     : true
[03/23 22:05:04     85s] (I)      Skip prospective layer relax nets                  : true
[03/23 22:05:04     85s] (I)      Better NDR handling                                : true
[03/23 22:05:04     85s] (I)      Improved NDR modeling in LA                        : true
[03/23 22:05:04     85s] (I)      Routing cost fix for NDR handling                  : true
[03/23 22:05:04     85s] (I)      Block tracks for preroutes                         : true
[03/23 22:05:04     85s] (I)      Assign IRoute by net group key                     : true
[03/23 22:05:04     85s] (I)      Block unroutable channels                          : true
[03/23 22:05:04     85s] (I)      Block unroutable channels 3D                       : true
[03/23 22:05:04     85s] (I)      Bound layer relaxed segment wl                     : true
[03/23 22:05:04     85s] (I)      Blocked pin reach length threshold                 : 2
[03/23 22:05:04     85s] (I)      Check blockage within NDR space in TA              : true
[03/23 22:05:04     85s] (I)      Skip must join for term with via pillar            : true
[03/23 22:05:04     85s] (I)      Model find APA for IO pin                          : true
[03/23 22:05:04     85s] (I)      On pin location for off pin term                   : true
[03/23 22:05:04     85s] (I)      Handle EOL spacing                                 : true
[03/23 22:05:04     85s] (I)      Merge PG vias by gap                               : true
[03/23 22:05:04     85s] (I)      Maximum routing layer                              : 4
[03/23 22:05:04     85s] (I)      Route selected nets only                           : true
[03/23 22:05:04     85s] (I)      Refine MST                                         : true
[03/23 22:05:04     85s] (I)      Honor PRL                                          : true
[03/23 22:05:04     85s] (I)      Strong congestion aware                            : true
[03/23 22:05:04     85s] (I)      Improved initial location for IRoutes              : true
[03/23 22:05:04     85s] (I)      Multi panel TA                                     : true
[03/23 22:05:04     85s] (I)      Penalize wire overlap                              : true
[03/23 22:05:04     85s] (I)      Expand small instance blockage                     : true
[03/23 22:05:04     85s] (I)      Reduce via in TA                                   : true
[03/23 22:05:04     85s] (I)      SS-aware routing                                   : true
[03/23 22:05:04     85s] (I)      Improve tree edge sharing                          : true
[03/23 22:05:04     85s] (I)      Improve 2D via estimation                          : true
[03/23 22:05:04     85s] (I)      Refine Steiner tree                                : true
[03/23 22:05:04     85s] (I)      Build spine tree                                   : true
[03/23 22:05:04     85s] (I)      Model pass through capacity                        : true
[03/23 22:05:04     85s] (I)      Extend blockages by a half GCell                   : true
[03/23 22:05:04     85s] (I)      Consider pin shapes                                : true
[03/23 22:05:04     85s] (I)      Consider pin shapes for all nodes                  : true
[03/23 22:05:04     85s] (I)      Consider NR APA                                    : true
[03/23 22:05:04     85s] (I)      Consider IO pin shape                              : true
[03/23 22:05:04     85s] (I)      Fix pin connection bug                             : true
[03/23 22:05:04     85s] (I)      Consider layer RC for local wires                  : true
[03/23 22:05:04     85s] (I)      Route to clock mesh pin                            : true
[03/23 22:05:04     85s] (I)      LA-aware pin escape length                         : 2
[03/23 22:05:04     85s] (I)      Connect multiple ports                             : true
[03/23 22:05:04     85s] (I)      Split for must join                                : true
[03/23 22:05:04     85s] (I)      Number of threads                                  : 6
[03/23 22:05:04     85s] (I)      Routing effort level                               : 10000
[03/23 22:05:04     85s] (I)      Prefer layer length threshold                      : 8
[03/23 22:05:04     85s] (I)      Overflow penalty cost                              : 10
[03/23 22:05:04     85s] (I)      A-star cost                                        : 0.300000
[03/23 22:05:04     85s] (I)      Misalignment cost                                  : 10.000000
[03/23 22:05:04     85s] (I)      Threshold for short IRoute                         : 6
[03/23 22:05:04     85s] (I)      Via cost during post routing                       : 1.000000
[03/23 22:05:04     85s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 22:05:04     85s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 22:05:04     85s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 22:05:04     85s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 22:05:04     85s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 22:05:04     85s] (I)      PG-aware similar topology routing                  : true
[03/23 22:05:04     85s] (I)      Maze routing via cost fix                          : true
[03/23 22:05:04     85s] (I)      Apply PRL on PG terms                              : true
[03/23 22:05:04     85s] (I)      Apply PRL on obs objects                           : true
[03/23 22:05:04     85s] (I)      Handle range-type spacing rules                    : true
[03/23 22:05:04     85s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 22:05:04     85s] (I)      Parallel spacing query fix                         : true
[03/23 22:05:04     85s] (I)      Force source to root IR                            : true
[03/23 22:05:04     85s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 22:05:04     85s] (I)      Do not relax to DPT layer                          : true
[03/23 22:05:04     85s] (I)      No DPT in post routing                             : true
[03/23 22:05:04     85s] (I)      Modeling PG via merging fix                        : true
[03/23 22:05:04     85s] (I)      Shield aware TA                                    : true
[03/23 22:05:04     85s] (I)      Strong shield aware TA                             : true
[03/23 22:05:04     85s] (I)      Overflow calculation fix in LA                     : true
[03/23 22:05:04     85s] (I)      Post routing fix                                   : true
[03/23 22:05:04     85s] (I)      Strong post routing                                : true
[03/23 22:05:04     85s] (I)      Access via pillar from top                         : true
[03/23 22:05:04     85s] (I)      NDR via pillar fix                                 : true
[03/23 22:05:04     85s] (I)      Violation on path threshold                        : 1
[03/23 22:05:04     85s] (I)      Pass through capacity modeling                     : true
[03/23 22:05:04     85s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 22:05:04     85s] (I)      Select term pin box for io pin                     : true
[03/23 22:05:04     85s] (I)      Penalize NDR sharing                               : true
[03/23 22:05:04     85s] (I)      Enable special modeling                            : false
[03/23 22:05:04     85s] (I)      Keep fixed segments                                : true
[03/23 22:05:04     85s] (I)      Reorder net groups by key                          : true
[03/23 22:05:04     85s] (I)      Increase net scenic ratio                          : true
[03/23 22:05:04     85s] (I)      Method to set GCell size                           : row
[03/23 22:05:04     85s] (I)      Connect multiple ports and must join fix           : true
[03/23 22:05:04     85s] (I)      Avoid high resistance layers                       : true
[03/23 22:05:04     85s] (I)      Model find APA for IO pin fix                      : true
[03/23 22:05:04     85s] (I)      Avoid connecting non-metal layers                  : true
[03/23 22:05:04     85s] (I)      Use track pitch for NDR                            : true
[03/23 22:05:04     85s] (I)      Enable layer relax to lower layer                  : true
[03/23 22:05:04     85s] (I)      Enable layer relax to upper layer                  : true
[03/23 22:05:04     85s] (I)      Top layer relaxation fix                           : true
[03/23 22:05:04     85s] (I)      Handle non-default track width                     : false
[03/23 22:05:04     85s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:05:04     85s] (I)      Use row-based GCell size
[03/23 22:05:04     85s] (I)      Use row-based GCell align
[03/23 22:05:04     85s] (I)      layer 0 area = 89000
[03/23 22:05:04     85s] (I)      layer 1 area = 120000
[03/23 22:05:04     85s] (I)      layer 2 area = 120000
[03/23 22:05:04     85s] (I)      layer 3 area = 120000
[03/23 22:05:04     85s] (I)      GCell unit size   : 3600
[03/23 22:05:04     85s] (I)      GCell multiplier  : 1
[03/23 22:05:04     85s] (I)      GCell row height  : 3600
[03/23 22:05:04     85s] (I)      Actual row height : 3600
[03/23 22:05:04     85s] (I)      GCell align ref   : 7000 7000
[03/23 22:05:04     85s] [NR-eGR] Track table information for default rule: 
[03/23 22:05:04     85s] [NR-eGR] M1 has single uniform track structure
[03/23 22:05:04     85s] [NR-eGR] M2 has single uniform track structure
[03/23 22:05:04     85s] [NR-eGR] M3 has single uniform track structure
[03/23 22:05:04     85s] [NR-eGR] M4 has single uniform track structure
[03/23 22:05:04     85s] [NR-eGR] M5 has single uniform track structure
[03/23 22:05:04     85s] [NR-eGR] M6 has single uniform track structure
[03/23 22:05:04     85s] [NR-eGR] MQ has single uniform track structure
[03/23 22:05:04     85s] [NR-eGR] LM has single uniform track structure
[03/23 22:05:04     85s] (I)      ============== Default via ===============
[03/23 22:05:04     85s] (I)      +---+------------------+-----------------+
[03/23 22:05:04     85s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:05:04     85s] (I)      +---+------------------+-----------------+
[03/23 22:05:04     85s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:05:04     85s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:05:04     85s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:05:04     85s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:05:04     85s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:05:04     85s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:05:04     85s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:05:04     85s] (I)      +---+------------------+-----------------+
[03/23 22:05:04     85s] [NR-eGR] Read 74 PG shapes
[03/23 22:05:04     85s] [NR-eGR] Read 0 clock shapes
[03/23 22:05:04     85s] [NR-eGR] Read 0 other shapes
[03/23 22:05:04     85s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:05:04     85s] [NR-eGR] #Instance Blockages : 0
[03/23 22:05:04     85s] [NR-eGR] #PG Blockages       : 74
[03/23 22:05:04     85s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:05:04     85s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:05:04     85s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:05:04     85s] [NR-eGR] #Other Blockages    : 0
[03/23 22:05:04     85s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:05:04     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 22:05:04     85s] [NR-eGR] Read 2688 nets ( ignored 2661 )
[03/23 22:05:04     85s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 22:05:04     85s] (I)      early_global_route_priority property id does not exist.
[03/23 22:05:04     85s] (I)      Read Num Blocks=4831  Num Prerouted Wires=0  Num CS=0
[03/23 22:05:04     85s] (I)      Layer 1 (V) : #blockages 1793 : #preroutes 0
[03/23 22:05:04     85s] (I)      Layer 2 (H) : #blockages 2398 : #preroutes 0
[03/23 22:05:04     85s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 22:05:04     85s] (I)      Moved 1 terms for better access 
[03/23 22:05:04     85s] (I)      Number of ignored nets                =      0
[03/23 22:05:04     85s] (I)      Number of connected nets              =      0
[03/23 22:05:04     85s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 22:05:04     85s] (I)      Number of clock nets                  =     27.  Ignored: No
[03/23 22:05:04     85s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:05:04     85s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:05:04     85s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:05:04     85s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:05:04     85s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:05:04     85s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:05:04     85s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:05:04     85s] [NR-eGR] There are 27 clock nets ( 27 with NDR ).
[03/23 22:05:04     85s] (I)      Ndr track 0 does not exist
[03/23 22:05:04     85s] (I)      Ndr track 0 does not exist
[03/23 22:05:04     85s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:05:04     85s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:05:04     85s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:05:04     85s] (I)      Site width          :   400  (dbu)
[03/23 22:05:04     85s] (I)      Row height          :  3600  (dbu)
[03/23 22:05:04     85s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:05:04     85s] (I)      GCell width         :  3600  (dbu)
[03/23 22:05:04     85s] (I)      GCell height        :  3600  (dbu)
[03/23 22:05:04     85s] (I)      Grid                :    83   138     4
[03/23 22:05:04     85s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:05:04     85s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:05:04     85s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:05:04     85s] (I)      Default wire width  :   160   200   200   200
[03/23 22:05:04     85s] (I)      Default wire space  :   160   200   200   200
[03/23 22:05:04     85s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:05:04     85s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:05:04     85s] (I)      First track coord   :   400   400   400   400
[03/23 22:05:04     85s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:05:04     85s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:05:04     85s] (I)      Num of masks        :     1     1     1     1
[03/23 22:05:04     85s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:05:04     85s] (I)      --------------------------------------------------------
[03/23 22:05:04     85s] 
[03/23 22:05:04     85s] [NR-eGR] ============ Routing rule table ============
[03/23 22:05:04     85s] [NR-eGR] Rule id: 0  Nets: 27
[03/23 22:05:04     85s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 22:05:04     85s] (I)                    Layer    2    3    4 
[03/23 22:05:04     85s] (I)                    Pitch  800  800  800 
[03/23 22:05:04     85s] (I)             #Used tracks    2    2    2 
[03/23 22:05:04     85s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:04     85s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 22:05:04     85s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:05:04     85s] (I)                    Layer    2    3    4 
[03/23 22:05:04     85s] (I)                    Pitch  400  400  400 
[03/23 22:05:04     85s] (I)             #Used tracks    1    1    1 
[03/23 22:05:04     85s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:04     85s] [NR-eGR] ========================================
[03/23 22:05:04     85s] [NR-eGR] 
[03/23 22:05:04     85s] (I)      =============== Blocked Tracks ===============
[03/23 22:05:04     85s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:04     85s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:05:04     85s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:04     85s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:05:04     85s] (I)      |     2 |  103362 |    23299 |        22.54% |
[03/23 22:05:04     85s] (I)      |     3 |  103667 |    47342 |        45.67% |
[03/23 22:05:04     85s] (I)      |     4 |  103362 |    38031 |        36.79% |
[03/23 22:05:04     85s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:04     85s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3279.84 MB )
[03/23 22:05:04     85s] (I)      Reset routing kernel
[03/23 22:05:04     85s] (I)      Started Global Routing ( Curr Mem: 3279.84 MB )
[03/23 22:05:04     85s] (I)      totalPins=769  totalGlobalPin=769 (100.00%)
[03/23 22:05:04     85s] (I)      total 2D Cap : 133388 = (62665 H, 70723 V)
[03/23 22:05:04     85s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [3, 4]
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1a Route ============
[03/23 22:05:04     85s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 152
[03/23 22:05:04     85s] (I)      Usage: 2523 = (1151 H, 1372 V) = (1.84% H, 1.94% V) = (4.144e+03um H, 4.939e+03um V)
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1b Route ============
[03/23 22:05:04     85s] (I)      Usage: 2521 = (1150 H, 1371 V) = (1.84% H, 1.94% V) = (4.140e+03um H, 4.936e+03um V)
[03/23 22:05:04     85s] (I)      Overflow of layer group 1: 1.79% H + 1.69% V. EstWL: 9.075600e+03um
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1c Route ============
[03/23 22:05:04     85s] (I)      Level2 Grid: 17 x 28
[03/23 22:05:04     85s] (I)      Usage: 2524 = (1158 H, 1366 V) = (1.85% H, 1.93% V) = (4.169e+03um H, 4.918e+03um V)
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1d Route ============
[03/23 22:05:04     85s] (I)      Usage: 2561 = (1190 H, 1371 V) = (1.90% H, 1.94% V) = (4.284e+03um H, 4.936e+03um V)
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1e Route ============
[03/23 22:05:04     85s] (I)      Usage: 2559 = (1188 H, 1371 V) = (1.90% H, 1.94% V) = (4.277e+03um H, 4.936e+03um V)
[03/23 22:05:04     85s] [NR-eGR] Early Global Route overflow of layer group 1: 1.79% H + 1.65% V. EstWL: 9.212400e+03um
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1f Route ============
[03/23 22:05:04     85s] (I)      Usage: 2802 = (1293 H, 1509 V) = (2.06% H, 2.13% V) = (4.655e+03um H, 5.432e+03um V)
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1g Route ============
[03/23 22:05:04     85s] (I)      Usage: 1440 = (720 H, 720 V) = (1.15% H, 1.02% V) = (2.592e+03um H, 2.592e+03um V)
[03/23 22:05:04     85s] (I)      #Nets         : 27
[03/23 22:05:04     85s] (I)      #Relaxed nets : 25
[03/23 22:05:04     85s] (I)      Wire length   : 8
[03/23 22:05:04     85s] [NR-eGR] Create a new net group with 25 nets and layer range [2, 4]
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1h Route ============
[03/23 22:05:04     85s] (I)      Usage: 1356 = (670 H, 686 V) = (1.07% H, 0.97% V) = (2.412e+03um H, 2.470e+03um V)
[03/23 22:05:04     85s] (I)      total 2D Cap : 232680 = (62665 H, 170015 V)
[03/23 22:05:04     85s] [NR-eGR] Layer group 2: route 25 net(s) in layer range [2, 4]
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1a Route ============
[03/23 22:05:04     85s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 156
[03/23 22:05:04     85s] (I)      Usage: 5197 = (2502 H, 2695 V) = (3.99% H, 1.59% V) = (9.007e+03um H, 9.702e+03um V)
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1b Route ============
[03/23 22:05:04     85s] (I)      Usage: 5197 = (2502 H, 2695 V) = (3.99% H, 1.59% V) = (9.007e+03um H, 9.702e+03um V)
[03/23 22:05:04     85s] (I)      Overflow of layer group 2: 1.48% H + 0.00% V. EstWL: 1.870920e+04um
[03/23 22:05:04     85s] (I)      Congestion metric : 1.48%H 0.00%V, 1.48%HV
[03/23 22:05:04     85s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1c Route ============
[03/23 22:05:04     85s] (I)      Level2 Grid: 17 x 28
[03/23 22:05:04     85s] (I)      Usage: 5201 = (2502 H, 2699 V) = (3.99% H, 1.59% V) = (9.007e+03um H, 9.716e+03um V)
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1d Route ============
[03/23 22:05:04     85s] (I)      Usage: 6198 = (2431 H, 3767 V) = (3.88% H, 2.22% V) = (8.752e+03um H, 1.356e+04um V)
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1e Route ============
[03/23 22:05:04     85s] (I)      Usage: 6262 = (2414 H, 3848 V) = (3.85% H, 2.26% V) = (8.690e+03um H, 1.385e+04um V)
[03/23 22:05:04     85s] [NR-eGR] Early Global Route overflow of layer group 2: 1.77% H + 0.00% V. EstWL: 2.254320e+04um
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1f Route ============
[03/23 22:05:04     85s] (I)      Usage: 6344 = (2398 H, 3946 V) = (3.83% H, 2.32% V) = (8.633e+03um H, 1.421e+04um V)
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1g Route ============
[03/23 22:05:04     85s] (I)      Usage: 5868 = (2383 H, 3485 V) = (3.80% H, 2.05% V) = (8.579e+03um H, 1.255e+04um V)
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] (I)      ============  Phase 1h Route ============
[03/23 22:05:04     85s] (I)      Usage: 5861 = (2380 H, 3481 V) = (3.80% H, 2.05% V) = (8.568e+03um H, 1.253e+04um V)
[03/23 22:05:04     85s] (I)      
[03/23 22:05:04     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:05:04     85s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:05:04     85s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:05:04     85s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 22:05:04     85s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:04     85s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:05:04     85s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:05:04     85s] [NR-eGR]      M3 ( 3)        14( 0.13%)         4( 0.04%)   ( 0.16%) 
[03/23 22:05:04     85s] [NR-eGR]      M4 ( 4)        15( 0.13%)         0( 0.00%)   ( 0.13%) 
[03/23 22:05:04     85s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:04     85s] [NR-eGR]        Total        29( 0.09%)         4( 0.01%)   ( 0.10%) 
[03/23 22:05:04     85s] [NR-eGR] 
[03/23 22:05:04     85s] (I)      Finished Global Routing ( CPU: 0.38 sec, Real: 0.30 sec, Curr Mem: 3287.84 MB )
[03/23 22:05:04     85s] (I)      total 2D Cap : 250830 = (75565 H, 175265 V)
[03/23 22:05:04     85s] [NR-eGR] Overflow after Early Global Route 0.16% H + 0.00% V
[03/23 22:05:04     85s] (I)      ============= Track Assignment ============
[03/23 22:05:04     85s] (I)      Started Track Assignment (6T) ( Curr Mem: 3287.84 MB )
[03/23 22:05:04     85s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 22:05:04     85s] (I)      Run Multi-thread track assignment
[03/23 22:05:04     85s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3287.84 MB )
[03/23 22:05:04     85s] (I)      Started Export ( Curr Mem: 3287.84 MB )
[03/23 22:05:04     85s] [NR-eGR]             Length (um)   Vias 
[03/23 22:05:04     85s] [NR-eGR] -------------------------------
[03/23 22:05:04     85s] [NR-eGR]  M1  (1H)             0   9448 
[03/23 22:05:04     85s] [NR-eGR]  M2  (2V)         44844  14991 
[03/23 22:05:04     85s] [NR-eGR]  M3  (3H)         42489   1010 
[03/23 22:05:04     85s] [NR-eGR]  M4  (4V)          9789      0 
[03/23 22:05:04     85s] [NR-eGR]  M5  (5H)             0      0 
[03/23 22:05:04     85s] [NR-eGR]  M6  (6V)             0      0 
[03/23 22:05:04     85s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 22:05:04     85s] [NR-eGR]  LM  (8V)             0      0 
[03/23 22:05:04     85s] [NR-eGR] -------------------------------
[03/23 22:05:04     85s] [NR-eGR]      Total        97122  25449 
[03/23 22:05:04     85s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:04     85s] [NR-eGR] Total half perimeter of net bounding box: 77691um
[03/23 22:05:04     85s] [NR-eGR] Total length: 97122um, number of vias: 25449
[03/23 22:05:04     85s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:04     85s] [NR-eGR] Total eGR-routed clock nets wire length: 10839um, number of vias: 2405
[03/23 22:05:04     85s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:04     85s] [NR-eGR] Report for selected net(s) only.
[03/23 22:05:04     85s] [NR-eGR]             Length (um)  Vias 
[03/23 22:05:04     85s] [NR-eGR] ------------------------------
[03/23 22:05:04     85s] [NR-eGR]  M1  (1H)             0   768 
[03/23 22:05:04     85s] [NR-eGR]  M2  (2V)          3680  1143 
[03/23 22:05:04     85s] [NR-eGR]  M3  (3H)          3791   494 
[03/23 22:05:04     85s] [NR-eGR]  M4  (4V)          3369     0 
[03/23 22:05:04     85s] [NR-eGR]  M5  (5H)             0     0 
[03/23 22:05:04     85s] [NR-eGR]  M6  (6V)             0     0 
[03/23 22:05:04     85s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 22:05:04     85s] [NR-eGR]  LM  (8V)             0     0 
[03/23 22:05:04     85s] [NR-eGR] ------------------------------
[03/23 22:05:04     85s] [NR-eGR]      Total        10839  2405 
[03/23 22:05:04     85s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:04     85s] [NR-eGR] Total half perimeter of net bounding box: 3896um
[03/23 22:05:04     85s] [NR-eGR] Total length: 10839um, number of vias: 2405
[03/23 22:05:04     85s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:04     85s] [NR-eGR] Total routed clock nets wire length: 10839um, number of vias: 2405
[03/23 22:05:04     85s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:04     85s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3287.84 MB )
[03/23 22:05:04     85s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.38 sec, Curr Mem: 3287.84 MB )
[03/23 22:05:04     85s] (I)      ======================================= Runtime Summary =======================================
[03/23 22:05:04     85s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 22:05:04     85s] (I)      -----------------------------------------------------------------------------------------------
[03/23 22:05:04     85s] (I)       Early Global Route kernel                   100.00%  65.56 sec  65.94 sec  0.38 sec  0.47 sec 
[03/23 22:05:04     85s] (I)       +-Import and model                           10.52%  65.57 sec  65.61 sec  0.04 sec  0.04 sec 
[03/23 22:05:04     85s] (I)       | +-Create place DB                           1.84%  65.57 sec  65.57 sec  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | | +-Import place data                       1.80%  65.57 sec  65.57 sec  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | | | +-Read instances and placement          0.64%  65.57 sec  65.57 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Read nets                             1.08%  65.57 sec  65.57 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | +-Create route DB                           6.37%  65.57 sec  65.60 sec  0.02 sec  0.02 sec 
[03/23 22:05:04     85s] (I)       | | +-Import route data (6T)                  5.30%  65.58 sec  65.60 sec  0.02 sec  0.02 sec 
[03/23 22:05:04     85s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.15%  65.58 sec  65.59 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Read routing blockages              0.00%  65.58 sec  65.58 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Read instance blockages             0.22%  65.58 sec  65.58 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Read PG blockages                   0.46%  65.58 sec  65.58 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Read clock blockages                0.02%  65.59 sec  65.59 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Read other blockages                0.03%  65.59 sec  65.59 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Read halo blockages                 0.01%  65.59 sec  65.59 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Read boundary cut boxes             0.00%  65.59 sec  65.59 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Read blackboxes                       0.01%  65.59 sec  65.59 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Read prerouted                        0.22%  65.59 sec  65.59 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Read unlegalized nets                 0.07%  65.59 sec  65.59 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Read nets                             0.04%  65.59 sec  65.59 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Set up via pillars                    0.00%  65.59 sec  65.59 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Initialize 3D grid graph              0.06%  65.59 sec  65.59 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Model blockage capacity               1.49%  65.59 sec  65.59 sec  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Initialize 3D capacity              1.32%  65.59 sec  65.59 sec  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | | | +-Move terms for access (6T)            0.45%  65.59 sec  65.60 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | +-Read aux data                             0.00%  65.60 sec  65.60 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | +-Others data preparation                   0.04%  65.60 sec  65.60 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | +-Create route kernel                       1.99%  65.60 sec  65.61 sec  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       +-Global Routing                             79.76%  65.61 sec  65.91 sec  0.30 sec  0.38 sec 
[03/23 22:05:04     85s] (I)       | +-Initialization                            0.03%  65.61 sec  65.61 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | +-Net group 1                              28.05%  65.61 sec  65.71 sec  0.11 sec  0.14 sec 
[03/23 22:05:04     85s] (I)       | | +-Generate topology (6T)                  0.78%  65.61 sec  65.61 sec  0.00 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1a                                1.04%  65.61 sec  65.62 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Pattern routing (6T)                  0.43%  65.61 sec  65.61 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.21%  65.61 sec  65.62 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1b                                0.63%  65.62 sec  65.62 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Monotonic routing (6T)                0.48%  65.62 sec  65.62 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1c                                0.41%  65.62 sec  65.62 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Two level Routing                     0.36%  65.62 sec  65.62 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  65.62 sec  65.62 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  65.62 sec  65.62 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1d                               11.15%  65.62 sec  65.66 sec  0.04 sec  0.07 sec 
[03/23 22:05:04     85s] (I)       | | | +-Detoured routing (6T)                11.07%  65.62 sec  65.66 sec  0.04 sec  0.07 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1e                                0.37%  65.66 sec  65.66 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Route legalization                    0.26%  65.66 sec  65.66 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Legalize Blockage Violations        0.22%  65.66 sec  65.66 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1f                               10.45%  65.66 sec  65.70 sec  0.04 sec  0.04 sec 
[03/23 22:05:04     85s] (I)       | | | +-Congestion clean                     10.38%  65.66 sec  65.70 sec  0.04 sec  0.04 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1g                                0.75%  65.70 sec  65.71 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Post Routing                          0.69%  65.70 sec  65.71 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1h                                0.09%  65.71 sec  65.71 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Post Routing                          0.02%  65.71 sec  65.71 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Layer assignment (6T)                   1.37%  65.71 sec  65.71 sec  0.01 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | +-Net group 2                              50.76%  65.71 sec  65.91 sec  0.19 sec  0.24 sec 
[03/23 22:05:04     85s] (I)       | | +-Generate topology (6T)                  0.30%  65.71 sec  65.72 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1a                                0.81%  65.72 sec  65.72 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Pattern routing (6T)                  0.48%  65.72 sec  65.72 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.13%  65.72 sec  65.72 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Add via demand to 2D                  0.03%  65.72 sec  65.72 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1b                                0.66%  65.72 sec  65.72 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Monotonic routing (6T)                0.45%  65.72 sec  65.72 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1c                                0.50%  65.72 sec  65.72 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Two level Routing                     0.44%  65.72 sec  65.72 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  65.72 sec  65.72 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Two Level Routing (Strong)          0.19%  65.72 sec  65.72 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1d                               20.32%  65.72 sec  65.80 sec  0.08 sec  0.11 sec 
[03/23 22:05:04     85s] (I)       | | | +-Detoured routing (6T)                20.24%  65.73 sec  65.80 sec  0.08 sec  0.11 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1e                                0.44%  65.80 sec  65.80 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Route legalization                    0.33%  65.80 sec  65.80 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | | +-Legalize Blockage Violations        0.28%  65.80 sec  65.80 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1f                               19.88%  65.80 sec  65.88 sec  0.08 sec  0.08 sec 
[03/23 22:05:04     85s] (I)       | | | +-Congestion clean                     19.80%  65.80 sec  65.88 sec  0.08 sec  0.08 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1g                                1.91%  65.88 sec  65.89 sec  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | | | +-Post Routing                          1.85%  65.88 sec  65.89 sec  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | | +-Phase 1h                                1.20%  65.89 sec  65.89 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | | +-Post Routing                          1.13%  65.89 sec  65.89 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Layer assignment (6T)                   2.87%  65.89 sec  65.90 sec  0.01 sec  0.02 sec 
[03/23 22:05:04     85s] (I)       +-Export 3D cong map                          0.55%  65.91 sec  65.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | +-Export 2D cong map                        0.12%  65.91 sec  65.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       +-Extract Global 3D Wires                     0.02%  65.91 sec  65.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       +-Track Assignment (6T)                       1.72%  65.91 sec  65.92 sec  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | +-Initialization                            0.02%  65.91 sec  65.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | +-Track Assignment Kernel                   1.54%  65.91 sec  65.92 sec  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | +-Free Memory                               0.00%  65.92 sec  65.92 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       +-Export                                      5.12%  65.92 sec  65.94 sec  0.02 sec  0.02 sec 
[03/23 22:05:04     85s] (I)       | +-Export DB wires                           1.06%  65.92 sec  65.92 sec  0.00 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | | +-Export all nets (6T)                    0.43%  65.92 sec  65.92 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | | +-Set wire vias (6T)                      0.54%  65.92 sec  65.92 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       | +-Report wirelength                         3.31%  65.92 sec  65.94 sec  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | +-Update net boxes                          0.59%  65.94 sec  65.94 sec  0.00 sec  0.01 sec 
[03/23 22:05:04     85s] (I)       | +-Update timing                             0.00%  65.94 sec  65.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)       +-Postprocess design                          0.11%  65.94 sec  65.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)      ======================= Summary by functions ========================
[03/23 22:05:04     85s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 22:05:04     85s] (I)      ---------------------------------------------------------------------
[03/23 22:05:04     85s] (I)        0  Early Global Route kernel           100.00%  0.38 sec  0.47 sec 
[03/23 22:05:04     85s] (I)        1  Global Routing                       79.76%  0.30 sec  0.38 sec 
[03/23 22:05:04     85s] (I)        1  Import and model                     10.52%  0.04 sec  0.04 sec 
[03/23 22:05:04     85s] (I)        1  Export                                5.12%  0.02 sec  0.02 sec 
[03/23 22:05:04     85s] (I)        1  Track Assignment (6T)                 1.72%  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        1  Export 3D cong map                    0.55%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        1  Postprocess design                    0.11%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        2  Net group 2                          50.76%  0.19 sec  0.24 sec 
[03/23 22:05:04     85s] (I)        2  Net group 1                          28.05%  0.11 sec  0.14 sec 
[03/23 22:05:04     85s] (I)        2  Create route DB                       6.37%  0.02 sec  0.02 sec 
[03/23 22:05:04     85s] (I)        2  Report wirelength                     3.31%  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        2  Create route kernel                   1.99%  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        2  Create place DB                       1.84%  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        2  Track Assignment Kernel               1.54%  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        2  Export DB wires                       1.06%  0.00 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        2  Update net boxes                      0.59%  0.00 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        2  Initialization                        0.05%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        3  Phase 1d                             31.47%  0.12 sec  0.18 sec 
[03/23 22:05:04     85s] (I)        3  Phase 1f                             30.33%  0.12 sec  0.12 sec 
[03/23 22:05:04     85s] (I)        3  Import route data (6T)                5.30%  0.02 sec  0.02 sec 
[03/23 22:05:04     85s] (I)        3  Layer assignment (6T)                 4.24%  0.02 sec  0.03 sec 
[03/23 22:05:04     85s] (I)        3  Phase 1g                              2.65%  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        3  Phase 1a                              1.86%  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        3  Import place data                     1.80%  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        3  Phase 1b                              1.29%  0.00 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        3  Phase 1h                              1.29%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        3  Generate topology (6T)                1.09%  0.00 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        3  Phase 1c                              0.91%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        3  Phase 1e                              0.81%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        3  Set wire vias (6T)                    0.54%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        3  Export all nets (6T)                  0.43%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Detoured routing (6T)                31.31%  0.12 sec  0.18 sec 
[03/23 22:05:04     85s] (I)        4  Congestion clean                     30.18%  0.12 sec  0.11 sec 
[03/23 22:05:04     85s] (I)        4  Post Routing                          3.68%  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        4  Model blockage capacity               1.49%  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        4  Read blockages ( Layer 2-4 )          1.15%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Read nets                             1.12%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Monotonic routing (6T)                0.93%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Pattern routing (6T)                  0.92%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Two level Routing                     0.80%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Read instances and placement          0.64%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Route legalization                    0.59%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Move terms for access (6T)            0.45%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Pattern Routing Avoiding Blockages    0.34%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Read prerouted                        0.22%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Read unlegalized nets                 0.07%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Add via demand to 2D                  0.03%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        5  Initialize 3D capacity                1.32%  0.01 sec  0.01 sec 
[03/23 22:05:04     85s] (I)        5  Legalize Blockage Violations          0.50%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        5  Read PG blockages                     0.46%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        5  Two Level Routing (Strong)            0.31%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        5  Two Level Routing (Regular)           0.25%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        5  Read instance blockages               0.22%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 22:05:04     85s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:04     85s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:04     85s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/23 22:05:04     85s]       Routing using eGR only done.
[03/23 22:05:04     85s] Net route status summary:
[03/23 22:05:04     85s]   Clock:        27 (unrouted=0, trialRouted=0, noStatus=0, routed=27, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:05:04     85s]   Non-clock:  5610 (unrouted=2949, trialRouted=2661, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2949, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:05:04     85s] 
[03/23 22:05:04     85s] CCOPT: Done with clock implementation routing.
[03/23 22:05:04     85s] 
[03/23 22:05:04     85s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:00.5)
[03/23 22:05:04     85s]     Clock implementation routing done.
[03/23 22:05:04     85s]     Leaving CCOpt scope - extractRC...
[03/23 22:05:04     85s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 22:05:04     85s] Extraction called for design 'PE_top' of instances=2621 and nets=5637 using extraction engine 'preRoute' .
[03/23 22:05:04     85s] PreRoute RC Extraction called for design PE_top.
[03/23 22:05:04     85s] RC Extraction called in multi-corner(1) mode.
[03/23 22:05:04     85s] RCMode: PreRoute
[03/23 22:05:04     85s]       RC Corner Indexes            0   
[03/23 22:05:04     85s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:05:04     85s] Resistance Scaling Factor    : 1.00000 
[03/23 22:05:04     85s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:05:04     85s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:05:04     85s] Shrink Factor                : 1.00000
[03/23 22:05:04     85s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 22:05:04     85s] Using Quantus QRC technology file ...
[03/23 22:05:04     85s] 
[03/23 22:05:04     85s] Trim Metal Layers:
[03/23 22:05:04     85s] LayerId::1 widthSet size::1
[03/23 22:05:04     85s] LayerId::2 widthSet size::1
[03/23 22:05:04     85s] LayerId::3 widthSet size::1
[03/23 22:05:04     85s] LayerId::4 widthSet size::1
[03/23 22:05:04     85s] LayerId::5 widthSet size::1
[03/23 22:05:04     85s] LayerId::6 widthSet size::1
[03/23 22:05:04     85s] LayerId::7 widthSet size::1
[03/23 22:05:04     85s] LayerId::8 widthSet size::1
[03/23 22:05:04     85s] Updating RC grid for preRoute extraction ...
[03/23 22:05:04     85s] eee: pegSigSF::1.070000
[03/23 22:05:04     85s] Initializing multi-corner resistance tables ...
[03/23 22:05:04     85s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:05:04     85s] eee: l::2 avDens::0.125368 usedTrk::1252.429219 availTrk::9990.000000 sigTrk::1252.429219
[03/23 22:05:04     85s] eee: l::3 avDens::0.106900 usedTrk::1212.247776 availTrk::11340.000000 sigTrk::1212.247776
[03/23 22:05:04     85s] eee: l::4 avDens::0.027014 usedTrk::296.615278 availTrk::10980.000000 sigTrk::296.615278
[03/23 22:05:04     85s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:04     85s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:04     85s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:04     85s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:04     85s] {RT rc-typ 0 4 4 0}
[03/23 22:05:04     85s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.074402 aWlH=0.000000 lMod=0 pMax=0.809900 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:05:04     85s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3287.840M)
[03/23 22:05:04     85s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 22:05:04     85s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:05:04     85s]     Leaving CCOpt scope - Initializing placement interface...
[03/23 22:05:04     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:3287.8M, EPOCH TIME: 1679623504.952736
[03/23 22:05:04     85s] Processing tracks to init pin-track alignment.
[03/23 22:05:04     85s] z: 2, totalTracks: 1
[03/23 22:05:04     85s] z: 4, totalTracks: 1
[03/23 22:05:04     85s] z: 6, totalTracks: 1
[03/23 22:05:04     85s] z: 8, totalTracks: 1
[03/23 22:05:04     85s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:04     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3287.8M, EPOCH TIME: 1679623504.957612
[03/23 22:05:04     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:04     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:04     85s] 
[03/23 22:05:04     85s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:04     85s] OPERPROF:     Starting CMU at level 3, MEM:3351.8M, EPOCH TIME: 1679623504.979952
[03/23 22:05:04     85s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.006, MEM:3383.8M, EPOCH TIME: 1679623504.985588
[03/23 22:05:04     85s] 
[03/23 22:05:04     85s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:05:04     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.030, MEM:3287.8M, EPOCH TIME: 1679623504.987638
[03/23 22:05:04     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3287.8M, EPOCH TIME: 1679623504.987817
[03/23 22:05:04     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3287.8M, EPOCH TIME: 1679623504.990429
[03/23 22:05:04     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3287.8MB).
[03/23 22:05:04     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.039, MEM:3287.8M, EPOCH TIME: 1679623504.991269
[03/23 22:05:04     85s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:04     85s]     Legalizer reserving space for clock trees
[03/23 22:05:04     85s]     Calling post conditioning for eGRPC...
[03/23 22:05:04     85s]       eGRPC...
[03/23 22:05:04     85s]         eGRPC active optimizations:
[03/23 22:05:04     85s]          - Move Down
[03/23 22:05:04     85s]          - Downsizing before DRV sizing
[03/23 22:05:04     85s]          - DRV fixing with sizing
[03/23 22:05:04     85s]          - Move to fanout
[03/23 22:05:04     85s]          - Cloning
[03/23 22:05:04     85s]         
[03/23 22:05:04     85s]         Currently running CTS, using active skew data
[03/23 22:05:04     85s]         Reset bufferability constraints...
[03/23 22:05:04     85s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/23 22:05:04     85s]         Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:05:04     85s] End AAE Lib Interpolated Model. (MEM=3287.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:05     85s]         Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:05     85s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:05     85s]         Clock DAG stats eGRPC initial state:
[03/23 22:05:05     85s]           cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:05     85s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:05     85s]           misc counts      : r=1, pp=0
[03/23 22:05:05     85s]           cell areas       : b=0.000um^2, i=457.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.920um^2
[03/23 22:05:05     85s]           cell capacitance : b=0.000pF, i=0.621pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.621pF
[03/23 22:05:05     85s]           sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:05     85s]           wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.464pF, total=1.770pF
[03/23 22:05:05     85s]           wire lengths     : top=0.000um, trunk=2011.340um, leaf=8827.800um, total=10839.140um
[03/23 22:05:05     85s]           hp wire lengths  : top=0.000um, trunk=1151.200um, leaf=2732.600um, total=3883.800um
[03/23 22:05:05     85s]         Clock DAG net violations eGRPC initial state:
[03/23 22:05:05     85s]           Remaining Transition : {count=11, worst=[0.211ns, 0.023ns, 0.021ns, 0.020ns, 0.015ns, 0.013ns, 0.011ns, 0.007ns, 0.004ns, 0.002ns, ...]} avg=0.030ns sd=0.061ns sum=0.327ns
[03/23 22:05:05     85s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/23 22:05:05     85s]           Trunk : target=0.100ns count=12 avg=0.069ns sd=0.019ns min=0.043ns max=0.121ns {3 <= 0.060ns, 7 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:05     85s]           Leaf  : target=0.100ns count=15 avg=0.119ns sd=0.054ns min=0.090ns max=0.311ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {3 <= 0.105ns, 1 <= 0.110ns, 3 <= 0.120ns, 2 <= 0.150ns, 1 > 0.150ns}
[03/23 22:05:05     85s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/23 22:05:05     85s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 6 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX6TR: 1 CLKINVX4TR: 1 
[03/23 22:05:05     85s]         Clock DAG hash eGRPC initial state: 11681704452734488218 2638161309842381072
[03/23 22:05:05     85s]         CTS services accumulated run-time stats eGRPC initial state:
[03/23 22:05:05     85s]           delay calculator: calls=17636, total_wall_time=0.796s, mean_wall_time=0.045ms
[03/23 22:05:05     85s]           legalizer: calls=3002, total_wall_time=0.074s, mean_wall_time=0.025ms
[03/23 22:05:05     85s]           steiner router: calls=12217, total_wall_time=3.783s, mean_wall_time=0.310ms
[03/23 22:05:05     85s]         Primary reporting skew groups eGRPC initial state:
[03/23 22:05:05     85s]           skew_group clk/typConstraintMode: insertion delay [min=0.351, max=0.496, avg=0.369, sd=0.012], skew [0.145 vs 0.100*], 99.3% {0.351, 0.451} (wid=0.085 ws=0.029) (gid=0.413 gs=0.123)
[03/23 22:05:05     85s]               min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG660_S1/CK
[03/23 22:05:05     85s]               max path sink: accumulation0/clk_r_REG61_S3/CK
[03/23 22:05:05     85s]         Skew group summary eGRPC initial state:
[03/23 22:05:05     85s]           skew_group clk/typConstraintMode: insertion delay [min=0.351, max=0.496, avg=0.369, sd=0.012], skew [0.145 vs 0.100*], 99.3% {0.351, 0.451} (wid=0.085 ws=0.029) (gid=0.413 gs=0.123)
[03/23 22:05:05     85s]         eGRPC Moving buffers...
[03/23 22:05:05     85s]           Clock DAG hash before 'eGRPC Moving buffers': 11681704452734488218 2638161309842381072
[03/23 22:05:05     85s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[03/23 22:05:05     85s]             delay calculator: calls=17636, total_wall_time=0.796s, mean_wall_time=0.045ms
[03/23 22:05:05     85s]             legalizer: calls=3002, total_wall_time=0.074s, mean_wall_time=0.025ms
[03/23 22:05:05     85s]             steiner router: calls=12217, total_wall_time=3.783s, mean_wall_time=0.310ms
[03/23 22:05:05     85s]           Violation analysis...
[03/23 22:05:05     85s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:05     85s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:05:05     85s]           
[03/23 22:05:05     85s]             Nodes to move:         2
[03/23 22:05:05     85s]             Processed:             2
[03/23 22:05:05     85s]             Moved (slew improved): 0
[03/23 22:05:05     85s]             Moved (slew fixed):    0
[03/23 22:05:05     85s]             Not moved:             2
[03/23 22:05:05     85s]           Clock DAG stats after 'eGRPC Moving buffers':
[03/23 22:05:05     85s]             cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:05     85s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:05     85s]             misc counts      : r=1, pp=0
[03/23 22:05:05     85s]             cell areas       : b=0.000um^2, i=457.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=457.920um^2
[03/23 22:05:05     85s]             cell capacitance : b=0.000pF, i=0.621pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.621pF
[03/23 22:05:05     85s]             sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:05     85s]             wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.464pF, total=1.770pF
[03/23 22:05:05     85s]             wire lengths     : top=0.000um, trunk=2011.340um, leaf=8827.800um, total=10839.140um
[03/23 22:05:05     85s]             hp wire lengths  : top=0.000um, trunk=1151.200um, leaf=2732.600um, total=3883.800um
[03/23 22:05:05     85s]           Clock DAG net violations after 'eGRPC Moving buffers':
[03/23 22:05:05     85s]             Remaining Transition : {count=11, worst=[0.211ns, 0.023ns, 0.021ns, 0.020ns, 0.015ns, 0.013ns, 0.011ns, 0.007ns, 0.004ns, 0.002ns, ...]} avg=0.030ns sd=0.061ns sum=0.327ns
[03/23 22:05:05     85s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[03/23 22:05:05     85s]             Trunk : target=0.100ns count=12 avg=0.069ns sd=0.019ns min=0.043ns max=0.121ns {3 <= 0.060ns, 7 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:05     85s]             Leaf  : target=0.100ns count=15 avg=0.119ns sd=0.054ns min=0.090ns max=0.311ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {3 <= 0.105ns, 1 <= 0.110ns, 3 <= 0.120ns, 2 <= 0.150ns, 1 > 0.150ns}
[03/23 22:05:05     85s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[03/23 22:05:05     85s]              Invs: CLKINVX20TR: 15 CLKINVX16TR: 6 CLKINVX12TR: 2 CLKINVX8TR: 1 CLKINVX6TR: 1 CLKINVX4TR: 1 
[03/23 22:05:05     85s]           Clock DAG hash after 'eGRPC Moving buffers': 11681704452734488218 2638161309842381072
[03/23 22:05:05     85s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[03/23 22:05:05     85s]             delay calculator: calls=17695, total_wall_time=0.799s, mean_wall_time=0.045ms
[03/23 22:05:05     85s]             legalizer: calls=3005, total_wall_time=0.074s, mean_wall_time=0.025ms
[03/23 22:05:05     85s]             steiner router: calls=12217, total_wall_time=3.783s, mean_wall_time=0.310ms
[03/23 22:05:05     85s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[03/23 22:05:05     85s]             skew_group clk/typConstraintMode: insertion delay [min=0.351, max=0.496], skew [0.145 vs 0.100*]
[03/23 22:05:05     85s]                 min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG660_S1/CK
[03/23 22:05:05     85s]                 max path sink: accumulation0/clk_r_REG61_S3/CK
[03/23 22:05:05     85s]           Skew group summary after 'eGRPC Moving buffers':
[03/23 22:05:05     85s]             skew_group clk/typConstraintMode: insertion delay [min=0.351, max=0.496], skew [0.145 vs 0.100*]
[03/23 22:05:05     85s]           Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:05     85s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:05     85s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[03/23 22:05:05     85s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11681704452734488218 2638161309842381072
[03/23 22:05:05     85s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 22:05:05     85s]             delay calculator: calls=17695, total_wall_time=0.799s, mean_wall_time=0.045ms
[03/23 22:05:05     85s]             legalizer: calls=3005, total_wall_time=0.074s, mean_wall_time=0.025ms
[03/23 22:05:05     85s]             steiner router: calls=12217, total_wall_time=3.783s, mean_wall_time=0.310ms
[03/23 22:05:05     85s]           Artificially removing long paths...
[03/23 22:05:05     85s]             Clock DAG hash before 'Artificially removing long paths': 11681704452734488218 2638161309842381072
[03/23 22:05:05     85s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[03/23 22:05:05     85s]               delay calculator: calls=17695, total_wall_time=0.799s, mean_wall_time=0.045ms
[03/23 22:05:05     85s]               legalizer: calls=3005, total_wall_time=0.074s, mean_wall_time=0.025ms
[03/23 22:05:05     85s]               steiner router: calls=12217, total_wall_time=3.783s, mean_wall_time=0.310ms
[03/23 22:05:05     85s]             Artificially shortened 5 long paths. The largest offset applied was 0.103ns.
[03/23 22:05:05     85s]             
[03/23 22:05:05     85s]             
[03/23 22:05:05     85s]             Skew Group Offsets:
[03/23 22:05:05     85s]             
[03/23 22:05:05     85s]             ---------------------------------------------------------------------------------------------------
[03/23 22:05:05     85s]             Skew Group               Num.     Num.       Offset        Max        Previous Max.    Current Max.
[03/23 22:05:05     85s]                                      Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[03/23 22:05:05     85s]             ---------------------------------------------------------------------------------------------------
[03/23 22:05:05     85s]             clk/typConstraintMode     716        5         0.698%      0.103ns       0.496ns         0.392ns
[03/23 22:05:05     85s]             ---------------------------------------------------------------------------------------------------
[03/23 22:05:05     85s]             
[03/23 22:05:05     85s]             Offsets Histogram:
[03/23 22:05:05     85s]             
[03/23 22:05:05     85s]             -------------------------------
[03/23 22:05:05     85s]             From (ns)    To (ns)      Count
[03/23 22:05:05     85s]             -------------------------------
[03/23 22:05:05     85s]             below          0.089        1
[03/23 22:05:05     85s]               0.089        0.094        2
[03/23 22:05:05     85s]               0.094        0.099        0
[03/23 22:05:05     85s]               0.099      and above      2
[03/23 22:05:05     85s]             -------------------------------
[03/23 22:05:05     85s]             
[03/23 22:05:05     85s]             Mean=0.095ns Median=0.090ns Std.Dev=0.007ns
[03/23 22:05:05     85s]             
[03/23 22:05:05     85s]             
[03/23 22:05:05     85s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:05     85s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:05     85s]           Modifying slew-target multiplier from 1 to 0.9
[03/23 22:05:05     85s]           Downsizing prefiltering...
[03/23 22:05:05     85s]           Downsizing prefiltering done.
[03/23 22:05:05     85s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:05:05     85s]           DoDownSizing Summary : numSized = 2, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 17, numSkippedDueToCloseToSkewTarget = 8
[03/23 22:05:05     85s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
[03/23 22:05:05     85s]           Downsizing prefiltering...
[03/23 22:05:05     85s]           Downsizing prefiltering done.
[03/23 22:05:05     85s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:05:05     85s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 0
[03/23 22:05:05     85s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/23 22:05:05     85s]           Reverting slew-target multiplier from 0.9 to 1
[03/23 22:05:05     85s]           Reverting Artificially removing long paths...
[03/23 22:05:05     85s]             Clock DAG hash before 'Reverting Artificially removing long paths': 9789265781494780135 13465054297319466525
[03/23 22:05:05     85s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[03/23 22:05:05     85s]               delay calculator: calls=17744, total_wall_time=0.801s, mean_wall_time=0.045ms
[03/23 22:05:05     85s]               legalizer: calls=3009, total_wall_time=0.074s, mean_wall_time=0.025ms
[03/23 22:05:05     85s]               steiner router: calls=12249, total_wall_time=3.783s, mean_wall_time=0.309ms
[03/23 22:05:05     85s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:05     85s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:05     85s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 22:05:05     85s]             cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:05     85s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:05     85s]             misc counts      : r=1, pp=0
[03/23 22:05:05     85s]             cell areas       : b=0.000um^2, i=452.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=452.160um^2
[03/23 22:05:05     85s]             cell capacitance : b=0.000pF, i=0.613pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.613pF
[03/23 22:05:05     85s]             sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:05     85s]             wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.464pF, total=1.770pF
[03/23 22:05:05     85s]             wire lengths     : top=0.000um, trunk=2011.340um, leaf=8827.800um, total=10839.140um
[03/23 22:05:05     85s]             hp wire lengths  : top=0.000um, trunk=1151.200um, leaf=2732.600um, total=3883.800um
[03/23 22:05:05     85s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 22:05:05     85s]             Remaining Transition : {count=11, worst=[0.211ns, 0.023ns, 0.021ns, 0.020ns, 0.015ns, 0.013ns, 0.011ns, 0.007ns, 0.004ns, 0.001ns, ...]} avg=0.030ns sd=0.061ns sum=0.326ns
[03/23 22:05:05     85s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 22:05:05     85s]             Trunk : target=0.100ns count=12 avg=0.073ns sd=0.020ns min=0.043ns max=0.121ns {2 <= 0.060ns, 6 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:05     85s]             Leaf  : target=0.100ns count=15 avg=0.119ns sd=0.054ns min=0.090ns max=0.311ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns} {3 <= 0.105ns, 1 <= 0.110ns, 3 <= 0.120ns, 2 <= 0.150ns, 1 > 0.150ns}
[03/23 22:05:05     85s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[03/23 22:05:05     85s]              Invs: CLKINVX20TR: 15 CLKINVX16TR: 6 CLKINVX12TR: 1 CLKINVX8TR: 2 CLKINVX4TR: 2 
[03/23 22:05:05     85s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 9789265781494780135 13465054297319466525
[03/23 22:05:05     85s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 22:05:05     85s]             delay calculator: calls=17744, total_wall_time=0.801s, mean_wall_time=0.045ms
[03/23 22:05:05     85s]             legalizer: calls=3009, total_wall_time=0.074s, mean_wall_time=0.025ms
[03/23 22:05:05     85s]             steiner router: calls=12249, total_wall_time=3.783s, mean_wall_time=0.309ms
[03/23 22:05:05     85s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 22:05:05     85s]             skew_group clk/typConstraintMode: insertion delay [min=0.351, max=0.496], skew [0.145 vs 0.100*]
[03/23 22:05:05     85s]                 min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG660_S1/CK
[03/23 22:05:05     85s]                 max path sink: accumulation0/clk_r_REG61_S3/CK
[03/23 22:05:05     85s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 22:05:05     85s]             skew_group clk/typConstraintMode: insertion delay [min=0.351, max=0.496], skew [0.145 vs 0.100*]
[03/23 22:05:05     85s]           Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:05     85s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:05     85s]         eGRPC Fixing DRVs...
[03/23 22:05:05     85s]           Clock DAG hash before 'eGRPC Fixing DRVs': 9789265781494780135 13465054297319466525
[03/23 22:05:05     85s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[03/23 22:05:05     85s]             delay calculator: calls=17744, total_wall_time=0.801s, mean_wall_time=0.045ms
[03/23 22:05:05     85s]             legalizer: calls=3009, total_wall_time=0.074s, mean_wall_time=0.025ms
[03/23 22:05:05     85s]             steiner router: calls=12249, total_wall_time=3.783s, mean_wall_time=0.309ms
[03/23 22:05:05     85s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:05:05     85s]           CCOpt-eGRPC: considered: 27, tested: 27, violation detected: 11, violation ignored (due to small violation): 2, cannot run: 0, attempted: 9, unsuccessful: 0, sized: 4
[03/23 22:05:05     85s]           
[03/23 22:05:05     85s]           PRO Statistics: Fix DRVs (cell sizing):
[03/23 22:05:05     85s]           =======================================
[03/23 22:05:05     85s]           
[03/23 22:05:05     85s]           Cell changes by Net Type:
[03/23 22:05:05     85s]           
[03/23 22:05:05     85s]           -----------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:05     85s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[03/23 22:05:05     85s]           -----------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:05     85s]           top                0                    0                    0            0                    0                    0
[03/23 22:05:05     85s]           trunk              1 [11.1%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[03/23 22:05:05     85s]           leaf               8 [88.9%]            3 (37.5%)            0            0                    3 (37.5%)            5 (62.5%)
[03/23 22:05:05     85s]           -----------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:05     85s]           Total              9 [100.0%]           4 (44.4%)            0            0                    4 (44.4%)            5 (55.6%)
[03/23 22:05:05     85s]           -----------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:05     85s]           
[03/23 22:05:05     85s]           Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 20.160um^2 (4.459%)
[03/23 22:05:05     85s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 22:05:05     85s]           
[03/23 22:05:05     85s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[03/23 22:05:05     85s]             cell counts      : b=0, i=26, icg=0, dcg=0, l=0, total=26
[03/23 22:05:05     85s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:05     85s]             misc counts      : r=1, pp=0
[03/23 22:05:05     85s]             cell areas       : b=0.000um^2, i=472.320um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=472.320um^2
[03/23 22:05:05     85s]             cell capacitance : b=0.000pF, i=0.647pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.647pF
[03/23 22:05:05     85s]             sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:05     85s]             wire capacitance : top=0.000pF, trunk=0.306pF, leaf=1.464pF, total=1.770pF
[03/23 22:05:05     85s]             wire lengths     : top=0.000um, trunk=2011.340um, leaf=8827.800um, total=10839.140um
[03/23 22:05:05     85s]             hp wire lengths  : top=0.000um, trunk=1151.200um, leaf=2732.600um, total=3883.800um
[03/23 22:05:05     85s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[03/23 22:05:05     85s]             Remaining Transition : {count=8, worst=[0.023ns, 0.020ns, 0.013ns, 0.011ns, 0.009ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.010ns sd=0.008ns sum=0.081ns
[03/23 22:05:05     85s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[03/23 22:05:05     85s]             Trunk : target=0.100ns count=12 avg=0.074ns sd=0.018ns min=0.047ns max=0.109ns {3 <= 0.060ns, 4 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:05     85s]             Leaf  : target=0.100ns count=15 avg=0.101ns sd=0.011ns min=0.087ns max=0.123ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 2 <= 0.120ns, 2 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:05     85s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[03/23 22:05:05     85s]              Invs: CLKINVX20TR: 17 CLKINVX16TR: 6 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:05:05     85s]           Clock DAG hash after 'eGRPC Fixing DRVs': 17286877545285912737 12873204771516560219
[03/23 22:05:05     85s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[03/23 22:05:05     85s]             delay calculator: calls=17934, total_wall_time=0.808s, mean_wall_time=0.045ms
[03/23 22:05:05     85s]             legalizer: calls=3025, total_wall_time=0.075s, mean_wall_time=0.025ms
[03/23 22:05:05     85s]             steiner router: calls=12393, total_wall_time=3.784s, mean_wall_time=0.305ms
[03/23 22:05:05     85s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[03/23 22:05:05     85s]             skew_group clk/typConstraintMode: insertion delay [min=0.350, max=0.384], skew [0.034 vs 0.100]
[03/23 22:05:05     85s]                 min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG660_S1/CK
[03/23 22:05:05     85s]                 max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG614_S3/CK
[03/23 22:05:05     85s]           Skew group summary after 'eGRPC Fixing DRVs':
[03/23 22:05:05     85s]             skew_group clk/typConstraintMode: insertion delay [min=0.350, max=0.384], skew [0.034 vs 0.100]
[03/23 22:05:05     85s]           Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:05     85s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:05:05     85s]         
[03/23 22:05:05     85s]         Slew Diagnostics: After DRV fixing
[03/23 22:05:05     85s]         ==================================
[03/23 22:05:05     85s]         
[03/23 22:05:05     85s]         Global Causes:
[03/23 22:05:05     85s]         
[03/23 22:05:05     85s]         -------------------------------------
[03/23 22:05:05     85s]         Cause
[03/23 22:05:05     85s]         -------------------------------------
[03/23 22:05:05     85s]         DRV fixing with buffering is disabled
[03/23 22:05:05     85s]         -------------------------------------
[03/23 22:05:05     85s]         
[03/23 22:05:05     85s]         Top 5 overslews:
[03/23 22:05:05     85s]         
[03/23 22:05:05     85s]         ----------------------------------------------------------------------------------------------
[03/23 22:05:05     85s]         Overslew    Causes                                        Driving Pin
[03/23 22:05:05     85s]         ----------------------------------------------------------------------------------------------
[03/23 22:05:05     85s]         0.023ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 22:05:05     85s]         0.020ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00005/Y
[03/23 22:05:05     85s]         0.013ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00012/Y
[03/23 22:05:05     85s]         0.011ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00004/Y
[03/23 22:05:05     85s]         0.009ns     Gate sizing inadequate                        CTS_ccl_a_inv_00025/Y
[03/23 22:05:05     85s]         ----------------------------------------------------------------------------------------------
[03/23 22:05:05     85s]         
[03/23 22:05:05     85s]         Slew diagnostics counts from the 8 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 22:05:05     85s]         
[03/23 22:05:05     85s]         ------------------------------------------------------
[03/23 22:05:05     85s]         Cause                                       Occurences
[03/23 22:05:05     85s]         ------------------------------------------------------
[03/23 22:05:05     85s]         Inst already optimally sized                    5
[03/23 22:05:05     85s]         Violation below threshold for DRV sizing        2
[03/23 22:05:05     85s]         Gate sizing inadequate                          1
[03/23 22:05:05     85s]         ------------------------------------------------------
[03/23 22:05:05     85s]         
[03/23 22:05:05     85s]         Violation diagnostics counts from the 8 nodes that have violations:
[03/23 22:05:05     85s]         
[03/23 22:05:05     85s]         ------------------------------------------------------
[03/23 22:05:05     85s]         Cause                                       Occurences
[03/23 22:05:05     85s]         ------------------------------------------------------
[03/23 22:05:05     85s]         Inst already optimally sized                    5
[03/23 22:05:05     85s]         Violation below threshold for DRV sizing        2
[03/23 22:05:05     85s]         Gate sizing inadequate                          1
[03/23 22:05:05     85s]         ------------------------------------------------------
[03/23 22:05:05     85s]         
[03/23 22:05:05     85s]         Reconnecting optimized routes...
[03/23 22:05:05     85s]         Reset timing graph...
[03/23 22:05:05     85s] Ignoring AAE DB Resetting ...
[03/23 22:05:05     85s]         Reset timing graph done.
[03/23 22:05:05     85s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:05     85s]         Violation analysis...
[03/23 22:05:05     85s] End AAE Lib Interpolated Model. (MEM=3232.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:05     86s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:05     86s]         Moving clock insts towards fanout...
[03/23 22:05:05     86s]         Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=3, degradedSlew=0, degradedSkew=0, insufficientImprovement=3, accepted=1
[03/23 22:05:05     86s]         Moving clock insts towards fanout done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/23 22:05:05     86s]         Clock instances to consider for cloning: 4
[03/23 22:05:05     86s]         Cloning clock nodes to reduce slew violations....
[03/23 22:05:05     86s]         Cloning results : Attempted = 4 , succeeded = 4 , unsuccessful = 0 , skipped = 0 , ignored = 0
[03/23 22:05:05     86s]         Fanout results : attempted = 214 ,succeeded = 214 ,unsuccessful = 0 ,skipped = 0
[03/23 22:05:05     86s]         Cloning attempts on buffers = 0, inverters = 4, gates = 0, logic = 0, other = 0
[03/23 22:05:05     86s]         Cloning successes on buffers = 0, inverters = 4, gates = 0, logic = 0, other = 0
[03/23 22:05:05     86s]         Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:05     86s]         Reset timing graph...
[03/23 22:05:05     86s] Ignoring AAE DB Resetting ...
[03/23 22:05:05     86s]         Reset timing graph done.
[03/23 22:05:05     86s]         Set dirty flag on 7 instances, 14 nets
[03/23 22:05:05     86s] End AAE Lib Interpolated Model. (MEM=3232.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:05     86s]         Clock DAG stats before routing clock trees:
[03/23 22:05:05     86s]           cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:05:05     86s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:05     86s]           misc counts      : r=1, pp=0
[03/23 22:05:05     86s]           cell areas       : b=0.000um^2, i=552.960um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=552.960um^2
[03/23 22:05:05     86s]           cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.760pF
[03/23 22:05:05     86s]           sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:05     86s]           wire capacitance : top=0.000pF, trunk=0.305pF, leaf=1.571pF, total=1.876pF
[03/23 22:05:05     86s]           wire lengths     : top=0.000um, trunk=2009.740um, leaf=9555.800um, total=11565.540um
[03/23 22:05:05     86s]           hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3239.600um, total=4401.600um
[03/23 22:05:05     86s]         Clock DAG net violations before routing clock trees:
[03/23 22:05:05     86s]           Remaining Transition : {count=7, worst=[0.076ns, 0.009ns, 0.008ns, 0.008ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.015ns sd=0.027ns sum=0.105ns
[03/23 22:05:05     86s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/23 22:05:05     86s]           Trunk : target=0.100ns count=12 avg=0.079ns sd=0.020ns min=0.047ns max=0.109ns {3 <= 0.060ns, 2 <= 0.080ns, 4 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 2 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:05     86s]           Leaf  : target=0.100ns count=19 avg=0.090ns sd=0.026ns min=0.058ns max=0.176ns {2 <= 0.060ns, 4 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {3 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 22:05:05     86s]         Clock DAG library cell distribution before routing clock trees {count}:
[03/23 22:05:05     86s]            Invs: CLKINVX20TR: 21 CLKINVX16TR: 6 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:05:05     86s]         Clock DAG hash before routing clock trees: 6675752510876240476 14020428775004051617
[03/23 22:05:05     86s]         CTS services accumulated run-time stats before routing clock trees:
[03/23 22:05:05     86s]           delay calculator: calls=18163, total_wall_time=0.833s, mean_wall_time=0.046ms
[03/23 22:05:05     86s]           legalizer: calls=3072, total_wall_time=0.077s, mean_wall_time=0.025ms
[03/23 22:05:05     86s]           steiner router: calls=12493, total_wall_time=3.878s, mean_wall_time=0.310ms
[03/23 22:05:05     86s]         Primary reporting skew groups before routing clock trees:
[03/23 22:05:05     86s]           skew_group clk/typConstraintMode: insertion delay [min=0.350, max=0.430, avg=0.372, sd=0.015], skew [0.080 vs 0.100], 100% {0.350, 0.430} (wid=0.134 ws=0.080) (gid=0.315 gs=0.025)
[03/23 22:05:05     86s]               min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG660_S1/CK
[03/23 22:05:05     86s]               max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG650_S2/CK
[03/23 22:05:05     86s]         Skew group summary before routing clock trees:
[03/23 22:05:05     86s]           skew_group clk/typConstraintMode: insertion delay [min=0.350, max=0.430, avg=0.372, sd=0.015], skew [0.080 vs 0.100], 100% {0.350, 0.430} (wid=0.134 ws=0.080) (gid=0.315 gs=0.025)
[03/23 22:05:05     86s]       eGRPC done.
[03/23 22:05:05     86s]     Calling post conditioning for eGRPC done.
[03/23 22:05:05     86s]   eGR Post Conditioning loop iteration 0 done.
[03/23 22:05:05     86s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/23 22:05:05     86s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 22:05:05     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3242.3M, EPOCH TIME: 1679623505.572878
[03/23 22:05:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:05     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.016, REAL:0.011, MEM:2982.3M, EPOCH TIME: 1679623505.583407
[03/23 22:05:05     86s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:05     86s]   Leaving CCOpt scope - ClockRefiner...
[03/23 22:05:05     86s]   Assigned high priority to 4 instances.
[03/23 22:05:05     86s]   Soft fixed 30 clock instances.
[03/23 22:05:05     86s]   Performing Single Pass Refine Place.
[03/23 22:05:05     86s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[03/23 22:05:05     86s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2972.8M, EPOCH TIME: 1679623505.587142
[03/23 22:05:05     86s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2972.8M, EPOCH TIME: 1679623505.587246
[03/23 22:05:05     86s] Processing tracks to init pin-track alignment.
[03/23 22:05:05     86s] z: 2, totalTracks: 1
[03/23 22:05:05     86s] z: 4, totalTracks: 1
[03/23 22:05:05     86s] z: 6, totalTracks: 1
[03/23 22:05:05     86s] z: 8, totalTracks: 1
[03/23 22:05:05     86s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:05     86s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2972.8M, EPOCH TIME: 1679623505.590273
[03/23 22:05:05     86s] Info: 30 insts are soft-fixed.
[03/23 22:05:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:05     86s] 
[03/23 22:05:05     86s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:05     86s] OPERPROF:       Starting CMU at level 4, MEM:3036.8M, EPOCH TIME: 1679623505.604482
[03/23 22:05:05     86s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:3068.8M, EPOCH TIME: 1679623505.607616
[03/23 22:05:05     86s] 
[03/23 22:05:05     86s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:05:05     86s] Info: 30 insts are soft-fixed.
[03/23 22:05:05     86s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.022, REAL:0.018, MEM:2972.8M, EPOCH TIME: 1679623505.608671
[03/23 22:05:05     86s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2972.8M, EPOCH TIME: 1679623505.608742
[03/23 22:05:05     86s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:2972.8M, EPOCH TIME: 1679623505.610649
[03/23 22:05:05     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2972.8MB).
[03/23 22:05:05     86s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.028, REAL:0.024, MEM:2972.8M, EPOCH TIME: 1679623505.611091
[03/23 22:05:05     86s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.028, REAL:0.024, MEM:2972.8M, EPOCH TIME: 1679623505.611145
[03/23 22:05:05     86s] TDRefine: refinePlace mode is spiral
[03/23 22:05:05     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.8
[03/23 22:05:05     86s] OPERPROF: Starting RefinePlace at level 1, MEM:2972.8M, EPOCH TIME: 1679623505.611253
[03/23 22:05:05     86s] *** Starting refinePlace (0:01:26 mem=2972.8M) ***
[03/23 22:05:05     86s] Total net bbox length = 7.820e+04 (3.416e+04 4.405e+04) (ext = 3.307e+03)
[03/23 22:05:05     86s] 
[03/23 22:05:05     86s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:05     86s] Info: 30 insts are soft-fixed.
[03/23 22:05:05     86s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:05     86s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:05     86s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:05     86s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:05     86s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:05     86s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2972.8M, EPOCH TIME: 1679623505.619468
[03/23 22:05:05     86s] Starting refinePlace ...
[03/23 22:05:05     86s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:05     86s] One DDP V2 for no tweak run.
[03/23 22:05:05     86s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:05     86s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3036.8M, EPOCH TIME: 1679623505.632990
[03/23 22:05:05     86s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:05:05     86s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3036.8M, EPOCH TIME: 1679623505.633141
[03/23 22:05:05     86s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3036.8M, EPOCH TIME: 1679623505.633443
[03/23 22:05:05     86s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3036.8M, EPOCH TIME: 1679623505.633569
[03/23 22:05:05     86s] DDP markSite nrRow 135 nrJob 135
[03/23 22:05:05     86s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3036.8M, EPOCH TIME: 1679623505.634569
[03/23 22:05:05     86s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.002, MEM:3036.8M, EPOCH TIME: 1679623505.634653
[03/23 22:05:05     86s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 22:05:05     86s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2972.8MB) @(0:01:26 - 0:01:26).
[03/23 22:05:05     86s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:05     86s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 22:05:05     86s] 
[03/23 22:05:05     86s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:05:05     86s] Move report: legalization moves 15 insts, mean move: 2.40 um, max move: 3.60 um spiral
[03/23 22:05:05     86s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG443_S3): (73.40, 226.60) --> (73.40, 223.00)
[03/23 22:05:05     86s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:05     86s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:05     86s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2972.8MB) @(0:01:26 - 0:01:27).
[03/23 22:05:05     86s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:05:05     86s] Move report: Detail placement moves 15 insts, mean move: 2.40 um, max move: 3.60 um 
[03/23 22:05:05     86s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG443_S3): (73.40, 226.60) --> (73.40, 223.00)
[03/23 22:05:05     86s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2972.8MB
[03/23 22:05:05     86s] Statistics of distance of Instance movement in refine placement:
[03/23 22:05:05     86s]   maximum (X+Y) =         3.60 um
[03/23 22:05:05     86s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG443_S3) with max move: (73.4, 226.6) -> (73.4, 223)
[03/23 22:05:05     86s]   mean    (X+Y) =         2.40 um
[03/23 22:05:05     86s] Summary Report:
[03/23 22:05:05     86s] Instances move: 15 (out of 2625 movable)
[03/23 22:05:05     86s] Instances flipped: 0
[03/23 22:05:05     86s] Mean displacement: 2.40 um
[03/23 22:05:05     86s] Max displacement: 3.60 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG443_S3) (73.4, 226.6) -> (73.4, 223)
[03/23 22:05:05     86s] 	Length: 17 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFQX1TR
[03/23 22:05:05     86s] 	Violation at original loc: Placement Blockage Violation
[03/23 22:05:05     86s] Total instances moved : 15
[03/23 22:05:05     86s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.176, REAL:0.108, MEM:2972.8M, EPOCH TIME: 1679623505.727619
[03/23 22:05:05     86s] Total net bbox length = 7.823e+04 (3.417e+04 4.406e+04) (ext = 3.307e+03)
[03/23 22:05:05     86s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2972.8MB
[03/23 22:05:05     86s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2972.8MB) @(0:01:26 - 0:01:27).
[03/23 22:05:05     86s] *** Finished refinePlace (0:01:27 mem=2972.8M) ***
[03/23 22:05:05     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.8
[03/23 22:05:05     86s] OPERPROF: Finished RefinePlace at level 1, CPU:0.186, REAL:0.118, MEM:2972.8M, EPOCH TIME: 1679623505.729239
[03/23 22:05:05     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2972.8M, EPOCH TIME: 1679623505.729336
[03/23 22:05:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2625).
[03/23 22:05:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:05     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:05     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:05     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.008, MEM:2934.8M, EPOCH TIME: 1679623505.737652
[03/23 22:05:05     86s]   ClockRefiner summary
[03/23 22:05:05     86s]   All clock instances: Moved 3, flipped 2 and cell swapped 0 (out of a total of 746).
[03/23 22:05:05     86s]   The largest move was 3.6 um for buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG178_S1.
[03/23 22:05:05     86s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 30).
[03/23 22:05:05     86s]   Clock sinks: Moved 3, flipped 2 and cell swapped 0 (out of a total of 716).
[03/23 22:05:05     86s]   The largest move was 3.6 um for buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG178_S1.
[03/23 22:05:05     86s]   Restoring pStatusCts on 30 clock instances.
[03/23 22:05:05     86s]   Revert refine place priority changes on 0 instances.
[03/23 22:05:05     86s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 22:05:05     86s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.5 real=0:00:01.3)
[03/23 22:05:05     86s]   CCOpt::Phase::Routing...
[03/23 22:05:05     86s]   Clock implementation routing...
[03/23 22:05:05     86s]     Leaving CCOpt scope - Routing Tools...
[03/23 22:05:05     86s] Net route status summary:
[03/23 22:05:05     86s]   Clock:        31 (unrouted=0, trialRouted=0, noStatus=0, routed=31, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:05:05     86s]   Non-clock:  5596 (unrouted=2935, trialRouted=2661, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2935, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:05:05     86s]     Routing using eGR in eGR->NR Step...
[03/23 22:05:05     86s]       Early Global Route - eGR->Nr High Frequency step...
[03/23 22:05:05     86s] (ccopt eGR): There are 31 nets to be routed. 0 nets have skip routing designation.
[03/23 22:05:05     86s] (ccopt eGR): There are 31 nets for routing of which 31 have one or more fixed wires.
[03/23 22:05:05     86s] (ccopt eGR): Start to route 31 all nets
[03/23 22:05:05     86s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:05     86s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:05     86s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2934.78 MB )
[03/23 22:05:05     86s] (I)      ================== Layers ==================
[03/23 22:05:05     86s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:05     86s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:05:05     86s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:05     86s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:05:05     86s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:05:05     86s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:05:05     86s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:05:05     86s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:05:05     86s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:05:05     86s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:05:05     86s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:05:05     86s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:05:05     86s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:05:05     86s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:05:05     86s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:05:05     86s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:05:05     86s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:05:05     86s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:05:05     86s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:05:05     86s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:05     86s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:05:05     86s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:05     86s] (I)      Started Import and model ( Curr Mem: 2934.78 MB )
[03/23 22:05:05     86s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:05     86s] (I)      == Non-default Options ==
[03/23 22:05:05     86s] (I)      Clean congestion better                            : true
[03/23 22:05:05     86s] (I)      Estimate vias on DPT layer                         : true
[03/23 22:05:05     86s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 22:05:05     86s] (I)      Layer constraints as soft constraints              : true
[03/23 22:05:05     86s] (I)      Soft top layer                                     : true
[03/23 22:05:05     86s] (I)      Skip prospective layer relax nets                  : true
[03/23 22:05:05     86s] (I)      Better NDR handling                                : true
[03/23 22:05:05     86s] (I)      Improved NDR modeling in LA                        : true
[03/23 22:05:05     86s] (I)      Routing cost fix for NDR handling                  : true
[03/23 22:05:05     86s] (I)      Block tracks for preroutes                         : true
[03/23 22:05:05     86s] (I)      Assign IRoute by net group key                     : true
[03/23 22:05:05     86s] (I)      Block unroutable channels                          : true
[03/23 22:05:05     86s] (I)      Block unroutable channels 3D                       : true
[03/23 22:05:05     86s] (I)      Bound layer relaxed segment wl                     : true
[03/23 22:05:05     86s] (I)      Blocked pin reach length threshold                 : 2
[03/23 22:05:05     86s] (I)      Check blockage within NDR space in TA              : true
[03/23 22:05:05     86s] (I)      Skip must join for term with via pillar            : true
[03/23 22:05:05     86s] (I)      Model find APA for IO pin                          : true
[03/23 22:05:05     86s] (I)      On pin location for off pin term                   : true
[03/23 22:05:05     86s] (I)      Handle EOL spacing                                 : true
[03/23 22:05:05     86s] (I)      Merge PG vias by gap                               : true
[03/23 22:05:05     86s] (I)      Maximum routing layer                              : 4
[03/23 22:05:05     86s] (I)      Route selected nets only                           : true
[03/23 22:05:05     86s] (I)      Refine MST                                         : true
[03/23 22:05:05     86s] (I)      Honor PRL                                          : true
[03/23 22:05:05     86s] (I)      Strong congestion aware                            : true
[03/23 22:05:05     86s] (I)      Improved initial location for IRoutes              : true
[03/23 22:05:05     86s] (I)      Multi panel TA                                     : true
[03/23 22:05:05     86s] (I)      Penalize wire overlap                              : true
[03/23 22:05:05     86s] (I)      Expand small instance blockage                     : true
[03/23 22:05:05     86s] (I)      Reduce via in TA                                   : true
[03/23 22:05:05     86s] (I)      SS-aware routing                                   : true
[03/23 22:05:05     86s] (I)      Improve tree edge sharing                          : true
[03/23 22:05:05     86s] (I)      Improve 2D via estimation                          : true
[03/23 22:05:05     86s] (I)      Refine Steiner tree                                : true
[03/23 22:05:05     86s] (I)      Build spine tree                                   : true
[03/23 22:05:05     86s] (I)      Model pass through capacity                        : true
[03/23 22:05:05     86s] (I)      Extend blockages by a half GCell                   : true
[03/23 22:05:05     86s] (I)      Consider pin shapes                                : true
[03/23 22:05:05     86s] (I)      Consider pin shapes for all nodes                  : true
[03/23 22:05:05     86s] (I)      Consider NR APA                                    : true
[03/23 22:05:05     86s] (I)      Consider IO pin shape                              : true
[03/23 22:05:05     86s] (I)      Fix pin connection bug                             : true
[03/23 22:05:05     86s] (I)      Consider layer RC for local wires                  : true
[03/23 22:05:05     86s] (I)      Route to clock mesh pin                            : true
[03/23 22:05:05     86s] (I)      LA-aware pin escape length                         : 2
[03/23 22:05:05     86s] (I)      Connect multiple ports                             : true
[03/23 22:05:05     86s] (I)      Split for must join                                : true
[03/23 22:05:05     86s] (I)      Number of threads                                  : 6
[03/23 22:05:05     86s] (I)      Routing effort level                               : 10000
[03/23 22:05:05     86s] (I)      Prefer layer length threshold                      : 8
[03/23 22:05:05     86s] (I)      Overflow penalty cost                              : 10
[03/23 22:05:05     86s] (I)      A-star cost                                        : 0.300000
[03/23 22:05:05     86s] (I)      Misalignment cost                                  : 10.000000
[03/23 22:05:05     86s] (I)      Threshold for short IRoute                         : 6
[03/23 22:05:05     86s] (I)      Via cost during post routing                       : 1.000000
[03/23 22:05:05     86s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 22:05:05     86s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 22:05:05     86s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 22:05:05     86s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 22:05:05     86s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 22:05:05     86s] (I)      PG-aware similar topology routing                  : true
[03/23 22:05:05     86s] (I)      Maze routing via cost fix                          : true
[03/23 22:05:05     86s] (I)      Apply PRL on PG terms                              : true
[03/23 22:05:05     86s] (I)      Apply PRL on obs objects                           : true
[03/23 22:05:05     86s] (I)      Handle range-type spacing rules                    : true
[03/23 22:05:05     86s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 22:05:05     86s] (I)      Parallel spacing query fix                         : true
[03/23 22:05:05     86s] (I)      Force source to root IR                            : true
[03/23 22:05:05     86s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 22:05:05     86s] (I)      Do not relax to DPT layer                          : true
[03/23 22:05:05     86s] (I)      No DPT in post routing                             : true
[03/23 22:05:05     86s] (I)      Modeling PG via merging fix                        : true
[03/23 22:05:05     86s] (I)      Shield aware TA                                    : true
[03/23 22:05:05     86s] (I)      Strong shield aware TA                             : true
[03/23 22:05:05     86s] (I)      Overflow calculation fix in LA                     : true
[03/23 22:05:05     86s] (I)      Post routing fix                                   : true
[03/23 22:05:05     86s] (I)      Strong post routing                                : true
[03/23 22:05:05     86s] (I)      Access via pillar from top                         : true
[03/23 22:05:05     86s] (I)      NDR via pillar fix                                 : true
[03/23 22:05:05     86s] (I)      Violation on path threshold                        : 1
[03/23 22:05:05     86s] (I)      Pass through capacity modeling                     : true
[03/23 22:05:05     86s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 22:05:05     86s] (I)      Select term pin box for io pin                     : true
[03/23 22:05:05     86s] (I)      Penalize NDR sharing                               : true
[03/23 22:05:05     86s] (I)      Enable special modeling                            : false
[03/23 22:05:05     86s] (I)      Keep fixed segments                                : true
[03/23 22:05:05     86s] (I)      Reorder net groups by key                          : true
[03/23 22:05:05     86s] (I)      Increase net scenic ratio                          : true
[03/23 22:05:05     86s] (I)      Method to set GCell size                           : row
[03/23 22:05:05     86s] (I)      Connect multiple ports and must join fix           : true
[03/23 22:05:05     86s] (I)      Avoid high resistance layers                       : true
[03/23 22:05:05     86s] (I)      Model find APA for IO pin fix                      : true
[03/23 22:05:05     86s] (I)      Avoid connecting non-metal layers                  : true
[03/23 22:05:05     86s] (I)      Use track pitch for NDR                            : true
[03/23 22:05:05     86s] (I)      Enable layer relax to lower layer                  : true
[03/23 22:05:05     86s] (I)      Enable layer relax to upper layer                  : true
[03/23 22:05:05     86s] (I)      Top layer relaxation fix                           : true
[03/23 22:05:05     86s] (I)      Handle non-default track width                     : false
[03/23 22:05:05     86s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:05:05     86s] (I)      Use row-based GCell size
[03/23 22:05:05     86s] (I)      Use row-based GCell align
[03/23 22:05:05     86s] (I)      layer 0 area = 89000
[03/23 22:05:05     86s] (I)      layer 1 area = 120000
[03/23 22:05:05     86s] (I)      layer 2 area = 120000
[03/23 22:05:05     86s] (I)      layer 3 area = 120000
[03/23 22:05:05     86s] (I)      GCell unit size   : 3600
[03/23 22:05:05     86s] (I)      GCell multiplier  : 1
[03/23 22:05:05     86s] (I)      GCell row height  : 3600
[03/23 22:05:05     86s] (I)      Actual row height : 3600
[03/23 22:05:05     86s] (I)      GCell align ref   : 7000 7000
[03/23 22:05:05     86s] [NR-eGR] Track table information for default rule: 
[03/23 22:05:05     86s] [NR-eGR] M1 has single uniform track structure
[03/23 22:05:05     86s] [NR-eGR] M2 has single uniform track structure
[03/23 22:05:05     86s] [NR-eGR] M3 has single uniform track structure
[03/23 22:05:05     86s] [NR-eGR] M4 has single uniform track structure
[03/23 22:05:05     86s] [NR-eGR] M5 has single uniform track structure
[03/23 22:05:05     86s] [NR-eGR] M6 has single uniform track structure
[03/23 22:05:05     86s] [NR-eGR] MQ has single uniform track structure
[03/23 22:05:05     86s] [NR-eGR] LM has single uniform track structure
[03/23 22:05:05     86s] (I)      ============== Default via ===============
[03/23 22:05:05     86s] (I)      +---+------------------+-----------------+
[03/23 22:05:05     86s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:05:05     86s] (I)      +---+------------------+-----------------+
[03/23 22:05:05     86s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:05:05     86s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 22:05:05     86s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:05:05     86s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:05:05     86s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 22:05:05     86s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:05:05     86s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:05:05     86s] (I)      +---+------------------+-----------------+
[03/23 22:05:05     86s] [NR-eGR] Read 74 PG shapes
[03/23 22:05:05     86s] [NR-eGR] Read 0 clock shapes
[03/23 22:05:05     86s] [NR-eGR] Read 0 other shapes
[03/23 22:05:05     86s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:05:05     86s] [NR-eGR] #Instance Blockages : 0
[03/23 22:05:05     86s] [NR-eGR] #PG Blockages       : 74
[03/23 22:05:05     86s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:05:05     86s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:05:05     86s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:05:05     86s] [NR-eGR] #Other Blockages    : 0
[03/23 22:05:05     86s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:05:05     86s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 22:05:05     86s] [NR-eGR] Read 2692 nets ( ignored 2661 )
[03/23 22:05:05     86s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 22:05:05     86s] (I)      early_global_route_priority property id does not exist.
[03/23 22:05:05     86s] (I)      Read Num Blocks=4831  Num Prerouted Wires=0  Num CS=0
[03/23 22:05:05     86s] (I)      Layer 1 (V) : #blockages 1793 : #preroutes 0
[03/23 22:05:05     86s] (I)      Layer 2 (H) : #blockages 2398 : #preroutes 0
[03/23 22:05:05     86s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 0
[03/23 22:05:05     86s] (I)      Moved 1 terms for better access 
[03/23 22:05:05     86s] (I)      Number of ignored nets                =      0
[03/23 22:05:05     86s] (I)      Number of connected nets              =      0
[03/23 22:05:05     86s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 22:05:05     86s] (I)      Number of clock nets                  =     31.  Ignored: No
[03/23 22:05:05     86s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:05:05     86s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:05:05     86s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:05:05     86s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:05:05     86s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:05:05     86s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:05:05     86s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:05:05     86s] [NR-eGR] There are 31 clock nets ( 31 with NDR ).
[03/23 22:05:05     86s] (I)      Ndr track 0 does not exist
[03/23 22:05:05     86s] (I)      Ndr track 0 does not exist
[03/23 22:05:05     86s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:05:05     86s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:05:05     86s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:05:05     86s] (I)      Site width          :   400  (dbu)
[03/23 22:05:05     86s] (I)      Row height          :  3600  (dbu)
[03/23 22:05:05     86s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:05:05     86s] (I)      GCell width         :  3600  (dbu)
[03/23 22:05:05     86s] (I)      GCell height        :  3600  (dbu)
[03/23 22:05:05     86s] (I)      Grid                :    83   138     4
[03/23 22:05:05     86s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:05:05     86s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:05:05     86s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:05:05     86s] (I)      Default wire width  :   160   200   200   200
[03/23 22:05:05     86s] (I)      Default wire space  :   160   200   200   200
[03/23 22:05:05     86s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:05:05     86s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:05:05     86s] (I)      First track coord   :   400   400   400   400
[03/23 22:05:05     86s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:05:05     86s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:05:05     86s] (I)      Num of masks        :     1     1     1     1
[03/23 22:05:05     86s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:05:05     86s] (I)      --------------------------------------------------------
[03/23 22:05:05     86s] 
[03/23 22:05:05     86s] [NR-eGR] ============ Routing rule table ============
[03/23 22:05:05     86s] [NR-eGR] Rule id: 0  Nets: 31
[03/23 22:05:05     86s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 22:05:05     86s] (I)                    Layer    2    3    4 
[03/23 22:05:05     86s] (I)                    Pitch  800  800  800 
[03/23 22:05:05     86s] (I)             #Used tracks    2    2    2 
[03/23 22:05:05     86s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:05     86s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 22:05:05     86s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:05:05     86s] (I)                    Layer    2    3    4 
[03/23 22:05:05     86s] (I)                    Pitch  400  400  400 
[03/23 22:05:05     86s] (I)             #Used tracks    1    1    1 
[03/23 22:05:05     86s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:05     86s] [NR-eGR] ========================================
[03/23 22:05:05     86s] [NR-eGR] 
[03/23 22:05:05     86s] (I)      =============== Blocked Tracks ===============
[03/23 22:05:05     86s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:05     86s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:05:05     86s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:05     86s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:05:05     86s] (I)      |     2 |  103362 |    23299 |        22.54% |
[03/23 22:05:05     86s] (I)      |     3 |  103667 |    47342 |        45.67% |
[03/23 22:05:05     86s] (I)      |     4 |  103362 |    38031 |        36.79% |
[03/23 22:05:05     86s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:05     86s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2926.78 MB )
[03/23 22:05:05     86s] (I)      Reset routing kernel
[03/23 22:05:05     86s] (I)      Started Global Routing ( Curr Mem: 2926.78 MB )
[03/23 22:05:05     86s] (I)      totalPins=777  totalGlobalPin=777 (100.00%)
[03/23 22:05:05     86s] (I)      total 2D Cap : 133388 = (62665 H, 70723 V)
[03/23 22:05:05     86s] [NR-eGR] Layer group 1: route 31 net(s) in layer range [3, 4]
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1a Route ============
[03/23 22:05:05     86s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 154
[03/23 22:05:05     86s] (I)      Usage: 2605 = (1176 H, 1429 V) = (1.88% H, 2.02% V) = (4.234e+03um H, 5.144e+03um V)
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1b Route ============
[03/23 22:05:05     86s] (I)      Usage: 2605 = (1175 H, 1430 V) = (1.88% H, 2.02% V) = (4.230e+03um H, 5.148e+03um V)
[03/23 22:05:05     86s] (I)      Overflow of layer group 1: 1.90% H + 1.93% V. EstWL: 9.378000e+03um
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1c Route ============
[03/23 22:05:05     86s] (I)      Level2 Grid: 17 x 28
[03/23 22:05:05     86s] (I)      Usage: 2607 = (1183 H, 1424 V) = (1.89% H, 2.01% V) = (4.259e+03um H, 5.126e+03um V)
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1d Route ============
[03/23 22:05:05     86s] (I)      Usage: 2648 = (1216 H, 1432 V) = (1.94% H, 2.02% V) = (4.378e+03um H, 5.155e+03um V)
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1e Route ============
[03/23 22:05:05     86s] (I)      Usage: 2645 = (1214 H, 1431 V) = (1.94% H, 2.02% V) = (4.370e+03um H, 5.152e+03um V)
[03/23 22:05:05     86s] [NR-eGR] Early Global Route overflow of layer group 1: 1.80% H + 1.82% V. EstWL: 9.522000e+03um
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1f Route ============
[03/23 22:05:05     86s] (I)      Usage: 2969 = (1351 H, 1618 V) = (2.16% H, 2.29% V) = (4.864e+03um H, 5.825e+03um V)
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1g Route ============
[03/23 22:05:05     86s] (I)      Usage: 1602 = (787 H, 815 V) = (1.26% H, 1.15% V) = (2.833e+03um H, 2.934e+03um V)
[03/23 22:05:05     86s] (I)      #Nets         : 31
[03/23 22:05:05     86s] (I)      #Relaxed nets : 28
[03/23 22:05:05     86s] (I)      Wire length   : 25
[03/23 22:05:05     86s] [NR-eGR] Create a new net group with 28 nets and layer range [2, 4]
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1h Route ============
[03/23 22:05:05     86s] (I)      Usage: 1514 = (734 H, 780 V) = (1.17% H, 1.10% V) = (2.642e+03um H, 2.808e+03um V)
[03/23 22:05:05     86s] (I)      total 2D Cap : 232680 = (62665 H, 170015 V)
[03/23 22:05:05     86s] [NR-eGR] Layer group 2: route 28 net(s) in layer range [2, 4]
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1a Route ============
[03/23 22:05:05     86s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 143
[03/23 22:05:05     86s] (I)      Usage: 5462 = (2629 H, 2833 V) = (4.20% H, 1.67% V) = (9.464e+03um H, 1.020e+04um V)
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1b Route ============
[03/23 22:05:05     86s] (I)      Usage: 5462 = (2629 H, 2833 V) = (4.20% H, 1.67% V) = (9.464e+03um H, 1.020e+04um V)
[03/23 22:05:05     86s] (I)      Overflow of layer group 2: 1.60% H + 0.00% V. EstWL: 1.966320e+04um
[03/23 22:05:05     86s] (I)      Congestion metric : 1.60%H 0.00%V, 1.60%HV
[03/23 22:05:05     86s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1c Route ============
[03/23 22:05:05     86s] (I)      Level2 Grid: 17 x 28
[03/23 22:05:05     86s] (I)      Usage: 5487 = (2629 H, 2858 V) = (4.20% H, 1.68% V) = (9.464e+03um H, 1.029e+04um V)
[03/23 22:05:05     86s] (I)      
[03/23 22:05:05     86s] (I)      ============  Phase 1d Route ============
[03/23 22:05:06     86s] (I)      Usage: 6506 = (2560 H, 3946 V) = (4.09% H, 2.32% V) = (9.216e+03um H, 1.421e+04um V)
[03/23 22:05:06     86s] (I)      
[03/23 22:05:06     86s] (I)      ============  Phase 1e Route ============
[03/23 22:05:06     86s] (I)      Usage: 6608 = (2553 H, 4055 V) = (4.07% H, 2.39% V) = (9.191e+03um H, 1.460e+04um V)
[03/23 22:05:06     86s] [NR-eGR] Early Global Route overflow of layer group 2: 1.89% H + 0.00% V. EstWL: 2.378880e+04um
[03/23 22:05:06     86s] (I)      
[03/23 22:05:06     86s] (I)      ============  Phase 1f Route ============
[03/23 22:05:06     87s] (I)      Usage: 6517 = (2541 H, 3976 V) = (4.05% H, 2.34% V) = (9.148e+03um H, 1.431e+04um V)
[03/23 22:05:06     87s] (I)      
[03/23 22:05:06     87s] (I)      ============  Phase 1g Route ============
[03/23 22:05:06     87s] (I)      Usage: 6047 = (2515 H, 3532 V) = (4.01% H, 2.08% V) = (9.054e+03um H, 1.272e+04um V)
[03/23 22:05:06     87s] (I)      
[03/23 22:05:06     87s] (I)      ============  Phase 1h Route ============
[03/23 22:05:06     87s] (I)      Usage: 6049 = (2514 H, 3535 V) = (4.01% H, 2.08% V) = (9.050e+03um H, 1.273e+04um V)
[03/23 22:05:06     87s] (I)      
[03/23 22:05:06     87s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:05:06     87s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:05:06     87s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:05:06     87s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 22:05:06     87s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:06     87s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:05:06     87s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:05:06     87s] [NR-eGR]      M3 ( 3)        19( 0.17%)         3( 0.03%)   ( 0.20%) 
[03/23 22:05:06     87s] [NR-eGR]      M4 ( 4)        13( 0.12%)         0( 0.00%)   ( 0.12%) 
[03/23 22:05:06     87s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:06     87s] [NR-eGR]        Total        32( 0.09%)         3( 0.01%)   ( 0.10%) 
[03/23 22:05:06     87s] [NR-eGR] 
[03/23 22:05:06     87s] (I)      Finished Global Routing ( CPU: 0.41 sec, Real: 0.36 sec, Curr Mem: 2934.78 MB )
[03/23 22:05:06     87s] (I)      total 2D Cap : 250830 = (75565 H, 175265 V)
[03/23 22:05:06     87s] [NR-eGR] Overflow after Early Global Route 0.19% H + 0.00% V
[03/23 22:05:06     87s] (I)      ============= Track Assignment ============
[03/23 22:05:06     87s] (I)      Started Track Assignment (6T) ( Curr Mem: 2934.78 MB )
[03/23 22:05:06     87s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 22:05:06     87s] (I)      Run Multi-thread track assignment
[03/23 22:05:06     87s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2934.78 MB )
[03/23 22:05:06     87s] (I)      Started Export ( Curr Mem: 2934.78 MB )
[03/23 22:05:06     87s] [NR-eGR]             Length (um)   Vias 
[03/23 22:05:06     87s] [NR-eGR] -------------------------------
[03/23 22:05:06     87s] [NR-eGR]  M1  (1H)             0   9456 
[03/23 22:05:06     87s] [NR-eGR]  M2  (2V)         44435  14997 
[03/23 22:05:06     87s] [NR-eGR]  M3  (3H)         42611   1063 
[03/23 22:05:06     87s] [NR-eGR]  M4  (4V)          9963      0 
[03/23 22:05:06     87s] [NR-eGR]  M5  (5H)             0      0 
[03/23 22:05:06     87s] [NR-eGR]  M6  (6V)             0      0 
[03/23 22:05:06     87s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 22:05:06     87s] [NR-eGR]  LM  (8V)             0      0 
[03/23 22:05:06     87s] [NR-eGR] -------------------------------
[03/23 22:05:06     87s] [NR-eGR]      Total        97009  25516 
[03/23 22:05:06     87s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:06     87s] [NR-eGR] Total half perimeter of net bounding box: 78228um
[03/23 22:05:06     87s] [NR-eGR] Total length: 97009um, number of vias: 25516
[03/23 22:05:06     87s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:06     87s] [NR-eGR] Total eGR-routed clock nets wire length: 10726um, number of vias: 2472
[03/23 22:05:06     87s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:06     87s] [NR-eGR] Report for selected net(s) only.
[03/23 22:05:06     87s] [NR-eGR]             Length (um)  Vias 
[03/23 22:05:06     87s] [NR-eGR] ------------------------------
[03/23 22:05:06     87s] [NR-eGR]  M1  (1H)             0   776 
[03/23 22:05:06     87s] [NR-eGR]  M2  (2V)          3270  1149 
[03/23 22:05:06     87s] [NR-eGR]  M3  (3H)          3912   547 
[03/23 22:05:06     87s] [NR-eGR]  M4  (4V)          3543     0 
[03/23 22:05:06     87s] [NR-eGR]  M5  (5H)             0     0 
[03/23 22:05:06     87s] [NR-eGR]  M6  (6V)             0     0 
[03/23 22:05:06     87s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 22:05:06     87s] [NR-eGR]  LM  (8V)             0     0 
[03/23 22:05:06     87s] [NR-eGR] ------------------------------
[03/23 22:05:06     87s] [NR-eGR]      Total        10726  2472 
[03/23 22:05:06     87s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:06     87s] [NR-eGR] Total half perimeter of net bounding box: 4408um
[03/23 22:05:06     87s] [NR-eGR] Total length: 10726um, number of vias: 2472
[03/23 22:05:06     87s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:06     87s] [NR-eGR] Total routed clock nets wire length: 10726um, number of vias: 2472
[03/23 22:05:06     87s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:06     87s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2934.78 MB )
[03/23 22:05:06     87s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.45 sec, Curr Mem: 2934.78 MB )
[03/23 22:05:06     87s] (I)      ======================================= Runtime Summary =======================================
[03/23 22:05:06     87s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 22:05:06     87s] (I)      -----------------------------------------------------------------------------------------------
[03/23 22:05:06     87s] (I)       Early Global Route kernel                   100.00%  66.90 sec  67.35 sec  0.45 sec  0.51 sec 
[03/23 22:05:06     87s] (I)       +-Import and model                            9.48%  66.91 sec  66.95 sec  0.04 sec  0.04 sec 
[03/23 22:05:06     87s] (I)       | +-Create place DB                           2.49%  66.91 sec  66.92 sec  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)       | | +-Import place data                       2.45%  66.91 sec  66.92 sec  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)       | | | +-Read instances and placement          0.79%  66.91 sec  66.92 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Read nets                             1.59%  66.92 sec  66.92 sec  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)       | +-Create route DB                           5.52%  66.92 sec  66.95 sec  0.02 sec  0.03 sec 
[03/23 22:05:06     87s] (I)       | | +-Import route data (6T)                  4.49%  66.93 sec  66.95 sec  0.02 sec  0.02 sec 
[03/23 22:05:06     87s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.04%  66.93 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Read routing blockages              0.00%  66.93 sec  66.93 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Read instance blockages             0.16%  66.93 sec  66.93 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Read PG blockages                   0.45%  66.93 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Read clock blockages                0.02%  66.94 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Read other blockages                0.02%  66.94 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Read halo blockages                 0.01%  66.94 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Read boundary cut boxes             0.00%  66.94 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Read blackboxes                       0.01%  66.94 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Read prerouted                        0.19%  66.94 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Read unlegalized nets                 0.05%  66.94 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Read nets                             0.04%  66.94 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Set up via pillars                    0.00%  66.94 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Initialize 3D grid graph              0.05%  66.94 sec  66.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Model blockage capacity               1.05%  66.94 sec  66.95 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Initialize 3D capacity              0.94%  66.94 sec  66.95 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Move terms for access (6T)            0.47%  66.95 sec  66.95 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | +-Read aux data                             0.00%  66.95 sec  66.95 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | +-Others data preparation                   0.03%  66.95 sec  66.95 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | +-Create route kernel                       1.16%  66.95 sec  66.95 sec  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)       +-Global Routing                             80.93%  66.96 sec  67.32 sec  0.36 sec  0.41 sec 
[03/23 22:05:06     87s] (I)       | +-Initialization                            0.03%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | +-Net group 1                              27.43%  66.96 sec  67.08 sec  0.12 sec  0.14 sec 
[03/23 22:05:06     87s] (I)       | | +-Generate topology (6T)                  0.62%  66.96 sec  66.96 sec  0.00 sec  0.01 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1a                                0.93%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Pattern routing (6T)                  0.46%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  66.96 sec  66.96 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1b                                0.48%  66.96 sec  66.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Monotonic routing (6T)                0.35%  66.96 sec  66.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1c                                0.37%  66.97 sec  66.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Two level Routing                     0.32%  66.97 sec  66.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  66.97 sec  66.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Two Level Routing (Strong)          0.11%  66.97 sec  66.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1d                               11.68%  66.97 sec  67.02 sec  0.05 sec  0.07 sec 
[03/23 22:05:06     87s] (I)       | | | +-Detoured routing (6T)                11.63%  66.97 sec  67.02 sec  0.05 sec  0.07 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1e                                0.29%  67.02 sec  67.02 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Route legalization                    0.21%  67.02 sec  67.02 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Legalize Blockage Violations        0.17%  67.02 sec  67.02 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1f                               10.36%  67.02 sec  67.07 sec  0.05 sec  0.05 sec 
[03/23 22:05:06     87s] (I)       | | | +-Congestion clean                     10.28%  67.02 sec  67.07 sec  0.05 sec  0.05 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1g                                1.06%  67.07 sec  67.07 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Post Routing                          1.01%  67.07 sec  67.07 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1h                                0.10%  67.07 sec  67.07 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Post Routing                          0.04%  67.07 sec  67.07 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Layer assignment (6T)                   0.67%  67.07 sec  67.08 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | +-Net group 2                              52.73%  67.08 sec  67.31 sec  0.23 sec  0.26 sec 
[03/23 22:05:06     87s] (I)       | | +-Generate topology (6T)                  0.31%  67.08 sec  67.08 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1a                                0.75%  67.08 sec  67.09 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Pattern routing (6T)                  0.41%  67.08 sec  67.08 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  67.08 sec  67.08 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Add via demand to 2D                  0.02%  67.09 sec  67.09 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1b                                0.55%  67.09 sec  67.09 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Monotonic routing (6T)                0.41%  67.09 sec  67.09 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1c                                0.44%  67.09 sec  67.09 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Two level Routing                     0.39%  67.09 sec  67.09 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Two Level Routing (Regular)         0.15%  67.09 sec  67.09 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Two Level Routing (Strong)          0.11%  67.09 sec  67.09 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1d                               23.45%  67.09 sec  67.19 sec  0.10 sec  0.12 sec 
[03/23 22:05:06     87s] (I)       | | | +-Detoured routing (6T)                23.37%  67.09 sec  67.19 sec  0.10 sec  0.12 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1e                                0.25%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Route legalization                    0.18%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | | +-Legalize Blockage Violations        0.15%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1f                               20.43%  67.20 sec  67.29 sec  0.09 sec  0.09 sec 
[03/23 22:05:06     87s] (I)       | | | +-Congestion clean                     20.36%  67.20 sec  67.29 sec  0.09 sec  0.09 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1g                                1.54%  67.29 sec  67.29 sec  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)       | | | +-Post Routing                          1.49%  67.29 sec  67.29 sec  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)       | | +-Phase 1h                                0.93%  67.29 sec  67.30 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | | +-Post Routing                          0.87%  67.30 sec  67.30 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Layer assignment (6T)                   2.37%  67.30 sec  67.31 sec  0.01 sec  0.02 sec 
[03/23 22:05:06     87s] (I)       +-Export 3D cong map                          0.46%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | +-Export 2D cong map                        0.10%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       +-Extract Global 3D Wires                     0.01%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       +-Track Assignment (6T)                       1.74%  67.32 sec  67.33 sec  0.01 sec  0.02 sec 
[03/23 22:05:06     87s] (I)       | +-Initialization                            0.01%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | +-Track Assignment Kernel                   1.59%  67.32 sec  67.33 sec  0.01 sec  0.02 sec 
[03/23 22:05:06     87s] (I)       | +-Free Memory                               0.00%  67.33 sec  67.33 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       +-Export                                      4.86%  67.33 sec  67.35 sec  0.02 sec  0.03 sec 
[03/23 22:05:06     87s] (I)       | +-Export DB wires                           0.86%  67.33 sec  67.33 sec  0.00 sec  0.01 sec 
[03/23 22:05:06     87s] (I)       | | +-Export all nets (6T)                    0.33%  67.33 sec  67.33 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | | +-Set wire vias (6T)                      0.43%  67.33 sec  67.33 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       | +-Report wirelength                         3.18%  67.33 sec  67.34 sec  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)       | +-Update net boxes                          0.65%  67.35 sec  67.35 sec  0.00 sec  0.01 sec 
[03/23 22:05:06     87s] (I)       | +-Update timing                             0.00%  67.35 sec  67.35 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)       +-Postprocess design                          0.13%  67.35 sec  67.35 sec  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)      ======================= Summary by functions ========================
[03/23 22:05:06     87s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 22:05:06     87s] (I)      ---------------------------------------------------------------------
[03/23 22:05:06     87s] (I)        0  Early Global Route kernel           100.00%  0.45 sec  0.51 sec 
[03/23 22:05:06     87s] (I)        1  Global Routing                       80.93%  0.36 sec  0.41 sec 
[03/23 22:05:06     87s] (I)        1  Import and model                      9.48%  0.04 sec  0.04 sec 
[03/23 22:05:06     87s] (I)        1  Export                                4.86%  0.02 sec  0.03 sec 
[03/23 22:05:06     87s] (I)        1  Track Assignment (6T)                 1.74%  0.01 sec  0.02 sec 
[03/23 22:05:06     87s] (I)        1  Export 3D cong map                    0.46%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        1  Postprocess design                    0.13%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        2  Net group 2                          52.73%  0.23 sec  0.26 sec 
[03/23 22:05:06     87s] (I)        2  Net group 1                          27.43%  0.12 sec  0.14 sec 
[03/23 22:05:06     87s] (I)        2  Create route DB                       5.52%  0.02 sec  0.03 sec 
[03/23 22:05:06     87s] (I)        2  Report wirelength                     3.18%  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)        2  Create place DB                       2.49%  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)        2  Track Assignment Kernel               1.59%  0.01 sec  0.02 sec 
[03/23 22:05:06     87s] (I)        2  Create route kernel                   1.16%  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)        2  Export DB wires                       0.86%  0.00 sec  0.01 sec 
[03/23 22:05:06     87s] (I)        2  Update net boxes                      0.65%  0.00 sec  0.01 sec 
[03/23 22:05:06     87s] (I)        2  Export 2D cong map                    0.10%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        2  Initialization                        0.04%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        3  Phase 1d                             35.13%  0.16 sec  0.19 sec 
[03/23 22:05:06     87s] (I)        3  Phase 1f                             30.79%  0.14 sec  0.14 sec 
[03/23 22:05:06     87s] (I)        3  Import route data (6T)                4.49%  0.02 sec  0.02 sec 
[03/23 22:05:06     87s] (I)        3  Layer assignment (6T)                 3.04%  0.01 sec  0.03 sec 
[03/23 22:05:06     87s] (I)        3  Phase 1g                              2.60%  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)        3  Import place data                     2.45%  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)        3  Phase 1a                              1.68%  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)        3  Phase 1b                              1.03%  0.00 sec  0.01 sec 
[03/23 22:05:06     87s] (I)        3  Phase 1h                              1.02%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        3  Generate topology (6T)                0.93%  0.00 sec  0.01 sec 
[03/23 22:05:06     87s] (I)        3  Phase 1c                              0.81%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        3  Phase 1e                              0.55%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        3  Set wire vias (6T)                    0.43%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        3  Export all nets (6T)                  0.33%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Detoured routing (6T)                34.99%  0.16 sec  0.19 sec 
[03/23 22:05:06     87s] (I)        4  Congestion clean                     30.65%  0.14 sec  0.14 sec 
[03/23 22:05:06     87s] (I)        4  Post Routing                          3.41%  0.02 sec  0.02 sec 
[03/23 22:05:06     87s] (I)        4  Read nets                             1.62%  0.01 sec  0.01 sec 
[03/23 22:05:06     87s] (I)        4  Model blockage capacity               1.05%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Read blockages ( Layer 2-4 )          1.04%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Pattern routing (6T)                  0.87%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Read instances and placement          0.79%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Monotonic routing (6T)                0.76%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Two level Routing                     0.71%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Move terms for access (6T)            0.47%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Route legalization                    0.38%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Pattern Routing Avoiding Blockages    0.27%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Read prerouted                        0.19%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Add via demand to 2D                  0.02%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        5  Initialize 3D capacity                0.94%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        5  Read PG blockages                     0.45%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        5  Legalize Blockage Violations          0.32%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        5  Two Level Routing (Regular)           0.28%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        5  Two Level Routing (Strong)            0.23%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        5  Read instance blockages               0.16%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 22:05:06     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:06     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:06     87s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.6 real=0:00:00.5)
[03/23 22:05:06     87s]     Routing using eGR in eGR->NR Step done.
[03/23 22:05:06     87s]     Routing using NR in eGR->NR Step...
[03/23 22:05:06     87s] 
[03/23 22:05:06     87s] CCOPT: Preparing to route 31 clock nets with NanoRoute.
[03/23 22:05:06     87s]   All net are default rule.
[03/23 22:05:06     87s]   Preferred NanoRoute mode settings: Current
[03/23 22:05:06     87s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 22:05:06     87s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 22:05:06     87s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 22:05:06     87s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 22:05:06     87s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/23 22:05:06     87s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[03/23 22:05:06     87s] To increase the message display limit, refer to the product command reference manual.
[03/23 22:05:06     87s]       Clock detailed routing...
[03/23 22:05:06     87s]         NanoRoute...
[03/23 22:05:06     87s] % Begin globalDetailRoute (date=03/23 22:05:06, mem=2187.1M)
[03/23 22:05:06     87s] 
[03/23 22:05:06     87s] globalDetailRoute
[03/23 22:05:06     87s] 
[03/23 22:05:06     87s] #Start globalDetailRoute on Thu Mar 23 22:05:06 2023
[03/23 22:05:06     87s] #
[03/23 22:05:06     87s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:05:06     87s] ### Time Record (Pre Callback) is installed.
[03/23 22:05:06     87s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:05:06     87s] ### Time Record (DB Import) is installed.
[03/23 22:05:06     87s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:05:06     87s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:05:06     87s] ### Net info: total nets: 5627
[03/23 22:05:06     87s] ### Net info: dirty nets: 0
[03/23 22:05:06     87s] ### Net info: marked as disconnected nets: 0
[03/23 22:05:06     87s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=31)
[03/23 22:05:06     87s] #num needed restored net=0
[03/23 22:05:06     87s] #need_extraction net=0 (total=5627)
[03/23 22:05:06     87s] ### Net info: fully routed nets: 31
[03/23 22:05:06     87s] ### Net info: trivial (< 2 pins) nets: 2935
[03/23 22:05:06     87s] ### Net info: unrouted nets: 2661
[03/23 22:05:06     87s] ### Net info: re-extraction nets: 0
[03/23 22:05:06     87s] ### Net info: selected nets: 31
[03/23 22:05:06     87s] ### Net info: ignored nets: 0
[03/23 22:05:06     87s] ### Net info: skip routing nets: 0
[03/23 22:05:06     87s] ### import design signature (3): route=2007773840 fixed_route=1997861172 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=791616738 dirty_area=0 del_dirty_area=0 cell=987922695 placement=723314191 pin_access=1 inst_pattern=1
[03/23 22:05:06     87s] ### Time Record (DB Import) is uninstalled.
[03/23 22:05:06     87s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:05:06     87s] #
[03/23 22:05:06     87s] #Wire/Via statistics before line assignment ...
[03/23 22:05:06     87s] #Total number of nets with non-default rule or having extra spacing = 31
[03/23 22:05:06     87s] #Total wire length = 10726 um.
[03/23 22:05:06     87s] #Total half perimeter of net bounding box = 4485 um.
[03/23 22:05:06     87s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:05:06     87s] #Total wire length on LAYER M2 = 3270 um.
[03/23 22:05:06     87s] #Total wire length on LAYER M3 = 3912 um.
[03/23 22:05:06     87s] #Total wire length on LAYER M4 = 3543 um.
[03/23 22:05:06     87s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:05:06     87s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:05:06     87s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:05:06     87s] #Total wire length on LAYER LM = 0 um.
[03/23 22:05:06     87s] #Total number of vias = 2472
[03/23 22:05:06     87s] #Up-Via Summary (total 2472):
[03/23 22:05:06     87s] #           
[03/23 22:05:06     87s] #-----------------------
[03/23 22:05:06     87s] # M1                776
[03/23 22:05:06     87s] # M2               1149
[03/23 22:05:06     87s] # M3                547
[03/23 22:05:06     87s] #-----------------------
[03/23 22:05:06     87s] #                  2472 
[03/23 22:05:06     87s] #
[03/23 22:05:06     87s] ### Time Record (Data Preparation) is installed.
[03/23 22:05:06     87s] #Start routing data preparation on Thu Mar 23 22:05:06 2023
[03/23 22:05:06     87s] #
[03/23 22:05:06     87s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:05:06     87s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:05:06     87s] #Voltage range [0.000 - 1.200] has 5625 nets.
[03/23 22:05:06     87s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:05:06     87s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:05:06     87s] #Build and mark too close pins for the same net.
[03/23 22:05:06     87s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:05:06     87s] #Initial pin access analysis.
[03/23 22:05:06     88s] #Detail pin access analysis.
[03/23 22:05:06     88s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:05:06     88s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:05:06     88s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:05:06     88s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:05:06     88s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:05:06     88s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:05:06     88s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:05:06     88s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:05:06     88s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:05:06     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.88 (MB), peak = 2406.30 (MB)
[03/23 22:05:06     88s] #Regenerating Ggrids automatically.
[03/23 22:05:06     88s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.4000.
[03/23 22:05:06     88s] #Using automatically generated G-grids.
[03/23 22:05:06     88s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:05:06     88s] #Done routing data preparation.
[03/23 22:05:06     88s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2206.92 (MB), peak = 2406.30 (MB)
[03/23 22:05:06     88s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:05:06     88s] #Data initialization: cpu:00:00:01, real:00:00:00, mem:2.2 GB, peak:2.3 GB --3.75 [6]--
[03/23 22:05:06     88s] 
[03/23 22:05:06     88s] Trim Metal Layers:
[03/23 22:05:06     88s] LayerId::1 widthSet size::1
[03/23 22:05:06     88s] LayerId::2 widthSet size::1
[03/23 22:05:06     88s] LayerId::3 widthSet size::1
[03/23 22:05:06     88s] LayerId::4 widthSet size::1
[03/23 22:05:06     88s] LayerId::5 widthSet size::1
[03/23 22:05:06     88s] LayerId::6 widthSet size::1
[03/23 22:05:06     88s] LayerId::7 widthSet size::1
[03/23 22:05:06     88s] LayerId::8 widthSet size::1
[03/23 22:05:06     88s] Updating RC grid for preRoute extraction ...
[03/23 22:05:06     88s] eee: pegSigSF::1.070000
[03/23 22:05:06     88s] Initializing multi-corner resistance tables ...
[03/23 22:05:06     88s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:05:06     88s] eee: l::2 avDens::0.001295 usedTrk::2.097222 availTrk::1620.000000 sigTrk::2.097222
[03/23 22:05:06     88s] eee: l::3 avDens::0.002307 usedTrk::26.166667 availTrk::11340.000000 sigTrk::26.166667
[03/23 22:05:06     88s] eee: l::4 avDens::0.002456 usedTrk::23.875000 availTrk::9720.000000 sigTrk::23.875000
[03/23 22:05:06     88s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:06     88s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:06     88s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:06     88s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:06     88s] {RT rc-typ 0 4 4 0}
[03/23 22:05:06     88s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.829200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:05:06     88s] #Successfully loaded pre-route RC model
[03/23 22:05:06     88s] #Enabled timing driven Line Assignment.
[03/23 22:05:06     88s] ### Time Record (Line Assignment) is installed.
[03/23 22:05:06     88s] #
[03/23 22:05:06     88s] #Begin Line Assignment ...
[03/23 22:05:06     88s] #
[03/23 22:05:06     88s] #Begin build data ...
[03/23 22:05:06     88s] #
[03/23 22:05:06     88s] #Distribution of nets:
[03/23 22:05:06     88s] #     1415 ( 2         pin),    741 ( 3         pin),    181 ( 4         pin),
[03/23 22:05:06     88s] #       61 ( 5         pin),     22 ( 6         pin),     42 ( 7         pin),
[03/23 22:05:06     88s] #       10 ( 8         pin),     36 ( 9         pin),    166 (10-19      pin),
[03/23 22:05:06     88s] #        7 (20-29      pin),      2 (30-39      pin),      1 (40-49      pin),
[03/23 22:05:06     88s] #        8 (50-59      pin),      0 (>=2000     pin).
[03/23 22:05:06     88s] #Total: 5627 nets, 2692 non-trivial nets, 31 fully global routed, 31 clocks,
[03/23 22:05:06     88s] #       31 nets have extra space, 31 nets have layer range, 31 nets have weight,
[03/23 22:05:06     88s] #       31 nets have avoid detour, 31 nets have priority.
[03/23 22:05:06     88s] #
[03/23 22:05:06     88s] #Nets in 1 layer range:
[03/23 22:05:06     88s] #   (3 M3, ----) :       31 ( 1.2%)
[03/23 22:05:06     88s] #
[03/23 22:05:06     88s] #31 nets selected.
[03/23 22:05:06     88s] #
[03/23 22:05:06     88s] #End build data: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --2.12 [6]--
[03/23 22:05:06     88s] ### 
[03/23 22:05:06     88s] ### Net length summary before Line Assignment:
[03/23 22:05:06     88s] ### Layer   H-Len   V-Len         Total       #Up-Via
[03/23 22:05:06     88s] ### -------------------------------------------------
[03/23 22:05:06     88s] ###  1 M1       0       0       0(  0%)     776( 31%)
[03/23 22:05:06     88s] ###  2 M2       0    3270    3270( 30%)    1149( 46%)
[03/23 22:05:06     88s] ###  3 M3    3911       0    3911( 36%)     549( 22%)
[03/23 22:05:06     88s] ###  4 M4       0    3543    3543( 33%)       0(  0%)
[03/23 22:05:06     88s] ###  5 M5       0       0       0(  0%)       0(  0%)
[03/23 22:05:06     88s] ###  6 M6       0       0       0(  0%)       0(  0%)
[03/23 22:05:06     88s] ###  7 MQ       0       0       0(  0%)       0(  0%)
[03/23 22:05:06     88s] ###  8 LM       0       0       0(  0%)       0(  0%)
[03/23 22:05:06     88s] ### -------------------------------------------------
[03/23 22:05:06     88s] ###          3911    6814   10725          2474      
[03/23 22:05:07     89s] ### 
[03/23 22:05:07     89s] ### Top 20 overlap violations ...
[03/23 22:05:07     89s] ###   Net: CTS_3
[03/23 22:05:07     89s] ###     M4: (0.3000, 81.6010, 0.5000, 88.5990), length: 6.9980, total: 6.9980
[03/23 22:05:07     89s] ###       CTS_12
[03/23 22:05:07     89s] ###   Net: accumulation0/CTS_1
[03/23 22:05:07     89s] ###     M4: (94.3000, 0.8010, 94.5000, 3.1990), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_3
[03/23 22:05:07     89s] ###     M3: (0.8010, 81.5000, 3.1990, 81.7000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_12
[03/23 22:05:07     89s] ###     M3: (0.8010, 109.9000, 3.1990, 110.1000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_12
[03/23 22:05:07     89s] ###     M3: (0.8010, 262.3000, 3.1990, 262.5000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_12
[03/23 22:05:07     89s] ###     M3: (0.8010, 12.7000, 3.1990, 12.9000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_3
[03/23 22:05:07     89s] ###     M3: (0.8010, 94.7000, 3.1990, 94.9000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_3
[03/23 22:05:07     89s] ###     M3: (0.8010, 109.1000, 3.1990, 109.3000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: clk
[03/23 22:05:07     89s] ###     M3: (0.8010, 11.9000, 3.1990, 12.1000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_12
[03/23 22:05:07     89s] ###     M3: (0.8010, 88.3000, 3.1990, 88.5000), length: 2.3980, total: 2.3980
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: accumulation0/CTS_1
[03/23 22:05:07     89s] ###     M4: (94.3000, 3.8010, 94.5000, 6.1990), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_3
[03/23 22:05:07     89s] ###     M3: (3.8010, 81.5000, 6.1990, 81.7000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_12
[03/23 22:05:07     89s] ###     M3: (3.8010, 109.9000, 6.1990, 110.1000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_12
[03/23 22:05:07     89s] ###     M3: (3.8010, 262.3000, 6.1990, 262.5000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_12
[03/23 22:05:07     89s] ###     M3: (3.8010, 12.7000, 6.1990, 12.9000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_3
[03/23 22:05:07     89s] ###     M3: (3.8010, 94.7000, 6.1990, 94.9000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_3
[03/23 22:05:07     89s] ###     M3: (3.8010, 109.1000, 6.1990, 109.3000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_12
[03/23 22:05:07     89s] ###     M3: (3.8010, 104.3000, 6.1990, 104.5000), length: 2.3980, total: 2.3980
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: clk
[03/23 22:05:07     89s] ###     M3: (3.8010, 11.9000, 6.1990, 12.1000), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ###   Net: CTS_2
[03/23 22:05:07     89s] ###     M4: (117.5000, 21.8010, 117.7000, 24.1990), length: 2.3980, total: 4.7960
[03/23 22:05:07     89s] ###       power rail
[03/23 22:05:07     89s] ### 
[03/23 22:05:07     89s] ### Net length and overlap summary after Line Assignment:
[03/23 22:05:07     89s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[03/23 22:05:07     89s] ### --------------------------------------------------------------------------
[03/23 22:05:07     89s] ###  1 M1       0       0       0(  0%)     776( 37%)    0(  0%)     0(  0.0%)
[03/23 22:05:07     89s] ###  2 M2       0    3920    3920( 38%)    1012( 48%)    0(  0%)     0(  0.0%)
[03/23 22:05:07     89s] ###  3 M3    3870       0    3870( 37%)     329( 16%)  320( 83%)  1724( 89.9%)
[03/23 22:05:07     89s] ###  4 M4       0    2543    2543( 25%)       0(  0%)   64( 17%)   193( 10.1%)
[03/23 22:05:07     89s] ###  5 M5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 22:05:07     89s] ###  6 M6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 22:05:07     89s] ###  7 MQ       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 22:05:07     89s] ###  8 LM       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 22:05:07     89s] ### --------------------------------------------------------------------------
[03/23 22:05:07     89s] ###          3870    6463   10334          2117        384        1918        
[03/23 22:05:07     89s] #
[03/23 22:05:07     89s] #Line Assignment statistics:
[03/23 22:05:07     89s] #Cpu time = 00:00:01
[03/23 22:05:07     89s] #Elapsed time = 00:00:00
[03/23 22:05:07     89s] #Increased memory = 4.12 (MB)
[03/23 22:05:07     89s] #Total memory = 2220.48 (MB)
[03/23 22:05:07     89s] #Peak memory = 2406.30 (MB)
[03/23 22:05:07     89s] #End Line Assignment: cpu:00:00:01, real:00:00:00, mem:2.2 GB, peak:2.3 GB --2.74 [6]--
[03/23 22:05:07     89s] #
[03/23 22:05:07     89s] #Begin assignment summary ...
[03/23 22:05:07     89s] #
[03/23 22:05:07     89s] #  Total number of segments             = 1402
[03/23 22:05:07     89s] #  Total number of overlap segments     =  256 ( 18.3%)
[03/23 22:05:07     89s] #  Total number of assigned segments    =  676 ( 48.2%)
[03/23 22:05:07     89s] #  Total number of shifted segments     =   49 (  3.5%)
[03/23 22:05:07     89s] #  Average movement of shifted segments =    8.80 tracks
[03/23 22:05:07     89s] #
[03/23 22:05:07     89s] #  Total number of overlaps             =  384
[03/23 22:05:07     89s] #  Total length of overlaps             = 1918 um
[03/23 22:05:07     89s] #
[03/23 22:05:07     89s] #End assignment summary.
[03/23 22:05:07     89s] ### Time Record (Line Assignment) is uninstalled.
[03/23 22:05:07     89s] #
[03/23 22:05:07     89s] #Wire/Via statistics after line assignment ...
[03/23 22:05:07     89s] #Total number of nets with non-default rule or having extra spacing = 31
[03/23 22:05:07     89s] #Total wire length = 10334 um.
[03/23 22:05:07     89s] #Total half perimeter of net bounding box = 4485 um.
[03/23 22:05:07     89s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:05:07     89s] #Total wire length on LAYER M2 = 3920 um.
[03/23 22:05:07     89s] #Total wire length on LAYER M3 = 3871 um.
[03/23 22:05:07     89s] #Total wire length on LAYER M4 = 2543 um.
[03/23 22:05:07     89s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:05:07     89s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:05:07     89s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:05:07     89s] #Total wire length on LAYER LM = 0 um.
[03/23 22:05:07     89s] #Total number of vias = 2117
[03/23 22:05:07     89s] #Up-Via Summary (total 2117):
[03/23 22:05:07     89s] #           
[03/23 22:05:07     89s] #-----------------------
[03/23 22:05:07     89s] # M1                776
[03/23 22:05:07     89s] # M2               1012
[03/23 22:05:07     89s] # M3                329
[03/23 22:05:07     89s] #-----------------------
[03/23 22:05:07     89s] #                  2117 
[03/23 22:05:07     89s] #
[03/23 22:05:07     89s] #Routing data preparation, pin analysis, line assignment statistics:
[03/23 22:05:07     89s] #Cpu time = 00:00:02
[03/23 22:05:07     89s] #Elapsed time = 00:00:01
[03/23 22:05:07     89s] #Increased memory = 13.17 (MB)
[03/23 22:05:07     89s] #Total memory = 2207.22 (MB)
[03/23 22:05:07     89s] #Peak memory = 2406.30 (MB)
[03/23 22:05:07     89s] #RTESIG:78da95933f4fc33010c599f91427b7439068c95dfed81e5890580155c05a99c48d22121b
[03/23 22:05:07     89s] #       c50ea8df1e1758a822a7f576f64f77ef3ddb8be5ebfd0618e11af395c3546e111e364469
[03/23 22:05:07     89s] #       49628525c91bc26d387ab963978be5e3d3330103e55cdb986d6f6b7d5b75b67a07dff6ad
[03/23 22:05:07     89s] #       697e779041e2fc10ea6b189d1ec069ef4375f5d780831f460dc99bb5dd248139c24e752e
[03/23 22:05:07     89s] #       c6505602a590b4c6eb460fd38c2cfff7a9f746f56d05b5dea9b1f3477896e573ca0a9102
[03/23 22:05:07     89s] #       f3f6c376b6d9436783e5af76d071c352ca593b8847b1c4a5e221a2b3f0f3ba8b2cd80c7c
[03/23 22:05:07     89s] #       30a6cdd84f4ba6230d534cc133205af3f4b020d97556f969927301ec27a6e8502e4ac022
[03/23 22:05:07     89s] #       7eefc82502cd30a208f33eb3f8d5a108e398f3cad46aa8a3c284e0c08c3551f984389b19
[03/23 22:05:07     89s] #       6199433ef3b291d3fc17415e9c0089fc1488c7a08b6f017252df
[03/23 22:05:07     89s] #
[03/23 22:05:07     89s] #Skip comparing routing design signature in db-snapshot flow
[03/23 22:05:07     89s] #Using multithreading with 6 threads.
[03/23 22:05:07     89s] ### Time Record (Detail Routing) is installed.
[03/23 22:05:07     89s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:05:07     89s] #
[03/23 22:05:07     89s] #Start Detail Routing..
[03/23 22:05:07     89s] #start initial detail routing ...
[03/23 22:05:07     89s] ### Design has 33 dirty nets
[03/23 22:05:07     93s] ### Routing stats: routing = 82.24% drc-check-only = 4.60%
[03/23 22:05:07     93s] #   number of violations = 0
[03/23 22:05:07     93s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2213.62 (MB), peak = 2406.30 (MB)
[03/23 22:05:07     93s] #Complete Detail Routing.
[03/23 22:05:07     93s] #Total number of nets with non-default rule or having extra spacing = 31
[03/23 22:05:07     93s] #Total wire length = 10328 um.
[03/23 22:05:07     93s] #Total half perimeter of net bounding box = 4485 um.
[03/23 22:05:07     93s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:05:07     93s] #Total wire length on LAYER M2 = 3692 um.
[03/23 22:05:07     93s] #Total wire length on LAYER M3 = 3009 um.
[03/23 22:05:07     93s] #Total wire length on LAYER M4 = 3627 um.
[03/23 22:05:07     93s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:05:07     93s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:05:07     93s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:05:07     93s] #Total wire length on LAYER LM = 0 um.
[03/23 22:05:07     93s] #Total number of vias = 2325
[03/23 22:05:07     93s] #Total number of multi-cut vias = 7 (  0.3%)
[03/23 22:05:07     93s] #Total number of single cut vias = 2318 ( 99.7%)
[03/23 22:05:07     93s] #Up-Via Summary (total 2325):
[03/23 22:05:07     93s] #                   single-cut          multi-cut      Total
[03/23 22:05:07     93s] #-----------------------------------------------------------
[03/23 22:05:07     93s] # M1               770 ( 99.1%)         7 (  0.9%)        777
[03/23 22:05:07     93s] # M2               843 (100.0%)         0 (  0.0%)        843
[03/23 22:05:07     93s] # M3               705 (100.0%)         0 (  0.0%)        705
[03/23 22:05:07     93s] #-----------------------------------------------------------
[03/23 22:05:07     93s] #                 2318 ( 99.7%)         7 (  0.3%)       2325 
[03/23 22:05:07     93s] #
[03/23 22:05:07     93s] #Total number of DRC violations = 0
[03/23 22:05:07     93s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:05:07     93s] #Cpu time = 00:00:04
[03/23 22:05:07     93s] #Elapsed time = 00:00:01
[03/23 22:05:07     93s] #Increased memory = 6.40 (MB)
[03/23 22:05:07     93s] #Total memory = 2213.62 (MB)
[03/23 22:05:07     93s] #Peak memory = 2406.30 (MB)
[03/23 22:05:07     93s] #Skip updating routing design signature in db-snapshot flow
[03/23 22:05:07     93s] #detailRoute Statistics:
[03/23 22:05:07     93s] #Cpu time = 00:00:04
[03/23 22:05:07     93s] #Elapsed time = 00:00:01
[03/23 22:05:07     93s] #Increased memory = 6.40 (MB)
[03/23 22:05:07     93s] #Total memory = 2213.62 (MB)
[03/23 22:05:07     93s] #Peak memory = 2406.30 (MB)
[03/23 22:05:07     93s] ### Time Record (DB Export) is installed.
[03/23 22:05:07     93s] ### export design design signature (8): route=1899842037 fixed_route=1997861172 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1747768651 dirty_area=0 del_dirty_area=0 cell=987922695 placement=723314191 pin_access=1794356711 inst_pattern=1
[03/23 22:05:07     93s] #	no debugging net set
[03/23 22:05:07     93s] ### Time Record (DB Export) is uninstalled.
[03/23 22:05:07     93s] ### Time Record (Post Callback) is installed.
[03/23 22:05:07     93s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:05:07     93s] #
[03/23 22:05:07     93s] #globalDetailRoute statistics:
[03/23 22:05:07     93s] #Cpu time = 00:00:06
[03/23 22:05:07     93s] #Elapsed time = 00:00:02
[03/23 22:05:07     93s] #Increased memory = 35.73 (MB)
[03/23 22:05:07     93s] #Total memory = 2222.81 (MB)
[03/23 22:05:07     93s] #Peak memory = 2406.30 (MB)
[03/23 22:05:07     93s] #Number of warnings = 0
[03/23 22:05:07     93s] #Total number of warnings = 8
[03/23 22:05:07     93s] #Number of fails = 0
[03/23 22:05:07     93s] #Total number of fails = 0
[03/23 22:05:07     93s] #Complete globalDetailRoute on Thu Mar 23 22:05:07 2023
[03/23 22:05:07     93s] #
[03/23 22:05:07     93s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:05:07     93s] ### 
[03/23 22:05:07     93s] ###   Scalability Statistics
[03/23 22:05:07     93s] ### 
[03/23 22:05:07     93s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:05:07     93s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 22:05:07     93s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:05:07     93s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:05:07     93s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:05:07     93s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:05:07     93s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:05:07     93s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:05:07     93s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/23 22:05:07     93s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:05:07     93s] ###   Detail Routing                |        00:00:04|        00:00:01|             1.0|
[03/23 22:05:07     93s] ###   Line Assignment               |        00:00:01|        00:00:00|             1.0|
[03/23 22:05:07     93s] ###   Entire Command                |        00:00:06|        00:00:02|             4.1|
[03/23 22:05:07     93s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:05:07     93s] ### 
[03/23 22:05:07     93s] % End globalDetailRoute (date=03/23 22:05:07, total cpu=0:00:06.5, real=0:00:01.0, peak res=2406.3M, current mem=2210.7M)
[03/23 22:05:07     93s]         NanoRoute done. (took cpu=0:00:06.6 real=0:00:01.6)
[03/23 22:05:07     93s]       Clock detailed routing done.
[03/23 22:05:07     93s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 22:05:07     93s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 22:05:07     93s] Skipping check of guided vs. routed net lengths.
[03/23 22:05:08     93s] Set FIXED routing status on 31 net(s)
[03/23 22:05:08     93s] Set FIXED placed status on 30 instance(s)
[03/23 22:05:08     93s]       Route Remaining Unrouted Nets...
[03/23 22:05:08     93s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/23 22:05:08     93s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2960.9M, EPOCH TIME: 1679623508.001216
[03/23 22:05:08     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     93s] All LLGs are deleted
[03/23 22:05:08     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2960.9M, EPOCH TIME: 1679623508.001402
[03/23 22:05:08     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2960.9M, EPOCH TIME: 1679623508.001485
[03/23 22:05:08     93s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2960.9M, EPOCH TIME: 1679623508.001623
[03/23 22:05:08     93s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=2960.9M
[03/23 22:05:08     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=2960.9M
[03/23 22:05:08     93s] **WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
[03/23 22:05:08     93s] To increase the message display limit, refer to the product command reference manual.
[03/23 22:05:08     93s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2960.87 MB )
[03/23 22:05:08     93s] (I)      ================== Layers ==================
[03/23 22:05:08     93s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:08     93s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:05:08     93s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:08     93s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:05:08     93s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:05:08     93s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:05:08     93s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:05:08     93s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:05:08     93s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:05:08     93s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:05:08     93s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:05:08     93s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:05:08     93s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:05:08     93s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:05:08     93s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:05:08     93s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:05:08     93s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:05:08     93s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:05:08     93s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:05:08     93s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:08     93s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:05:08     93s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:08     93s] (I)      Started Import and model ( Curr Mem: 2960.87 MB )
[03/23 22:05:08     93s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:08     93s] (I)      == Non-default Options ==
[03/23 22:05:08     93s] (I)      Maximum routing layer                              : 4
[03/23 22:05:08     93s] (I)      Number of threads                                  : 6
[03/23 22:05:08     93s] (I)      Method to set GCell size                           : row
[03/23 22:05:08     93s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:05:08     93s] (I)      Use row-based GCell size
[03/23 22:05:08     93s] (I)      Use row-based GCell align
[03/23 22:05:08     93s] (I)      layer 0 area = 89000
[03/23 22:05:08     93s] (I)      layer 1 area = 120000
[03/23 22:05:08     93s] (I)      layer 2 area = 120000
[03/23 22:05:08     93s] (I)      layer 3 area = 120000
[03/23 22:05:08     93s] (I)      GCell unit size   : 3600
[03/23 22:05:08     93s] (I)      GCell multiplier  : 1
[03/23 22:05:08     93s] (I)      GCell row height  : 3600
[03/23 22:05:08     93s] (I)      Actual row height : 3600
[03/23 22:05:08     93s] (I)      GCell align ref   : 7000 7000
[03/23 22:05:08     93s] [NR-eGR] Track table information for default rule: 
[03/23 22:05:08     93s] [NR-eGR] M1 has single uniform track structure
[03/23 22:05:08     93s] [NR-eGR] M2 has single uniform track structure
[03/23 22:05:08     93s] [NR-eGR] M3 has single uniform track structure
[03/23 22:05:08     93s] [NR-eGR] M4 has single uniform track structure
[03/23 22:05:08     93s] [NR-eGR] M5 has single uniform track structure
[03/23 22:05:08     93s] [NR-eGR] M6 has single uniform track structure
[03/23 22:05:08     93s] [NR-eGR] MQ has single uniform track structure
[03/23 22:05:08     93s] [NR-eGR] LM has single uniform track structure
[03/23 22:05:08     93s] (I)      ============== Default via ===============
[03/23 22:05:08     93s] (I)      +---+------------------+-----------------+
[03/23 22:05:08     93s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:05:08     93s] (I)      +---+------------------+-----------------+
[03/23 22:05:08     93s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:05:08     93s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 22:05:08     93s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:05:08     93s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:05:08     93s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 22:05:08     93s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:05:08     93s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:05:08     93s] (I)      +---+------------------+-----------------+
[03/23 22:05:08     93s] [NR-eGR] Read 6698 PG shapes
[03/23 22:05:08     93s] [NR-eGR] Read 0 clock shapes
[03/23 22:05:08     93s] [NR-eGR] Read 0 other shapes
[03/23 22:05:08     93s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:05:08     93s] [NR-eGR] #Instance Blockages : 0
[03/23 22:05:08     93s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:05:08     93s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:05:08     93s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:05:08     93s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:05:08     93s] [NR-eGR] #Other Blockages    : 0
[03/23 22:05:08     93s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:05:08     93s] [NR-eGR] Num Prerouted Nets = 31  Num Prerouted Wires = 2907
[03/23 22:05:08     93s] [NR-eGR] Read 2692 nets ( ignored 31 )
[03/23 22:05:08     93s] (I)      early_global_route_priority property id does not exist.
[03/23 22:05:08     93s] (I)      Read Num Blocks=6698  Num Prerouted Wires=2907  Num CS=0
[03/23 22:05:08     93s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 1351
[03/23 22:05:08     93s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 1293
[03/23 22:05:08     93s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 263
[03/23 22:05:08     93s] (I)      Number of ignored nets                =     31
[03/23 22:05:08     93s] (I)      Number of connected nets              =      0
[03/23 22:05:08     93s] (I)      Number of fixed nets                  =     31.  Ignored: Yes
[03/23 22:05:08     93s] (I)      Number of clock nets                  =     31.  Ignored: No
[03/23 22:05:08     93s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:05:08     93s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:05:08     93s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:05:08     93s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:05:08     93s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:05:08     93s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:05:08     93s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:05:08     93s] (I)      Ndr track 0 does not exist
[03/23 22:05:08     93s] (I)      Ndr track 0 does not exist
[03/23 22:05:08     93s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:05:08     93s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:05:08     93s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:05:08     93s] (I)      Site width          :   400  (dbu)
[03/23 22:05:08     93s] (I)      Row height          :  3600  (dbu)
[03/23 22:05:08     93s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:05:08     93s] (I)      GCell width         :  3600  (dbu)
[03/23 22:05:08     93s] (I)      GCell height        :  3600  (dbu)
[03/23 22:05:08     93s] (I)      Grid                :    83   138     4
[03/23 22:05:08     93s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:05:08     93s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:05:08     93s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:05:08     93s] (I)      Default wire width  :   160   200   200   200
[03/23 22:05:08     93s] (I)      Default wire space  :   160   200   200   200
[03/23 22:05:08     93s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:05:08     93s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:05:08     93s] (I)      First track coord   :   400   400   400   400
[03/23 22:05:08     93s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:05:08     93s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:05:08     93s] (I)      Num of masks        :     1     1     1     1
[03/23 22:05:08     93s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:05:08     93s] (I)      --------------------------------------------------------
[03/23 22:05:08     93s] 
[03/23 22:05:08     93s] [NR-eGR] ============ Routing rule table ============
[03/23 22:05:08     93s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 22:05:08     93s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 22:05:08     93s] (I)                    Layer    2    3    4 
[03/23 22:05:08     93s] (I)                    Pitch  800  800  800 
[03/23 22:05:08     93s] (I)             #Used tracks    2    2    2 
[03/23 22:05:08     93s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:08     93s] [NR-eGR] Rule id: 1  Nets: 2661
[03/23 22:05:08     93s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:05:08     93s] (I)                    Layer    2    3    4 
[03/23 22:05:08     93s] (I)                    Pitch  400  400  400 
[03/23 22:05:08     93s] (I)             #Used tracks    1    1    1 
[03/23 22:05:08     93s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:08     93s] [NR-eGR] ========================================
[03/23 22:05:08     93s] [NR-eGR] 
[03/23 22:05:08     93s] (I)      =============== Blocked Tracks ===============
[03/23 22:05:08     93s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:08     93s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:05:08     93s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:08     93s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:05:08     93s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:05:08     93s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:05:08     93s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:05:08     93s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:08     93s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2960.87 MB )
[03/23 22:05:08     93s] (I)      Reset routing kernel
[03/23 22:05:08     93s] (I)      Started Global Routing ( Curr Mem: 2960.87 MB )
[03/23 22:05:08     93s] (I)      totalPins=8747  totalGlobalPin=8616 (98.50%)
[03/23 22:05:08     93s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:05:08     93s] [NR-eGR] Layer group 1: route 2661 net(s) in layer range [2, 4]
[03/23 22:05:08     93s] (I)      
[03/23 22:05:08     93s] (I)      ============  Phase 1a Route ============
[03/23 22:05:08     93s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 59
[03/23 22:05:08     93s] (I)      Usage: 23042 = (10163 H, 12879 V) = (14.18% H, 7.56% V) = (3.659e+04um H, 4.636e+04um V)
[03/23 22:05:08     93s] (I)      
[03/23 22:05:08     93s] (I)      ============  Phase 1b Route ============
[03/23 22:05:08     93s] (I)      Usage: 23065 = (10171 H, 12894 V) = (14.19% H, 7.57% V) = (3.662e+04um H, 4.642e+04um V)
[03/23 22:05:08     93s] (I)      Overflow of layer group 1: 4.06% H + 0.07% V. EstWL: 8.303400e+04um
[03/23 22:05:08     93s] (I)      Congestion metric : 4.06%H 0.07%V, 4.13%HV
[03/23 22:05:08     93s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:05:08     93s] (I)      
[03/23 22:05:08     93s] (I)      ============  Phase 1c Route ============
[03/23 22:05:08     93s] (I)      Level2 Grid: 17 x 28
[03/23 22:05:08     93s] (I)      Usage: 23071 = (10171 H, 12900 V) = (14.19% H, 7.57% V) = (3.662e+04um H, 4.644e+04um V)
[03/23 22:05:08     93s] (I)      
[03/23 22:05:08     93s] (I)      ============  Phase 1d Route ============
[03/23 22:05:08     93s] (I)      Usage: 23071 = (10171 H, 12900 V) = (14.19% H, 7.57% V) = (3.662e+04um H, 4.644e+04um V)
[03/23 22:05:08     93s] (I)      
[03/23 22:05:08     93s] (I)      ============  Phase 1e Route ============
[03/23 22:05:08     93s] (I)      Usage: 23093 = (10171 H, 12922 V) = (14.19% H, 7.59% V) = (3.662e+04um H, 4.652e+04um V)
[03/23 22:05:08     93s] [NR-eGR] Early Global Route overflow of layer group 1: 4.04% H + 0.09% V. EstWL: 8.313480e+04um
[03/23 22:05:08     93s] (I)      
[03/23 22:05:08     93s] (I)      ============  Phase 1l Route ============
[03/23 22:05:08     93s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:05:08     93s] (I)      Layer  2:      94175     16903         7         639      101700    ( 0.62%) 
[03/23 22:05:08     93s] (I)      Layer  3:      73983     12763       161         927      100917    ( 0.91%) 
[03/23 22:05:08     93s] (I)      Layer  4:      80932      4108         3         720      101619    ( 0.70%) 
[03/23 22:05:08     93s] (I)      Total:        249090     33774       171        2286      304236    ( 0.75%) 
[03/23 22:05:08     93s] (I)      
[03/23 22:05:08     93s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:05:08     93s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:05:08     93s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:05:08     93s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 22:05:08     93s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:08     93s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:05:08     93s] [NR-eGR]      M2 ( 2)         6( 0.05%)         0( 0.00%)   ( 0.05%) 
[03/23 22:05:08     93s] [NR-eGR]      M3 ( 3)       109( 0.97%)         9( 0.08%)   ( 1.05%) 
[03/23 22:05:08     93s] [NR-eGR]      M4 ( 4)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/23 22:05:08     93s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:08     93s] [NR-eGR]        Total       118( 0.35%)         9( 0.03%)   ( 0.38%) 
[03/23 22:05:08     93s] [NR-eGR] 
[03/23 22:05:08     93s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 2960.87 MB )
[03/23 22:05:08     93s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:05:08     93s] [NR-eGR] Overflow after Early Global Route 1.04% H + 0.01% V
[03/23 22:05:08     93s] (I)      ============= Track Assignment ============
[03/23 22:05:08     93s] (I)      Started Track Assignment (6T) ( Curr Mem: 2960.87 MB )
[03/23 22:05:08     93s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 22:05:08     93s] (I)      Run Multi-thread track assignment
[03/23 22:05:08     94s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2960.87 MB )
[03/23 22:05:08     94s] (I)      Started Export ( Curr Mem: 2960.87 MB )
[03/23 22:05:08     94s] [NR-eGR]             Length (um)   Vias 
[03/23 22:05:08     94s] [NR-eGR] -------------------------------
[03/23 22:05:08     94s] [NR-eGR]  M1  (1H)             0   9457 
[03/23 22:05:08     94s] [NR-eGR]  M2  (2V)         44588  14709 
[03/23 22:05:08     94s] [NR-eGR]  M3  (3H)         41696   1249 
[03/23 22:05:08     94s] [NR-eGR]  M4  (4V)         10306      0 
[03/23 22:05:08     94s] [NR-eGR]  M5  (5H)             0      0 
[03/23 22:05:08     94s] [NR-eGR]  M6  (6V)             0      0 
[03/23 22:05:08     94s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 22:05:08     94s] [NR-eGR]  LM  (8V)             0      0 
[03/23 22:05:08     94s] [NR-eGR] -------------------------------
[03/23 22:05:08     94s] [NR-eGR]      Total        96591  25415 
[03/23 22:05:08     94s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:08     94s] [NR-eGR] Total half perimeter of net bounding box: 78228um
[03/23 22:05:08     94s] [NR-eGR] Total length: 96591um, number of vias: 25415
[03/23 22:05:08     94s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:08     94s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 22:05:08     94s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:08     94s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2960.87 MB )
[03/23 22:05:08     94s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.13 sec, Curr Mem: 2960.87 MB )
[03/23 22:05:08     94s] (I)      ======================================= Runtime Summary =======================================
[03/23 22:05:08     94s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 22:05:08     94s] (I)      -----------------------------------------------------------------------------------------------
[03/23 22:05:08     94s] (I)       Early Global Route kernel                   100.00%  69.11 sec  69.24 sec  0.13 sec  0.21 sec 
[03/23 22:05:08     94s] (I)       +-Import and model                           26.55%  69.12 sec  69.15 sec  0.03 sec  0.03 sec 
[03/23 22:05:08     94s] (I)       | +-Create place DB                           5.52%  69.12 sec  69.13 sec  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       | | +-Import place data                       5.42%  69.12 sec  69.13 sec  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       | | | +-Read instances and placement          1.84%  69.12 sec  69.12 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | +-Read nets                             3.30%  69.12 sec  69.13 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | +-Create route DB                          13.93%  69.13 sec  69.14 sec  0.02 sec  0.02 sec 
[03/23 22:05:08     94s] (I)       | | +-Import route data (6T)                 13.55%  69.13 sec  69.14 sec  0.02 sec  0.02 sec 
[03/23 22:05:08     94s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.74%  69.13 sec  69.13 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | | +-Read routing blockages              0.00%  69.13 sec  69.13 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | | +-Read instance blockages             0.56%  69.13 sec  69.13 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | | +-Read PG blockages                   0.93%  69.13 sec  69.13 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | | +-Read clock blockages                0.06%  69.13 sec  69.13 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | | +-Read other blockages                0.08%  69.13 sec  69.13 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | | +-Read halo blockages                 0.02%  69.13 sec  69.13 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | | +-Read boundary cut boxes             0.00%  69.13 sec  69.13 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | +-Read blackboxes                       0.03%  69.13 sec  69.13 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | +-Read prerouted                        0.84%  69.13 sec  69.14 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | +-Read unlegalized nets                 0.20%  69.14 sec  69.14 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | +-Read nets                             0.98%  69.14 sec  69.14 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | +-Set up via pillars                    0.02%  69.14 sec  69.14 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | +-Initialize 3D grid graph              0.03%  69.14 sec  69.14 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | +-Model blockage capacity               4.20%  69.14 sec  69.14 sec  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       | | | | +-Initialize 3D capacity              3.75%  69.14 sec  69.14 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | +-Read aux data                             0.00%  69.14 sec  69.14 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | +-Others data preparation                   0.15%  69.14 sec  69.15 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | +-Create route kernel                       6.04%  69.15 sec  69.15 sec  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       +-Global Routing                             40.63%  69.15 sec  69.20 sec  0.05 sec  0.09 sec 
[03/23 22:05:08     94s] (I)       | +-Initialization                            0.67%  69.15 sec  69.15 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | +-Net group 1                              36.61%  69.15 sec  69.20 sec  0.05 sec  0.09 sec 
[03/23 22:05:08     94s] (I)       | | +-Generate topology (6T)                  1.40%  69.15 sec  69.16 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | +-Phase 1a                                6.77%  69.16 sec  69.17 sec  0.01 sec  0.02 sec 
[03/23 22:05:08     94s] (I)       | | | +-Pattern routing (6T)                  5.12%  69.16 sec  69.17 sec  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.68%  69.17 sec  69.17 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | +-Add via demand to 2D                  0.45%  69.17 sec  69.17 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | +-Phase 1b                                2.87%  69.17 sec  69.17 sec  0.00 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       | | | +-Monotonic routing (6T)                2.51%  69.17 sec  69.17 sec  0.00 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       | | +-Phase 1c                                3.71%  69.17 sec  69.18 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | +-Two level Routing                     3.52%  69.17 sec  69.18 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | | +-Two Level Routing (Regular)         1.87%  69.17 sec  69.17 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | | +-Two Level Routing (Strong)          1.25%  69.17 sec  69.18 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | +-Phase 1d                                4.06%  69.18 sec  69.18 sec  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       | | | +-Detoured routing (6T)                 3.85%  69.18 sec  69.18 sec  0.00 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       | | +-Phase 1e                                1.23%  69.18 sec  69.18 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | +-Route legalization                    1.00%  69.18 sec  69.18 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | | | +-Legalize Blockage Violations        0.85%  69.18 sec  69.18 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | | +-Phase 1l                               13.50%  69.18 sec  69.20 sec  0.02 sec  0.04 sec 
[03/23 22:05:08     94s] (I)       | | | +-Layer assignment (6T)                12.28%  69.19 sec  69.20 sec  0.02 sec  0.04 sec 
[03/23 22:05:08     94s] (I)       | +-Clean cong LA                             0.00%  69.20 sec  69.20 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       +-Export 3D cong map                          1.82%  69.21 sec  69.21 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | +-Export 2D cong map                        0.59%  69.21 sec  69.21 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       +-Extract Global 3D Wires                     0.43%  69.21 sec  69.21 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       +-Track Assignment (6T)                       8.30%  69.21 sec  69.22 sec  0.01 sec  0.04 sec 
[03/23 22:05:08     94s] (I)       | +-Initialization                            0.13%  69.21 sec  69.21 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | +-Track Assignment Kernel                   7.71%  69.21 sec  69.22 sec  0.01 sec  0.04 sec 
[03/23 22:05:08     94s] (I)       | +-Free Memory                               0.01%  69.22 sec  69.22 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       +-Export                                     13.96%  69.22 sec  69.24 sec  0.02 sec  0.03 sec 
[03/23 22:05:08     94s] (I)       | +-Export DB wires                           5.78%  69.22 sec  69.23 sec  0.01 sec  0.02 sec 
[03/23 22:05:08     94s] (I)       | | +-Export all nets (6T)                    3.21%  69.22 sec  69.22 sec  0.00 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       | | +-Set wire vias (6T)                      1.67%  69.22 sec  69.23 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       | +-Report wirelength                         5.50%  69.23 sec  69.23 sec  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       | +-Update net boxes                          2.21%  69.23 sec  69.24 sec  0.00 sec  0.01 sec 
[03/23 22:05:08     94s] (I)       | +-Update timing                             0.00%  69.24 sec  69.24 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)       +-Postprocess design                          0.41%  69.24 sec  69.24 sec  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)      ======================= Summary by functions ========================
[03/23 22:05:08     94s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 22:05:08     94s] (I)      ---------------------------------------------------------------------
[03/23 22:05:08     94s] (I)        0  Early Global Route kernel           100.00%  0.13 sec  0.21 sec 
[03/23 22:05:08     94s] (I)        1  Global Routing                       40.63%  0.05 sec  0.09 sec 
[03/23 22:05:08     94s] (I)        1  Import and model                     26.55%  0.03 sec  0.03 sec 
[03/23 22:05:08     94s] (I)        1  Export                               13.96%  0.02 sec  0.03 sec 
[03/23 22:05:08     94s] (I)        1  Track Assignment (6T)                 8.30%  0.01 sec  0.04 sec 
[03/23 22:05:08     94s] (I)        1  Export 3D cong map                    1.82%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        1  Extract Global 3D Wires               0.43%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        1  Postprocess design                    0.41%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        2  Net group 1                          36.61%  0.05 sec  0.09 sec 
[03/23 22:05:08     94s] (I)        2  Create route DB                      13.93%  0.02 sec  0.02 sec 
[03/23 22:05:08     94s] (I)        2  Track Assignment Kernel               7.71%  0.01 sec  0.04 sec 
[03/23 22:05:08     94s] (I)        2  Create route kernel                   6.04%  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        2  Export DB wires                       5.78%  0.01 sec  0.02 sec 
[03/23 22:05:08     94s] (I)        2  Create place DB                       5.52%  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        2  Report wirelength                     5.50%  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        2  Update net boxes                      2.21%  0.00 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        2  Initialization                        0.80%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        2  Export 2D cong map                    0.59%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        2  Others data preparation               0.15%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        3  Import route data (6T)               13.55%  0.02 sec  0.02 sec 
[03/23 22:05:08     94s] (I)        3  Phase 1l                             13.50%  0.02 sec  0.04 sec 
[03/23 22:05:08     94s] (I)        3  Phase 1a                              6.77%  0.01 sec  0.02 sec 
[03/23 22:05:08     94s] (I)        3  Import place data                     5.42%  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        3  Phase 1d                              4.06%  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        3  Phase 1c                              3.71%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        3  Export all nets (6T)                  3.21%  0.00 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        3  Phase 1b                              2.87%  0.00 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        3  Set wire vias (6T)                    1.67%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        3  Generate topology (6T)                1.40%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        3  Phase 1e                              1.23%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        4  Layer assignment (6T)                12.28%  0.02 sec  0.04 sec 
[03/23 22:05:08     94s] (I)        4  Pattern routing (6T)                  5.12%  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        4  Read nets                             4.28%  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        4  Model blockage capacity               4.20%  0.01 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        4  Detoured routing (6T)                 3.85%  0.00 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        4  Two level Routing                     3.52%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        4  Read blockages ( Layer 2-4 )          2.74%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        4  Monotonic routing (6T)                2.51%  0.00 sec  0.01 sec 
[03/23 22:05:08     94s] (I)        4  Read instances and placement          1.84%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        4  Route legalization                    1.00%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        4  Read prerouted                        0.84%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        4  Pattern Routing Avoiding Blockages    0.68%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        4  Add via demand to 2D                  0.45%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        4  Read unlegalized nets                 0.20%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        5  Initialize 3D capacity                3.75%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        5  Two Level Routing (Regular)           1.87%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        5  Two Level Routing (Strong)            1.25%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        5  Read PG blockages                     0.93%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        5  Legalize Blockage Violations          0.85%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        5  Read instance blockages               0.56%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        5  Read other blockages                  0.08%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        5  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 22:05:08     94s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 22:05:08     94s]     Routing using NR in eGR->NR Step done.
[03/23 22:05:08     94s] Net route status summary:
[03/23 22:05:08     94s]   Clock:        31 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=31, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:05:08     94s]   Non-clock:  5596 (unrouted=2935, trialRouted=2661, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2935, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:05:08     94s] 
[03/23 22:05:08     94s] CCOPT: Done with clock implementation routing.
[03/23 22:05:08     94s] 
[03/23 22:05:08     94s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.5 real=0:00:02.4)
[03/23 22:05:08     94s]   Clock implementation routing done.
[03/23 22:05:08     94s]   Leaving CCOpt scope - extractRC...
[03/23 22:05:08     94s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 22:05:08     94s] Extraction called for design 'PE_top' of instances=2625 and nets=5627 using extraction engine 'preRoute' .
[03/23 22:05:08     94s] PreRoute RC Extraction called for design PE_top.
[03/23 22:05:08     94s] RC Extraction called in multi-corner(1) mode.
[03/23 22:05:08     94s] RCMode: PreRoute
[03/23 22:05:08     94s]       RC Corner Indexes            0   
[03/23 22:05:08     94s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:05:08     94s] Resistance Scaling Factor    : 1.00000 
[03/23 22:05:08     94s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:05:08     94s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:05:08     94s] Shrink Factor                : 1.00000
[03/23 22:05:08     94s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 22:05:08     94s] Using Quantus QRC technology file ...
[03/23 22:05:08     94s] 
[03/23 22:05:08     94s] Trim Metal Layers:
[03/23 22:05:08     94s] LayerId::1 widthSet size::1
[03/23 22:05:08     94s] LayerId::2 widthSet size::1
[03/23 22:05:08     94s] LayerId::3 widthSet size::1
[03/23 22:05:08     94s] LayerId::4 widthSet size::1
[03/23 22:05:08     94s] LayerId::5 widthSet size::1
[03/23 22:05:08     94s] LayerId::6 widthSet size::1
[03/23 22:05:08     94s] LayerId::7 widthSet size::1
[03/23 22:05:08     94s] LayerId::8 widthSet size::1
[03/23 22:05:08     94s] Updating RC grid for preRoute extraction ...
[03/23 22:05:08     94s] eee: pegSigSF::1.070000
[03/23 22:05:08     94s] Initializing multi-corner resistance tables ...
[03/23 22:05:08     94s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:05:08     94s] eee: l::2 avDens::0.122771 usedTrk::1248.577841 availTrk::10170.000000 sigTrk::1248.577841
[03/23 22:05:08     94s] eee: l::3 avDens::0.104988 usedTrk::1190.559164 availTrk::11340.000000 sigTrk::1190.559164
[03/23 22:05:08     94s] eee: l::4 avDens::0.028329 usedTrk::311.052776 availTrk::10980.000000 sigTrk::311.052776
[03/23 22:05:08     94s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:08     94s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:08     94s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:08     94s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:08     94s] {RT rc-typ 0 4 4 0}
[03/23 22:05:08     94s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.077427 aWlH=0.000000 lMod=0 pMax=0.810000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:05:08     94s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2960.871M)
[03/23 22:05:08     94s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 22:05:08     94s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:08     94s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:05:08     94s] End AAE Lib Interpolated Model. (MEM=2960.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:08     94s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[03/23 22:05:08     94s]   Clock DAG stats after routing clock trees:
[03/23 22:05:08     94s]     cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:05:08     94s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:08     94s]     misc counts      : r=1, pp=0
[03/23 22:05:08     94s]     cell areas       : b=0.000um^2, i=552.960um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=552.960um^2
[03/23 22:05:08     94s]     cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.760pF
[03/23 22:05:08     94s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:08     94s]     wire capacitance : top=0.000pF, trunk=0.262pF, leaf=1.308pF, total=1.571pF
[03/23 22:05:08     94s]     wire lengths     : top=0.000um, trunk=1793.600um, leaf=8534.800um, total=10328.400um
[03/23 22:05:08     94s]     hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3239.600um, total=4401.600um
[03/23 22:05:08     94s]   Clock DAG net violations after routing clock trees:
[03/23 22:05:08     94s]     Remaining Transition : {count=2, worst=[0.008ns, 0.007ns]} avg=0.008ns sd=0.001ns sum=0.015ns
[03/23 22:05:08     94s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/23 22:05:08     94s]     Trunk : target=0.100ns count=12 avg=0.074ns sd=0.018ns min=0.046ns max=0.108ns {4 <= 0.060ns, 2 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:08     94s]     Leaf  : target=0.100ns count=19 avg=0.078ns sd=0.018ns min=0.037ns max=0.107ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:08     94s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/23 22:05:08     94s]      Invs: CLKINVX20TR: 21 CLKINVX16TR: 6 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:05:08     94s]   Clock DAG hash after routing clock trees: 11550316703597915993 40247645273074764
[03/23 22:05:08     94s]   CTS services accumulated run-time stats after routing clock trees:
[03/23 22:05:08     94s]     delay calculator: calls=18194, total_wall_time=0.838s, mean_wall_time=0.046ms
[03/23 22:05:08     94s]     legalizer: calls=3072, total_wall_time=0.077s, mean_wall_time=0.025ms
[03/23 22:05:08     94s]     steiner router: calls=12524, total_wall_time=3.900s, mean_wall_time=0.311ms
[03/23 22:05:08     94s]   Primary reporting skew groups after routing clock trees:
[03/23 22:05:08     94s]     skew_group clk/typConstraintMode: insertion delay [min=0.309, max=0.360, avg=0.347, sd=0.008], skew [0.050 vs 0.100], 100% {0.309, 0.360} (wid=0.052 ws=0.018) (gid=0.310 gs=0.041)
[03/23 22:05:08     94s]         min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:08     94s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG250_S1/CK
[03/23 22:05:08     94s]   Skew group summary after routing clock trees:
[03/23 22:05:08     94s]     skew_group clk/typConstraintMode: insertion delay [min=0.309, max=0.360, avg=0.347, sd=0.008], skew [0.050 vs 0.100], 100% {0.309, 0.360} (wid=0.052 ws=0.018) (gid=0.310 gs=0.041)
[03/23 22:05:08     94s]   CCOpt::Phase::Routing done. (took cpu=0:00:07.7 real=0:00:02.5)
[03/23 22:05:08     94s]   CCOpt::Phase::PostConditioning...
[03/23 22:05:08     94s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 22:05:08     94s] OPERPROF: Starting DPlace-Init at level 1, MEM:3584.7M, EPOCH TIME: 1679623508.284798
[03/23 22:05:08     94s] Processing tracks to init pin-track alignment.
[03/23 22:05:08     94s] z: 2, totalTracks: 1
[03/23 22:05:08     94s] z: 4, totalTracks: 1
[03/23 22:05:08     94s] z: 6, totalTracks: 1
[03/23 22:05:08     94s] z: 8, totalTracks: 1
[03/23 22:05:08     94s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:08     94s] All LLGs are deleted
[03/23 22:05:08     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3584.7M, EPOCH TIME: 1679623508.287711
[03/23 22:05:08     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3584.7M, EPOCH TIME: 1679623508.287924
[03/23 22:05:08     94s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3584.7M, EPOCH TIME: 1679623508.288427
[03/23 22:05:08     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3680.7M, EPOCH TIME: 1679623508.291281
[03/23 22:05:08     94s] Max number of tech site patterns supported in site array is 256.
[03/23 22:05:08     94s] Core basic site is IBM13SITE
[03/23 22:05:08     94s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3680.7M, EPOCH TIME: 1679623508.301152
[03/23 22:05:08     94s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:05:08     94s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:05:08     94s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:3680.7M, EPOCH TIME: 1679623508.304824
[03/23 22:05:08     94s] Fast DP-INIT is on for default
[03/23 22:05:08     94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:05:08     94s] Atter site array init, number of instance map data is 0.
[03/23 22:05:08     94s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.016, MEM:3680.7M, EPOCH TIME: 1679623508.307282
[03/23 22:05:08     94s] 
[03/23 22:05:08     94s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:08     94s] OPERPROF:     Starting CMU at level 3, MEM:3680.7M, EPOCH TIME: 1679623508.309803
[03/23 22:05:08     94s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3680.7M, EPOCH TIME: 1679623508.314040
[03/23 22:05:08     94s] 
[03/23 22:05:08     94s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:05:08     94s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.027, MEM:3584.7M, EPOCH TIME: 1679623508.315641
[03/23 22:05:08     94s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3584.7M, EPOCH TIME: 1679623508.315761
[03/23 22:05:08     94s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3584.7M, EPOCH TIME: 1679623508.319742
[03/23 22:05:08     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3584.7MB).
[03/23 22:05:08     94s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:3584.7M, EPOCH TIME: 1679623508.320508
[03/23 22:05:08     94s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:08     94s]   Removing CTS place status from clock tree and sinks.
[03/23 22:05:08     94s]   Removed CTS place status from 30 clock cells (out of 32 ) and 0 clock sinks (out of 0 ).
[03/23 22:05:08     94s]   Legalizer reserving space for clock trees
[03/23 22:05:08     94s]   PostConditioning...
[03/23 22:05:08     94s]     PostConditioning active optimizations:
[03/23 22:05:08     94s]      - DRV fixing with initial upsizing, sizing and buffering
[03/23 22:05:08     94s]     
[03/23 22:05:08     94s]     Currently running CTS, using active skew data
[03/23 22:05:08     94s]     Reset bufferability constraints...
[03/23 22:05:08     94s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/23 22:05:08     94s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:08     94s]     PostConditioning Upsizing To Fix DRVs...
[03/23 22:05:08     94s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 11550316703597915993 40247645273074764
[03/23 22:05:08     94s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[03/23 22:05:08     94s]         delay calculator: calls=18194, total_wall_time=0.838s, mean_wall_time=0.046ms
[03/23 22:05:08     94s]         legalizer: calls=3102, total_wall_time=0.078s, mean_wall_time=0.025ms
[03/23 22:05:08     94s]         steiner router: calls=12524, total_wall_time=3.900s, mean_wall_time=0.311ms
[03/23 22:05:08     94s]       Fixing clock tree DRVs with upsizing: ...20% ...End AAE Lib Interpolated Model. (MEM=3243.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:08     94s] 40% ...60% ...80% ...100% 
[03/23 22:05:08     94s]       CCOpt-PostConditioning: considered: 31, tested: 31, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 1
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       PRO Statistics: Fix DRVs (initial upsizing):
[03/23 22:05:08     94s]       ============================================
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       Cell changes by Net Type:
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     94s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[03/23 22:05:08     94s]       ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     94s]       top                0                    0                    0            0                    0                    0
[03/23 22:05:08     94s]       trunk              1 [50.0%]            0                    0            0                    0 (0.0%)             1 (100.0%)
[03/23 22:05:08     94s]       leaf               1 [50.0%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[03/23 22:05:08     94s]       ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     94s]       Total              2 [100.0%]           1 (50.0%)            0            0                    1 (50.0%)            1 (50.0%)
[03/23 22:05:08     94s]       ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 2.880um^2 (0.521%)
[03/23 22:05:08     94s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[03/23 22:05:08     94s]         cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:05:08     94s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:08     94s]         misc counts      : r=1, pp=0
[03/23 22:05:08     94s]         cell areas       : b=0.000um^2, i=555.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=555.840um^2
[03/23 22:05:08     94s]         cell capacitance : b=0.000pF, i=0.765pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.765pF
[03/23 22:05:08     94s]         sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:08     94s]         wire capacitance : top=0.000pF, trunk=0.262pF, leaf=1.308pF, total=1.571pF
[03/23 22:05:08     94s]         wire lengths     : top=0.000um, trunk=1793.600um, leaf=8534.800um, total=10328.400um
[03/23 22:05:08     94s]         hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3239.600um, total=4401.600um
[03/23 22:05:08     94s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[03/23 22:05:08     94s]         Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
[03/23 22:05:08     94s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[03/23 22:05:08     94s]         Trunk : target=0.100ns count=12 avg=0.074ns sd=0.018ns min=0.046ns max=0.108ns {4 <= 0.060ns, 2 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:08     94s]         Leaf  : target=0.100ns count=19 avg=0.077ns sd=0.017ns min=0.038ns max=0.097ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:08     94s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[03/23 22:05:08     94s]          Invs: CLKINVX20TR: 22 CLKINVX16TR: 5 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:05:08     94s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1237579512467364228 12332577731562298841
[03/23 22:05:08     94s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[03/23 22:05:08     94s]         delay calculator: calls=18233, total_wall_time=0.839s, mean_wall_time=0.046ms
[03/23 22:05:08     94s]         legalizer: calls=3105, total_wall_time=0.078s, mean_wall_time=0.025ms
[03/23 22:05:08     94s]         steiner router: calls=12556, total_wall_time=3.901s, mean_wall_time=0.311ms
[03/23 22:05:08     94s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[03/23 22:05:08     94s]         skew_group clk/typConstraintMode: insertion delay [min=0.312, max=0.360], skew [0.048 vs 0.100]
[03/23 22:05:08     94s]             min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:08     94s]             max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG250_S1/CK
[03/23 22:05:08     94s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[03/23 22:05:08     94s]         skew_group clk/typConstraintMode: insertion delay [min=0.312, max=0.360], skew [0.048 vs 0.100]
[03/23 22:05:08     94s]       Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:08     94s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:08     94s]     Recomputing CTS skew targets...
[03/23 22:05:08     94s]     Resolving skew group constraints...
[03/23 22:05:08     94s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 22:05:08     94s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.359ns.
[03/23 22:05:08     94s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       Slackened skew group targets:
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       ---------------------------------------------------------------------
[03/23 22:05:08     94s]       Skew group               Desired    Slackened    Desired    Slackened
[03/23 22:05:08     94s]                                Target     Target       Target     Target
[03/23 22:05:08     94s]                                Max ID     Max ID       Skew       Skew
[03/23 22:05:08     94s]       ---------------------------------------------------------------------
[03/23 22:05:08     94s]       clk/typConstraintMode     0.150       0.359         -           -
[03/23 22:05:08     94s]       ---------------------------------------------------------------------
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]     Resolving skew group constraints done.
[03/23 22:05:08     94s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:05:08     94s]     PostConditioning Fixing DRVs...
[03/23 22:05:08     94s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 1237579512467364228 12332577731562298841
[03/23 22:05:08     94s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[03/23 22:05:08     94s]         delay calculator: calls=18233, total_wall_time=0.839s, mean_wall_time=0.046ms
[03/23 22:05:08     94s]         legalizer: calls=3105, total_wall_time=0.078s, mean_wall_time=0.025ms
[03/23 22:05:08     94s]         steiner router: calls=12556, total_wall_time=3.901s, mean_wall_time=0.311ms
[03/23 22:05:08     94s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:05:08     94s]       CCOpt-PostConditioning: considered: 31, tested: 31, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       PRO Statistics: Fix DRVs (cell sizing):
[03/23 22:05:08     94s]       =======================================
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       Cell changes by Net Type:
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       -------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     94s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 22:05:08     94s]       -------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     94s]       top                0                    0           0            0                    0                  0
[03/23 22:05:08     94s]       trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[03/23 22:05:08     94s]       leaf               0                    0           0            0                    0                  0
[03/23 22:05:08     94s]       -------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     94s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[03/23 22:05:08     94s]       -------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[03/23 22:05:08     94s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 22:05:08     94s]       
[03/23 22:05:08     94s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[03/23 22:05:08     94s]         cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:05:08     94s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:08     94s]         misc counts      : r=1, pp=0
[03/23 22:05:08     94s]         cell areas       : b=0.000um^2, i=555.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=555.840um^2
[03/23 22:05:08     94s]         cell capacitance : b=0.000pF, i=0.765pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.765pF
[03/23 22:05:08     94s]         sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:08     94s]         wire capacitance : top=0.000pF, trunk=0.262pF, leaf=1.308pF, total=1.571pF
[03/23 22:05:08     94s]         wire lengths     : top=0.000um, trunk=1793.600um, leaf=8534.800um, total=10328.400um
[03/23 22:05:08     94s]         hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3239.600um, total=4401.600um
[03/23 22:05:08     94s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[03/23 22:05:08     94s]         Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
[03/23 22:05:08     94s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[03/23 22:05:08     94s]         Trunk : target=0.100ns count=12 avg=0.074ns sd=0.018ns min=0.046ns max=0.108ns {4 <= 0.060ns, 2 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:08     94s]         Leaf  : target=0.100ns count=19 avg=0.077ns sd=0.017ns min=0.038ns max=0.097ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:08     94s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[03/23 22:05:08     94s]          Invs: CLKINVX20TR: 22 CLKINVX16TR: 5 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:05:08     94s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1237579512467364228 12332577731562298841
[03/23 22:05:08     94s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[03/23 22:05:08     94s]         delay calculator: calls=18315, total_wall_time=0.846s, mean_wall_time=0.046ms
[03/23 22:05:08     94s]         legalizer: calls=3113, total_wall_time=0.078s, mean_wall_time=0.025ms
[03/23 22:05:08     94s]         steiner router: calls=12556, total_wall_time=3.901s, mean_wall_time=0.311ms
[03/23 22:05:08     94s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[03/23 22:05:08     94s]         skew_group clk/typConstraintMode: insertion delay [min=0.312, max=0.360], skew [0.048 vs 0.100]
[03/23 22:05:08     94s]             min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:08     94s]             max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG250_S1/CK
[03/23 22:05:08     94s]       Skew group summary after 'PostConditioning Fixing DRVs':
[03/23 22:05:08     94s]         skew_group clk/typConstraintMode: insertion delay [min=0.312, max=0.360], skew [0.048 vs 0.100]
[03/23 22:05:08     94s]       Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:05:08     94s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:05:08     94s]     Buffering to fix DRVs...
[03/23 22:05:08     94s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/23 22:05:08     94s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:05:08     94s]     Inserted 0 buffers and inverters.
[03/23 22:05:08     94s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/23 22:05:08     94s]     CCOpt-PostConditioning: nets considered: 31, nets tested: 31, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[03/23 22:05:08     94s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/23 22:05:08     94s]       cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:05:08     94s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:08     94s]       misc counts      : r=1, pp=0
[03/23 22:05:08     94s]       cell areas       : b=0.000um^2, i=555.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=555.840um^2
[03/23 22:05:08     94s]       cell capacitance : b=0.000pF, i=0.765pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.765pF
[03/23 22:05:08     94s]       sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:08     94s]       wire capacitance : top=0.000pF, trunk=0.262pF, leaf=1.308pF, total=1.571pF
[03/23 22:05:08     94s]       wire lengths     : top=0.000um, trunk=1793.600um, leaf=8534.800um, total=10328.400um
[03/23 22:05:08     94s]       hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3239.600um, total=4401.600um
[03/23 22:05:08     94s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[03/23 22:05:08     94s]       Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
[03/23 22:05:08     94s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/23 22:05:08     94s]       Trunk : target=0.100ns count=12 avg=0.074ns sd=0.018ns min=0.046ns max=0.108ns {4 <= 0.060ns, 2 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:08     94s]       Leaf  : target=0.100ns count=19 avg=0.077ns sd=0.017ns min=0.038ns max=0.097ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:08     94s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/23 22:05:08     94s]        Invs: CLKINVX20TR: 22 CLKINVX16TR: 5 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:05:08     94s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 1237579512467364228 12332577731562298841
[03/23 22:05:08     94s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[03/23 22:05:08     94s]       delay calculator: calls=18357, total_wall_time=0.849s, mean_wall_time=0.046ms
[03/23 22:05:08     94s]       legalizer: calls=3117, total_wall_time=0.080s, mean_wall_time=0.026ms
[03/23 22:05:08     94s]       steiner router: calls=12560, total_wall_time=3.901s, mean_wall_time=0.311ms
[03/23 22:05:08     94s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/23 22:05:08     94s]       skew_group clk/typConstraintMode: insertion delay [min=0.312, max=0.360, avg=0.347, sd=0.008], skew [0.048 vs 0.100], 100% {0.312, 0.360} (wid=0.052 ws=0.018) (gid=0.310 gs=0.039)
[03/23 22:05:08     94s]           min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:08     94s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG250_S1/CK
[03/23 22:05:08     94s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/23 22:05:08     94s]       skew_group clk/typConstraintMode: insertion delay [min=0.312, max=0.360, avg=0.347, sd=0.008], skew [0.048 vs 0.100], 100% {0.312, 0.360} (wid=0.052 ws=0.018) (gid=0.310 gs=0.039)
[03/23 22:05:08     94s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:08     94s]     
[03/23 22:05:08     94s]     Slew Diagnostics: After DRV fixing
[03/23 22:05:08     94s]     ==================================
[03/23 22:05:08     94s]     
[03/23 22:05:08     94s]     Global Causes:
[03/23 22:05:08     94s]     
[03/23 22:05:08     94s]     -----
[03/23 22:05:08     94s]     Cause
[03/23 22:05:08     94s]     -----
[03/23 22:05:08     94s]       (empty table)
[03/23 22:05:08     94s]     -----
[03/23 22:05:08     94s]     
[03/23 22:05:08     94s]     Top 5 overslews:
[03/23 22:05:08     94s]     
[03/23 22:05:08     94s]     ----------------------------------------------------------------------------------
[03/23 22:05:08     94s]     Overslew    Causes                                           Driving Pin
[03/23 22:05:08     94s]     ----------------------------------------------------------------------------------
[03/23 22:05:08     94s]     0.008ns     1. Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00019/Y
[03/23 22:05:08     94s]        -        2. Route buffering full search disabled                    -
[03/23 22:05:08     94s]     ----------------------------------------------------------------------------------
[03/23 22:05:08     94s]     
[03/23 22:05:08     94s]     Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 22:05:08     94s]     
[03/23 22:05:08     94s]     --------------------------------------------------
[03/23 22:05:08     94s]     Cause                                   Occurences
[03/23 22:05:08     94s]     --------------------------------------------------
[03/23 22:05:08     94s]     Inst already optimally sized                1
[03/23 22:05:08     94s]     Route buffering full search disabled        1
[03/23 22:05:08     94s]     --------------------------------------------------
[03/23 22:05:08     94s]     
[03/23 22:05:08     94s]     Violation diagnostics counts from the 1 nodes that have violations:
[03/23 22:05:08     94s]     
[03/23 22:05:08     94s]     --------------------------------------------------
[03/23 22:05:08     94s]     Cause                                   Occurences
[03/23 22:05:08     94s]     --------------------------------------------------
[03/23 22:05:08     94s]     Inst already optimally sized                1
[03/23 22:05:08     94s]     Route buffering full search disabled        1
[03/23 22:05:08     94s]     --------------------------------------------------
[03/23 22:05:08     94s]     
[03/23 22:05:08     94s]     Reconnecting optimized routes...
[03/23 22:05:08     94s]     Reset timing graph...
[03/23 22:05:08     94s] Ignoring AAE DB Resetting ...
[03/23 22:05:08     94s]     Reset timing graph done.
[03/23 22:05:08     94s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:08     94s]     Leaving CCOpt scope - Cleaning up placement interface...
[03/23 22:05:08     94s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3243.5M, EPOCH TIME: 1679623508.531091
[03/23 22:05:08     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 22:05:08     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.013, REAL:0.011, MEM:2960.5M, EPOCH TIME: 1679623508.541950
[03/23 22:05:08     94s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:08     94s]     Leaving CCOpt scope - ClockRefiner...
[03/23 22:05:08     94s]     Assigned high priority to 0 instances.
[03/23 22:05:08     94s]     Soft fixed 30 clock instances.
[03/23 22:05:08     94s]     Performing Single Pass Refine Place.
[03/23 22:05:08     94s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[03/23 22:05:08     94s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2960.5M, EPOCH TIME: 1679623508.547815
[03/23 22:05:08     94s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2960.5M, EPOCH TIME: 1679623508.547982
[03/23 22:05:08     94s] Processing tracks to init pin-track alignment.
[03/23 22:05:08     94s] z: 2, totalTracks: 1
[03/23 22:05:08     94s] z: 4, totalTracks: 1
[03/23 22:05:08     94s] z: 6, totalTracks: 1
[03/23 22:05:08     94s] z: 8, totalTracks: 1
[03/23 22:05:08     94s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:08     94s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2960.5M, EPOCH TIME: 1679623508.552595
[03/23 22:05:08     94s] Info: 30 insts are soft-fixed.
[03/23 22:05:08     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] 
[03/23 22:05:08     94s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:08     94s] OPERPROF:       Starting CMU at level 4, MEM:3024.5M, EPOCH TIME: 1679623508.579149
[03/23 22:05:08     94s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.007, MEM:3056.5M, EPOCH TIME: 1679623508.586033
[03/23 22:05:08     94s] 
[03/23 22:05:08     94s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:05:08     94s] Info: 30 insts are soft-fixed.
[03/23 22:05:08     94s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.039, REAL:0.036, MEM:2960.5M, EPOCH TIME: 1679623508.588204
[03/23 22:05:08     94s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2960.5M, EPOCH TIME: 1679623508.588374
[03/23 22:05:08     94s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.005, REAL:0.004, MEM:2960.5M, EPOCH TIME: 1679623508.591930
[03/23 22:05:08     94s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2960.5MB).
[03/23 22:05:08     94s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.045, MEM:2960.5M, EPOCH TIME: 1679623508.592906
[03/23 22:05:08     94s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.045, MEM:2960.5M, EPOCH TIME: 1679623508.592962
[03/23 22:05:08     94s] TDRefine: refinePlace mode is spiral
[03/23 22:05:08     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.9
[03/23 22:05:08     94s] OPERPROF: Starting RefinePlace at level 1, MEM:2960.5M, EPOCH TIME: 1679623508.593058
[03/23 22:05:08     94s] *** Starting refinePlace (0:01:35 mem=2960.5M) ***
[03/23 22:05:08     94s] Total net bbox length = 7.823e+04 (3.417e+04 4.406e+04) (ext = 3.307e+03)
[03/23 22:05:08     94s] 
[03/23 22:05:08     94s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:08     94s] Info: 30 insts are soft-fixed.
[03/23 22:05:08     94s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:08     94s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:08     94s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:08     94s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:08     94s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:08     94s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2960.5M, EPOCH TIME: 1679623508.600233
[03/23 22:05:08     94s] Starting refinePlace ...
[03/23 22:05:08     94s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:08     94s] One DDP V2 for no tweak run.
[03/23 22:05:08     94s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:08     94s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3024.5M, EPOCH TIME: 1679623508.608846
[03/23 22:05:08     94s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:05:08     94s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3024.5M, EPOCH TIME: 1679623508.608970
[03/23 22:05:08     94s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3024.5M, EPOCH TIME: 1679623508.609080
[03/23 22:05:08     94s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3024.5M, EPOCH TIME: 1679623508.609153
[03/23 22:05:08     94s] DDP markSite nrRow 135 nrJob 135
[03/23 22:05:08     94s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:3024.5M, EPOCH TIME: 1679623508.609323
[03/23 22:05:08     94s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3024.5M, EPOCH TIME: 1679623508.609433
[03/23 22:05:08     94s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 22:05:08     94s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2960.5MB) @(0:01:35 - 0:01:35).
[03/23 22:05:08     94s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:08     94s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 22:05:08     94s] 
[03/23 22:05:08     94s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:05:08     94s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:05:08     94s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:08     94s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:08     94s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2960.5MB) @(0:01:35 - 0:01:35).
[03/23 22:05:08     94s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:05:08     94s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:08     94s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2960.5MB
[03/23 22:05:08     94s] Statistics of distance of Instance movement in refine placement:
[03/23 22:05:08     94s]   maximum (X+Y) =         0.00 um
[03/23 22:05:08     94s]   mean    (X+Y) =         0.00 um
[03/23 22:05:08     94s] Summary Report:
[03/23 22:05:08     94s] Instances move: 0 (out of 2625 movable)
[03/23 22:05:08     94s] Instances flipped: 0
[03/23 22:05:08     94s] Mean displacement: 0.00 um
[03/23 22:05:08     94s] Max displacement: 0.00 um 
[03/23 22:05:08     94s] Total instances moved : 0
[03/23 22:05:08     94s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.153, REAL:0.093, MEM:2960.5M, EPOCH TIME: 1679623508.693571
[03/23 22:05:08     94s] Total net bbox length = 7.823e+04 (3.417e+04 4.406e+04) (ext = 3.307e+03)
[03/23 22:05:08     94s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2960.5MB
[03/23 22:05:08     94s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2960.5MB) @(0:01:35 - 0:01:35).
[03/23 22:05:08     94s] *** Finished refinePlace (0:01:35 mem=2960.5M) ***
[03/23 22:05:08     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.9
[03/23 22:05:08     94s] OPERPROF: Finished RefinePlace at level 1, CPU:0.161, REAL:0.102, MEM:2960.5M, EPOCH TIME: 1679623508.695133
[03/23 22:05:08     94s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2960.5M, EPOCH TIME: 1679623508.695212
[03/23 22:05:08     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2625).
[03/23 22:05:08     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:08     94s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:2960.5M, EPOCH TIME: 1679623508.701569
[03/23 22:05:08     94s]     ClockRefiner summary
[03/23 22:05:08     94s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 746).
[03/23 22:05:08     94s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 30).
[03/23 22:05:08     94s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 716).
[03/23 22:05:08     94s]     Restoring pStatusCts on 30 clock instances.
[03/23 22:05:08     94s]     Revert refine place priority changes on 0 instances.
[03/23 22:05:08     94s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 22:05:08     94s]     Set dirty flag on 1 instances, 2 nets
[03/23 22:05:08     94s]   PostConditioning done.
[03/23 22:05:08     94s] Net route status summary:
[03/23 22:05:08     94s]   Clock:        31 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=31, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:05:08     94s]   Non-clock:  5596 (unrouted=2935, trialRouted=2661, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2935, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:05:08     94s]   Update timing and DAG stats after post-conditioning...
[03/23 22:05:08     94s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:08     94s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:05:08     94s] End AAE Lib Interpolated Model. (MEM=2960.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:08     94s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[03/23 22:05:08     94s]   Clock DAG stats after post-conditioning:
[03/23 22:05:08     94s]     cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:05:08     94s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:08     94s]     misc counts      : r=1, pp=0
[03/23 22:05:08     94s]     cell areas       : b=0.000um^2, i=555.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=555.840um^2
[03/23 22:05:08     94s]     cell capacitance : b=0.000pF, i=0.765pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.765pF
[03/23 22:05:08     94s]     sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:08     94s]     wire capacitance : top=0.000pF, trunk=0.262pF, leaf=1.308pF, total=1.571pF
[03/23 22:05:08     94s]     wire lengths     : top=0.000um, trunk=1793.600um, leaf=8534.800um, total=10328.400um
[03/23 22:05:08     94s]     hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3239.600um, total=4401.600um
[03/23 22:05:08     94s]   Clock DAG net violations after post-conditioning:
[03/23 22:05:08     94s]     Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
[03/23 22:05:08     94s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/23 22:05:08     94s]     Trunk : target=0.100ns count=12 avg=0.074ns sd=0.018ns min=0.046ns max=0.108ns {4 <= 0.060ns, 2 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:08     94s]     Leaf  : target=0.100ns count=19 avg=0.077ns sd=0.017ns min=0.038ns max=0.097ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:08     94s]   Clock DAG library cell distribution after post-conditioning {count}:
[03/23 22:05:08     95s]      Invs: CLKINVX20TR: 22 CLKINVX16TR: 5 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:05:08     95s]   Clock DAG hash after post-conditioning: 1237579512467364228 12332577731562298841
[03/23 22:05:08     95s]   CTS services accumulated run-time stats after post-conditioning:
[03/23 22:05:08     95s]     delay calculator: calls=18388, total_wall_time=0.854s, mean_wall_time=0.046ms
[03/23 22:05:08     95s]     legalizer: calls=3117, total_wall_time=0.080s, mean_wall_time=0.026ms
[03/23 22:05:08     95s]     steiner router: calls=12560, total_wall_time=3.901s, mean_wall_time=0.311ms
[03/23 22:05:08     95s]   Primary reporting skew groups after post-conditioning:
[03/23 22:05:08     95s]     skew_group clk/typConstraintMode: insertion delay [min=0.312, max=0.360, avg=0.347, sd=0.008], skew [0.048 vs 0.100], 100% {0.312, 0.360} (wid=0.052 ws=0.018) (gid=0.310 gs=0.039)
[03/23 22:05:08     95s]         min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:08     95s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG250_S1/CK
[03/23 22:05:08     95s]   Skew group summary after post-conditioning:
[03/23 22:05:08     95s]     skew_group clk/typConstraintMode: insertion delay [min=0.312, max=0.360, avg=0.347, sd=0.008], skew [0.048 vs 0.100], 100% {0.312, 0.360} (wid=0.052 ws=0.018) (gid=0.310 gs=0.039)
[03/23 22:05:08     95s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.7 real=0:00:00.5)
[03/23 22:05:08     95s]   Setting CTS place status to fixed for clock tree and sinks.
[03/23 22:05:08     95s]   numClockCells = 32, numClockCellsFixed = 32, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 22:05:08     95s]   Post-balance tidy up or trial balance steps...
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Clock DAG stats at end of CTS:
[03/23 22:05:08     95s]   ==============================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   ---------------------------------------------------------
[03/23 22:05:08     95s]   Cell type                 Count    Area       Capacitance
[03/23 22:05:08     95s]   ---------------------------------------------------------
[03/23 22:05:08     95s]   Buffers                     0        0.000       0.000
[03/23 22:05:08     95s]   Inverters                  30      555.840       0.765
[03/23 22:05:08     95s]   Integrated Clock Gates      0        0.000       0.000
[03/23 22:05:08     95s]   Discrete Clock Gates        0        0.000       0.000
[03/23 22:05:08     95s]   Clock Logic                 0        0.000       0.000
[03/23 22:05:08     95s]   All                        30      555.840       0.765
[03/23 22:05:08     95s]   ---------------------------------------------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Clock DAG sink counts at end of CTS:
[03/23 22:05:08     95s]   ====================================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   -------------------------
[03/23 22:05:08     95s]   Sink type           Count
[03/23 22:05:08     95s]   -------------------------
[03/23 22:05:08     95s]   Regular              716
[03/23 22:05:08     95s]   Enable Latch           0
[03/23 22:05:08     95s]   Load Capacitance       0
[03/23 22:05:08     95s]   Antenna Diode          0
[03/23 22:05:08     95s]   Node Sink              0
[03/23 22:05:08     95s]   Total                716
[03/23 22:05:08     95s]   -------------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Clock DAG wire lengths at end of CTS:
[03/23 22:05:08     95s]   =====================================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   --------------------
[03/23 22:05:08     95s]   Type     Wire Length
[03/23 22:05:08     95s]   --------------------
[03/23 22:05:08     95s]   Top           0.000
[03/23 22:05:08     95s]   Trunk      1793.600
[03/23 22:05:08     95s]   Leaf       8534.800
[03/23 22:05:08     95s]   Total     10328.400
[03/23 22:05:08     95s]   --------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Clock DAG hp wire lengths at end of CTS:
[03/23 22:05:08     95s]   ========================================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   -----------------------
[03/23 22:05:08     95s]   Type     hp Wire Length
[03/23 22:05:08     95s]   -----------------------
[03/23 22:05:08     95s]   Top            0.000
[03/23 22:05:08     95s]   Trunk       1162.000
[03/23 22:05:08     95s]   Leaf        3239.600
[03/23 22:05:08     95s]   Total       4401.600
[03/23 22:05:08     95s]   -----------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Clock DAG capacitances at end of CTS:
[03/23 22:05:08     95s]   =====================================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   --------------------------------
[03/23 22:05:08     95s]   Type     Gate     Wire     Total
[03/23 22:05:08     95s]   --------------------------------
[03/23 22:05:08     95s]   Top      0.000    0.000    0.000
[03/23 22:05:08     95s]   Trunk    0.765    0.262    1.027
[03/23 22:05:08     95s]   Leaf     1.037    1.308    2.345
[03/23 22:05:08     95s]   Total    1.801    1.571    3.372
[03/23 22:05:08     95s]   --------------------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Clock DAG sink capacitances at end of CTS:
[03/23 22:05:08     95s]   ==========================================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   -----------------------------------------------
[03/23 22:05:08     95s]   Total    Average    Std. Dev.    Min      Max
[03/23 22:05:08     95s]   -----------------------------------------------
[03/23 22:05:08     95s]   1.037     0.001       0.000      0.001    0.003
[03/23 22:05:08     95s]   -----------------------------------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Clock DAG net violations at end of CTS:
[03/23 22:05:08     95s]   =======================================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   --------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[03/23 22:05:08     95s]   --------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   Remaining Transition    ns         1       0.008       0.000      0.008    [0.008]
[03/23 22:05:08     95s]   --------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/23 22:05:08     95s]   ====================================================================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[03/23 22:05:08     95s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   Trunk       0.100      12       0.074       0.018      0.046    0.108    {4 <= 0.060ns, 2 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}    {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:08     95s]   Leaf        0.100      19       0.077       0.017      0.038    0.097    {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}                                      -
[03/23 22:05:08     95s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Clock DAG library cell distribution at end of CTS:
[03/23 22:05:08     95s]   ==================================================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   ----------------------------------------------
[03/23 22:05:08     95s]   Name           Type        Inst     Inst Area 
[03/23 22:05:08     95s]                              Count    (um^2)
[03/23 22:05:08     95s]   ----------------------------------------------
[03/23 22:05:08     95s]   CLKINVX20TR    inverter     22       443.520
[03/23 22:05:08     95s]   CLKINVX16TR    inverter      5        86.400
[03/23 22:05:08     95s]   CLKINVX8TR     inverter      2        20.160
[03/23 22:05:08     95s]   CLKINVX4TR     inverter      1         5.760
[03/23 22:05:08     95s]   ----------------------------------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Clock DAG hash at end of CTS: 1237579512467364228 12332577731562298841
[03/23 22:05:08     95s]   CTS services accumulated run-time stats at end of CTS:
[03/23 22:05:08     95s]     delay calculator: calls=18388, total_wall_time=0.854s, mean_wall_time=0.046ms
[03/23 22:05:08     95s]     legalizer: calls=3117, total_wall_time=0.080s, mean_wall_time=0.026ms
[03/23 22:05:08     95s]     steiner router: calls=12560, total_wall_time=3.901s, mean_wall_time=0.311ms
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Primary reporting skew groups summary at end of CTS:
[03/23 22:05:08     95s]   ====================================================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/23 22:05:08     95s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   worstDelay:setup.late    clk/typConstraintMode    0.312     0.360     0.048       0.100         0.018           0.011           0.347        0.008     100% {0.312, 0.360}
[03/23 22:05:08     95s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Skew group summary at end of CTS:
[03/23 22:05:08     95s]   =================================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/23 22:05:08     95s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   worstDelay:setup.late    clk/typConstraintMode    0.312     0.360     0.048       0.100         0.018           0.011           0.347        0.008     100% {0.312, 0.360}
[03/23 22:05:08     95s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Found a total of 7 clock tree pins with a slew violation.
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Slew violation summary across all clock trees - Top 7 violating pins:
[03/23 22:05:08     95s]   =====================================================================
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Target and measured clock slews (in ns):
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   Half corner            Violation  Slew    Slew      Dont   Ideal  Target    Pin
[03/23 22:05:08     95s]                          amount     target  achieved  touch  net?   source    
[03/23 22:05:08     95s]                                                       net?                    
[03/23 22:05:08     95s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   worstDelay:setup.late    0.008    0.100    0.108    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00012_clone/A
[03/23 22:05:08     95s]   worstDelay:setup.late    0.008    0.100    0.108    N      N      explicit  CTS_ccl_a_inv_00005_clone/A
[03/23 22:05:08     95s]   worstDelay:setup.late    0.008    0.100    0.108    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00012/A
[03/23 22:05:08     95s]   worstDelay:setup.late    0.008    0.100    0.108    N      N      explicit  CTS_ccl_a_inv_00005/A
[03/23 22:05:08     95s]   worstDelay:setup.late    0.008    0.100    0.108    N      N      explicit  CTS_ccl_a_inv_00004_clone/A
[03/23 22:05:08     95s]   worstDelay:setup.late    0.008    0.100    0.108    N      N      explicit  CTS_ccl_a_inv_00004/A
[03/23 22:05:08     95s]   worstDelay:setup.late    0.007    0.100    0.107    N      N      explicit  CTS_ccl_a_inv_00019/Y
[03/23 22:05:08     95s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Target sources:
[03/23 22:05:08     95s]   auto extracted - target was extracted from SDC.
[03/23 22:05:08     95s]   auto computed - target was computed when balancing trees.
[03/23 22:05:08     95s]   explicit - target is explicitly set via target_max_trans property.
[03/23 22:05:08     95s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[03/23 22:05:08     95s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Found 0 pins on nets marked dont_touch that have slew violations.
[03/23 22:05:08     95s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[03/23 22:05:08     95s]   Found 0 pins on nets marked ideal_network that have slew violations.
[03/23 22:05:08     95s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   
[03/23 22:05:08     95s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:08     95s] Synthesizing clock trees done.
[03/23 22:05:08     95s] Tidy Up And Update Timing...
[03/23 22:05:08     95s] External - Set all clocks to propagated mode...
[03/23 22:05:08     95s] Innovus updating I/O latencies
[03/23 22:05:09     95s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:05:09     95s] #################################################################################
[03/23 22:05:09     95s] # Design Stage: PreRoute
[03/23 22:05:09     95s] # Design Name: PE_top
[03/23 22:05:09     95s] # Design Mode: 130nm
[03/23 22:05:09     95s] # Analysis Mode: MMMC OCV 
[03/23 22:05:09     95s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:05:09     95s] # Signoff Settings: SI Off 
[03/23 22:05:09     95s] #################################################################################
[03/23 22:05:09     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 3659.0M, InitMEM = 3658.0M)
[03/23 22:05:09     95s] Calculate early delays in OCV mode...
[03/23 22:05:09     95s] Calculate late delays in OCV mode...
[03/23 22:05:09     95s] Calculate late delays in OCV mode...
[03/23 22:05:09     95s] Calculate early delays in OCV mode...
[03/23 22:05:09     95s] Start delay calculation (fullDC) (6 T). (MEM=3659.97)
[03/23 22:05:09     95s] End AAE Lib Interpolated Model. (MEM=3679.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:09     95s] Total number of fetched objects 2692
[03/23 22:05:09     95s] Total number of fetched objects 2692
[03/23 22:05:09     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:09     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:09     96s] End delay calculation. (MEM=4029.83 CPU=0:00:00.2 REAL=0:00:00.0)
[03/23 22:05:09     96s] End delay calculation (fullDC). (MEM=4029.83 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 22:05:09     96s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4029.8M) ***
[03/23 22:05:09     96s] Setting all clocks to propagated mode.
[03/23 22:05:09     96s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.5 real=0:00:01.0)
[03/23 22:05:09     96s] Clock DAG stats after update timingGraph:
[03/23 22:05:09     96s]   cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:05:09     96s]   sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:05:09     96s]   misc counts      : r=1, pp=0
[03/23 22:05:09     96s]   cell areas       : b=0.000um^2, i=555.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=555.840um^2
[03/23 22:05:09     96s]   cell capacitance : b=0.000pF, i=0.765pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.765pF
[03/23 22:05:09     96s]   sink capacitance : total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:05:09     96s]   wire capacitance : top=0.000pF, trunk=0.262pF, leaf=1.308pF, total=1.571pF
[03/23 22:05:09     96s]   wire lengths     : top=0.000um, trunk=1793.600um, leaf=8534.800um, total=10328.400um
[03/23 22:05:09     96s]   hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3239.600um, total=4401.600um
[03/23 22:05:09     96s] Clock DAG net violations after update timingGraph:
[03/23 22:05:09     96s]   Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
[03/23 22:05:09     96s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/23 22:05:09     96s]   Trunk : target=0.100ns count=12 avg=0.074ns sd=0.018ns min=0.046ns max=0.108ns {4 <= 0.060ns, 2 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 22:05:09     96s]   Leaf  : target=0.100ns count=19 avg=0.077ns sd=0.017ns min=0.038ns max=0.097ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[03/23 22:05:09     96s] Clock DAG library cell distribution after update timingGraph {count}:
[03/23 22:05:09     96s]    Invs: CLKINVX20TR: 22 CLKINVX16TR: 5 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:05:09     96s] Clock DAG hash after update timingGraph: 1237579512467364228 12332577731562298841
[03/23 22:05:09     96s] CTS services accumulated run-time stats after update timingGraph:
[03/23 22:05:09     96s]   delay calculator: calls=18388, total_wall_time=0.854s, mean_wall_time=0.046ms
[03/23 22:05:09     96s]   legalizer: calls=3117, total_wall_time=0.080s, mean_wall_time=0.026ms
[03/23 22:05:09     96s]   steiner router: calls=12560, total_wall_time=3.901s, mean_wall_time=0.311ms
[03/23 22:05:09     96s] Primary reporting skew groups after update timingGraph:
[03/23 22:05:09     96s]   skew_group clk/typConstraintMode: insertion delay [min=0.312, max=0.360, avg=0.347, sd=0.008], skew [0.048 vs 0.100], 100% {0.312, 0.360} (wid=0.052 ws=0.018) (gid=0.310 gs=0.039)
[03/23 22:05:09     96s]       min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:09     96s]       max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG250_S1/CK
[03/23 22:05:09     96s] Skew group summary after update timingGraph:
[03/23 22:05:09     96s]   skew_group clk/typConstraintMode: insertion delay [min=0.312, max=0.360, avg=0.347, sd=0.008], skew [0.048 vs 0.100], 100% {0.312, 0.360} (wid=0.052 ws=0.018) (gid=0.310 gs=0.039)
[03/23 22:05:09     96s] Logging CTS constraint violations...
[03/23 22:05:09     96s]   Clock tree clk has 1 slew violation.
[03/23 22:05:09     96s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 7 slew violations below cell CTS_ccl_a_inv_00019 (a lib_cell CLKINVX20TR) at (140.600,212.200), in power domain auto-default with half corner worstDelay:setup.late. The worst violation was at the pin CTS_ccl_a_inv_00005/A with a slew time target of 0.100ns. Achieved a slew time of 0.108ns.
[03/23 22:05:09     96s] 
[03/23 22:05:09     96s] Type 'man IMPCCOPT-1007' for more detail.
[03/23 22:05:09     96s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.100ns (+/- 0.050ns) for skew group clk/typConstraintMode. Achieved longest insertion delay of 0.360ns.
[03/23 22:05:09     96s] Type 'man IMPCCOPT-1026' for more detail.
[03/23 22:05:09     96s] Logging CTS constraint violations done.
[03/23 22:05:09     96s] Tidy Up And Update Timing done. (took cpu=0:00:01.5 real=0:00:01.0)
[03/23 22:05:09     96s] Runtime done. (took cpu=0:00:24.3 real=0:00:15.4)
[03/23 22:05:09     96s] Runtime Report Coverage % = 99.9
[03/23 22:05:09     96s] Runtime Summary
[03/23 22:05:09     96s] ===============
[03/23 22:05:09     96s] Clock Runtime:  (67%) Core CTS          10.44 (Init 1.11, Construction 4.47, Implementation 3.04, eGRPC 0.68, PostConditioning 0.34, Other 0.80)
[03/23 22:05:09     96s] Clock Runtime:  (22%) CTS services       3.43 (RefinePlace 0.56, EarlyGlobalClock 1.11, NanoRoute 1.63, ExtractRC 0.14, TimingAnalysis 0.00)
[03/23 22:05:09     96s] Clock Runtime:   (9%) Other CTS          1.50 (Init 0.21, CongRepair/EGR-DP 0.33, TimingUpdate 0.96, Other 0.00)
[03/23 22:05:09     96s] Clock Runtime: (100%) Total             15.38
[03/23 22:05:09     96s] 
[03/23 22:05:09     96s] 
[03/23 22:05:09     96s] Runtime Summary:
[03/23 22:05:09     96s] ================
[03/23 22:05:09     96s] 
[03/23 22:05:09     96s] ---------------------------------------------------------------------------------------------------------------------
[03/23 22:05:09     96s] wall   % time  children  called  name
[03/23 22:05:09     96s] ---------------------------------------------------------------------------------------------------------------------
[03/23 22:05:09     96s] 15.40  100.00   15.40      0       
[03/23 22:05:09     96s] 15.40  100.00   15.38      1     Runtime
[03/23 22:05:09     96s]  0.04    0.27    0.04      1     CCOpt::Phase::Initialization
[03/23 22:05:09     96s]  0.04    0.27    0.04      1       Check Prerequisites
[03/23 22:05:09     96s]  0.04    0.27    0.00      1         Leaving CCOpt scope - CheckPlace
[03/23 22:05:09     96s]  1.24    8.04    1.23      1     CCOpt::Phase::PreparingToBalance
[03/23 22:05:09     96s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[03/23 22:05:09     96s]  0.17    1.11    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/23 22:05:09     96s]  0.10    0.65    0.09      1       Legalization setup
[03/23 22:05:09     96s]  0.08    0.53    0.00      2         Leaving CCOpt scope - Initializing placement interface
[03/23 22:05:09     96s]  0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/23 22:05:09     96s]  0.96    6.23    0.00      1       Validating CTS configuration
[03/23 22:05:09     96s]  0.00    0.00    0.00      1         Checking module port directions
[03/23 22:05:09     96s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 22:05:09     96s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[03/23 22:05:09     96s]  0.05    0.30    0.04      1     Preparing To Balance
[03/23 22:05:09     96s]  0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/23 22:05:09     96s]  0.03    0.22    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 22:05:09     96s]  5.54   35.98    5.54      1     CCOpt::Phase::Construction
[03/23 22:05:09     96s]  1.73   11.23    1.73      1       Stage::Clustering
[03/23 22:05:09     96s]  0.80    5.20    0.77      1         Clustering
[03/23 22:05:09     96s]  0.01    0.03    0.00      1           Initialize for clustering
[03/23 22:05:09     96s]  0.47    3.02    0.00      1           Bottom-up phase
[03/23 22:05:09     96s]  0.30    1.97    0.26      1           Legalizing clock trees
[03/23 22:05:09     96s]  0.20    1.33    0.00      1             Leaving CCOpt scope - ClockRefiner
[03/23 22:05:09     96s]  0.00    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[03/23 22:05:09     96s]  0.02    0.16    0.00      1             Leaving CCOpt scope - Initializing placement interface
[03/23 22:05:09     96s]  0.03    0.19    0.00      1             Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 22:05:09     96s]  0.92    6.00    0.89      1         CongRepair After Initial Clustering
[03/23 22:05:09     96s]  0.82    5.29    0.72      1           Leaving CCOpt scope - Early Global Route
[03/23 22:05:09     96s]  0.55    3.57    0.00      1             Early Global Route - eGR only step
[03/23 22:05:09     96s]  0.17    1.08    0.00      1             Congestion Repair
[03/23 22:05:09     96s]  0.05    0.33    0.00      1           Leaving CCOpt scope - extractRC
[03/23 22:05:09     96s]  0.02    0.13    0.00      1           Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 22:05:09     96s]  0.57    3.73    0.57      1       Stage::DRV Fixing
[03/23 22:05:09     96s]  0.56    3.62    0.00      1         Fixing clock tree slew time and max cap violations
[03/23 22:05:09     96s]  0.02    0.11    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[03/23 22:05:09     96s]  3.24   21.02    3.23      1       Stage::Insertion Delay Reduction
[03/23 22:05:09     96s]  0.14    0.94    0.00      1         Removing unnecessary root buffering
[03/23 22:05:09     96s]  0.01    0.07    0.00      1         Removing unconstrained drivers
[03/23 22:05:09     96s]  0.02    0.16    0.00      1         Reducing insertion delay 1
[03/23 22:05:09     96s]  1.46    9.50    0.00      1         Removing longest path buffering
[03/23 22:05:09     96s]  1.59   10.33    0.00      1         Reducing insertion delay 2
[03/23 22:05:09     96s]  3.09   20.04    3.09      1     CCOpt::Phase::Implementation
[03/23 22:05:09     96s]  0.31    2.03    0.31      1       Stage::Reducing Power
[03/23 22:05:09     96s]  0.07    0.46    0.00      1         Improving clock tree routing
[03/23 22:05:09     96s]  0.22    1.44    0.00      1         Reducing clock tree power 1
[03/23 22:05:09     96s]  0.00    0.02    0.00      2           Legalizing clock trees
[03/23 22:05:09     96s]  0.02    0.11    0.00      1         Reducing clock tree power 2
[03/23 22:05:09     96s]  0.43    2.79    0.41      1       Stage::Balancing
[03/23 22:05:09     96s]  0.29    1.87    0.27      1         Approximately balancing fragments step
[03/23 22:05:09     96s]  0.06    0.41    0.00      1           Resolve constraints - Approximately balancing fragments
[03/23 22:05:09     96s]  0.02    0.12    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/23 22:05:09     96s]  0.01    0.08    0.00      1           Moving gates to improve sub-tree skew
[03/23 22:05:09     96s]  0.17    1.10    0.00      1           Approximately balancing fragments bottom up
[03/23 22:05:09     96s]  0.01    0.07    0.00      1           Approximately balancing fragments, wire and cell delays
[03/23 22:05:09     96s]  0.02    0.14    0.00      1         Improving fragments clock skew
[03/23 22:05:09     96s]  0.06    0.38    0.04      1         Approximately balancing step
[03/23 22:05:09     96s]  0.03    0.17    0.00      1           Resolve constraints - Approximately balancing
[03/23 22:05:09     96s]  0.02    0.12    0.00      1           Approximately balancing, wire and cell delays
[03/23 22:05:09     96s]  0.02    0.11    0.00      1         Fixing clock tree overload
[03/23 22:05:09     96s]  0.02    0.13    0.00      1         Approximately balancing paths
[03/23 22:05:09     96s]  2.28   14.84    2.27      1       Stage::Polishing
[03/23 22:05:09     96s]  0.02    0.10    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 22:05:09     96s]  0.01    0.07    0.00      1         Merging balancing drivers for power
[03/23 22:05:09     96s]  0.03    0.16    0.00      1         Improving clock skew
[03/23 22:05:09     96s]  1.07    6.97    1.03      1         Moving gates to reduce wire capacitance
[03/23 22:05:09     96s]  0.02    0.12    0.00      2           Artificially removing short and long paths
[03/23 22:05:09     96s]  0.25    1.65    0.02      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[03/23 22:05:09     96s]  0.02    0.11    0.00      1             Legalizing clock trees
[03/23 22:05:09     96s]  0.33    2.13    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[03/23 22:05:09     96s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/23 22:05:09     96s]  0.16    1.03    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[03/23 22:05:09     96s]  0.01    0.05    0.00      1             Legalizing clock trees
[03/23 22:05:09     96s]  0.28    1.80    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[03/23 22:05:09     96s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/23 22:05:09     96s]  0.29    1.89    0.01      1         Reducing clock tree power 3
[03/23 22:05:09     96s]  0.01    0.06    0.00      1           Artificially removing short and long paths
[03/23 22:05:09     96s]  0.00    0.03    0.00      2           Legalizing clock trees
[03/23 22:05:09     96s]  0.02    0.14    0.00      1         Improving insertion delay
[03/23 22:05:09     96s]  0.83    5.41    0.76      1         Wire Opt OverFix
[03/23 22:05:09     96s]  0.70    4.57    0.68      1           Wire Reduction extra effort
[03/23 22:05:09     96s]  0.01    0.04    0.00      1             Artificially removing short and long paths
[03/23 22:05:09     96s]  0.03    0.22    0.00      1             Global shorten wires A0
[03/23 22:05:09     96s]  0.49    3.18    0.00      2             Move For Wirelength - core
[03/23 22:05:09     96s]  0.01    0.09    0.00      1             Global shorten wires A1
[03/23 22:05:09     96s]  0.10    0.67    0.00      1             Global shorten wires B
[03/23 22:05:09     96s]  0.03    0.19    0.00      1             Move For Wirelength - branch
[03/23 22:05:09     96s]  0.06    0.38    0.06      1           Optimizing orientation
[03/23 22:05:09     96s]  0.06    0.38    0.00      1             FlipOpt
[03/23 22:05:09     96s]  0.06    0.39    0.05      1       Stage::Updating netlist
[03/23 22:05:09     96s]  0.01    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/23 22:05:09     96s]  0.05    0.30    0.00      1         Leaving CCOpt scope - ClockRefiner
[03/23 22:05:09     96s]  1.34    8.72    1.25      1     CCOpt::Phase::eGRPC
[03/23 22:05:09     96s]  0.49    3.21    0.46      1       Leaving CCOpt scope - Routing Tools
[03/23 22:05:09     96s]  0.46    2.98    0.00      1         Early Global Route - eGR only step
[03/23 22:05:09     96s]  0.05    0.33    0.00      1       Leaving CCOpt scope - extractRC
[03/23 22:05:09     96s]  0.04    0.25    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 22:05:09     96s]  0.01    0.07    0.01      1       Reset bufferability constraints
[03/23 22:05:09     96s]  0.01    0.06    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 22:05:09     96s]  0.04    0.26    0.01      1       eGRPC Moving buffers
[03/23 22:05:09     96s]  0.01    0.05    0.00      1         Violation analysis
[03/23 22:05:09     96s]  0.05    0.31    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[03/23 22:05:09     96s]  0.00    0.02    0.00      1         Artificially removing long paths
[03/23 22:05:09     96s]  0.00    0.01    0.00      1         Reverting Artificially removing long paths
[03/23 22:05:09     96s]  0.08    0.54    0.00      1       eGRPC Fixing DRVs
[03/23 22:05:09     96s]  0.01    0.05    0.00      1       Reconnecting optimized routes
[03/23 22:05:09     96s]  0.01    0.08    0.00      1       Violation analysis
[03/23 22:05:09     96s]  0.29    1.90    0.00      1       Moving clock insts towards fanout
[03/23 22:05:09     96s]  0.01    0.05    0.00      1       Cloning clock nodes to reduce slew violations.
[03/23 22:05:09     96s]  0.01    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/23 22:05:09     96s]  0.15    0.99    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/23 22:05:09     96s]  2.54   16.51    2.51      1     CCOpt::Phase::Routing
[03/23 22:05:09     96s]  2.43   15.76    2.32      1       Leaving CCOpt scope - Routing Tools
[03/23 22:05:09     96s]  0.52    3.40    0.00      1         Early Global Route - eGR->Nr High Frequency step
[03/23 22:05:09     96s]  1.63   10.58    0.00      1         NanoRoute
[03/23 22:05:09     96s]  0.17    1.09    0.00      1         Route Remaining Unrouted Nets
[03/23 22:05:09     96s]  0.04    0.26    0.00      1       Leaving CCOpt scope - extractRC
[03/23 22:05:09     96s]  0.05    0.31    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 22:05:09     96s]  0.49    3.19    0.45      1     CCOpt::Phase::PostConditioning
[03/23 22:05:09     96s]  0.04    0.23    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 22:05:09     96s]  0.00    0.00    0.00      1       Reset bufferability constraints
[03/23 22:05:09     96s]  0.04    0.24    0.00      1       PostConditioning Upsizing To Fix DRVs
[03/23 22:05:09     96s]  0.06    0.42    0.00      1       Recomputing CTS skew targets
[03/23 22:05:09     96s]  0.06    0.38    0.00      1       PostConditioning Fixing DRVs
[03/23 22:05:09     96s]  0.04    0.26    0.00      1       Buffering to fix DRVs
[03/23 22:05:09     96s]  0.00    0.03    0.00      1       Reconnecting optimized routes
[03/23 22:05:09     96s]  0.01    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/23 22:05:09     96s]  0.16    1.01    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/23 22:05:09     96s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[03/23 22:05:09     96s]  0.05    0.30    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 22:05:09     96s]  0.03    0.19    0.00      1     Post-balance tidy up or trial balance steps
[03/23 22:05:09     96s]  1.02    6.63    0.96      1     Tidy Up And Update Timing
[03/23 22:05:09     96s]  0.96    6.22    0.00      1       External - Set all clocks to propagated mode
[03/23 22:05:09     96s] ---------------------------------------------------------------------------------------------------------------------
[03/23 22:05:09     96s] 
[03/23 22:05:09     96s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 22:05:09     96s] Synthesizing clock trees with CCOpt done.
[03/23 22:05:09     96s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 22:05:09     96s] Type 'man IMPSP-9025' for more detail.
[03/23 22:05:09     96s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2235.1M, totSessionCpu=0:01:37 **
[03/23 22:05:09     96s] GigaOpt running with 6 threads.
[03/23 22:05:09     96s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:36.6/0:02:24.5 (0.7), mem = 3072.6M
[03/23 22:05:10     96s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 22:05:10     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:3141.1M, EPOCH TIME: 1679623510.009074
[03/23 22:05:10     96s] Processing tracks to init pin-track alignment.
[03/23 22:05:10     96s] z: 2, totalTracks: 1
[03/23 22:05:10     96s] z: 4, totalTracks: 1
[03/23 22:05:10     96s] z: 6, totalTracks: 1
[03/23 22:05:10     96s] z: 8, totalTracks: 1
[03/23 22:05:10     96s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:10     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3141.1M, EPOCH TIME: 1679623510.012666
[03/23 22:05:10     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     96s] 
[03/23 22:05:10     96s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:10     96s] OPERPROF:     Starting CMU at level 3, MEM:3174.1M, EPOCH TIME: 1679623510.034060
[03/23 22:05:10     96s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.006, MEM:3206.1M, EPOCH TIME: 1679623510.040011
[03/23 22:05:10     96s] 
[03/23 22:05:10     96s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:05:10     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.030, MEM:3110.1M, EPOCH TIME: 1679623510.042297
[03/23 22:05:10     96s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3110.1M, EPOCH TIME: 1679623510.042461
[03/23 22:05:10     96s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.004, MEM:3110.1M, EPOCH TIME: 1679623510.046374
[03/23 22:05:10     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3110.1MB).
[03/23 22:05:10     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.038, MEM:3110.1M, EPOCH TIME: 1679623510.047295
[03/23 22:05:10     96s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3110.1M, EPOCH TIME: 1679623510.047454
[03/23 22:05:10     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:10     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     96s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.007, MEM:3110.1M, EPOCH TIME: 1679623510.054067
[03/23 22:05:10     96s] 
[03/23 22:05:10     96s] Creating Lib Analyzer ...
[03/23 22:05:10     96s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:05:10     96s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:05:10     96s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:05:10     96s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:05:10     96s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:05:10     96s] 
[03/23 22:05:10     96s] {RT rc-typ 0 4 4 0}
[03/23 22:05:10     97s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=3116.1M
[03/23 22:05:10     97s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=3116.1M
[03/23 22:05:10     97s] Creating Lib Analyzer, finished. 
[03/23 22:05:10     97s] Effort level <high> specified for reg2reg path_group
[03/23 22:05:10     97s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2342.7M, totSessionCpu=0:01:38 **
[03/23 22:05:10     97s] *** optDesign -postCTS ***
[03/23 22:05:10     97s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 22:05:10     97s] Hold Target Slack: user slack 0.05
[03/23 22:05:10     97s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 22:05:10     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3118.1M, EPOCH TIME: 1679623510.765838
[03/23 22:05:10     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] 
[03/23 22:05:10     97s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:10     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.021, MEM:3118.1M, EPOCH TIME: 1679623510.786827
[03/23 22:05:10     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:10     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] Multi-VT timing optimization disabled based on library information.
[03/23 22:05:10     97s] 
[03/23 22:05:10     97s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:05:10     97s] Deleting Lib Analyzer.
[03/23 22:05:10     97s] 
[03/23 22:05:10     97s] TimeStamp Deleting Cell Server End ...
[03/23 22:05:10     97s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:05:10     97s] 
[03/23 22:05:10     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:05:10     97s] Summary for sequential cells identification: 
[03/23 22:05:10     97s]   Identified SBFF number: 112
[03/23 22:05:10     97s]   Identified MBFF number: 0
[03/23 22:05:10     97s]   Identified SB Latch number: 0
[03/23 22:05:10     97s]   Identified MB Latch number: 0
[03/23 22:05:10     97s]   Not identified SBFF number: 8
[03/23 22:05:10     97s]   Not identified MBFF number: 0
[03/23 22:05:10     97s]   Not identified SB Latch number: 0
[03/23 22:05:10     97s]   Not identified MB Latch number: 0
[03/23 22:05:10     97s]   Number of sequential cells which are not FFs: 34
[03/23 22:05:10     97s]  Visiting view : setupAnalysis
[03/23 22:05:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:10     97s]  Visiting view : holdAnalysis
[03/23 22:05:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:10     97s] TLC MultiMap info (StdDelay):
[03/23 22:05:10     97s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:10     97s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:10     97s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:10     97s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:10     97s]  Setting StdDelay to: 22.7ps
[03/23 22:05:10     97s] 
[03/23 22:05:10     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:05:10     97s] 
[03/23 22:05:10     97s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:05:10     97s] 
[03/23 22:05:10     97s] TimeStamp Deleting Cell Server End ...
[03/23 22:05:10     97s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3118.1M, EPOCH TIME: 1679623510.862464
[03/23 22:05:10     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] All LLGs are deleted
[03/23 22:05:10     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3118.1M, EPOCH TIME: 1679623510.862744
[03/23 22:05:10     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3118.1M, EPOCH TIME: 1679623510.862848
[03/23 22:05:10     97s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3111.1M, EPOCH TIME: 1679623510.863700
[03/23 22:05:10     97s] Start to check current routing status for nets...
[03/23 22:05:10     97s] All nets are already routed correctly.
[03/23 22:05:10     97s] End to check current routing status for nets (mem=3111.1M)
[03/23 22:05:10     97s] All LLGs are deleted
[03/23 22:05:10     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3111.1M, EPOCH TIME: 1679623510.883230
[03/23 22:05:10     97s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3111.1M, EPOCH TIME: 1679623510.883485
[03/23 22:05:10     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3111.1M, EPOCH TIME: 1679623510.884357
[03/23 22:05:10     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3175.1M, EPOCH TIME: 1679623510.887869
[03/23 22:05:10     97s] Max number of tech site patterns supported in site array is 256.
[03/23 22:05:10     97s] Core basic site is IBM13SITE
[03/23 22:05:10     97s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3175.1M, EPOCH TIME: 1679623510.900293
[03/23 22:05:10     97s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:05:10     97s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:05:10     97s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.005, MEM:3207.1M, EPOCH TIME: 1679623510.905120
[03/23 22:05:10     97s] Fast DP-INIT is on for default
[03/23 22:05:10     97s] Atter site array init, number of instance map data is 0.
[03/23 22:05:10     97s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.019, MEM:3207.1M, EPOCH TIME: 1679623510.907004
[03/23 22:05:10     97s] 
[03/23 22:05:10     97s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:10     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:3111.1M, EPOCH TIME: 1679623510.909659
[03/23 22:05:10     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:10     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:10     97s] Starting delay calculation for Setup views
[03/23 22:05:11     97s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:05:11     97s] #################################################################################
[03/23 22:05:11     97s] # Design Stage: PreRoute
[03/23 22:05:11     97s] # Design Name: PE_top
[03/23 22:05:11     97s] # Design Mode: 130nm
[03/23 22:05:11     97s] # Analysis Mode: MMMC OCV 
[03/23 22:05:11     97s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:05:11     97s] # Signoff Settings: SI Off 
[03/23 22:05:11     97s] #################################################################################
[03/23 22:05:11     97s] Topological Sorting (REAL = 0:00:00.0, MEM = 3109.1M, InitMEM = 3109.1M)
[03/23 22:05:11     97s] Calculate early delays in OCV mode...
[03/23 22:05:11     97s] Calculate late delays in OCV mode...
[03/23 22:05:11     97s] Start delay calculation (fullDC) (6 T). (MEM=3109.14)
[03/23 22:05:11     97s] End AAE Lib Interpolated Model. (MEM=3128.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:11     98s] Total number of fetched objects 2692
[03/23 22:05:11     98s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:11     98s] End delay calculation. (MEM=3383.04 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 22:05:11     98s] End delay calculation (fullDC). (MEM=3383.04 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 22:05:11     98s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3383.0M) ***
[03/23 22:05:11     98s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:39 mem=3391.0M)
[03/23 22:05:11     98s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.031  |  0.035  |  0.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3421.6M, EPOCH TIME: 1679623511.451759
[03/23 22:05:11     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:11     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:11     98s] 
[03/23 22:05:11     98s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:11     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.025, MEM:3423.0M, EPOCH TIME: 1679623511.476554
[03/23 22:05:11     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:11     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:11     98s] Density: 24.978%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2396.8M, totSessionCpu=0:01:39 **
[03/23 22:05:11     98s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.4/0:00:01.6 (1.5), totSession cpu/real = 0:01:38.9/0:02:26.1 (0.7), mem = 3161.0M
[03/23 22:05:11     98s] 
[03/23 22:05:11     98s] =============================================================================================
[03/23 22:05:11     98s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.14-s109_1
[03/23 22:05:11     98s] =============================================================================================
[03/23 22:05:11     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:11     98s] ---------------------------------------------------------------------------------------------
[03/23 22:05:11     98s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:11     98s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.7 % )     0:00:00.6 /  0:00:01.2    2.0
[03/23 22:05:11     98s] [ DrvReport              ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 22:05:11     98s] [ CellServerInit         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 22:05:11     98s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  39.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:05:11     98s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:11     98s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:11     98s] [ TimingUpdate           ]      1   0:00:00.2  (  14.4 % )     0:00:00.4 /  0:00:01.0    2.3
[03/23 22:05:11     98s] [ FullDelayCalc          ]      1   0:00:00.2  (  13.2 % )     0:00:00.2 /  0:00:00.6    3.0
[03/23 22:05:11     98s] [ TimingReport           ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 22:05:11     98s] [ MISC                   ]          0:00:00.4  (  22.6 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 22:05:11     98s] ---------------------------------------------------------------------------------------------
[03/23 22:05:11     98s]  InitOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:02.4    1.5
[03/23 22:05:11     98s] ---------------------------------------------------------------------------------------------
[03/23 22:05:11     98s] 
[03/23 22:05:11     98s] ** INFO : this run is activating low effort ccoptDesign flow
[03/23 22:05:11     98s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:05:11     98s] ### Creating PhyDesignMc. totSessionCpu=0:01:39 mem=3161.0M
[03/23 22:05:11     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:3161.0M, EPOCH TIME: 1679623511.489100
[03/23 22:05:11     98s] Processing tracks to init pin-track alignment.
[03/23 22:05:11     98s] z: 2, totalTracks: 1
[03/23 22:05:11     98s] z: 4, totalTracks: 1
[03/23 22:05:11     98s] z: 6, totalTracks: 1
[03/23 22:05:11     98s] z: 8, totalTracks: 1
[03/23 22:05:11     98s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:11     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3161.0M, EPOCH TIME: 1679623511.494042
[03/23 22:05:11     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:11     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:11     98s] 
[03/23 22:05:11     98s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:11     98s] 
[03/23 22:05:11     98s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:11     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.023, MEM:3161.0M, EPOCH TIME: 1679623511.517469
[03/23 22:05:11     98s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3161.0M, EPOCH TIME: 1679623511.517624
[03/23 22:05:11     98s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3161.0M, EPOCH TIME: 1679623511.520191
[03/23 22:05:11     98s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3161.0MB).
[03/23 22:05:11     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.032, MEM:3161.0M, EPOCH TIME: 1679623511.521232
[03/23 22:05:11     98s] InstCnt mismatch: prevInstCnt = 2595, ttlInstCnt = 2625
[03/23 22:05:11     98s] TotalInstCnt at PhyDesignMc Initialization: 2625
[03/23 22:05:11     98s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:39 mem=3161.0M
[03/23 22:05:11     98s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3161.0M, EPOCH TIME: 1679623511.525939
[03/23 22:05:11     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:11     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:11     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:11     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:11     98s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3161.0M, EPOCH TIME: 1679623511.531035
[03/23 22:05:11     98s] TotalInstCnt at PhyDesignMc Destruction: 2625
[03/23 22:05:11     98s] OPTC: m1 20.0 20.0
[03/23 22:05:11     99s] #optDebug: fT-E <X 2 0 0 1>
[03/23 22:05:11     99s] 
[03/23 22:05:11     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:05:11     99s] Summary for sequential cells identification: 
[03/23 22:05:11     99s]   Identified SBFF number: 112
[03/23 22:05:11     99s]   Identified MBFF number: 0
[03/23 22:05:11     99s]   Identified SB Latch number: 0
[03/23 22:05:11     99s]   Identified MB Latch number: 0
[03/23 22:05:11     99s]   Not identified SBFF number: 8
[03/23 22:05:11     99s]   Not identified MBFF number: 0
[03/23 22:05:11     99s]   Not identified SB Latch number: 0
[03/23 22:05:11     99s]   Not identified MB Latch number: 0
[03/23 22:05:11     99s]   Number of sequential cells which are not FFs: 34
[03/23 22:05:11     99s]  Visiting view : setupAnalysis
[03/23 22:05:11     99s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:11     99s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:11     99s]  Visiting view : holdAnalysis
[03/23 22:05:11     99s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:11     99s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:11     99s] TLC MultiMap info (StdDelay):
[03/23 22:05:11     99s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:11     99s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:11     99s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:11     99s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:11     99s]  Setting StdDelay to: 22.7ps
[03/23 22:05:11     99s] 
[03/23 22:05:11     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:05:11     99s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[03/23 22:05:11     99s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 22:05:11     99s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:39.3/0:02:26.3 (0.7), mem = 3135.1M
[03/23 22:05:11     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.10
[03/23 22:05:11     99s] ### Creating RouteCongInterface, started
[03/23 22:05:11     99s] 
[03/23 22:05:11     99s] Creating Lib Analyzer ...
[03/23 22:05:11     99s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:05:11     99s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:05:11     99s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:05:11     99s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:05:11     99s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:05:11     99s] 
[03/23 22:05:11     99s] {RT rc-typ 0 4 4 0}
[03/23 22:05:12     99s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:40 mem=3169.1M
[03/23 22:05:12     99s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:40 mem=3169.1M
[03/23 22:05:12     99s] Creating Lib Analyzer, finished. 
[03/23 22:05:12     99s] #optDebug: Start CG creation (mem=3169.1M)
[03/23 22:05:12     99s]  ...initializing CG  maxDriveDist 1568.887000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 156.888000 
[03/23 22:05:12    100s] (cpu=0:00:00.1, mem=3245.6M)
[03/23 22:05:12    100s]  ...processing cgPrt (cpu=0:00:00.1, mem=3245.6M)
[03/23 22:05:12    100s]  ...processing cgEgp (cpu=0:00:00.1, mem=3245.6M)
[03/23 22:05:12    100s]  ...processing cgPbk (cpu=0:00:00.1, mem=3245.6M)
[03/23 22:05:12    100s]  ...processing cgNrb(cpu=0:00:00.1, mem=3245.6M)
[03/23 22:05:12    100s]  ...processing cgObs (cpu=0:00:00.1, mem=3245.6M)
[03/23 22:05:12    100s]  ...processing cgCon (cpu=0:00:00.1, mem=3245.6M)
[03/23 22:05:12    100s]  ...processing cgPdm (cpu=0:00:00.1, mem=3245.6M)
[03/23 22:05:12    100s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3245.6M)
[03/23 22:05:12    100s] {MMLU 31 31 2692}
[03/23 22:05:12    100s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=3245.6M
[03/23 22:05:12    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=3245.6M
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s] #optDebug: {0, 1.000}
[03/23 22:05:12    100s] ### Creating RouteCongInterface, finished
[03/23 22:05:12    100s] Updated routing constraints on 0 nets.
[03/23 22:05:12    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.10
[03/23 22:05:12    100s] Bottom Preferred Layer:
[03/23 22:05:12    100s] +-----------+------------+----------+
[03/23 22:05:12    100s] |   Layer   |    CLK     |   Rule   |
[03/23 22:05:12    100s] +-----------+------------+----------+
[03/23 22:05:12    100s] | M3 (z=3)  |         31 | default  |
[03/23 22:05:12    100s] +-----------+------------+----------+
[03/23 22:05:12    100s] Via Pillar Rule:
[03/23 22:05:12    100s]     None
[03/23 22:05:12    100s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:40.0/0:02:27.1 (0.7), mem = 3245.6M
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s] =============================================================================================
[03/23 22:05:12    100s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.14-s109_1
[03/23 22:05:12    100s] =============================================================================================
[03/23 22:05:12    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:12    100s] ---------------------------------------------------------------------------------------------
[03/23 22:05:12    100s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  90.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:05:12    100s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:05:12    100s] [ MISC                   ]          0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:12    100s] ---------------------------------------------------------------------------------------------
[03/23 22:05:12    100s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:05:12    100s] ---------------------------------------------------------------------------------------------
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s] End: GigaOpt Route Type Constraints Refinement
[03/23 22:05:12    100s] *** Starting optimizing excluded clock nets MEM= 3245.6M) ***
[03/23 22:05:12    100s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3245.6M) ***
[03/23 22:05:12    100s] *** Starting optimizing excluded clock nets MEM= 3245.6M) ***
[03/23 22:05:12    100s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3245.6M) ***
[03/23 22:05:12    100s] Info: Done creating the CCOpt slew target map.
[03/23 22:05:12    100s] Begin: GigaOpt high fanout net optimization
[03/23 22:05:12    100s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 22:05:12    100s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 22:05:12    100s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:40.1/0:02:27.1 (0.7), mem = 3245.6M
[03/23 22:05:12    100s] Info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:12    100s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:05:12    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.11
[03/23 22:05:12    100s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:05:12    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:40 mem=3245.6M
[03/23 22:05:12    100s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:05:12    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:3245.6M, EPOCH TIME: 1679623512.428930
[03/23 22:05:12    100s] Processing tracks to init pin-track alignment.
[03/23 22:05:12    100s] z: 2, totalTracks: 1
[03/23 22:05:12    100s] z: 4, totalTracks: 1
[03/23 22:05:12    100s] z: 6, totalTracks: 1
[03/23 22:05:12    100s] z: 8, totalTracks: 1
[03/23 22:05:12    100s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:12    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3245.6M, EPOCH TIME: 1679623512.432168
[03/23 22:05:12    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:12    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:12    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:3245.6M, EPOCH TIME: 1679623512.453013
[03/23 22:05:12    100s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3245.6M, EPOCH TIME: 1679623512.453131
[03/23 22:05:12    100s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3245.6M, EPOCH TIME: 1679623512.455685
[03/23 22:05:12    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3245.6MB).
[03/23 22:05:12    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:3245.6M, EPOCH TIME: 1679623512.456553
[03/23 22:05:12    100s] TotalInstCnt at PhyDesignMc Initialization: 2625
[03/23 22:05:12    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=3245.6M
[03/23 22:05:12    100s] ### Creating RouteCongInterface, started
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s] #optDebug: {0, 1.000}
[03/23 22:05:12    100s] ### Creating RouteCongInterface, finished
[03/23 22:05:12    100s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=3245.6M
[03/23 22:05:12    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=3245.6M
[03/23 22:05:12    100s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:05:12    100s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:05:12    100s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:05:12    100s] Total-nets :: 2692, Stn-nets :: 2, ratio :: 0.0742942 %, Total-len 96590.6, Stn-len 747.6
[03/23 22:05:12    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3358.6M, EPOCH TIME: 1679623512.804555
[03/23 22:05:12    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:12    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:12    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:12    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:12    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.005, MEM:3207.4M, EPOCH TIME: 1679623512.809163
[03/23 22:05:12    100s] TotalInstCnt at PhyDesignMc Destruction: 2625
[03/23 22:05:12    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.11
[03/23 22:05:12    100s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.2), totSession cpu/real = 0:01:40.5/0:02:27.5 (0.7), mem = 3207.4M
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s] =============================================================================================
[03/23 22:05:12    100s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.14-s109_1
[03/23 22:05:12    100s] =============================================================================================
[03/23 22:05:12    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:12    100s] ---------------------------------------------------------------------------------------------
[03/23 22:05:12    100s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:12    100s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.9 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 22:05:12    100s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:05:12    100s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:12    100s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:12    100s] [ MISC                   ]          0:00:00.3  (  85.6 % )     0:00:00.3 /  0:00:00.4    1.1
[03/23 22:05:12    100s] ---------------------------------------------------------------------------------------------
[03/23 22:05:12    100s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.2
[03/23 22:05:12    100s] ---------------------------------------------------------------------------------------------
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 22:05:12    100s] End: GigaOpt high fanout net optimization
[03/23 22:05:12    100s] Activate optFanout-based MLT
[03/23 22:05:12    100s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:05:12    100s] Deleting Lib Analyzer.
[03/23 22:05:12    100s] Begin: GigaOpt Global Optimization
[03/23 22:05:12    100s] *info: use new DP (enabled)
[03/23 22:05:12    100s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 22:05:12    100s] Info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:12    100s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:05:12    100s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:40.6/0:02:27.5 (0.7), mem = 3208.1M
[03/23 22:05:12    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.12
[03/23 22:05:12    100s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:05:12    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=3208.1M
[03/23 22:05:12    100s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:05:12    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:3208.1M, EPOCH TIME: 1679623512.890831
[03/23 22:05:12    100s] Processing tracks to init pin-track alignment.
[03/23 22:05:12    100s] z: 2, totalTracks: 1
[03/23 22:05:12    100s] z: 4, totalTracks: 1
[03/23 22:05:12    100s] z: 6, totalTracks: 1
[03/23 22:05:12    100s] z: 8, totalTracks: 1
[03/23 22:05:12    100s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:12    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3208.1M, EPOCH TIME: 1679623512.893942
[03/23 22:05:12    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:12    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:12    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.026, MEM:3208.1M, EPOCH TIME: 1679623512.920255
[03/23 22:05:12    100s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3208.1M, EPOCH TIME: 1679623512.920401
[03/23 22:05:12    100s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3208.1M, EPOCH TIME: 1679623512.923737
[03/23 22:05:12    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3208.1MB).
[03/23 22:05:12    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.034, MEM:3208.1M, EPOCH TIME: 1679623512.924606
[03/23 22:05:12    100s] TotalInstCnt at PhyDesignMc Initialization: 2625
[03/23 22:05:12    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=3208.1M
[03/23 22:05:12    100s] ### Creating RouteCongInterface, started
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s] Creating Lib Analyzer ...
[03/23 22:05:12    100s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:05:12    100s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:05:12    100s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:05:12    100s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:05:12    100s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:05:12    100s] 
[03/23 22:05:12    100s] {RT rc-typ 0 4 4 0}
[03/23 22:05:13    101s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:41 mem=3208.1M
[03/23 22:05:13    101s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:41 mem=3208.1M
[03/23 22:05:13    101s] Creating Lib Analyzer, finished. 
[03/23 22:05:13    101s] 
[03/23 22:05:13    101s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:05:13    101s] 
[03/23 22:05:13    101s] #optDebug: {0, 1.000}
[03/23 22:05:13    101s] ### Creating RouteCongInterface, finished
[03/23 22:05:13    101s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=3208.1M
[03/23 22:05:13    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=3208.1M
[03/23 22:05:13    101s] *info: 31 clock nets excluded
[03/23 22:05:13    101s] *info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:13    101s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3533.0M, EPOCH TIME: 1679623513.979949
[03/23 22:05:13    101s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3533.0M, EPOCH TIME: 1679623513.980096
[03/23 22:05:13    101s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:05:14    101s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:05:14    101s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:05:14    101s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:14    101s] ** GigaOpt Global Opt WNS Slack 0.031  TNS Slack 0.000 
[03/23 22:05:14    101s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:05:14    101s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:05:14    101s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:05:14    101s] |   0.031|   0.000|   24.98%|   0:00:00.0| 3534.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:05:14    101s] |        |        |         |            |        |             |         | _r_REG548_S1/D                                     |
[03/23 22:05:14    102s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:05:14    102s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:05:14    102s] |   0.035|   0.000|   24.99%|   0:00:00.0| 3708.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/D        |
[03/23 22:05:14    102s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:05:14    102s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:05:14    102s] |   0.035|   0.000|   24.99%|   0:00:00.0| 3708.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/D        |
[03/23 22:05:14    102s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:05:14    102s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:05:14    102s] |   0.035|   0.000|   24.99%|   0:00:00.0| 3708.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/D        |
[03/23 22:05:14    102s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:05:14    102s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:05:14    102s] |   0.043|   0.000|   25.00%|   0:00:00.0| 3721.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 22:05:14    102s] |   0.043|   0.000|   25.00%|   0:00:00.0| 3721.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 22:05:14    102s] |   0.043|   0.000|   25.00%|   0:00:00.0| 3721.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 22:05:14    102s] |   0.043|   0.000|   25.00%|   0:00:00.0| 3721.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 22:05:14    102s] |   0.050|   0.000|   25.00%|   0:00:00.0| 3721.1M|           NA|       NA| NA                                                 |
[03/23 22:05:14    102s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:05:14    102s] 
[03/23 22:05:14    102s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3721.1M) ***
[03/23 22:05:14    102s] 
[03/23 22:05:14    102s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3721.1M) ***
[03/23 22:05:14    102s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 22:05:14    102s] Total-nets :: 2693, Stn-nets :: 10, ratio :: 0.371333 %, Total-len 96540.2, Stn-len 1660.05
[03/23 22:05:14    102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3561.2M, EPOCH TIME: 1679623514.294058
[03/23 22:05:14    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2626).
[03/23 22:05:14    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:14    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:14    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:14    102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.013, MEM:3270.0M, EPOCH TIME: 1679623514.307347
[03/23 22:05:14    102s] TotalInstCnt at PhyDesignMc Destruction: 2626
[03/23 22:05:14    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.12
[03/23 22:05:14    102s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.8/0:00:01.4 (1.3), totSession cpu/real = 0:01:42.4/0:02:29.0 (0.7), mem = 3270.0M
[03/23 22:05:14    102s] 
[03/23 22:05:14    102s] =============================================================================================
[03/23 22:05:14    102s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.14-s109_1
[03/23 22:05:14    102s] =============================================================================================
[03/23 22:05:14    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:14    102s] ---------------------------------------------------------------------------------------------
[03/23 22:05:14    102s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 22:05:14    102s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  40.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:05:14    102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:14    102s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 22:05:14    102s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:14    102s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:05:14    102s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:14    102s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    2.1
[03/23 22:05:14    102s] [ TransformInit          ]      1   0:00:00.4  (  29.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 22:05:14    102s] [ OptSingleIteration     ]      8   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.3    2.3
[03/23 22:05:14    102s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:14    102s] [ OptEval                ]      8   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    3.2
[03/23 22:05:14    102s] [ OptCommit              ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:14    102s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 22:05:14    102s] [ IncrDelayCalc          ]     15   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:14    102s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 22:05:14    102s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:14    102s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:14    102s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    1.9
[03/23 22:05:14    102s] [ MISC                   ]          0:00:00.2  (  13.2 % )     0:00:00.2 /  0:00:00.3    1.7
[03/23 22:05:14    102s] ---------------------------------------------------------------------------------------------
[03/23 22:05:14    102s]  GlobalOpt #1 TOTAL                 0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.8    1.3
[03/23 22:05:14    102s] ---------------------------------------------------------------------------------------------
[03/23 22:05:14    102s] 
[03/23 22:05:14    102s] End: GigaOpt Global Optimization
[03/23 22:05:14    102s] Deactivate optFanout-based MLT
[03/23 22:05:14    102s] *** Timing Is met
[03/23 22:05:14    102s] *** Check timing (0:00:00.0)
[03/23 22:05:14    102s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:05:14    102s] Deleting Lib Analyzer.
[03/23 22:05:14    102s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 22:05:14    102s] Info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:14    102s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:05:14    102s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=3270.0M
[03/23 22:05:14    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=3270.0M
[03/23 22:05:14    102s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 22:05:14    102s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3270.0M, EPOCH TIME: 1679623514.339678
[03/23 22:05:14    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:14    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:14    102s] 
[03/23 22:05:14    102s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:14    102s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.024, MEM:3270.7M, EPOCH TIME: 1679623514.363918
[03/23 22:05:14    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:14    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:14    102s] Activate postCTS OCP-based MLT
[03/23 22:05:14    102s] **INFO: Flow update: Design timing is met.
[03/23 22:05:14    102s] Deactivate postCTS OCP-based MLT
[03/23 22:05:14    102s] **INFO: Flow update: Design timing is met.
[03/23 22:05:14    102s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 22:05:14    102s] Info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:14    102s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:05:14    102s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=3264.7M
[03/23 22:05:14    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=3264.7M
[03/23 22:05:14    102s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:05:14    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=3526.1M
[03/23 22:05:14    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:3526.1M, EPOCH TIME: 1679623514.506988
[03/23 22:05:14    102s] Processing tracks to init pin-track alignment.
[03/23 22:05:14    102s] z: 2, totalTracks: 1
[03/23 22:05:14    102s] z: 4, totalTracks: 1
[03/23 22:05:14    102s] z: 6, totalTracks: 1
[03/23 22:05:14    102s] z: 8, totalTracks: 1
[03/23 22:05:14    102s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:14    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3526.1M, EPOCH TIME: 1679623514.510016
[03/23 22:05:14    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:14    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:14    102s] 
[03/23 22:05:14    102s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:14    102s] 
[03/23 22:05:14    102s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:14    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:3558.1M, EPOCH TIME: 1679623514.535475
[03/23 22:05:14    102s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3558.1M, EPOCH TIME: 1679623514.535618
[03/23 22:05:14    102s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3558.1M, EPOCH TIME: 1679623514.539147
[03/23 22:05:14    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3558.1MB).
[03/23 22:05:14    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.033, MEM:3558.1M, EPOCH TIME: 1679623514.540020
[03/23 22:05:14    102s] TotalInstCnt at PhyDesignMc Initialization: 2626
[03/23 22:05:14    102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=3558.1M
[03/23 22:05:14    102s] Begin: Area Reclaim Optimization
[03/23 22:05:14    102s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:42.7/0:02:29.2 (0.7), mem = 3558.1M
[03/23 22:05:14    102s] 
[03/23 22:05:14    102s] Creating Lib Analyzer ...
[03/23 22:05:14    102s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:05:14    102s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:05:14    102s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:05:14    102s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:05:14    102s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:05:14    102s] 
[03/23 22:05:14    102s] {RT rc-typ 0 4 4 0}
[03/23 22:05:15    103s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:43 mem=3562.1M
[03/23 22:05:15    103s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:43 mem=3562.1M
[03/23 22:05:15    103s] Creating Lib Analyzer, finished. 
[03/23 22:05:15    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.13
[03/23 22:05:15    103s] ### Creating RouteCongInterface, started
[03/23 22:05:15    103s] 
[03/23 22:05:15    103s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:05:15    103s] 
[03/23 22:05:15    103s] #optDebug: {0, 1.000}
[03/23 22:05:15    103s] ### Creating RouteCongInterface, finished
[03/23 22:05:15    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=3562.1M
[03/23 22:05:15    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=3562.1M
[03/23 22:05:15    103s] Usable buffer cells for single buffer setup transform:
[03/23 22:05:15    103s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[03/23 22:05:15    103s] Number of usable buffer cells above: 16
[03/23 22:05:15    103s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3562.1M, EPOCH TIME: 1679623515.566106
[03/23 22:05:15    103s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3562.1M, EPOCH TIME: 1679623515.566254
[03/23 22:05:15    103s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:05:15    103s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:15    103s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 25.00
[03/23 22:05:15    103s] +---------+---------+--------+--------+------------+--------+
[03/23 22:05:15    103s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 22:05:15    103s] +---------+---------+--------+--------+------------+--------+
[03/23 22:05:15    103s] |   25.00%|        -|   0.050|   0.000|   0:00:00.0| 3562.1M|
[03/23 22:05:15    103s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 22:05:15    103s] |   25.00%|        0|   0.050|   0.000|   0:00:00.0| 3562.1M|
[03/23 22:05:15    103s] |   25.00%|        1|   0.050|   0.000|   0:00:00.0| 3688.8M|
[03/23 22:05:15    103s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:15    103s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:15    104s] |   24.98%|        8|   0.050|   0.000|   0:00:00.0| 3713.6M|
[03/23 22:05:15    104s] |   24.98%|        0|   0.050|   0.000|   0:00:00.0| 3713.6M|
[03/23 22:05:15    104s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 22:05:15    104s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 22:05:15    104s] |   24.98%|        0|   0.050|   0.000|   0:00:00.0| 3713.6M|
[03/23 22:05:15    104s] +---------+---------+--------+--------+------------+--------+
[03/23 22:05:15    104s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 24.98
[03/23 22:05:15    104s] 
[03/23 22:05:15    104s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 7 **
[03/23 22:05:15    104s] --------------------------------------------------------------
[03/23 22:05:15    104s] |                                   | Total     | Sequential |
[03/23 22:05:15    104s] --------------------------------------------------------------
[03/23 22:05:15    104s] | Num insts resized                 |       7  |       1    |
[03/23 22:05:15    104s] | Num insts undone                  |       1  |       0    |
[03/23 22:05:15    104s] | Num insts Downsized               |       7  |       1    |
[03/23 22:05:15    104s] | Num insts Samesized               |       0  |       0    |
[03/23 22:05:15    104s] | Num insts Upsized                 |       0  |       0    |
[03/23 22:05:15    104s] | Num multiple commits+uncommits    |       0  |       -    |
[03/23 22:05:15    104s] --------------------------------------------------------------
[03/23 22:05:15    104s] 
[03/23 22:05:15    104s] Number of times islegalLocAvaiable called = 19 skipped = 0, called in commitmove = 8, skipped in commitmove = 0
[03/23 22:05:15    104s] End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
[03/23 22:05:15    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3713.6M, EPOCH TIME: 1679623515.823279
[03/23 22:05:15    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2625).
[03/23 22:05:15    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:15    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:15    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:15    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3713.6M, EPOCH TIME: 1679623515.827093
[03/23 22:05:15    104s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3713.6M, EPOCH TIME: 1679623515.828214
[03/23 22:05:15    104s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3713.6M, EPOCH TIME: 1679623515.828357
[03/23 22:05:15    104s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3713.6M, EPOCH TIME: 1679623515.831328
[03/23 22:05:15    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:15    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:15    104s] 
[03/23 22:05:15    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:15    104s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.023, REAL:0.024, MEM:3713.6M, EPOCH TIME: 1679623515.855403
[03/23 22:05:15    104s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3713.6M, EPOCH TIME: 1679623515.855543
[03/23 22:05:15    104s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:3713.6M, EPOCH TIME: 1679623515.858589
[03/23 22:05:15    104s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3713.6M, EPOCH TIME: 1679623515.859378
[03/23 22:05:15    104s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3713.6M, EPOCH TIME: 1679623515.859543
[03/23 22:05:15    104s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.031, MEM:3713.6M, EPOCH TIME: 1679623515.859707
[03/23 22:05:15    104s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.031, REAL:0.032, MEM:3713.6M, EPOCH TIME: 1679623515.859793
[03/23 22:05:15    104s] TDRefine: refinePlace mode is spiral
[03/23 22:05:15    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.10
[03/23 22:05:15    104s] OPERPROF: Starting RefinePlace at level 1, MEM:3713.6M, EPOCH TIME: 1679623515.859940
[03/23 22:05:15    104s] *** Starting refinePlace (0:01:44 mem=3713.6M) ***
[03/23 22:05:15    104s] Total net bbox length = 7.823e+04 (3.419e+04 4.404e+04) (ext = 3.284e+03)
[03/23 22:05:15    104s] 
[03/23 22:05:15    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:15    104s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:15    104s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:15    104s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:15    104s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3713.6M, EPOCH TIME: 1679623515.868875
[03/23 22:05:15    104s] Starting refinePlace ...
[03/23 22:05:15    104s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:15    104s] One DDP V2 for no tweak run.
[03/23 22:05:15    104s] 
[03/23 22:05:15    104s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:05:15    104s] Move report: legalization moves 3 insts, mean move: 0.80 um, max move: 1.60 um spiral
[03/23 22:05:15    104s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC101_n55): (195.40, 266.20) --> (197.00, 266.20)
[03/23 22:05:15    104s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:05:15    104s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:15    104s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3713.6MB) @(0:01:44 - 0:01:44).
[03/23 22:05:15    104s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:05:15    104s] Move report: Detail placement moves 3 insts, mean move: 0.80 um, max move: 1.60 um 
[03/23 22:05:15    104s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC101_n55): (195.40, 266.20) --> (197.00, 266.20)
[03/23 22:05:15    104s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3713.6MB
[03/23 22:05:15    104s] Statistics of distance of Instance movement in refine placement:
[03/23 22:05:15    104s]   maximum (X+Y) =         1.60 um
[03/23 22:05:15    104s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC101_n55) with max move: (195.4, 266.2) -> (197, 266.2)
[03/23 22:05:15    104s]   mean    (X+Y) =         0.80 um
[03/23 22:05:15    104s] Summary Report:
[03/23 22:05:15    104s] Instances move: 3 (out of 2595 movable)
[03/23 22:05:15    104s] Instances flipped: 0
[03/23 22:05:15    104s] Mean displacement: 0.80 um
[03/23 22:05:15    104s] Max displacement: 1.60 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC101_n55) (195.4, 266.2) -> (197, 266.2)
[03/23 22:05:15    104s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TR
[03/23 22:05:15    104s] Total instances moved : 3
[03/23 22:05:15    104s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.153, REAL:0.086, MEM:3713.6M, EPOCH TIME: 1679623515.955077
[03/23 22:05:15    104s] Total net bbox length = 7.823e+04 (3.419e+04 4.404e+04) (ext = 3.284e+03)
[03/23 22:05:15    104s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3713.6MB
[03/23 22:05:15    104s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3713.6MB) @(0:01:44 - 0:01:44).
[03/23 22:05:15    104s] *** Finished refinePlace (0:01:44 mem=3713.6M) ***
[03/23 22:05:15    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.10
[03/23 22:05:15    104s] OPERPROF: Finished RefinePlace at level 1, CPU:0.163, REAL:0.097, MEM:3713.6M, EPOCH TIME: 1679623515.956663
[03/23 22:05:15    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3713.6M, EPOCH TIME: 1679623515.971723
[03/23 22:05:15    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2625).
[03/23 22:05:15    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:15    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:15    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:15    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3713.6M, EPOCH TIME: 1679623515.977693
[03/23 22:05:15    104s] *** maximum move = 1.60 um ***
[03/23 22:05:15    104s] *** Finished re-routing un-routed nets (3713.6M) ***
[03/23 22:05:15    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:3713.6M, EPOCH TIME: 1679623515.984042
[03/23 22:05:15    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3713.6M, EPOCH TIME: 1679623515.987367
[03/23 22:05:15    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:15    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:16    104s] 
[03/23 22:05:16    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:16    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:3713.6M, EPOCH TIME: 1679623516.013782
[03/23 22:05:16    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3713.6M, EPOCH TIME: 1679623516.013909
[03/23 22:05:16    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:3713.6M, EPOCH TIME: 1679623516.017861
[03/23 22:05:16    104s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3713.6M, EPOCH TIME: 1679623516.018666
[03/23 22:05:16    104s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3713.6M, EPOCH TIME: 1679623516.018826
[03/23 22:05:16    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.035, MEM:3713.6M, EPOCH TIME: 1679623516.018987
[03/23 22:05:16    104s] 
[03/23 22:05:16    104s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3713.6M) ***
[03/23 22:05:16    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.13
[03/23 22:05:16    104s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.8/0:00:01.5 (1.2), totSession cpu/real = 0:01:44.5/0:02:30.7 (0.7), mem = 3713.6M
[03/23 22:05:16    104s] 
[03/23 22:05:16    104s] =============================================================================================
[03/23 22:05:16    104s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.14-s109_1
[03/23 22:05:16    104s] =============================================================================================
[03/23 22:05:16    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:16    104s] ---------------------------------------------------------------------------------------------
[03/23 22:05:16    104s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:05:16    104s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  47.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:05:16    104s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:16    104s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:16    104s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:16    104s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:16    104s] [ OptimizationStep       ]      1   0:00:00.0  (   2.7 % )     0:00:00.2 /  0:00:00.5    2.0
[03/23 22:05:16    104s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.5 % )     0:00:00.2 /  0:00:00.4    2.2
[03/23 22:05:16    104s] [ OptGetWeight           ]     46   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:16    104s] [ OptEval                ]     46   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.3    3.1
[03/23 22:05:16    104s] [ OptCommit              ]     46   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:16    104s] [ PostCommitDelayUpdate  ]     47   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.0
[03/23 22:05:16    104s] [ IncrDelayCalc          ]     34   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.5
[03/23 22:05:16    104s] [ RefinePlace            ]      1   0:00:00.2  (  14.3 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 22:05:16    104s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:16    104s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 22:05:16    104s] [ MISC                   ]          0:00:00.3  (  20.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:05:16    104s] ---------------------------------------------------------------------------------------------
[03/23 22:05:16    104s]  AreaOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.8    1.2
[03/23 22:05:16    104s] ---------------------------------------------------------------------------------------------
[03/23 22:05:16    104s] 
[03/23 22:05:16    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3552.3M, EPOCH TIME: 1679623516.038896
[03/23 22:05:16    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:16    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:16    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:16    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:16    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.007, MEM:3278.0M, EPOCH TIME: 1679623516.046169
[03/23 22:05:16    104s] TotalInstCnt at PhyDesignMc Destruction: 2625
[03/23 22:05:16    104s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3278.04M, totSessionCpu=0:01:44).
[03/23 22:05:16    104s] postCtsLateCongRepair #1 0
[03/23 22:05:16    104s] postCtsLateCongRepair #1 0
[03/23 22:05:16    104s] postCtsLateCongRepair #1 0
[03/23 22:05:16    104s] postCtsLateCongRepair #1 0
[03/23 22:05:16    104s] Starting local wire reclaim
[03/23 22:05:16    104s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3278.0M, EPOCH TIME: 1679623516.077950
[03/23 22:05:16    104s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3278.0M, EPOCH TIME: 1679623516.078080
[03/23 22:05:16    104s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3278.0M, EPOCH TIME: 1679623516.078229
[03/23 22:05:16    104s] Processing tracks to init pin-track alignment.
[03/23 22:05:16    104s] z: 2, totalTracks: 1
[03/23 22:05:16    104s] z: 4, totalTracks: 1
[03/23 22:05:16    104s] z: 6, totalTracks: 1
[03/23 22:05:16    104s] z: 8, totalTracks: 1
[03/23 22:05:16    104s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:16    104s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3278.0M, EPOCH TIME: 1679623516.082874
[03/23 22:05:16    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:16    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:16    104s] 
[03/23 22:05:16    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:16    104s] 
[03/23 22:05:16    104s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:16    104s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.026, REAL:0.025, MEM:3278.8M, EPOCH TIME: 1679623516.108373
[03/23 22:05:16    104s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3278.8M, EPOCH TIME: 1679623516.108527
[03/23 22:05:16    104s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:3278.8M, EPOCH TIME: 1679623516.110757
[03/23 22:05:16    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3278.8MB).
[03/23 22:05:16    104s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.033, MEM:3278.8M, EPOCH TIME: 1679623516.111666
[03/23 22:05:16    104s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.035, REAL:0.034, MEM:3278.8M, EPOCH TIME: 1679623516.111754
[03/23 22:05:16    104s] TDRefine: refinePlace mode is spiral
[03/23 22:05:16    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.11
[03/23 22:05:16    104s] OPERPROF:   Starting RefinePlace at level 2, MEM:3278.8M, EPOCH TIME: 1679623516.111930
[03/23 22:05:16    104s] *** Starting refinePlace (0:01:45 mem=3278.8M) ***
[03/23 22:05:16    104s] Total net bbox length = 7.823e+04 (3.419e+04 4.404e+04) (ext = 3.284e+03)
[03/23 22:05:16    104s] 
[03/23 22:05:16    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:16    104s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:16    104s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:16    104s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3278.8M, EPOCH TIME: 1679623516.119755
[03/23 22:05:16    104s] Starting refinePlace ...
[03/23 22:05:16    104s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:16    104s] One DDP V2 for no tweak run.
[03/23 22:05:16    104s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3278.8M, EPOCH TIME: 1679623516.122022
[03/23 22:05:16    104s] OPERPROF:         Starting spMPad at level 5, MEM:3279.8M, EPOCH TIME: 1679623516.125526
[03/23 22:05:16    104s] OPERPROF:           Starting spContextMPad at level 6, MEM:3279.8M, EPOCH TIME: 1679623516.125865
[03/23 22:05:16    104s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3279.8M, EPOCH TIME: 1679623516.125939
[03/23 22:05:16    104s] MP Top (2595): mp=1.143. U=0.247.
[03/23 22:05:16    104s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:3279.8M, EPOCH TIME: 1679623516.126760
[03/23 22:05:16    104s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3279.8M, EPOCH TIME: 1679623516.127110
[03/23 22:05:16    104s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3279.8M, EPOCH TIME: 1679623516.127181
[03/23 22:05:16    104s] OPERPROF:             Starting InitSKP at level 7, MEM:3279.8M, EPOCH TIME: 1679623516.127534
[03/23 22:05:16    104s] no activity file in design. spp won't run.
[03/23 22:05:16    104s] no activity file in design. spp won't run.
[03/23 22:05:16    104s] Edge Data Id : 32328 / 4294967295
[03/23 22:05:16    104s] Data Id : 24644 / 4294967295
[03/23 22:05:16    104s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[03/23 22:05:16    104s] OPERPROF:             Finished InitSKP at level 7, CPU:0.337, REAL:0.208, MEM:3328.8M, EPOCH TIME: 1679623516.335583
[03/23 22:05:16    104s] Wait...
[03/23 22:05:16    104s] Timing cost in AAE based: 8953.6164313383487752
[03/23 22:05:16    104s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.364, REAL:0.222, MEM:3360.8M, EPOCH TIME: 1679623516.349185
[03/23 22:05:16    104s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.365, REAL:0.222, MEM:3360.8M, EPOCH TIME: 1679623516.349512
[03/23 22:05:16    104s] SKP cleared!
[03/23 22:05:16    104s] AAE Timing clean up.
[03/23 22:05:16    104s] Tweakage: fix icg 1, fix clk 0.
[03/23 22:05:16    104s] Tweakage: density cost 1, scale 0.4.
[03/23 22:05:16    104s] Tweakage: activity cost 0, scale 1.0.
[03/23 22:05:16    104s] Tweakage: timing cost on, scale 1.0.
[03/23 22:05:16    104s] OPERPROF:         Starting CoreOperation at level 5, MEM:3376.8M, EPOCH TIME: 1679623516.354130
[03/23 22:05:16    104s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3376.8M, EPOCH TIME: 1679623516.355559
[03/23 22:05:16    105s] Tweakage swap 152 pairs.
[03/23 22:05:16    105s] Tweakage swap 15 pairs.
[03/23 22:05:16    105s] Tweakage swap 0 pairs.
[03/23 22:05:16    105s] Tweakage swap 0 pairs.
[03/23 22:05:16    105s] Tweakage swap 1 pairs.
[03/23 22:05:16    105s] Tweakage swap 0 pairs.
[03/23 22:05:16    105s] Tweakage swap 0 pairs.
[03/23 22:05:16    105s] Tweakage swap 0 pairs.
[03/23 22:05:16    105s] Tweakage swap 0 pairs.
[03/23 22:05:16    105s] Tweakage swap 0 pairs.
[03/23 22:05:17    105s] Tweakage swap 0 pairs.
[03/23 22:05:17    105s] Tweakage swap 0 pairs.
[03/23 22:05:17    105s] Tweakage swap 45 pairs.
[03/23 22:05:17    105s] Tweakage swap 4 pairs.
[03/23 22:05:17    105s] Tweakage swap 1 pairs.
[03/23 22:05:17    105s] Tweakage swap 0 pairs.
[03/23 22:05:17    105s] Tweakage swap 2 pairs.
[03/23 22:05:17    105s] Tweakage swap 0 pairs.
[03/23 22:05:17    105s] Tweakage swap 0 pairs.
[03/23 22:05:17    106s] Tweakage swap 0 pairs.
[03/23 22:05:17    106s] Tweakage swap 0 pairs.
[03/23 22:05:17    106s] Tweakage swap 0 pairs.
[03/23 22:05:17    106s] Tweakage swap 0 pairs.
[03/23 22:05:17    106s] Tweakage swap 0 pairs.
[03/23 22:05:17    106s] Tweakage move 766 insts.
[03/23 22:05:17    106s] Tweakage move 300 insts.
[03/23 22:05:17    106s] Tweakage move 68 insts.
[03/23 22:05:17    106s] Tweakage move 6 insts.
[03/23 22:05:17    106s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:1.294, REAL:1.261, MEM:3376.8M, EPOCH TIME: 1679623517.616778
[03/23 22:05:17    106s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.295, REAL:1.263, MEM:3376.8M, EPOCH TIME: 1679623517.616995
[03/23 22:05:17    106s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.673, REAL:1.496, MEM:3280.8M, EPOCH TIME: 1679623517.618264
[03/23 22:05:17    106s] Move report: Congestion aware Tweak moves 1046 insts, mean move: 4.44 um, max move: 39.20 um 
[03/23 22:05:17    106s] 	Max move on inst (PLACEDFE_OFC98_reset): (11.00, 71.80) --> (25.00, 46.60)
[03/23 22:05:17    106s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.7, real=0:00:01.0, mem=3280.8mb) @(0:01:45 - 0:01:46).
[03/23 22:05:17    106s] 
[03/23 22:05:17    106s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:05:17    106s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:05:17    106s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:17    106s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:17    106s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3280.8MB) @(0:01:46 - 0:01:46).
[03/23 22:05:17    106s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:05:17    106s] Move report: Detail placement moves 1046 insts, mean move: 4.44 um, max move: 39.20 um 
[03/23 22:05:17    106s] 	Max move on inst (PLACEDFE_OFC98_reset): (11.00, 71.80) --> (25.00, 46.60)
[03/23 22:05:17    106s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3280.8MB
[03/23 22:05:17    106s] Statistics of distance of Instance movement in refine placement:
[03/23 22:05:17    106s]   maximum (X+Y) =        39.20 um
[03/23 22:05:17    106s]   inst (PLACEDFE_OFC98_reset) with max move: (11, 71.8) -> (25, 46.6)
[03/23 22:05:17    106s]   mean    (X+Y) =         4.44 um
[03/23 22:05:17    106s] Summary Report:
[03/23 22:05:17    106s] Instances move: 1046 (out of 2595 movable)
[03/23 22:05:17    106s] Instances flipped: 0
[03/23 22:05:17    106s] Mean displacement: 4.44 um
[03/23 22:05:17    106s] Max displacement: 39.20 um (Instance: PLACEDFE_OFC98_reset) (11, 71.8) -> (25, 46.6)
[03/23 22:05:17    106s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX3TR
[03/23 22:05:17    106s] Total instances moved : 1046
[03/23 22:05:17    106s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.804, REAL:1.554, MEM:3280.8M, EPOCH TIME: 1679623517.674046
[03/23 22:05:17    106s] Total net bbox length = 7.579e+04 (3.310e+04 4.269e+04) (ext = 3.288e+03)
[03/23 22:05:17    106s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3280.8MB
[03/23 22:05:17    106s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=3280.8MB) @(0:01:45 - 0:01:46).
[03/23 22:05:17    106s] *** Finished refinePlace (0:01:46 mem=3280.8M) ***
[03/23 22:05:17    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.11
[03/23 22:05:17    106s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.813, REAL:1.563, MEM:3280.8M, EPOCH TIME: 1679623517.674997
[03/23 22:05:17    106s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3280.8M, EPOCH TIME: 1679623517.675075
[03/23 22:05:17    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2625).
[03/23 22:05:17    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:17    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:17    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:17    106s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.005, MEM:3280.8M, EPOCH TIME: 1679623517.680385
[03/23 22:05:17    106s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.856, REAL:1.603, MEM:3280.8M, EPOCH TIME: 1679623517.680589
[03/23 22:05:17    106s] eGR doReRoute: optGuide
[03/23 22:05:17    106s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3280.8M, EPOCH TIME: 1679623517.696676
[03/23 22:05:17    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:17    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:17    106s] All LLGs are deleted
[03/23 22:05:17    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:17    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:17    106s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3280.8M, EPOCH TIME: 1679623517.696854
[03/23 22:05:17    106s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3280.8M, EPOCH TIME: 1679623517.696937
[03/23 22:05:17    106s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3280.8M, EPOCH TIME: 1679623517.697107
[03/23 22:05:17    106s] {MMLU 0 31 2692}
[03/23 22:05:17    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=3280.8M
[03/23 22:05:17    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=3280.8M
[03/23 22:05:17    106s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:17    106s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:17    106s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3280.82 MB )
[03/23 22:05:17    106s] (I)      ================== Layers ==================
[03/23 22:05:17    106s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:17    106s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:05:17    106s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:17    106s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:05:17    106s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:05:17    106s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:05:17    106s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:05:17    106s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:05:17    106s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:05:17    106s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:05:17    106s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:05:17    106s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:05:17    106s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:05:17    106s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:05:17    106s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:05:17    106s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:05:17    106s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:05:17    106s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:05:17    106s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:05:17    106s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:17    106s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:05:17    106s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:17    106s] (I)      Started Import and model ( Curr Mem: 3280.82 MB )
[03/23 22:05:17    106s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:17    106s] (I)      == Non-default Options ==
[03/23 22:05:17    106s] (I)      Maximum routing layer                              : 4
[03/23 22:05:17    106s] (I)      Number of threads                                  : 6
[03/23 22:05:17    106s] (I)      Method to set GCell size                           : row
[03/23 22:05:17    106s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:05:17    106s] (I)      Use row-based GCell size
[03/23 22:05:17    106s] (I)      Use row-based GCell align
[03/23 22:05:17    106s] (I)      layer 0 area = 89000
[03/23 22:05:17    106s] (I)      layer 1 area = 120000
[03/23 22:05:17    106s] (I)      layer 2 area = 120000
[03/23 22:05:17    106s] (I)      layer 3 area = 120000
[03/23 22:05:17    106s] (I)      GCell unit size   : 3600
[03/23 22:05:17    106s] (I)      GCell multiplier  : 1
[03/23 22:05:17    106s] (I)      GCell row height  : 3600
[03/23 22:05:17    106s] (I)      Actual row height : 3600
[03/23 22:05:17    106s] (I)      GCell align ref   : 7000 7000
[03/23 22:05:17    106s] [NR-eGR] Track table information for default rule: 
[03/23 22:05:17    106s] [NR-eGR] M1 has single uniform track structure
[03/23 22:05:17    106s] [NR-eGR] M2 has single uniform track structure
[03/23 22:05:17    106s] [NR-eGR] M3 has single uniform track structure
[03/23 22:05:17    106s] [NR-eGR] M4 has single uniform track structure
[03/23 22:05:17    106s] [NR-eGR] M5 has single uniform track structure
[03/23 22:05:17    106s] [NR-eGR] M6 has single uniform track structure
[03/23 22:05:17    106s] [NR-eGR] MQ has single uniform track structure
[03/23 22:05:17    106s] [NR-eGR] LM has single uniform track structure
[03/23 22:05:17    106s] (I)      ============== Default via ===============
[03/23 22:05:17    106s] (I)      +---+------------------+-----------------+
[03/23 22:05:17    106s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:05:17    106s] (I)      +---+------------------+-----------------+
[03/23 22:05:17    106s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:05:17    106s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 22:05:17    106s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:05:17    106s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:05:17    106s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 22:05:17    106s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:05:17    106s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:05:17    106s] (I)      +---+------------------+-----------------+
[03/23 22:05:17    106s] [NR-eGR] Read 6698 PG shapes
[03/23 22:05:17    106s] [NR-eGR] Read 0 clock shapes
[03/23 22:05:17    106s] [NR-eGR] Read 0 other shapes
[03/23 22:05:17    106s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:05:17    106s] [NR-eGR] #Instance Blockages : 0
[03/23 22:05:17    106s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:05:17    106s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:05:17    106s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:05:17    106s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:05:17    106s] [NR-eGR] #Other Blockages    : 0
[03/23 22:05:17    106s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:05:17    106s] [NR-eGR] Num Prerouted Nets = 31  Num Prerouted Wires = 2943
[03/23 22:05:17    106s] [NR-eGR] Read 2692 nets ( ignored 31 )
[03/23 22:05:17    106s] (I)      early_global_route_priority property id does not exist.
[03/23 22:05:17    106s] (I)      Read Num Blocks=6698  Num Prerouted Wires=2943  Num CS=0
[03/23 22:05:17    106s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 1368
[03/23 22:05:17    106s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 1312
[03/23 22:05:17    106s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 263
[03/23 22:05:17    106s] (I)      Number of ignored nets                =     31
[03/23 22:05:17    106s] (I)      Number of connected nets              =      0
[03/23 22:05:17    106s] (I)      Number of fixed nets                  =     31.  Ignored: Yes
[03/23 22:05:17    106s] (I)      Number of clock nets                  =     31.  Ignored: No
[03/23 22:05:17    106s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:05:17    106s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:05:17    106s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:05:17    106s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:05:17    106s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:05:17    106s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:05:17    106s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:05:17    106s] (I)      Ndr track 0 does not exist
[03/23 22:05:17    106s] (I)      Ndr track 0 does not exist
[03/23 22:05:17    106s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:05:17    106s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:05:17    106s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:05:17    106s] (I)      Site width          :   400  (dbu)
[03/23 22:05:17    106s] (I)      Row height          :  3600  (dbu)
[03/23 22:05:17    106s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:05:17    106s] (I)      GCell width         :  3600  (dbu)
[03/23 22:05:17    106s] (I)      GCell height        :  3600  (dbu)
[03/23 22:05:17    106s] (I)      Grid                :    83   138     4
[03/23 22:05:17    106s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:05:17    106s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:05:17    106s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:05:17    106s] (I)      Default wire width  :   160   200   200   200
[03/23 22:05:17    106s] (I)      Default wire space  :   160   200   200   200
[03/23 22:05:17    106s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:05:17    106s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:05:17    106s] (I)      First track coord   :   400   400   400   400
[03/23 22:05:17    106s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:05:17    106s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:05:17    106s] (I)      Num of masks        :     1     1     1     1
[03/23 22:05:17    106s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:05:17    106s] (I)      --------------------------------------------------------
[03/23 22:05:17    106s] 
[03/23 22:05:17    106s] [NR-eGR] ============ Routing rule table ============
[03/23 22:05:17    106s] [NR-eGR] Rule id: 0  Nets: 2661
[03/23 22:05:17    106s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:05:17    106s] (I)                    Layer    2    3    4 
[03/23 22:05:17    106s] (I)                    Pitch  400  400  400 
[03/23 22:05:17    106s] (I)             #Used tracks    1    1    1 
[03/23 22:05:17    106s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:17    106s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 22:05:17    106s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 22:05:17    106s] (I)                    Layer    2    3    4 
[03/23 22:05:17    106s] (I)                    Pitch  800  800  800 
[03/23 22:05:17    106s] (I)             #Used tracks    2    2    2 
[03/23 22:05:17    106s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:17    106s] [NR-eGR] ========================================
[03/23 22:05:17    106s] [NR-eGR] 
[03/23 22:05:17    106s] (I)      =============== Blocked Tracks ===============
[03/23 22:05:17    106s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:17    106s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:05:17    106s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:17    106s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:05:17    106s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:05:17    106s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:05:17    106s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:05:17    106s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:17    106s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3280.82 MB )
[03/23 22:05:17    106s] (I)      Reset routing kernel
[03/23 22:05:17    106s] (I)      Started Global Routing ( Curr Mem: 3280.82 MB )
[03/23 22:05:17    106s] (I)      totalPins=8747  totalGlobalPin=8597 (98.29%)
[03/23 22:05:17    106s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:05:17    106s] [NR-eGR] Layer group 1: route 2661 net(s) in layer range [2, 4]
[03/23 22:05:17    106s] (I)      
[03/23 22:05:17    106s] (I)      ============  Phase 1a Route ============
[03/23 22:05:17    106s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 63
[03/23 22:05:17    106s] (I)      Usage: 22078 = (9688 H, 12390 V) = (13.52% H, 7.27% V) = (3.488e+04um H, 4.460e+04um V)
[03/23 22:05:17    106s] (I)      
[03/23 22:05:17    106s] (I)      ============  Phase 1b Route ============
[03/23 22:05:17    106s] (I)      Usage: 22097 = (9693 H, 12404 V) = (13.53% H, 7.28% V) = (3.489e+04um H, 4.465e+04um V)
[03/23 22:05:17    106s] (I)      Overflow of layer group 1: 3.85% H + 0.07% V. EstWL: 7.954920e+04um
[03/23 22:05:17    106s] (I)      Congestion metric : 3.85%H 0.07%V, 3.92%HV
[03/23 22:05:17    106s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:05:17    106s] (I)      
[03/23 22:05:17    106s] (I)      ============  Phase 1c Route ============
[03/23 22:05:17    106s] (I)      Level2 Grid: 17 x 28
[03/23 22:05:17    106s] (I)      Usage: 22097 = (9693 H, 12404 V) = (13.53% H, 7.28% V) = (3.489e+04um H, 4.465e+04um V)
[03/23 22:05:17    106s] (I)      
[03/23 22:05:17    106s] (I)      ============  Phase 1d Route ============
[03/23 22:05:17    106s] (I)      Usage: 22097 = (9693 H, 12404 V) = (13.53% H, 7.28% V) = (3.489e+04um H, 4.465e+04um V)
[03/23 22:05:17    106s] (I)      
[03/23 22:05:17    106s] (I)      ============  Phase 1e Route ============
[03/23 22:05:17    106s] (I)      Usage: 22125 = (9693 H, 12432 V) = (13.53% H, 7.30% V) = (3.489e+04um H, 4.476e+04um V)
[03/23 22:05:17    106s] [NR-eGR] Early Global Route overflow of layer group 1: 3.80% H + 0.07% V. EstWL: 7.965000e+04um
[03/23 22:05:17    106s] (I)      
[03/23 22:05:17    106s] (I)      ============  Phase 1l Route ============
[03/23 22:05:17    106s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:05:17    106s] (I)      Layer  2:      94175     16333         6         639      101700    ( 0.62%) 
[03/23 22:05:17    106s] (I)      Layer  3:      73983     12258       154         927      100917    ( 0.91%) 
[03/23 22:05:17    106s] (I)      Layer  4:      80932      4116         1         720      101619    ( 0.70%) 
[03/23 22:05:17    106s] (I)      Total:        249090     32707       161        2286      304236    ( 0.75%) 
[03/23 22:05:17    106s] (I)      
[03/23 22:05:17    106s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:05:17    106s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:05:17    106s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:05:17    106s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 22:05:17    106s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:17    106s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:05:17    106s] [NR-eGR]      M2 ( 2)         6( 0.05%)         0( 0.00%)   ( 0.05%) 
[03/23 22:05:17    106s] [NR-eGR]      M3 ( 3)       114( 1.02%)         4( 0.04%)   ( 1.05%) 
[03/23 22:05:17    106s] [NR-eGR]      M4 ( 4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/23 22:05:17    106s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:17    106s] [NR-eGR]        Total       121( 0.36%)         4( 0.01%)   ( 0.37%) 
[03/23 22:05:17    106s] [NR-eGR] 
[03/23 22:05:17    106s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3280.82 MB )
[03/23 22:05:17    106s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:05:17    106s] [NR-eGR] Overflow after Early Global Route 1.04% H + 0.00% V
[03/23 22:05:17    106s] (I)      ============= Track Assignment ============
[03/23 22:05:17    106s] (I)      Started Track Assignment (6T) ( Curr Mem: 3280.82 MB )
[03/23 22:05:17    106s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 22:05:17    106s] (I)      Run Multi-thread track assignment
[03/23 22:05:17    106s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3280.82 MB )
[03/23 22:05:17    106s] (I)      Started Export ( Curr Mem: 3280.82 MB )
[03/23 22:05:17    106s] [NR-eGR]             Length (um)   Vias 
[03/23 22:05:17    106s] [NR-eGR] -------------------------------
[03/23 22:05:17    106s] [NR-eGR]  M1  (1H)             0   9457 
[03/23 22:05:17    106s] [NR-eGR]  M2  (2V)         42832  14109 
[03/23 22:05:17    106s] [NR-eGR]  M3  (3H)         39961   1177 
[03/23 22:05:17    106s] [NR-eGR]  M4  (4V)         10354      0 
[03/23 22:05:17    106s] [NR-eGR]  M5  (5H)             0      0 
[03/23 22:05:17    106s] [NR-eGR]  M6  (6V)             0      0 
[03/23 22:05:17    106s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 22:05:17    106s] [NR-eGR]  LM  (8V)             0      0 
[03/23 22:05:17    106s] [NR-eGR] -------------------------------
[03/23 22:05:17    106s] [NR-eGR]      Total        93147  24743 
[03/23 22:05:17    106s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:17    106s] [NR-eGR] Total half perimeter of net bounding box: 75786um
[03/23 22:05:17    106s] [NR-eGR] Total length: 93147um, number of vias: 24743
[03/23 22:05:17    106s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:17    106s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 22:05:17    106s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:17    106s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 3255.09 MB )
[03/23 22:05:17    106s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.22 sec, Curr Mem: 3189.09 MB )
[03/23 22:05:17    106s] (I)      ======================================= Runtime Summary =======================================
[03/23 22:05:17    106s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 22:05:17    106s] (I)      -----------------------------------------------------------------------------------------------
[03/23 22:05:17    106s] (I)       Early Global Route kernel                   100.00%  78.81 sec  79.03 sec  0.22 sec  0.29 sec 
[03/23 22:05:17    106s] (I)       +-Import and model                           15.83%  78.82 sec  78.85 sec  0.04 sec  0.03 sec 
[03/23 22:05:17    106s] (I)       | +-Create place DB                           5.00%  78.82 sec  78.83 sec  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | | +-Import place data                       4.92%  78.82 sec  78.83 sec  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | | | +-Read instances and placement          1.59%  78.82 sec  78.82 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | +-Read nets                             3.17%  78.82 sec  78.83 sec  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | +-Create route DB                           7.74%  78.83 sec  78.84 sec  0.02 sec  0.02 sec 
[03/23 22:05:17    106s] (I)       | | +-Import route data (6T)                  7.50%  78.83 sec  78.84 sec  0.02 sec  0.02 sec 
[03/23 22:05:17    106s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.51%  78.83 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | | +-Read routing blockages              0.00%  78.83 sec  78.83 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | | +-Read instance blockages             0.34%  78.83 sec  78.83 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | | +-Read PG blockages                   0.43%  78.83 sec  78.83 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | | +-Read clock blockages                0.04%  78.83 sec  78.83 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | | +-Read other blockages                0.04%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | | +-Read halo blockages                 0.02%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | | +-Read boundary cut boxes             0.00%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | +-Read blackboxes                       0.03%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | +-Read prerouted                        0.80%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | +-Read unlegalized nets                 0.13%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | +-Read nets                             0.37%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | +-Set up via pillars                    0.02%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | +-Initialize 3D grid graph              0.03%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | +-Model blockage capacity               1.41%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | | +-Initialize 3D capacity              1.23%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | +-Read aux data                             0.00%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | +-Others data preparation                   0.16%  78.84 sec  78.84 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | +-Create route kernel                       2.42%  78.84 sec  78.85 sec  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       +-Global Routing                             23.21%  78.85 sec  78.90 sec  0.05 sec  0.08 sec 
[03/23 22:05:17    106s] (I)       | +-Initialization                            0.44%  78.85 sec  78.85 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | +-Net group 1                              21.30%  78.85 sec  78.90 sec  0.05 sec  0.08 sec 
[03/23 22:05:17    106s] (I)       | | +-Generate topology (6T)                  0.94%  78.85 sec  78.85 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | +-Phase 1a                                4.50%  78.86 sec  78.87 sec  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | | | +-Pattern routing (6T)                  3.13%  78.86 sec  78.86 sec  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.61%  78.86 sec  78.86 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | +-Add via demand to 2D                  0.43%  78.86 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | +-Phase 1b                                1.69%  78.87 sec  78.87 sec  0.00 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | | | +-Monotonic routing (6T)                1.47%  78.87 sec  78.87 sec  0.00 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | | +-Phase 1c                                1.63%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | +-Two level Routing                     1.53%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | | +-Two Level Routing (Regular)         0.73%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | | +-Two Level Routing (Strong)          0.53%  78.87 sec  78.87 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | +-Phase 1d                                2.86%  78.87 sec  78.88 sec  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | | | +-Detoured routing (6T)                 2.72%  78.87 sec  78.88 sec  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | | +-Phase 1e                                0.75%  78.88 sec  78.88 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | +-Route legalization                    0.57%  78.88 sec  78.88 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | | | +-Legalize Blockage Violations        0.49%  78.88 sec  78.88 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | | +-Phase 1l                                7.56%  78.88 sec  78.90 sec  0.02 sec  0.04 sec 
[03/23 22:05:17    106s] (I)       | | | +-Layer assignment (6T)                 7.05%  78.88 sec  78.90 sec  0.02 sec  0.04 sec 
[03/23 22:05:17    106s] (I)       | +-Clean cong LA                             0.00%  78.90 sec  78.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       +-Export 3D cong map                          0.59%  78.90 sec  78.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | +-Export 2D cong map                        0.11%  78.90 sec  78.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       +-Extract Global 3D Wires                     0.22%  78.91 sec  78.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       +-Track Assignment (6T)                       4.56%  78.91 sec  78.92 sec  0.01 sec  0.04 sec 
[03/23 22:05:17    106s] (I)       | +-Initialization                            0.05%  78.91 sec  78.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | +-Track Assignment Kernel                   4.27%  78.91 sec  78.92 sec  0.01 sec  0.04 sec 
[03/23 22:05:17    106s] (I)       | +-Free Memory                               0.00%  78.92 sec  78.92 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       +-Export                                     44.04%  78.92 sec  79.02 sec  0.10 sec  0.11 sec 
[03/23 22:05:17    106s] (I)       | +-Export DB wires                           4.84%  78.92 sec  78.93 sec  0.01 sec  0.02 sec 
[03/23 22:05:17    106s] (I)       | | +-Export all nets (6T)                    3.65%  78.92 sec  78.93 sec  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | | +-Set wire vias (6T)                      0.83%  78.93 sec  78.93 sec  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)       | +-Report wirelength                         4.44%  78.93 sec  78.94 sec  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | +-Update net boxes                          1.38%  78.94 sec  78.94 sec  0.00 sec  0.01 sec 
[03/23 22:05:17    106s] (I)       | +-Update timing                            33.04%  78.94 sec  79.02 sec  0.07 sec  0.07 sec 
[03/23 22:05:17    106s] (I)       +-Postprocess design                          5.29%  79.02 sec  79.03 sec  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)      ======================= Summary by functions ========================
[03/23 22:05:17    106s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 22:05:17    106s] (I)      ---------------------------------------------------------------------
[03/23 22:05:17    106s] (I)        0  Early Global Route kernel           100.00%  0.22 sec  0.29 sec 
[03/23 22:05:17    106s] (I)        1  Export                               44.04%  0.10 sec  0.11 sec 
[03/23 22:05:17    106s] (I)        1  Global Routing                       23.21%  0.05 sec  0.08 sec 
[03/23 22:05:17    106s] (I)        1  Import and model                     15.83%  0.04 sec  0.03 sec 
[03/23 22:05:17    106s] (I)        1  Postprocess design                    5.29%  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        1  Track Assignment (6T)                 4.56%  0.01 sec  0.04 sec 
[03/23 22:05:17    106s] (I)        1  Export 3D cong map                    0.59%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        1  Extract Global 3D Wires               0.22%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        2  Update timing                        33.04%  0.07 sec  0.07 sec 
[03/23 22:05:17    106s] (I)        2  Net group 1                          21.30%  0.05 sec  0.08 sec 
[03/23 22:05:17    106s] (I)        2  Create route DB                       7.74%  0.02 sec  0.02 sec 
[03/23 22:05:17    106s] (I)        2  Create place DB                       5.00%  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        2  Export DB wires                       4.84%  0.01 sec  0.02 sec 
[03/23 22:05:17    106s] (I)        2  Report wirelength                     4.44%  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        2  Track Assignment Kernel               4.27%  0.01 sec  0.04 sec 
[03/23 22:05:17    106s] (I)        2  Create route kernel                   2.42%  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        2  Update net boxes                      1.38%  0.00 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        2  Initialization                        0.49%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        2  Others data preparation               0.16%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        2  Export 2D cong map                    0.11%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        3  Phase 1l                              7.56%  0.02 sec  0.04 sec 
[03/23 22:05:17    106s] (I)        3  Import route data (6T)                7.50%  0.02 sec  0.02 sec 
[03/23 22:05:17    106s] (I)        3  Import place data                     4.92%  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        3  Phase 1a                              4.50%  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        3  Export all nets (6T)                  3.65%  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        3  Phase 1d                              2.86%  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        3  Phase 1b                              1.69%  0.00 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        3  Phase 1c                              1.63%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        3  Generate topology (6T)                0.94%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        3  Set wire vias (6T)                    0.83%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        3  Phase 1e                              0.75%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Layer assignment (6T)                 7.05%  0.02 sec  0.04 sec 
[03/23 22:05:17    106s] (I)        4  Read nets                             3.54%  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        4  Pattern routing (6T)                  3.13%  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        4  Detoured routing (6T)                 2.72%  0.01 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        4  Read instances and placement          1.59%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Two level Routing                     1.53%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Read blockages ( Layer 2-4 )          1.51%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Monotonic routing (6T)                1.47%  0.00 sec  0.01 sec 
[03/23 22:05:17    106s] (I)        4  Model blockage capacity               1.41%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Read prerouted                        0.80%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Pattern Routing Avoiding Blockages    0.61%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Route legalization                    0.57%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Add via demand to 2D                  0.43%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Read unlegalized nets                 0.13%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        5  Initialize 3D capacity                1.23%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        5  Two Level Routing (Regular)           0.73%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        5  Two Level Routing (Strong)            0.53%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        5  Legalize Blockage Violations          0.49%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        5  Read PG blockages                     0.43%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        5  Read instance blockages               0.34%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 22:05:17    106s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:17    106s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:17    106s] Extraction called for design 'PE_top' of instances=2625 and nets=2694 using extraction engine 'preRoute' .
[03/23 22:05:17    106s] PreRoute RC Extraction called for design PE_top.
[03/23 22:05:17    106s] RC Extraction called in multi-corner(1) mode.
[03/23 22:05:17    106s] RCMode: PreRoute
[03/23 22:05:17    106s]       RC Corner Indexes            0   
[03/23 22:05:17    106s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:05:17    106s] Resistance Scaling Factor    : 1.00000 
[03/23 22:05:17    106s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:05:17    106s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:05:17    106s] Shrink Factor                : 1.00000
[03/23 22:05:17    106s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 22:05:17    106s] Using Quantus QRC technology file ...
[03/23 22:05:17    106s] 
[03/23 22:05:17    106s] Trim Metal Layers:
[03/23 22:05:17    106s] LayerId::1 widthSet size::1
[03/23 22:05:17    106s] LayerId::2 widthSet size::1
[03/23 22:05:17    106s] LayerId::3 widthSet size::1
[03/23 22:05:17    106s] LayerId::4 widthSet size::1
[03/23 22:05:17    106s] LayerId::5 widthSet size::1
[03/23 22:05:17    106s] LayerId::6 widthSet size::1
[03/23 22:05:17    106s] LayerId::7 widthSet size::1
[03/23 22:05:17    106s] LayerId::8 widthSet size::1
[03/23 22:05:17    106s] Updating RC grid for preRoute extraction ...
[03/23 22:05:17    106s] eee: pegSigSF::1.070000
[03/23 22:05:17    106s] Initializing multi-corner resistance tables ...
[03/23 22:05:17    106s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:05:17    106s] eee: l::2 avDens::0.117940 usedTrk::1199.445890 availTrk::10170.000000 sigTrk::1199.445890
[03/23 22:05:17    106s] eee: l::3 avDens::0.100755 usedTrk::1142.563334 availTrk::11340.000000 sigTrk::1142.563334
[03/23 22:05:17    106s] eee: l::4 avDens::0.028467 usedTrk::312.566667 availTrk::10980.000000 sigTrk::312.566667
[03/23 22:05:17    106s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:17    106s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:17    106s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:17    106s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:17    106s] {RT rc-typ 0 4 4 0}
[03/23 22:05:17    106s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.081226 aWlH=0.000000 lMod=0 pMax=0.810300 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:05:17    106s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3189.090M)
[03/23 22:05:18    106s] Compute RC Scale Done ...
[03/23 22:05:18    106s] OPERPROF: Starting HotSpotCal at level 1, MEM:3208.2M, EPOCH TIME: 1679623518.051425
[03/23 22:05:18    106s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:18    106s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:05:18    106s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:18    106s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 22:05:18    106s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:18    106s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 22:05:18    106s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 22:05:18    106s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:3208.2M, EPOCH TIME: 1679623518.056468
[03/23 22:05:18    106s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[03/23 22:05:18    106s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 22:05:18    106s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:46.8/0:02:32.7 (0.7), mem = 3208.2M
[03/23 22:05:18    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.14
[03/23 22:05:18    106s] ### Creating RouteCongInterface, started
[03/23 22:05:18    106s] 
[03/23 22:05:18    106s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:05:18    106s] 
[03/23 22:05:18    106s] #optDebug: {0, 1.000}
[03/23 22:05:18    106s] ### Creating RouteCongInterface, finished
[03/23 22:05:18    106s] Updated routing constraints on 0 nets.
[03/23 22:05:18    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.14
[03/23 22:05:18    106s] Bottom Preferred Layer:
[03/23 22:05:18    106s] +-----------+------------+----------+
[03/23 22:05:18    106s] |   Layer   |    CLK     |   Rule   |
[03/23 22:05:18    106s] +-----------+------------+----------+
[03/23 22:05:18    106s] | M3 (z=3)  |         31 | default  |
[03/23 22:05:18    106s] +-----------+------------+----------+
[03/23 22:05:18    106s] Via Pillar Rule:
[03/23 22:05:18    106s]     None
[03/23 22:05:18    106s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.4), totSession cpu/real = 0:01:46.9/0:02:32.7 (0.7), mem = 3208.2M
[03/23 22:05:18    106s] 
[03/23 22:05:18    106s] =============================================================================================
[03/23 22:05:18    106s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.14-s109_1
[03/23 22:05:18    106s] =============================================================================================
[03/23 22:05:18    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:18    106s] ---------------------------------------------------------------------------------------------
[03/23 22:05:18    106s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  55.8 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 22:05:18    106s] [ MISC                   ]          0:00:00.0  (  44.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:18    106s] ---------------------------------------------------------------------------------------------
[03/23 22:05:18    106s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 22:05:18    106s] ---------------------------------------------------------------------------------------------
[03/23 22:05:18    106s] 
[03/23 22:05:18    106s] End: GigaOpt Route Type Constraints Refinement
[03/23 22:05:18    106s] skip EGR on cluster skew clock nets.
[03/23 22:05:18    106s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:05:18    106s] #################################################################################
[03/23 22:05:18    106s] # Design Stage: PreRoute
[03/23 22:05:18    106s] # Design Name: PE_top
[03/23 22:05:18    106s] # Design Mode: 130nm
[03/23 22:05:18    106s] # Analysis Mode: MMMC OCV 
[03/23 22:05:18    106s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:05:18    106s] # Signoff Settings: SI Off 
[03/23 22:05:18    106s] #################################################################################
[03/23 22:05:18    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 3232.8M, InitMEM = 3232.8M)
[03/23 22:05:18    107s] Calculate early delays in OCV mode...
[03/23 22:05:18    107s] Calculate late delays in OCV mode...
[03/23 22:05:18    107s] Start delay calculation (fullDC) (6 T). (MEM=3232.82)
[03/23 22:05:18    107s] End AAE Lib Interpolated Model. (MEM=3252.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:18    107s] Total number of fetched objects 2692
[03/23 22:05:18    107s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:18    107s] End delay calculation. (MEM=3491.18 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 22:05:18    107s] End delay calculation (fullDC). (MEM=3491.18 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 22:05:18    107s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3491.2M) ***
[03/23 22:05:18    107s] Begin: GigaOpt postEco DRV Optimization
[03/23 22:05:18    107s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[03/23 22:05:18    107s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:48.0/0:02:33.2 (0.7), mem = 3499.2M
[03/23 22:05:18    107s] Info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:18    107s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:05:18    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.15
[03/23 22:05:18    107s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:05:18    107s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=3499.2M
[03/23 22:05:18    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:3499.2M, EPOCH TIME: 1679623518.593088
[03/23 22:05:18    107s] Processing tracks to init pin-track alignment.
[03/23 22:05:18    107s] z: 2, totalTracks: 1
[03/23 22:05:18    107s] z: 4, totalTracks: 1
[03/23 22:05:18    107s] z: 6, totalTracks: 1
[03/23 22:05:18    107s] z: 8, totalTracks: 1
[03/23 22:05:18    107s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:18    107s] All LLGs are deleted
[03/23 22:05:18    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:18    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:18    107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3499.2M, EPOCH TIME: 1679623518.597389
[03/23 22:05:18    107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3499.2M, EPOCH TIME: 1679623518.597672
[03/23 22:05:18    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3499.2M, EPOCH TIME: 1679623518.598471
[03/23 22:05:18    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:18    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:18    107s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3595.2M, EPOCH TIME: 1679623518.601891
[03/23 22:05:18    107s] Max number of tech site patterns supported in site array is 256.
[03/23 22:05:18    107s] Core basic site is IBM13SITE
[03/23 22:05:18    107s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3595.2M, EPOCH TIME: 1679623518.614829
[03/23 22:05:18    107s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:05:18    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:05:18    107s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.005, MEM:3627.2M, EPOCH TIME: 1679623518.619344
[03/23 22:05:18    107s] Fast DP-INIT is on for default
[03/23 22:05:18    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:05:18    107s] Atter site array init, number of instance map data is 0.
[03/23 22:05:18    107s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.020, MEM:3627.2M, EPOCH TIME: 1679623518.621789
[03/23 22:05:18    107s] 
[03/23 22:05:18    107s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:18    107s] 
[03/23 22:05:18    107s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:18    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:3531.2M, EPOCH TIME: 1679623518.624577
[03/23 22:05:18    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3531.2M, EPOCH TIME: 1679623518.624840
[03/23 22:05:18    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3531.2M, EPOCH TIME: 1679623518.627873
[03/23 22:05:18    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3531.2MB).
[03/23 22:05:18    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:3531.2M, EPOCH TIME: 1679623518.628746
[03/23 22:05:18    108s] TotalInstCnt at PhyDesignMc Initialization: 2625
[03/23 22:05:18    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=3531.2M
[03/23 22:05:18    108s] ### Creating RouteCongInterface, started
[03/23 22:05:18    108s] 
[03/23 22:05:18    108s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 22:05:18    108s] 
[03/23 22:05:18    108s] #optDebug: {0, 1.000}
[03/23 22:05:18    108s] ### Creating RouteCongInterface, finished
[03/23 22:05:18    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=3531.2M
[03/23 22:05:18    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=3531.2M
[03/23 22:05:18    108s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 22:05:18    108s] [GPS-DRV] maxDensity (design): 0.95
[03/23 22:05:18    108s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 22:05:18    108s] [GPS-DRV] All active and enabled setup views
[03/23 22:05:18    108s] [GPS-DRV]     setupAnalysis
[03/23 22:05:18    108s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:05:18    108s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:05:18    108s] [GPS-DRV] maxFanoutLoad on
[03/23 22:05:18    108s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 22:05:18    108s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 22:05:18    108s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 22:05:18    108s] [GPS-DRV] timing-driven DRV settings
[03/23 22:05:18    108s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 22:05:18    108s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3689.5M, EPOCH TIME: 1679623518.903719
[03/23 22:05:18    108s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3689.5M, EPOCH TIME: 1679623518.903832
[03/23 22:05:18    108s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:05:18    108s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:18    108s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:05:18    108s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 22:05:18    108s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:05:18    108s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 22:05:18    108s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:05:18    108s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:05:18    108s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:05:18    108s] Info: violation cost 0.093978 (cap = 0.000000, tran = 0.093978, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:05:18    108s] |     1|    11|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 24.98%|          |         |
[03/23 22:05:18    108s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:05:18    108s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:05:18    108s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:05:18    108s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       1|       0|       0| 24.99%| 0:00:00.0|  3708.6M|
[03/23 22:05:18    108s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:05:18    108s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:05:18    108s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:05:18    108s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 24.99%| 0:00:00.0|  3708.6M|
[03/23 22:05:18    108s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:05:18    108s] 
[03/23 22:05:18    108s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3708.6M) ***
[03/23 22:05:18    108s] 
[03/23 22:05:18    108s] Total-nets :: 2693, Stn-nets :: 2, ratio :: 0.0742666 %, Total-len 93146.6, Stn-len 747.6
[03/23 22:05:18    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3548.8M, EPOCH TIME: 1679623518.992063
[03/23 22:05:18    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2626).
[03/23 22:05:18    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:18    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:18    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:19    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.009, MEM:3283.5M, EPOCH TIME: 1679623519.001084
[03/23 22:05:19    108s] TotalInstCnt at PhyDesignMc Destruction: 2626
[03/23 22:05:19    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.15
[03/23 22:05:19    108s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.4 (1.3), totSession cpu/real = 0:01:48.5/0:02:33.6 (0.7), mem = 3283.5M
[03/23 22:05:19    108s] 
[03/23 22:05:19    108s] =============================================================================================
[03/23 22:05:19    108s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.14-s109_1
[03/23 22:05:19    108s] =============================================================================================
[03/23 22:05:19    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:19    108s] ---------------------------------------------------------------------------------------------
[03/23 22:05:19    108s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.1    2.3
[03/23 22:05:19    108s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:19    108s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.6 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 22:05:19    108s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:19    108s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:19    108s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:19    108s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    2.2
[03/23 22:05:19    108s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 22:05:19    108s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:19    108s] [ OptEval                ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:19    108s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:19    108s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:19    108s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:19    108s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    3.1
[03/23 22:05:19    108s] [ DrvComputeSummary      ]      3   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    2.2
[03/23 22:05:19    108s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:19    108s] [ MISC                   ]          0:00:00.3  (  66.2 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 22:05:19    108s] ---------------------------------------------------------------------------------------------
[03/23 22:05:19    108s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.6    1.3
[03/23 22:05:19    108s] ---------------------------------------------------------------------------------------------
[03/23 22:05:19    108s] 
[03/23 22:05:19    108s] End: GigaOpt postEco DRV Optimization
[03/23 22:05:19    108s] **INFO: Flow update: Design timing is met.
[03/23 22:05:19    108s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:05:19    108s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3283.5M, EPOCH TIME: 1679623519.004604
[03/23 22:05:19    108s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3283.5M, EPOCH TIME: 1679623519.004728
[03/23 22:05:19    108s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3283.5M, EPOCH TIME: 1679623519.004908
[03/23 22:05:19    108s] Processing tracks to init pin-track alignment.
[03/23 22:05:19    108s] z: 2, totalTracks: 1
[03/23 22:05:19    108s] z: 4, totalTracks: 1
[03/23 22:05:19    108s] z: 6, totalTracks: 1
[03/23 22:05:19    108s] z: 8, totalTracks: 1
[03/23 22:05:19    108s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:19    108s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3283.5M, EPOCH TIME: 1679623519.008164
[03/23 22:05:19    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:19    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:19    108s] 
[03/23 22:05:19    108s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:19    108s] 
[03/23 22:05:19    108s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:19    108s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.015, REAL:0.014, MEM:3284.3M, EPOCH TIME: 1679623519.021962
[03/23 22:05:19    108s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3284.3M, EPOCH TIME: 1679623519.022088
[03/23 22:05:19    108s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:3284.3M, EPOCH TIME: 1679623519.024005
[03/23 22:05:19    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3284.3MB).
[03/23 22:05:19    108s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.022, REAL:0.020, MEM:3284.3M, EPOCH TIME: 1679623519.024626
[03/23 22:05:19    108s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.022, REAL:0.020, MEM:3284.3M, EPOCH TIME: 1679623519.024699
[03/23 22:05:19    108s] TDRefine: refinePlace mode is spiral
[03/23 22:05:19    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.12
[03/23 22:05:19    108s] OPERPROF:   Starting RefinePlace at level 2, MEM:3284.3M, EPOCH TIME: 1679623519.024825
[03/23 22:05:19    108s] *** Starting refinePlace (0:01:49 mem=3284.3M) ***
[03/23 22:05:19    108s] Total net bbox length = 7.579e+04 (3.310e+04 4.269e+04) (ext = 3.288e+03)
[03/23 22:05:19    108s] 
[03/23 22:05:19    108s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:19    108s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:19    108s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:19    108s] 
[03/23 22:05:19    108s] Starting Small incrNP...
[03/23 22:05:19    108s] User Input Parameters:
[03/23 22:05:19    108s] - Congestion Driven    : Off
[03/23 22:05:19    108s] - Timing Driven        : Off
[03/23 22:05:19    108s] - Area-Violation Based : Off
[03/23 22:05:19    108s] - Start Rollback Level : -5
[03/23 22:05:19    108s] - Legalized            : On
[03/23 22:05:19    108s] - Window Based         : Off
[03/23 22:05:19    108s] - eDen incr mode       : Off
[03/23 22:05:19    108s] - Small incr mode      : On
[03/23 22:05:19    108s] 
[03/23 22:05:19    108s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3284.3M, EPOCH TIME: 1679623519.030222
[03/23 22:05:19    108s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3284.3M, EPOCH TIME: 1679623519.030703
[03/23 22:05:19    108s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.003, REAL:0.002, MEM:3284.3M, EPOCH TIME: 1679623519.033199
[03/23 22:05:19    108s] default core: bins with density > 0.750 =  0.00 % ( 0 / 112 )
[03/23 22:05:19    108s] Density distribution unevenness ratio = 21.730%
[03/23 22:05:19    108s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.004, REAL:0.003, MEM:3284.3M, EPOCH TIME: 1679623519.033382
[03/23 22:05:19    108s] cost 0.456161, thresh 1.000000
[03/23 22:05:19    108s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3284.3M)
[03/23 22:05:19    108s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:19    108s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3284.3M, EPOCH TIME: 1679623519.033827
[03/23 22:05:19    108s] Starting refinePlace ...
[03/23 22:05:19    108s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:19    108s] One DDP V2 for no tweak run.
[03/23 22:05:19    108s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:19    108s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3348.3M, EPOCH TIME: 1679623519.042141
[03/23 22:05:19    108s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:05:19    108s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3348.3M, EPOCH TIME: 1679623519.042266
[03/23 22:05:19    108s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3348.3M, EPOCH TIME: 1679623519.042391
[03/23 22:05:19    108s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3348.3M, EPOCH TIME: 1679623519.042483
[03/23 22:05:19    108s] DDP markSite nrRow 135 nrJob 135
[03/23 22:05:19    108s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:3348.3M, EPOCH TIME: 1679623519.042676
[03/23 22:05:19    108s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3348.3M, EPOCH TIME: 1679623519.042750
[03/23 22:05:19    108s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 22:05:19    108s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3284.3MB) @(0:01:49 - 0:01:49).
[03/23 22:05:19    108s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:19    108s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 22:05:19    108s] 
[03/23 22:05:19    108s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:05:19    108s] Move report: legalization moves 1 insts, mean move: 1.20 um, max move: 1.20 um spiral
[03/23 22:05:19    108s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/PLACEDFE_OFC103_n23): (16.60, 172.60) --> (17.80, 172.60)
[03/23 22:05:19    108s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:19    108s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:19    108s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3284.3MB) @(0:01:49 - 0:01:49).
[03/23 22:05:19    108s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:05:19    108s] Move report: Detail placement moves 1 insts, mean move: 1.20 um, max move: 1.20 um 
[03/23 22:05:19    108s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/PLACEDFE_OFC103_n23): (16.60, 172.60) --> (17.80, 172.60)
[03/23 22:05:19    108s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3284.3MB
[03/23 22:05:19    108s] Statistics of distance of Instance movement in refine placement:
[03/23 22:05:19    108s]   maximum (X+Y) =         1.20 um
[03/23 22:05:19    108s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/PLACEDFE_OFC103_n23) with max move: (16.6, 172.6) -> (17.8, 172.6)
[03/23 22:05:19    108s]   mean    (X+Y) =         1.20 um
[03/23 22:05:19    108s] Summary Report:
[03/23 22:05:19    108s] Instances move: 1 (out of 2596 movable)
[03/23 22:05:19    108s] Instances flipped: 0
[03/23 22:05:19    108s] Mean displacement: 1.20 um
[03/23 22:05:19    108s] Max displacement: 1.20 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/PLACEDFE_OFC103_n23) (16.6, 172.6) -> (17.8, 172.6)
[03/23 22:05:19    108s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TR
[03/23 22:05:19    108s] Total instances moved : 1
[03/23 22:05:19    108s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.150, REAL:0.103, MEM:3284.3M, EPOCH TIME: 1679623519.136584
[03/23 22:05:19    108s] Total net bbox length = 7.579e+04 (3.310e+04 4.269e+04) (ext = 3.288e+03)
[03/23 22:05:19    108s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3284.3MB
[03/23 22:05:19    108s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3284.3MB) @(0:01:49 - 0:01:49).
[03/23 22:05:19    108s] *** Finished refinePlace (0:01:49 mem=3284.3M) ***
[03/23 22:05:19    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.12
[03/23 22:05:19    108s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.161, REAL:0.113, MEM:3284.3M, EPOCH TIME: 1679623519.137907
[03/23 22:05:19    108s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3284.3M, EPOCH TIME: 1679623519.138009
[03/23 22:05:19    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2626).
[03/23 22:05:19    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:19    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:19    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:19    108s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.009, REAL:0.006, MEM:3284.3M, EPOCH TIME: 1679623519.143986
[03/23 22:05:19    108s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.193, REAL:0.139, MEM:3284.3M, EPOCH TIME: 1679623519.144087
[03/23 22:05:19    108s] **INFO: Flow update: Design timing is met.
[03/23 22:05:19    108s] **INFO: Flow update: Design timing is met.
[03/23 22:05:19    108s] **INFO: Flow update: Design timing is met.
[03/23 22:05:19    108s] *** Steiner Routed Nets: 0.074%; Threshold: 100; Threshold for Hold: 100
[03/23 22:05:19    108s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=3284.3M
[03/23 22:05:19    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=3284.3M
[03/23 22:05:19    108s] Re-routed 0 nets
[03/23 22:05:19    108s] **INFO: Flow update: Design timing is met.
[03/23 22:05:19    108s] #optDebug: fT-D <X 1 0 0 0>
[03/23 22:05:19    108s] Register exp ratio and priority group on 0 nets on 2693 nets : 
[03/23 22:05:19    108s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:05:19    108s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:19    108s] 
[03/23 22:05:19    108s] Active setup views:
[03/23 22:05:19    108s]  setupAnalysis
[03/23 22:05:19    108s]   Dominating endpoints: 0
[03/23 22:05:19    108s]   Dominating TNS: -0.000
[03/23 22:05:19    108s] 
[03/23 22:05:19    108s] Extraction called for design 'PE_top' of instances=2626 and nets=2695 using extraction engine 'preRoute' .
[03/23 22:05:19    108s] PreRoute RC Extraction called for design PE_top.
[03/23 22:05:19    108s] RC Extraction called in multi-corner(1) mode.
[03/23 22:05:19    108s] RCMode: PreRoute
[03/23 22:05:19    108s]       RC Corner Indexes            0   
[03/23 22:05:19    108s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:05:19    108s] Resistance Scaling Factor    : 1.00000 
[03/23 22:05:19    108s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:05:19    108s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:05:19    108s] Shrink Factor                : 1.00000
[03/23 22:05:19    108s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 22:05:19    108s] Using Quantus QRC technology file ...
[03/23 22:05:19    108s] RC Grid backup saved.
[03/23 22:05:19    108s] 
[03/23 22:05:19    108s] Trim Metal Layers:
[03/23 22:05:19    108s] LayerId::1 widthSet size::1
[03/23 22:05:19    108s] LayerId::2 widthSet size::1
[03/23 22:05:19    108s] LayerId::3 widthSet size::1
[03/23 22:05:19    108s] LayerId::4 widthSet size::1
[03/23 22:05:19    108s] LayerId::5 widthSet size::1
[03/23 22:05:19    108s] LayerId::6 widthSet size::1
[03/23 22:05:19    108s] LayerId::7 widthSet size::1
[03/23 22:05:19    108s] LayerId::8 widthSet size::1
[03/23 22:05:19    108s] Skipped RC grid update for preRoute extraction.
[03/23 22:05:19    108s] eee: pegSigSF::1.070000
[03/23 22:05:19    108s] Initializing multi-corner resistance tables ...
[03/23 22:05:19    108s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:05:19    108s] eee: l::2 avDens::0.117940 usedTrk::1199.445890 availTrk::10170.000000 sigTrk::1199.445890
[03/23 22:05:19    108s] eee: l::3 avDens::0.100755 usedTrk::1142.563334 availTrk::11340.000000 sigTrk::1142.563334
[03/23 22:05:19    108s] eee: l::4 avDens::0.028467 usedTrk::312.566667 availTrk::10980.000000 sigTrk::312.566667
[03/23 22:05:19    108s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:19    108s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:19    108s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:19    108s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:19    108s] {RT rc-typ 0 4 4 0}
[03/23 22:05:19    108s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.810300 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:05:19    108s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3200.074M)
[03/23 22:05:19    108s] Starting delay calculation for Setup views
[03/23 22:05:19    109s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:05:19    109s] #################################################################################
[03/23 22:05:19    109s] # Design Stage: PreRoute
[03/23 22:05:19    109s] # Design Name: PE_top
[03/23 22:05:19    109s] # Design Mode: 130nm
[03/23 22:05:19    109s] # Analysis Mode: MMMC OCV 
[03/23 22:05:19    109s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:05:19    109s] # Signoff Settings: SI Off 
[03/23 22:05:19    109s] #################################################################################
[03/23 22:05:19    109s] Topological Sorting (REAL = 0:00:00.0, MEM = 3254.8M, InitMEM = 3254.8M)
[03/23 22:05:19    109s] Calculate early delays in OCV mode...
[03/23 22:05:19    109s] Calculate late delays in OCV mode...
[03/23 22:05:19    109s] Start delay calculation (fullDC) (6 T). (MEM=3254.79)
[03/23 22:05:19    109s] End AAE Lib Interpolated Model. (MEM=3274.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:19    109s] Total number of fetched objects 2693
[03/23 22:05:19    109s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:19    109s] End delay calculation. (MEM=3514.15 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 22:05:19    109s] End delay calculation (fullDC). (MEM=3514.15 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 22:05:19    109s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3514.2M) ***
[03/23 22:05:19    109s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:00.0 totSessionCpu=0:01:50 mem=3522.2M)
[03/23 22:05:19    110s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:19    110s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:19    110s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3514.15 MB )
[03/23 22:05:19    110s] (I)      ================== Layers ==================
[03/23 22:05:19    110s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:19    110s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:05:19    110s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:19    110s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:05:19    110s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:05:19    110s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:05:19    110s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:05:19    110s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:05:19    110s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:05:19    110s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:05:19    110s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:05:19    110s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:05:19    110s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:05:19    110s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:05:19    110s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:05:19    110s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:05:19    110s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:05:19    110s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:05:19    110s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:05:19    110s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:19    110s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:05:19    110s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:19    110s] (I)      Started Import and model ( Curr Mem: 3514.15 MB )
[03/23 22:05:19    110s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:19    110s] (I)      == Non-default Options ==
[03/23 22:05:19    110s] (I)      Build term to term wires                           : false
[03/23 22:05:19    110s] (I)      Maximum routing layer                              : 4
[03/23 22:05:19    110s] (I)      Number of threads                                  : 6
[03/23 22:05:19    110s] (I)      Method to set GCell size                           : row
[03/23 22:05:19    110s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:05:19    110s] (I)      Use row-based GCell size
[03/23 22:05:19    110s] (I)      Use row-based GCell align
[03/23 22:05:19    110s] (I)      layer 0 area = 89000
[03/23 22:05:19    110s] (I)      layer 1 area = 120000
[03/23 22:05:19    110s] (I)      layer 2 area = 120000
[03/23 22:05:19    110s] (I)      layer 3 area = 120000
[03/23 22:05:19    110s] (I)      GCell unit size   : 3600
[03/23 22:05:19    110s] (I)      GCell multiplier  : 1
[03/23 22:05:19    110s] (I)      GCell row height  : 3600
[03/23 22:05:19    110s] (I)      Actual row height : 3600
[03/23 22:05:19    110s] (I)      GCell align ref   : 7000 7000
[03/23 22:05:19    110s] [NR-eGR] Track table information for default rule: 
[03/23 22:05:19    110s] [NR-eGR] M1 has single uniform track structure
[03/23 22:05:19    110s] [NR-eGR] M2 has single uniform track structure
[03/23 22:05:19    110s] [NR-eGR] M3 has single uniform track structure
[03/23 22:05:19    110s] [NR-eGR] M4 has single uniform track structure
[03/23 22:05:19    110s] [NR-eGR] M5 has single uniform track structure
[03/23 22:05:19    110s] [NR-eGR] M6 has single uniform track structure
[03/23 22:05:19    110s] [NR-eGR] MQ has single uniform track structure
[03/23 22:05:19    110s] [NR-eGR] LM has single uniform track structure
[03/23 22:05:19    110s] (I)      ============== Default via ===============
[03/23 22:05:19    110s] (I)      +---+------------------+-----------------+
[03/23 22:05:19    110s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:05:19    110s] (I)      +---+------------------+-----------------+
[03/23 22:05:19    110s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:05:19    110s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 22:05:19    110s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:05:19    110s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:05:19    110s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 22:05:19    110s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:05:19    110s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:05:19    110s] (I)      +---+------------------+-----------------+
[03/23 22:05:19    110s] [NR-eGR] Read 6698 PG shapes
[03/23 22:05:19    110s] [NR-eGR] Read 0 clock shapes
[03/23 22:05:19    110s] [NR-eGR] Read 0 other shapes
[03/23 22:05:19    110s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:05:19    110s] [NR-eGR] #Instance Blockages : 0
[03/23 22:05:19    110s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:05:19    110s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:05:19    110s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:05:19    110s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:05:19    110s] [NR-eGR] #Other Blockages    : 0
[03/23 22:05:19    110s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:05:19    110s] [NR-eGR] Num Prerouted Nets = 31  Num Prerouted Wires = 2943
[03/23 22:05:19    110s] [NR-eGR] Read 2693 nets ( ignored 31 )
[03/23 22:05:19    110s] (I)      early_global_route_priority property id does not exist.
[03/23 22:05:19    110s] (I)      Read Num Blocks=6698  Num Prerouted Wires=2943  Num CS=0
[03/23 22:05:19    110s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 1368
[03/23 22:05:19    110s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 1312
[03/23 22:05:19    110s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 263
[03/23 22:05:19    110s] (I)      Number of ignored nets                =     31
[03/23 22:05:19    110s] (I)      Number of connected nets              =      0
[03/23 22:05:19    110s] (I)      Number of fixed nets                  =     31.  Ignored: Yes
[03/23 22:05:19    110s] (I)      Number of clock nets                  =     31.  Ignored: No
[03/23 22:05:19    110s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:05:19    110s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:05:19    110s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:05:19    110s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:05:19    110s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:05:19    110s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:05:19    110s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:05:19    110s] (I)      Ndr track 0 does not exist
[03/23 22:05:19    110s] (I)      Ndr track 0 does not exist
[03/23 22:05:19    110s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:05:19    110s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:05:19    110s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:05:19    110s] (I)      Site width          :   400  (dbu)
[03/23 22:05:19    110s] (I)      Row height          :  3600  (dbu)
[03/23 22:05:19    110s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:05:19    110s] (I)      GCell width         :  3600  (dbu)
[03/23 22:05:19    110s] (I)      GCell height        :  3600  (dbu)
[03/23 22:05:19    110s] (I)      Grid                :    83   138     4
[03/23 22:05:19    110s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:05:19    110s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:05:19    110s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:05:19    110s] (I)      Default wire width  :   160   200   200   200
[03/23 22:05:19    110s] (I)      Default wire space  :   160   200   200   200
[03/23 22:05:19    110s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:05:19    110s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:05:19    110s] (I)      First track coord   :   400   400   400   400
[03/23 22:05:19    110s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:05:19    110s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:05:19    110s] (I)      Num of masks        :     1     1     1     1
[03/23 22:05:19    110s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:05:19    110s] (I)      --------------------------------------------------------
[03/23 22:05:19    110s] 
[03/23 22:05:19    110s] [NR-eGR] ============ Routing rule table ============
[03/23 22:05:19    110s] [NR-eGR] Rule id: 0  Nets: 2662
[03/23 22:05:19    110s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:05:19    110s] (I)                    Layer    2    3    4 
[03/23 22:05:19    110s] (I)                    Pitch  400  400  400 
[03/23 22:05:19    110s] (I)             #Used tracks    1    1    1 
[03/23 22:05:19    110s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:19    110s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 22:05:19    110s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 22:05:19    110s] (I)                    Layer    2    3    4 
[03/23 22:05:19    110s] (I)                    Pitch  800  800  800 
[03/23 22:05:19    110s] (I)             #Used tracks    2    2    2 
[03/23 22:05:19    110s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:19    110s] [NR-eGR] ========================================
[03/23 22:05:19    110s] [NR-eGR] 
[03/23 22:05:19    110s] (I)      =============== Blocked Tracks ===============
[03/23 22:05:19    110s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:19    110s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:05:19    110s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:19    110s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:05:19    110s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:05:19    110s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:05:19    110s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:05:19    110s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:19    110s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3514.15 MB )
[03/23 22:05:19    110s] (I)      Reset routing kernel
[03/23 22:05:19    110s] (I)      Started Global Routing ( Curr Mem: 3514.15 MB )
[03/23 22:05:19    110s] (I)      totalPins=8749  totalGlobalPin=8599 (98.29%)
[03/23 22:05:19    110s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:05:19    110s] [NR-eGR] Layer group 1: route 2662 net(s) in layer range [2, 4]
[03/23 22:05:19    110s] (I)      
[03/23 22:05:19    110s] (I)      ============  Phase 1a Route ============
[03/23 22:05:19    110s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 63
[03/23 22:05:19    110s] (I)      Usage: 22079 = (9688 H, 12391 V) = (13.52% H, 7.27% V) = (3.488e+04um H, 4.461e+04um V)
[03/23 22:05:19    110s] (I)      
[03/23 22:05:19    110s] (I)      ============  Phase 1b Route ============
[03/23 22:05:19    110s] (I)      Usage: 22098 = (9693 H, 12405 V) = (13.53% H, 7.28% V) = (3.489e+04um H, 4.466e+04um V)
[03/23 22:05:19    110s] (I)      Overflow of layer group 1: 3.86% H + 0.08% V. EstWL: 7.955280e+04um
[03/23 22:05:19    110s] (I)      Congestion metric : 3.86%H 0.08%V, 3.94%HV
[03/23 22:05:19    110s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:05:19    110s] (I)      
[03/23 22:05:19    110s] (I)      ============  Phase 1c Route ============
[03/23 22:05:19    110s] (I)      Level2 Grid: 17 x 28
[03/23 22:05:19    110s] (I)      Usage: 22098 = (9693 H, 12405 V) = (13.53% H, 7.28% V) = (3.489e+04um H, 4.466e+04um V)
[03/23 22:05:19    110s] (I)      
[03/23 22:05:19    110s] (I)      ============  Phase 1d Route ============
[03/23 22:05:19    110s] (I)      Usage: 22098 = (9693 H, 12405 V) = (13.53% H, 7.28% V) = (3.489e+04um H, 4.466e+04um V)
[03/23 22:05:19    110s] (I)      
[03/23 22:05:19    110s] (I)      ============  Phase 1e Route ============
[03/23 22:05:19    110s] (I)      Usage: 22125 = (9693 H, 12432 V) = (13.53% H, 7.30% V) = (3.489e+04um H, 4.476e+04um V)
[03/23 22:05:19    110s] [NR-eGR] Early Global Route overflow of layer group 1: 3.81% H + 0.07% V. EstWL: 7.965000e+04um
[03/23 22:05:19    110s] (I)      
[03/23 22:05:19    110s] (I)      ============  Phase 1l Route ============
[03/23 22:05:19    110s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:05:19    110s] (I)      Layer  2:      94175     16335         5         639      101700    ( 0.62%) 
[03/23 22:05:19    110s] (I)      Layer  3:      73983     12258       154         927      100917    ( 0.91%) 
[03/23 22:05:19    110s] (I)      Layer  4:      80932      4125         4         720      101619    ( 0.70%) 
[03/23 22:05:19    110s] (I)      Total:        249090     32718       163        2286      304236    ( 0.75%) 
[03/23 22:05:19    110s] (I)      
[03/23 22:05:19    110s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:05:19    110s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:05:19    110s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:05:19    110s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 22:05:19    110s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:19    110s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:05:19    110s] [NR-eGR]      M2 ( 2)         5( 0.04%)         0( 0.00%)   ( 0.04%) 
[03/23 22:05:19    110s] [NR-eGR]      M3 ( 3)       114( 1.02%)         4( 0.04%)   ( 1.05%) 
[03/23 22:05:19    110s] [NR-eGR]      M4 ( 4)         4( 0.04%)         0( 0.00%)   ( 0.04%) 
[03/23 22:05:19    110s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:19    110s] [NR-eGR]        Total       123( 0.36%)         4( 0.01%)   ( 0.38%) 
[03/23 22:05:19    110s] [NR-eGR] 
[03/23 22:05:19    110s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 3546.15 MB )
[03/23 22:05:19    110s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:05:19    110s] [NR-eGR] Overflow after Early Global Route 1.04% H + 0.00% V
[03/23 22:05:19    110s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.09 sec, Curr Mem: 3546.15 MB )
[03/23 22:05:19    110s] (I)      ======================================= Runtime Summary =======================================
[03/23 22:05:19    110s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 22:05:19    110s] (I)      -----------------------------------------------------------------------------------------------
[03/23 22:05:19    110s] (I)       Early Global Route kernel                   100.00%  80.95 sec  81.04 sec  0.09 sec  0.13 sec 
[03/23 22:05:19    110s] (I)       +-Import and model                           40.46%  80.96 sec  80.99 sec  0.04 sec  0.04 sec 
[03/23 22:05:19    110s] (I)       | +-Create place DB                          10.83%  80.96 sec  80.97 sec  0.01 sec  0.01 sec 
[03/23 22:05:19    110s] (I)       | | +-Import place data                      10.62%  80.96 sec  80.97 sec  0.01 sec  0.01 sec 
[03/23 22:05:19    110s] (I)       | | | +-Read instances and placement          2.32%  80.96 sec  80.96 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | +-Read nets                             7.89%  80.96 sec  80.97 sec  0.01 sec  0.01 sec 
[03/23 22:05:19    110s] (I)       | +-Create route DB                          23.04%  80.97 sec  80.99 sec  0.02 sec  0.02 sec 
[03/23 22:05:19    110s] (I)       | | +-Import route data (6T)                 22.37%  80.97 sec  80.99 sec  0.02 sec  0.02 sec 
[03/23 22:05:19    110s] (I)       | | | +-Read blockages ( Layer 2-4 )          4.10%  80.97 sec  80.98 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | | +-Read routing blockages              0.01%  80.97 sec  80.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | | +-Read instance blockages             0.88%  80.97 sec  80.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | | +-Read PG blockages                   1.22%  80.97 sec  80.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | | +-Read clock blockages                0.12%  80.97 sec  80.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | | +-Read other blockages                0.09%  80.97 sec  80.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | | +-Read halo blockages                 0.06%  80.97 sec  80.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | | +-Read boundary cut boxes             0.00%  80.97 sec  80.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | +-Read blackboxes                       0.06%  80.98 sec  80.98 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | +-Read prerouted                        2.49%  80.98 sec  80.98 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | +-Read unlegalized nets                 0.36%  80.98 sec  80.98 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | +-Read nets                             1.42%  80.98 sec  80.98 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | +-Set up via pillars                    0.04%  80.98 sec  80.98 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | +-Initialize 3D grid graph              0.04%  80.98 sec  80.98 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | +-Model blockage capacity               5.62%  80.98 sec  80.99 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | | +-Initialize 3D capacity              5.08%  80.98 sec  80.99 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | +-Read aux data                             0.03%  80.99 sec  80.99 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | +-Others data preparation                   0.20%  80.99 sec  80.99 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | +-Create route kernel                       5.16%  80.99 sec  80.99 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       +-Global Routing                             46.39%  80.99 sec  81.03 sec  0.04 sec  0.08 sec 
[03/23 22:05:19    110s] (I)       | +-Initialization                            0.68%  80.99 sec  80.99 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | +-Net group 1                              41.67%  80.99 sec  81.03 sec  0.04 sec  0.07 sec 
[03/23 22:05:19    110s] (I)       | | +-Generate topology (6T)                  2.69%  80.99 sec  81.00 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | +-Phase 1a                                6.69%  81.00 sec  81.00 sec  0.01 sec  0.01 sec 
[03/23 22:05:19    110s] (I)       | | | +-Pattern routing (6T)                  4.79%  81.00 sec  81.00 sec  0.00 sec  0.01 sec 
[03/23 22:05:19    110s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.69%  81.00 sec  81.00 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | +-Add via demand to 2D                  0.65%  81.00 sec  81.00 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | +-Phase 1b                                4.29%  81.00 sec  81.01 sec  0.00 sec  0.01 sec 
[03/23 22:05:19    110s] (I)       | | | +-Monotonic routing (6T)                3.78%  81.00 sec  81.01 sec  0.00 sec  0.01 sec 
[03/23 22:05:19    110s] (I)       | | +-Phase 1c                                3.32%  81.01 sec  81.01 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | +-Two level Routing                     3.02%  81.01 sec  81.01 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | | +-Two Level Routing (Regular)         1.59%  81.01 sec  81.01 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | | +-Two Level Routing (Strong)          0.89%  81.01 sec  81.01 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | +-Phase 1d                                5.71%  81.01 sec  81.02 sec  0.01 sec  0.01 sec 
[03/23 22:05:19    110s] (I)       | | | +-Detoured routing (6T)                 5.46%  81.01 sec  81.02 sec  0.00 sec  0.01 sec 
[03/23 22:05:19    110s] (I)       | | +-Phase 1e                                1.37%  81.02 sec  81.02 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | +-Route legalization                    1.06%  81.02 sec  81.02 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | | | +-Legalize Blockage Violations        0.92%  81.02 sec  81.02 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | | +-Phase 1l                               14.61%  81.02 sec  81.03 sec  0.01 sec  0.04 sec 
[03/23 22:05:19    110s] (I)       | | | +-Layer assignment (6T)                13.83%  81.02 sec  81.03 sec  0.01 sec  0.04 sec 
[03/23 22:05:19    110s] (I)       | +-Clean cong LA                             0.00%  81.03 sec  81.03 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       +-Export 3D cong map                          1.42%  81.03 sec  81.04 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)       | +-Export 2D cong map                        0.25%  81.03 sec  81.04 sec  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)      ======================= Summary by functions ========================
[03/23 22:05:19    110s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 22:05:19    110s] (I)      ---------------------------------------------------------------------
[03/23 22:05:19    110s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.13 sec 
[03/23 22:05:19    110s] (I)        1  Global Routing                       46.39%  0.04 sec  0.08 sec 
[03/23 22:05:19    110s] (I)        1  Import and model                     40.46%  0.04 sec  0.04 sec 
[03/23 22:05:19    110s] (I)        1  Export 3D cong map                    1.42%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        2  Net group 1                          41.67%  0.04 sec  0.07 sec 
[03/23 22:05:19    110s] (I)        2  Create route DB                      23.04%  0.02 sec  0.02 sec 
[03/23 22:05:19    110s] (I)        2  Create place DB                      10.83%  0.01 sec  0.01 sec 
[03/23 22:05:19    110s] (I)        2  Create route kernel                   5.16%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        2  Initialization                        0.68%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        2  Export 2D cong map                    0.25%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        2  Others data preparation               0.20%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        2  Read aux data                         0.03%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        3  Import route data (6T)               22.37%  0.02 sec  0.02 sec 
[03/23 22:05:19    110s] (I)        3  Phase 1l                             14.61%  0.01 sec  0.04 sec 
[03/23 22:05:19    110s] (I)        3  Import place data                    10.62%  0.01 sec  0.01 sec 
[03/23 22:05:19    110s] (I)        3  Phase 1a                              6.69%  0.01 sec  0.01 sec 
[03/23 22:05:19    110s] (I)        3  Phase 1d                              5.71%  0.01 sec  0.01 sec 
[03/23 22:05:19    110s] (I)        3  Phase 1b                              4.29%  0.00 sec  0.01 sec 
[03/23 22:05:19    110s] (I)        3  Phase 1c                              3.32%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        3  Generate topology (6T)                2.69%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        3  Phase 1e                              1.37%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Layer assignment (6T)                13.83%  0.01 sec  0.04 sec 
[03/23 22:05:19    110s] (I)        4  Read nets                             9.30%  0.01 sec  0.01 sec 
[03/23 22:05:19    110s] (I)        4  Model blockage capacity               5.62%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Detoured routing (6T)                 5.46%  0.00 sec  0.01 sec 
[03/23 22:05:19    110s] (I)        4  Pattern routing (6T)                  4.79%  0.00 sec  0.01 sec 
[03/23 22:05:19    110s] (I)        4  Read blockages ( Layer 2-4 )          4.10%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Monotonic routing (6T)                3.78%  0.00 sec  0.01 sec 
[03/23 22:05:19    110s] (I)        4  Two level Routing                     3.02%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Read prerouted                        2.49%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Read instances and placement          2.32%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Route legalization                    1.06%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Pattern Routing Avoiding Blockages    0.69%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Add via demand to 2D                  0.65%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Read unlegalized nets                 0.36%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Read blackboxes                       0.06%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        5  Initialize 3D capacity                5.08%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        5  Two Level Routing (Regular)           1.59%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        5  Read PG blockages                     1.22%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        5  Legalize Blockage Violations          0.92%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        5  Two Level Routing (Strong)            0.89%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        5  Read instance blockages               0.88%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        5  Read clock blockages                  0.12%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        5  Read other blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        5  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 22:05:19    110s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:19    110s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:19    110s] OPERPROF: Starting HotSpotCal at level 1, MEM:3546.2M, EPOCH TIME: 1679623519.953515
[03/23 22:05:19    110s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:19    110s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:05:19    110s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:19    110s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 22:05:19    110s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:19    110s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 22:05:19    110s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 22:05:19    110s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.007, MEM:3546.2M, EPOCH TIME: 1679623519.960418
[03/23 22:05:19    110s] [hotspot] Hotspot report including placement blocked areas
[03/23 22:05:19    110s] OPERPROF: Starting HotSpotCal at level 1, MEM:3546.2M, EPOCH TIME: 1679623519.960785
[03/23 22:05:19    110s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:19    110s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:05:19    110s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:19    110s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 22:05:19    110s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:19    110s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 22:05:19    110s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 22:05:19    110s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 22:05:19    110s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:19    110s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:05:19    110s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:19    110s] [hotspot] |  1  |   161.80   349.00   176.20   363.40 |        1.00   |
[03/23 22:05:19    110s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:19    110s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.007, MEM:3546.2M, EPOCH TIME: 1679623519.967929
[03/23 22:05:19    110s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
[03/23 22:05:19    110s] **optDesign ... cpu = 0:00:14, real = 0:00:10, mem = 2483.1M, totSessionCpu=0:01:50 **
[03/23 22:05:19    110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3292.2M, EPOCH TIME: 1679623519.980099
[03/23 22:05:19    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:19    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:19    110s] 
[03/23 22:05:19    110s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:19    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:3292.2M, EPOCH TIME: 1679623519.995383
[03/23 22:05:19    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:19    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:22    110s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.054  |  0.054  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3298.7M, EPOCH TIME: 1679623522.427327
[03/23 22:05:22    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:22    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:22    110s] 
[03/23 22:05:22    110s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:22    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:3300.1M, EPOCH TIME: 1679623522.445359
[03/23 22:05:22    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:22    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:22    110s] Density: 24.987%
Routing Overflow: 1.04% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3300.1M, EPOCH TIME: 1679623522.454169
[03/23 22:05:22    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:22    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:22    110s] 
[03/23 22:05:22    110s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:22    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:3300.1M, EPOCH TIME: 1679623522.477991
[03/23 22:05:22    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:22    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:22    110s] **optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 2486.1M, totSessionCpu=0:01:51 **
[03/23 22:05:22    110s] 
[03/23 22:05:22    110s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:05:22    110s] Deleting Lib Analyzer.
[03/23 22:05:22    110s] 
[03/23 22:05:22    110s] TimeStamp Deleting Cell Server End ...
[03/23 22:05:22    110s] *** Finished optDesign ***
[03/23 22:05:22    110s] 
[03/23 22:05:22    110s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:17.1 real=0:00:14.6)
[03/23 22:05:22    110s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.8 real=0:00:01.4)
[03/23 22:05:22    110s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.9 real=0:00:01.6)
[03/23 22:05:22    110s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.9 real=0:00:01.1)
[03/23 22:05:22    110s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:05:22    110s] Info: Destroy the CCOpt slew target map.
[03/23 22:05:22    110s] clean pInstBBox. size 0
[03/23 22:05:22    110s] Set place::cacheFPlanSiteMark to 0
[03/23 22:05:22    110s] All LLGs are deleted
[03/23 22:05:22    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:22    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:22    110s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3292.1M, EPOCH TIME: 1679623522.556845
[03/23 22:05:22    110s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3292.1M, EPOCH TIME: 1679623522.556965
[03/23 22:05:22    110s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:05:22    110s] 
[03/23 22:05:22    110s] *** Summary of all messages that are not suppressed in this session:
[03/23 22:05:22    110s] Severity  ID               Count  Summary                                  
[03/23 22:05:22    110s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/23 22:05:22    110s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[03/23 22:05:22    110s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[03/23 22:05:22    110s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[03/23 22:05:22    110s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/23 22:05:22    110s] WARNING   IMPPSP-1003         32  Found use of '%s'. This will continue to...
[03/23 22:05:22    110s] *** Message Summary: 39 warning(s), 0 error(s)
[03/23 22:05:22    110s] 
[03/23 22:05:22    110s] *** ccopt_design #1 [finish] : cpu/real = 0:00:38.7/0:00:28.2 (1.4), totSession cpu/real = 0:01:50.9/0:02:37.2 (0.7), mem = 3292.1M
[03/23 22:05:22    110s] 
[03/23 22:05:22    110s] =============================================================================================
[03/23 22:05:22    110s]  Final TAT Report : ccopt_design #1                                             21.14-s109_1
[03/23 22:05:22    110s] =============================================================================================
[03/23 22:05:22    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:22    110s] ---------------------------------------------------------------------------------------------
[03/23 22:05:22    110s] [ InitOpt                ]      1   0:00:01.0  (   3.6 % )     0:00:01.6 /  0:00:02.4    1.5
[03/23 22:05:22    110s] [ GlobalOpt              ]      1   0:00:01.4  (   5.0 % )     0:00:01.4 /  0:00:01.8    1.3
[03/23 22:05:22    110s] [ DrvOpt                 ]      2   0:00:00.8  (   2.9 % )     0:00:00.8 /  0:00:01.0    1.3
[03/23 22:05:22    110s] [ AreaOpt                ]      1   0:00:01.3  (   4.5 % )     0:00:01.5 /  0:00:01.8    1.2
[03/23 22:05:22    110s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:05:22    110s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.6 % )     0:00:03.1 /  0:00:01.9    0.6
[03/23 22:05:22    110s] [ DrvReport              ]      2   0:00:02.2  (   7.7 % )     0:00:02.2 /  0:00:00.1    0.1
[03/23 22:05:22    110s] [ CongRefineRouteType    ]      2   0:00:00.7  (   2.6 % )     0:00:00.7 /  0:00:00.8    1.0
[03/23 22:05:22    110s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 22:05:22    110s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:05:22    110s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:22    110s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.2
[03/23 22:05:22    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:22    110s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 22:05:22    110s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.3
[03/23 22:05:22    110s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:05:22    110s] [ IncrReplace            ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.5
[03/23 22:05:22    110s] [ RefinePlace            ]      2   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.5    1.4
[03/23 22:05:22    110s] [ EarlyGlobalRoute       ]      7   0:00:02.1  (   7.5 % )     0:00:02.1 /  0:00:02.6    1.2
[03/23 22:05:22    110s] [ DetailRoute            ]      1   0:00:00.8  (   2.7 % )     0:00:00.8 /  0:00:04.3    5.6
[03/23 22:05:22    110s] [ ExtractRC              ]      5   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.1
[03/23 22:05:22    110s] [ TimingUpdate           ]     21   0:00:00.6  (   2.3 % )     0:00:01.1 /  0:00:02.7    2.4
[03/23 22:05:22    110s] [ FullDelayCalc          ]      4   0:00:01.2  (   4.3 % )     0:00:01.2 /  0:00:03.0    2.4
[03/23 22:05:22    110s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    2.1
[03/23 22:05:22    110s] [ GenerateReports        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 22:05:22    110s] [ MISC                   ]          0:00:14.6  (  51.9 % )     0:00:14.6 /  0:00:19.4    1.3
[03/23 22:05:22    110s] ---------------------------------------------------------------------------------------------
[03/23 22:05:22    110s]  ccopt_design #1 TOTAL              0:00:28.2  ( 100.0 % )     0:00:28.2 /  0:00:38.7    1.4
[03/23 22:05:22    110s] ---------------------------------------------------------------------------------------------
[03/23 22:05:22    110s] 
[03/23 22:05:22    110s] #% End ccopt_design (date=03/23 22:05:22, total cpu=0:00:38.7, real=0:00:28.0, peak res=2531.7M, current mem=2440.5M)
[03/23 22:05:22    110s] <CMD> report_ccopt_clock_trees -file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_ccopt.rpt -histograms -list_special_pins -no_invalidate
[03/23 22:05:22    110s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[03/23 22:05:22    110s] End AAE Lib Interpolated Model. (MEM=3254.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:22    111s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/23 22:05:22    111s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:05:22    111s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:22    111s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[03/23 22:05:22    111s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:22    111s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[03/23 22:05:22    111s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:22    111s] Clock DAG hash : 11950856291978181936 10699672942855046693
[03/23 22:05:22    111s] CTS services accumulated run-time stats :
[03/23 22:05:22    111s]   delay calculator: calls=18512, total_wall_time=0.867s, mean_wall_time=0.047ms
[03/23 22:05:22    111s]   legalizer: calls=3117, total_wall_time=0.080s, mean_wall_time=0.026ms
[03/23 22:05:22    111s]   steiner router: calls=12560, total_wall_time=3.901s, mean_wall_time=0.311ms
[03/23 22:05:22    111s] <CMD> saveDesign db/PE_top_ccopt.enc
[03/23 22:05:22    111s] #% Begin save design ... (date=03/23 22:05:22, mem=2440.0M)
[03/23 22:05:22    111s] % Begin Save ccopt configuration ... (date=03/23 22:05:22, mem=2440.0M)
[03/23 22:05:22    111s] % End Save ccopt configuration ... (date=03/23 22:05:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2440.5M, current mem=2440.5M)
[03/23 22:05:22    111s] % Begin Save netlist data ... (date=03/23 22:05:22, mem=2440.5M)
[03/23 22:05:22    111s] Writing Binary DB to db/PE_top_ccopt.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:05:22    111s] % End Save netlist data ... (date=03/23 22:05:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=2442.5M, current mem=2442.5M)
[03/23 22:05:22    111s] Saving symbol-table file in separate thread ...
[03/23 22:05:22    111s] Saving congestion map file in separate thread ...
[03/23 22:05:22    111s] Saving congestion map file db/PE_top_ccopt.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:05:22    111s] % Begin Save AAE data ... (date=03/23 22:05:22, mem=2442.5M)
[03/23 22:05:22    111s] Saving AAE Data ...
[03/23 22:05:23    111s] % End Save AAE data ... (date=03/23 22:05:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=2442.5M, current mem=2442.5M)
[03/23 22:05:23    111s] Saving preference file db/PE_top_ccopt.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:05:23    111s] Saving mode setting ...
[03/23 22:05:23    111s] Saving global file ...
[03/23 22:05:23    111s] Saving Drc markers ...
[03/23 22:05:23    111s] ... No Drc file written since there is no markers found.
[03/23 22:05:23    111s] % Begin Save routing data ... (date=03/23 22:05:23, mem=2442.7M)
[03/23 22:05:23    111s] Saving route file ...
[03/23 22:05:23    111s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3260.3M) ***
[03/23 22:05:23    111s] % End Save routing data ... (date=03/23 22:05:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2442.8M, current mem=2442.8M)
[03/23 22:05:23    111s] Saving special route data file in separate thread ...
[03/23 22:05:23    111s] Saving PG file in separate thread ...
[03/23 22:05:23    111s] Saving placement file in separate thread ...
[03/23 22:05:23    111s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:05:23    111s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:05:23    111s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:05:23    111s] Saving PG file db/PE_top_ccopt.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:05:23 2023)
[03/23 22:05:23    111s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3290.3M) ***
[03/23 22:05:24    111s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3290.3M) ***
[03/23 22:05:24    111s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:05:24    111s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:05:24    111s] Saving property file db/PE_top_ccopt.enc.dat.tmp/PE_top.prop
[03/23 22:05:24    111s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3282.3M) ***
[03/23 22:05:24    111s] #Saving pin access data to file db/PE_top_ccopt.enc.dat.tmp/PE_top.apa ...
[03/23 22:05:24    111s] #
[03/23 22:05:24    111s] Saving rc congestion map db/PE_top_ccopt.enc.dat.tmp/PE_top.congmap.gz ...
[03/23 22:05:25    111s] Saving preRoute extracted patterns in file 'db/PE_top_ccopt.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:05:25    111s] Saving preRoute extraction data in directory 'db/PE_top_ccopt.enc.dat.tmp/extraction/' ...
[03/23 22:05:25    111s] Checksum of RCGrid density data::96
[03/23 22:05:25    111s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:05:25    111s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:05:25    111s] % Begin Save power constraints data ... (date=03/23 22:05:25, mem=2443.1M)
[03/23 22:05:25    111s] % End Save power constraints data ... (date=03/23 22:05:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2443.1M, current mem=2443.1M)
[03/23 22:05:25    112s] Generated self-contained design PE_top_ccopt.enc.dat.tmp
[03/23 22:05:25    112s] #% End save design ... (date=03/23 22:05:25, total cpu=0:00:00.8, real=0:00:03.0, peak res=2443.1M, current mem=2441.2M)
[03/23 22:05:25    112s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:05:25    112s] 
[03/23 22:05:25    112s] <CMD> setOptMode -addInst true -addInstancePrefix POSTCTS
[03/23 22:05:25    112s] <CMD> optDesign -postCTS -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
[03/23 22:05:25    112s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2441.2M, totSessionCpu=0:01:52 **
[03/23 22:05:25    112s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:52.1/0:02:40.4 (0.7), mem = 3266.3M
[03/23 22:05:25    112s] Info: 6 threads available for lower-level modules during optimization.
[03/23 22:05:25    112s] GigaOpt running with 6 threads.
[03/23 22:05:25    112s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:52.1/0:02:40.4 (0.7), mem = 3266.3M
[03/23 22:05:25    112s] **INFO: User settings:
[03/23 22:05:25    112s] setDesignMode -process                      130
[03/23 22:05:25    112s] setExtractRCMode -coupling_c_th             0.4
[03/23 22:05:25    112s] setExtractRCMode -effortLevel               medium
[03/23 22:05:25    112s] setExtractRCMode -engine                    preRoute
[03/23 22:05:25    112s] setExtractRCMode -relative_c_th             1
[03/23 22:05:25    112s] setExtractRCMode -total_c_th                0
[03/23 22:05:25    112s] setDelayCalMode -enable_high_fanout         true
[03/23 22:05:25    112s] setDelayCalMode -engine                     aae
[03/23 22:05:25    112s] setDelayCalMode -ignoreNetLoad              false
[03/23 22:05:25    112s] setDelayCalMode -socv_accuracy_mode         low
[03/23 22:05:25    112s] setOptMode -activeSetupViews                { setupAnalysis }
[03/23 22:05:25    112s] setOptMode -addInst                         true
[03/23 22:05:25    112s] setOptMode -addInstancePrefix               POSTCTS
[03/23 22:05:25    112s] setOptMode -allEndPoints                    true
[03/23 22:05:25    112s] setOptMode -autoSetupViews                  { setupAnalysis}
[03/23 22:05:25    112s] setOptMode -autoTDGRSetupViews              { setupAnalysis}
[03/23 22:05:25    112s] setOptMode -drcMargin                       0.1
[03/23 22:05:25    112s] setOptMode -effort                          high
[03/23 22:05:25    112s] setOptMode -fixDrc                          true
[03/23 22:05:25    112s] setOptMode -fixFanoutLoad                   true
[03/23 22:05:25    112s] setOptMode -holdTargetSlack                 0.05
[03/23 22:05:25    112s] setOptMode -maxLength                       1000
[03/23 22:05:25    112s] setOptMode -optimizeFF                      true
[03/23 22:05:25    112s] setOptMode -preserveAllSequential           false
[03/23 22:05:25    112s] setOptMode -restruct                        false
[03/23 22:05:25    112s] setOptMode -setupTargetSlack                0.05
[03/23 22:05:25    112s] setOptMode -usefulSkew                      false
[03/23 22:05:25    112s] setOptMode -usefulSkewCTS                   true
[03/23 22:05:25    112s] setPlaceMode -place_global_max_density      0.8
[03/23 22:05:25    112s] setPlaceMode -place_global_uniform_density  true
[03/23 22:05:25    112s] setPlaceMode -timingDriven                  true
[03/23 22:05:25    112s] setAnalysisMode -analysisType               onChipVariation
[03/23 22:05:25    112s] setAnalysisMode -checkType                  setup
[03/23 22:05:25    112s] setAnalysisMode -clkSrcPath                 true
[03/23 22:05:25    112s] setAnalysisMode -clockPropagation           sdcControl
[03/23 22:05:25    112s] setAnalysisMode -cppr                       both
[03/23 22:05:25    112s] 
[03/23 22:05:25    112s] 
[03/23 22:05:25    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:05:25    112s] Summary for sequential cells identification: 
[03/23 22:05:25    112s]   Identified SBFF number: 112
[03/23 22:05:25    112s]   Identified MBFF number: 0
[03/23 22:05:25    112s]   Identified SB Latch number: 0
[03/23 22:05:25    112s]   Identified MB Latch number: 0
[03/23 22:05:25    112s]   Not identified SBFF number: 8
[03/23 22:05:25    112s]   Not identified MBFF number: 0
[03/23 22:05:25    112s]   Not identified SB Latch number: 0
[03/23 22:05:25    112s]   Not identified MB Latch number: 0
[03/23 22:05:25    112s]   Number of sequential cells which are not FFs: 34
[03/23 22:05:25    112s]  Visiting view : setupAnalysis
[03/23 22:05:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:25    112s]  Visiting view : holdAnalysis
[03/23 22:05:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:25    112s] TLC MultiMap info (StdDelay):
[03/23 22:05:25    112s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:25    112s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:25    112s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:25    112s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:25    112s]  Setting StdDelay to: 22.7ps
[03/23 22:05:25    112s] 
[03/23 22:05:25    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:05:25    112s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 22:05:25    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:3270.3M, EPOCH TIME: 1679623525.808690
[03/23 22:05:25    112s] Processing tracks to init pin-track alignment.
[03/23 22:05:25    112s] z: 2, totalTracks: 1
[03/23 22:05:25    112s] z: 4, totalTracks: 1
[03/23 22:05:25    112s] z: 6, totalTracks: 1
[03/23 22:05:25    112s] z: 8, totalTracks: 1
[03/23 22:05:25    112s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:25    112s] All LLGs are deleted
[03/23 22:05:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:25    112s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3270.3M, EPOCH TIME: 1679623525.812245
[03/23 22:05:25    112s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3270.3M, EPOCH TIME: 1679623525.812587
[03/23 22:05:25    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3270.3M, EPOCH TIME: 1679623525.813368
[03/23 22:05:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:25    112s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3366.3M, EPOCH TIME: 1679623525.819319
[03/23 22:05:25    112s] Max number of tech site patterns supported in site array is 256.
[03/23 22:05:25    112s] Core basic site is IBM13SITE
[03/23 22:05:25    112s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3366.3M, EPOCH TIME: 1679623525.833035
[03/23 22:05:25    112s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:05:25    112s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:05:25    112s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.003, MEM:3366.3M, EPOCH TIME: 1679623525.836302
[03/23 22:05:25    112s] Fast DP-INIT is on for default
[03/23 22:05:25    112s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:05:25    112s] Atter site array init, number of instance map data is 0.
[03/23 22:05:25    112s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.019, MEM:3366.3M, EPOCH TIME: 1679623525.837946
[03/23 22:05:25    112s] 
[03/23 22:05:25    112s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:25    112s] OPERPROF:     Starting CMU at level 3, MEM:3366.3M, EPOCH TIME: 1679623525.838649
[03/23 22:05:25    112s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.005, MEM:3366.3M, EPOCH TIME: 1679623525.843609
[03/23 22:05:25    112s] 
[03/23 22:05:25    112s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:05:25    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.031, MEM:3270.3M, EPOCH TIME: 1679623525.844744
[03/23 22:05:25    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3270.3M, EPOCH TIME: 1679623525.844819
[03/23 22:05:25    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3270.3M, EPOCH TIME: 1679623525.846933
[03/23 22:05:25    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3270.3MB).
[03/23 22:05:25    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.040, MEM:3270.3M, EPOCH TIME: 1679623525.848232
[03/23 22:05:25    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3270.3M, EPOCH TIME: 1679623525.848334
[03/23 22:05:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:25    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.004, MEM:3266.3M, EPOCH TIME: 1679623525.852078
[03/23 22:05:25    112s] 
[03/23 22:05:25    112s] Creating Lib Analyzer ...
[03/23 22:05:25    112s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:05:25    112s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:05:25    112s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:05:25    112s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:05:25    112s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:05:25    112s] 
[03/23 22:05:25    112s] {RT rc-typ 0 4 4 0}
[03/23 22:05:26    112s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:53 mem=3272.3M
[03/23 22:05:26    112s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:53 mem=3272.3M
[03/23 22:05:26    112s] Creating Lib Analyzer, finished. 
[03/23 22:05:26    112s] Effort level <high> specified for reg2reg path_group
[03/23 22:05:26    113s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2450.7M, totSessionCpu=0:01:53 **
[03/23 22:05:26    113s] *** optDesign -postCTS ***
[03/23 22:05:26    113s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 22:05:26    113s] Hold Target Slack: user slack 0.05
[03/23 22:05:26    113s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 22:05:26    113s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3250.3M, EPOCH TIME: 1679623526.568979
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:26    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:3282.3M, EPOCH TIME: 1679623526.583673
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] Multi-VT timing optimization disabled based on library information.
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:05:26    113s] Deleting Lib Analyzer.
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s] TimeStamp Deleting Cell Server End ...
[03/23 22:05:26    113s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:05:26    113s] Summary for sequential cells identification: 
[03/23 22:05:26    113s]   Identified SBFF number: 112
[03/23 22:05:26    113s]   Identified MBFF number: 0
[03/23 22:05:26    113s]   Identified SB Latch number: 0
[03/23 22:05:26    113s]   Identified MB Latch number: 0
[03/23 22:05:26    113s]   Not identified SBFF number: 8
[03/23 22:05:26    113s]   Not identified MBFF number: 0
[03/23 22:05:26    113s]   Not identified SB Latch number: 0
[03/23 22:05:26    113s]   Not identified MB Latch number: 0
[03/23 22:05:26    113s]   Number of sequential cells which are not FFs: 34
[03/23 22:05:26    113s]  Visiting view : setupAnalysis
[03/23 22:05:26    113s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:26    113s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:26    113s]  Visiting view : holdAnalysis
[03/23 22:05:26    113s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:26    113s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:26    113s] TLC MultiMap info (StdDelay):
[03/23 22:05:26    113s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:26    113s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:26    113s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:26    113s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:26    113s]  Setting StdDelay to: 22.7ps
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s] TimeStamp Deleting Cell Server End ...
[03/23 22:05:26    113s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3282.3M, EPOCH TIME: 1679623526.653906
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] All LLGs are deleted
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3282.3M, EPOCH TIME: 1679623526.654104
[03/23 22:05:26    113s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3282.3M, EPOCH TIME: 1679623526.654192
[03/23 22:05:26    113s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3276.3M, EPOCH TIME: 1679623526.656282
[03/23 22:05:26    113s] Start to check current routing status for nets...
[03/23 22:05:26    113s] All nets are already routed correctly.
[03/23 22:05:26    113s] End to check current routing status for nets (mem=3276.3M)
[03/23 22:05:26    113s] All LLGs are deleted
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3276.3M, EPOCH TIME: 1679623526.674680
[03/23 22:05:26    113s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3276.3M, EPOCH TIME: 1679623526.675067
[03/23 22:05:26    113s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3276.3M, EPOCH TIME: 1679623526.675789
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3340.3M, EPOCH TIME: 1679623526.677660
[03/23 22:05:26    113s] Max number of tech site patterns supported in site array is 256.
[03/23 22:05:26    113s] Core basic site is IBM13SITE
[03/23 22:05:26    113s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3340.3M, EPOCH TIME: 1679623526.685693
[03/23 22:05:26    113s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:05:26    113s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:05:26    113s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.005, MEM:3372.3M, EPOCH TIME: 1679623526.690848
[03/23 22:05:26    113s] Fast DP-INIT is on for default
[03/23 22:05:26    113s] Atter site array init, number of instance map data is 0.
[03/23 22:05:26    113s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.015, MEM:3372.3M, EPOCH TIME: 1679623526.692619
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:26    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.019, MEM:3276.3M, EPOCH TIME: 1679623526.694607
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.054  |  0.054  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3462.8M, EPOCH TIME: 1679623526.797620
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:26    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.024, MEM:3464.2M, EPOCH TIME: 1679623526.821500
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] Density: 24.987%
Routing Overflow: 1.04% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2443.2M, totSessionCpu=0:01:53 **
[03/23 22:05:26    113s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.1 (1.2), totSession cpu/real = 0:01:53.4/0:02:41.5 (0.7), mem = 3274.2M
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s] =============================================================================================
[03/23 22:05:26    113s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.14-s109_1
[03/23 22:05:26    113s] =============================================================================================
[03/23 22:05:26    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:26    113s] ---------------------------------------------------------------------------------------------
[03/23 22:05:26    113s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:26    113s] [ OptSummaryReport       ]      1   0:00:00.1  (   6.3 % )     0:00:00.2 /  0:00:00.2    1.4
[03/23 22:05:26    113s] [ DrvReport              ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 22:05:26    113s] [ CellServerInit         ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:05:26    113s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  56.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:05:26    113s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:26    113s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:26    113s] [ TimingUpdate           ]      2   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    3.8
[03/23 22:05:26    113s] [ TimingReport           ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.1    1.9
[03/23 22:05:26    113s] [ MISC                   ]          0:00:00.3  (  23.5 % )     0:00:00.3 /  0:00:00.4    1.4
[03/23 22:05:26    113s] ---------------------------------------------------------------------------------------------
[03/23 22:05:26    113s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.4    1.2
[03/23 22:05:26    113s] ---------------------------------------------------------------------------------------------
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s] ** INFO : this run is activating low effort ccoptDesign flow
[03/23 22:05:26    113s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:05:26    113s] ### Creating PhyDesignMc. totSessionCpu=0:01:53 mem=3274.2M
[03/23 22:05:26    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:3274.2M, EPOCH TIME: 1679623526.830746
[03/23 22:05:26    113s] Processing tracks to init pin-track alignment.
[03/23 22:05:26    113s] z: 2, totalTracks: 1
[03/23 22:05:26    113s] z: 4, totalTracks: 1
[03/23 22:05:26    113s] z: 6, totalTracks: 1
[03/23 22:05:26    113s] z: 8, totalTracks: 1
[03/23 22:05:26    113s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:26    113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3274.2M, EPOCH TIME: 1679623526.834003
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:26    113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.020, MEM:3274.2M, EPOCH TIME: 1679623526.854147
[03/23 22:05:26    113s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3274.2M, EPOCH TIME: 1679623526.854292
[03/23 22:05:26    113s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3274.2M, EPOCH TIME: 1679623526.857088
[03/23 22:05:26    113s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3274.2MB).
[03/23 22:05:26    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.027, MEM:3274.2M, EPOCH TIME: 1679623526.857942
[03/23 22:05:26    113s] TotalInstCnt at PhyDesignMc Initialization: 2626
[03/23 22:05:26    113s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=3274.2M
[03/23 22:05:26    113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3274.2M, EPOCH TIME: 1679623526.863051
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:26    113s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3274.2M, EPOCH TIME: 1679623526.869362
[03/23 22:05:26    113s] TotalInstCnt at PhyDesignMc Destruction: 2626
[03/23 22:05:26    113s] OPTC: m1 20.0 20.0
[03/23 22:05:26    113s] #optDebug: fT-E <X 2 0 0 1>
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:05:26    113s] Summary for sequential cells identification: 
[03/23 22:05:26    113s]   Identified SBFF number: 112
[03/23 22:05:26    113s]   Identified MBFF number: 0
[03/23 22:05:26    113s]   Identified SB Latch number: 0
[03/23 22:05:26    113s]   Identified MB Latch number: 0
[03/23 22:05:26    113s]   Not identified SBFF number: 8
[03/23 22:05:26    113s]   Not identified MBFF number: 0
[03/23 22:05:26    113s]   Not identified SB Latch number: 0
[03/23 22:05:26    113s]   Not identified MB Latch number: 0
[03/23 22:05:26    113s]   Number of sequential cells which are not FFs: 34
[03/23 22:05:26    113s]  Visiting view : setupAnalysis
[03/23 22:05:26    113s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:26    113s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:26    113s]  Visiting view : holdAnalysis
[03/23 22:05:26    113s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:26    113s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:26    113s] TLC MultiMap info (StdDelay):
[03/23 22:05:26    113s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:26    113s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:26    113s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:26    113s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:26    113s]  Setting StdDelay to: 22.7ps
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:05:26    113s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[03/23 22:05:26    113s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 22:05:26    113s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:53.8/0:02:41.6 (0.7), mem = 3246.2M
[03/23 22:05:26    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.16
[03/23 22:05:26    113s] ### Creating RouteCongInterface, started
[03/23 22:05:26    113s] 
[03/23 22:05:26    113s] Creating Lib Analyzer ...
[03/23 22:05:27    113s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:05:27    113s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:05:27    113s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:05:27    113s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:05:27    113s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:05:27    113s] 
[03/23 22:05:27    113s] {RT rc-typ 0 4 4 0}
[03/23 22:05:27    114s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:54 mem=3282.3M
[03/23 22:05:27    114s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:54 mem=3282.3M
[03/23 22:05:27    114s] Creating Lib Analyzer, finished. 
[03/23 22:05:27    114s] #optDebug: Start CG creation (mem=3282.3M)
[03/23 22:05:27    114s]  ...initializing CG  maxDriveDist 1568.887000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 156.888000 
[03/23 22:05:27    114s] (cpu=0:00:00.0, mem=3357.3M)
[03/23 22:05:27    114s]  ...processing cgPrt (cpu=0:00:00.0, mem=3357.3M)
[03/23 22:05:27    114s]  ...processing cgEgp (cpu=0:00:00.0, mem=3357.3M)
[03/23 22:05:27    114s]  ...processing cgPbk (cpu=0:00:00.0, mem=3357.3M)
[03/23 22:05:27    114s]  ...processing cgNrb(cpu=0:00:00.0, mem=3357.3M)
[03/23 22:05:27    114s]  ...processing cgObs (cpu=0:00:00.0, mem=3357.3M)
[03/23 22:05:27    114s]  ...processing cgCon (cpu=0:00:00.0, mem=3357.3M)
[03/23 22:05:27    114s]  ...processing cgPdm (cpu=0:00:00.0, mem=3357.3M)
[03/23 22:05:27    114s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3357.3M)
[03/23 22:05:27    114s] {MMLU 0 31 2693}
[03/23 22:05:27    114s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=3357.3M
[03/23 22:05:27    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=3357.3M
[03/23 22:05:27    114s] 
[03/23 22:05:27    114s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:05:27    114s] 
[03/23 22:05:27    114s] #optDebug: {0, 1.000}
[03/23 22:05:27    114s] ### Creating RouteCongInterface, finished
[03/23 22:05:27    114s] Updated routing constraints on 0 nets.
[03/23 22:05:27    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.16
[03/23 22:05:27    114s] Bottom Preferred Layer:
[03/23 22:05:27    114s] +-----------+------------+----------+
[03/23 22:05:27    114s] |   Layer   |    CLK     |   Rule   |
[03/23 22:05:27    114s] +-----------+------------+----------+
[03/23 22:05:27    114s] | M3 (z=3)  |         31 | default  |
[03/23 22:05:27    114s] +-----------+------------+----------+
[03/23 22:05:27    114s] Via Pillar Rule:
[03/23 22:05:27    114s]     None
[03/23 22:05:27    114s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:54.5/0:02:42.4 (0.7), mem = 3357.3M
[03/23 22:05:27    114s] 
[03/23 22:05:27    114s] =============================================================================================
[03/23 22:05:27    114s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.14-s109_1
[03/23 22:05:27    114s] =============================================================================================
[03/23 22:05:27    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:27    114s] ---------------------------------------------------------------------------------------------
[03/23 22:05:27    114s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  90.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:05:27    114s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:05:27    114s] [ MISC                   ]          0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:27    114s] ---------------------------------------------------------------------------------------------
[03/23 22:05:27    114s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:05:27    114s] ---------------------------------------------------------------------------------------------
[03/23 22:05:27    114s] 
[03/23 22:05:27    114s] End: GigaOpt Route Type Constraints Refinement
[03/23 22:05:27    114s] *** Starting optimizing excluded clock nets MEM= 3357.3M) ***
[03/23 22:05:27    114s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3357.3M) ***
[03/23 22:05:27    114s] *** Starting optimizing excluded clock nets MEM= 3357.3M) ***
[03/23 22:05:27    114s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3357.3M) ***
[03/23 22:05:27    114s] Info: Done creating the CCOpt slew target map.
[03/23 22:05:27    114s] Begin: GigaOpt high fanout net optimization
[03/23 22:05:27    114s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 22:05:27    114s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 22:05:27    114s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:54.5/0:02:42.4 (0.7), mem = 3357.3M
[03/23 22:05:27    114s] Info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:27    114s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:05:27    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.17
[03/23 22:05:27    114s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:05:27    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:55 mem=3357.3M
[03/23 22:05:27    114s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:05:27    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:3357.3M, EPOCH TIME: 1679623527.747915
[03/23 22:05:27    114s] Processing tracks to init pin-track alignment.
[03/23 22:05:27    114s] z: 2, totalTracks: 1
[03/23 22:05:27    114s] z: 4, totalTracks: 1
[03/23 22:05:27    114s] z: 6, totalTracks: 1
[03/23 22:05:27    114s] z: 8, totalTracks: 1
[03/23 22:05:27    114s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:27    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3357.3M, EPOCH TIME: 1679623527.752196
[03/23 22:05:27    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:27    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:27    114s] 
[03/23 22:05:27    114s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:27    114s] 
[03/23 22:05:27    114s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:27    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.025, MEM:3357.3M, EPOCH TIME: 1679623527.777519
[03/23 22:05:27    114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3357.3M, EPOCH TIME: 1679623527.777629
[03/23 22:05:27    114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3357.3M, EPOCH TIME: 1679623527.780154
[03/23 22:05:27    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3357.3MB).
[03/23 22:05:27    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.033, MEM:3357.3M, EPOCH TIME: 1679623527.781013
[03/23 22:05:27    114s] TotalInstCnt at PhyDesignMc Initialization: 2626
[03/23 22:05:27    114s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=3357.3M
[03/23 22:05:27    114s] ### Creating RouteCongInterface, started
[03/23 22:05:27    114s] 
[03/23 22:05:27    114s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 22:05:27    114s] 
[03/23 22:05:27    114s] #optDebug: {0, 1.000}
[03/23 22:05:27    114s] ### Creating RouteCongInterface, finished
[03/23 22:05:27    114s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=3357.3M
[03/23 22:05:27    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=3357.3M
[03/23 22:05:28    114s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:05:28    114s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:05:28    114s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:05:28    114s] Total-nets :: 2693, Stn-nets :: 2, ratio :: 0.0742666 %, Total-len 93146.6, Stn-len 747.6
[03/23 22:05:28    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3470.2M, EPOCH TIME: 1679623528.064550
[03/23 22:05:28    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:28    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:28    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:28    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:28    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3319.0M, EPOCH TIME: 1679623528.069476
[03/23 22:05:28    114s] TotalInstCnt at PhyDesignMc Destruction: 2626
[03/23 22:05:28    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.17
[03/23 22:05:28    114s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.1), totSession cpu/real = 0:01:54.9/0:02:42.7 (0.7), mem = 3319.0M
[03/23 22:05:28    114s] 
[03/23 22:05:28    114s] =============================================================================================
[03/23 22:05:28    114s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.14-s109_1
[03/23 22:05:28    114s] =============================================================================================
[03/23 22:05:28    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:28    114s] ---------------------------------------------------------------------------------------------
[03/23 22:05:28    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:28    114s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.4 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:05:28    114s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:28    114s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:28    114s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:28    114s] [ MISC                   ]          0:00:00.3  (  83.1 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 22:05:28    114s] ---------------------------------------------------------------------------------------------
[03/23 22:05:28    114s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.1
[03/23 22:05:28    114s] ---------------------------------------------------------------------------------------------
[03/23 22:05:28    114s] 
[03/23 22:05:28    114s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 22:05:28    114s] End: GigaOpt high fanout net optimization
[03/23 22:05:28    114s] Activate optFanout-based MLT
[03/23 22:05:28    114s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:05:28    114s] Deleting Lib Analyzer.
[03/23 22:05:28    114s] Begin: GigaOpt Global Optimization
[03/23 22:05:28    114s] *info: use new DP (enabled)
[03/23 22:05:28    114s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 22:05:28    114s] Info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:28    114s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:05:28    114s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:55.0/0:02:42.8 (0.7), mem = 3319.7M
[03/23 22:05:28    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.18
[03/23 22:05:28    114s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:05:28    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:55 mem=3319.7M
[03/23 22:05:28    114s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:05:28    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:3319.7M, EPOCH TIME: 1679623528.150916
[03/23 22:05:28    114s] Processing tracks to init pin-track alignment.
[03/23 22:05:28    114s] z: 2, totalTracks: 1
[03/23 22:05:28    114s] z: 4, totalTracks: 1
[03/23 22:05:28    114s] z: 6, totalTracks: 1
[03/23 22:05:28    114s] z: 8, totalTracks: 1
[03/23 22:05:28    114s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:28    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3319.7M, EPOCH TIME: 1679623528.154009
[03/23 22:05:28    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:28    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:28    115s] 
[03/23 22:05:28    115s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:28    115s] 
[03/23 22:05:28    115s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:28    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.027, MEM:3319.7M, EPOCH TIME: 1679623528.180828
[03/23 22:05:28    115s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3319.7M, EPOCH TIME: 1679623528.180970
[03/23 22:05:28    115s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3319.7M, EPOCH TIME: 1679623528.184465
[03/23 22:05:28    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3319.7MB).
[03/23 22:05:28    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:3319.7M, EPOCH TIME: 1679623528.185309
[03/23 22:05:28    115s] TotalInstCnt at PhyDesignMc Initialization: 2626
[03/23 22:05:28    115s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=3319.7M
[03/23 22:05:28    115s] ### Creating RouteCongInterface, started
[03/23 22:05:28    115s] 
[03/23 22:05:28    115s] Creating Lib Analyzer ...
[03/23 22:05:28    115s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:05:28    115s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:05:28    115s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:05:28    115s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:05:28    115s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:05:28    115s] 
[03/23 22:05:28    115s] {RT rc-typ 0 4 4 0}
[03/23 22:05:28    115s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:56 mem=3319.7M
[03/23 22:05:28    115s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:56 mem=3319.7M
[03/23 22:05:28    115s] Creating Lib Analyzer, finished. 
[03/23 22:05:28    115s] 
[03/23 22:05:28    115s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:05:28    115s] 
[03/23 22:05:28    115s] #optDebug: {0, 1.000}
[03/23 22:05:28    115s] ### Creating RouteCongInterface, finished
[03/23 22:05:28    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=3319.7M
[03/23 22:05:28    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=3319.7M
[03/23 22:05:29    116s] *info: 31 clock nets excluded
[03/23 22:05:29    116s] *info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:29    116s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3635.6M, EPOCH TIME: 1679623529.297846
[03/23 22:05:29    116s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3635.6M, EPOCH TIME: 1679623529.298025
[03/23 22:05:29    116s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:05:29    116s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:05:29    116s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:05:29    116s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:29    116s] ** GigaOpt Global Opt WNS Slack 0.050  TNS Slack 0.000 
[03/23 22:05:29    116s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:05:29    116s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:05:29    116s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:05:29    116s] |   0.050|   0.000|   24.99%|   0:00:00.0| 3636.6M|setupAnalysis|       NA| NA                                                 |
[03/23 22:05:29    116s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:05:29    116s] 
[03/23 22:05:29    116s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3636.6M) ***
[03/23 22:05:29    116s] 
[03/23 22:05:29    116s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3636.6M) ***
[03/23 22:05:29    116s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 22:05:29    116s] Total-nets :: 2693, Stn-nets :: 2, ratio :: 0.0742666 %, Total-len 93146.6, Stn-len 747.6
[03/23 22:05:29    116s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3476.8M, EPOCH TIME: 1679623529.409739
[03/23 22:05:29    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2626).
[03/23 22:05:29    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:29    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:29    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:29    116s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.010, MEM:3342.5M, EPOCH TIME: 1679623529.419594
[03/23 22:05:29    116s] TotalInstCnt at PhyDesignMc Destruction: 2626
[03/23 22:05:29    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.18
[03/23 22:05:29    116s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.3 (1.1), totSession cpu/real = 0:01:56.4/0:02:44.1 (0.7), mem = 3342.5M
[03/23 22:05:29    116s] 
[03/23 22:05:29    116s] =============================================================================================
[03/23 22:05:29    116s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.14-s109_1
[03/23 22:05:29    116s] =============================================================================================
[03/23 22:05:29    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:29    116s] ---------------------------------------------------------------------------------------------
[03/23 22:05:29    116s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:05:29    116s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  50.7 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 22:05:29    116s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:29    116s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:05:29    116s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:29    116s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:05:29    116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:29    116s] [ TransformInit          ]      1   0:00:00.4  (  32.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 22:05:29    116s] [ MISC                   ]          0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.3    2.0
[03/23 22:05:29    116s] ---------------------------------------------------------------------------------------------
[03/23 22:05:29    116s]  GlobalOpt #1 TOTAL                 0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.4    1.1
[03/23 22:05:29    116s] ---------------------------------------------------------------------------------------------
[03/23 22:05:29    116s] 
[03/23 22:05:29    116s] End: GigaOpt Global Optimization
[03/23 22:05:29    116s] Deactivate optFanout-based MLT
[03/23 22:05:29    116s] *** Timing Is met
[03/23 22:05:29    116s] *** Check timing (0:00:00.0)
[03/23 22:05:29    116s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:05:29    116s] Deleting Lib Analyzer.
[03/23 22:05:29    116s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 22:05:29    116s] Info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:29    116s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:05:29    116s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=3340.5M
[03/23 22:05:29    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=3340.5M
[03/23 22:05:29    116s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 22:05:29    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3340.5M, EPOCH TIME: 1679623529.440903
[03/23 22:05:29    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:29    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:29    116s] 
[03/23 22:05:29    116s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:29    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.023, MEM:3341.3M, EPOCH TIME: 1679623529.464297
[03/23 22:05:29    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:29    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:29    116s] Activate postCTS OCP-based MLT
[03/23 22:05:29    116s] **INFO: Flow update: Design timing is met.
[03/23 22:05:29    116s] Deactivate postCTS OCP-based MLT
[03/23 22:05:29    116s] **INFO: Flow update: Design timing is met.
[03/23 22:05:29    116s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 22:05:29    116s] Info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:29    116s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:05:29    116s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=3341.3M
[03/23 22:05:29    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=3341.3M
[03/23 22:05:29    116s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:05:29    116s] ### Creating PhyDesignMc. totSessionCpu=0:01:57 mem=3602.6M
[03/23 22:05:29    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:3602.6M, EPOCH TIME: 1679623529.591097
[03/23 22:05:29    116s] Processing tracks to init pin-track alignment.
[03/23 22:05:29    116s] z: 2, totalTracks: 1
[03/23 22:05:29    116s] z: 4, totalTracks: 1
[03/23 22:05:29    116s] z: 6, totalTracks: 1
[03/23 22:05:29    116s] z: 8, totalTracks: 1
[03/23 22:05:29    116s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:29    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3602.6M, EPOCH TIME: 1679623529.595851
[03/23 22:05:29    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:29    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:29    116s] 
[03/23 22:05:29    116s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:29    116s] 
[03/23 22:05:29    116s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:29    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:3634.6M, EPOCH TIME: 1679623529.621587
[03/23 22:05:29    116s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3634.6M, EPOCH TIME: 1679623529.621697
[03/23 22:05:29    116s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3634.6M, EPOCH TIME: 1679623529.624661
[03/23 22:05:29    116s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3634.6MB).
[03/23 22:05:29    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.034, MEM:3634.6M, EPOCH TIME: 1679623529.625466
[03/23 22:05:29    116s] TotalInstCnt at PhyDesignMc Initialization: 2626
[03/23 22:05:29    116s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=3634.6M
[03/23 22:05:29    116s] Begin: Area Reclaim Optimization
[03/23 22:05:29    116s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:56.7/0:02:44.3 (0.7), mem = 3634.6M
[03/23 22:05:29    116s] 
[03/23 22:05:29    116s] Creating Lib Analyzer ...
[03/23 22:05:29    116s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:05:29    116s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:05:29    116s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:05:29    116s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:05:29    116s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:05:29    116s] 
[03/23 22:05:29    116s] {RT rc-typ 0 4 4 0}
[03/23 22:05:30    117s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:57 mem=3638.7M
[03/23 22:05:30    117s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:57 mem=3638.7M
[03/23 22:05:30    117s] Creating Lib Analyzer, finished. 
[03/23 22:05:30    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.19
[03/23 22:05:30    117s] ### Creating RouteCongInterface, started
[03/23 22:05:30    117s] 
[03/23 22:05:30    117s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:05:30    117s] 
[03/23 22:05:30    117s] #optDebug: {0, 1.000}
[03/23 22:05:30    117s] ### Creating RouteCongInterface, finished
[03/23 22:05:30    117s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=3638.7M
[03/23 22:05:30    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=3638.7M
[03/23 22:05:30    117s] Usable buffer cells for single buffer setup transform:
[03/23 22:05:30    117s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[03/23 22:05:30    117s] Number of usable buffer cells above: 16
[03/23 22:05:30    117s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3638.7M, EPOCH TIME: 1679623530.648773
[03/23 22:05:30    117s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3638.7M, EPOCH TIME: 1679623530.648917
[03/23 22:05:30    117s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:05:30    117s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:30    117s] Reclaim Optimization WNS Slack 0.053  TNS Slack 0.000 Density 24.99
[03/23 22:05:30    117s] +---------+---------+--------+--------+------------+--------+
[03/23 22:05:30    117s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 22:05:30    117s] +---------+---------+--------+--------+------------+--------+
[03/23 22:05:30    117s] |   24.99%|        -|   0.053|   0.000|   0:00:00.0| 3638.7M|
[03/23 22:05:30    117s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 22:05:30    117s] |   24.99%|        0|   0.054|   0.000|   0:00:00.0| 3638.7M|
[03/23 22:05:30    117s] |   24.99%|        0|   0.054|   0.000|   0:00:00.0| 3644.4M|
[03/23 22:05:30    118s] |   24.98%|        3|   0.054|   0.000|   0:00:00.0| 3788.0M|
[03/23 22:05:30    118s] |   24.98%|        0|   0.054|   0.000|   0:00:00.0| 3788.0M|
[03/23 22:05:30    118s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 22:05:30    118s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 22:05:30    118s] |   24.98%|        0|   0.054|   0.000|   0:00:00.0| 3788.0M|
[03/23 22:05:30    118s] +---------+---------+--------+--------+------------+--------+
[03/23 22:05:30    118s] Reclaim Optimization End WNS Slack 0.053  TNS Slack 0.000 Density 24.98
[03/23 22:05:30    118s] 
[03/23 22:05:30    118s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
[03/23 22:05:30    118s] --------------------------------------------------------------
[03/23 22:05:30    118s] |                                   | Total     | Sequential |
[03/23 22:05:30    118s] --------------------------------------------------------------
[03/23 22:05:30    118s] | Num insts resized                 |       3  |       0    |
[03/23 22:05:30    118s] | Num insts undone                  |       0  |       0    |
[03/23 22:05:30    118s] | Num insts Downsized               |       3  |       0    |
[03/23 22:05:30    118s] | Num insts Samesized               |       0  |       0    |
[03/23 22:05:30    118s] | Num insts Upsized                 |       0  |       0    |
[03/23 22:05:30    118s] | Num multiple commits+uncommits    |       0  |       -    |
[03/23 22:05:30    118s] --------------------------------------------------------------
[03/23 22:05:30    118s] 
[03/23 22:05:30    118s] Number of times islegalLocAvaiable called = 17 skipped = 0, called in commitmove = 3, skipped in commitmove = 0
[03/23 22:05:30    118s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[03/23 22:05:30    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3788.0M, EPOCH TIME: 1679623530.842622
[03/23 22:05:30    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2626).
[03/23 22:05:30    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:30    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:30    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:30    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.010, MEM:3788.0M, EPOCH TIME: 1679623530.853092
[03/23 22:05:30    118s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3788.0M, EPOCH TIME: 1679623530.854421
[03/23 22:05:30    118s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3788.0M, EPOCH TIME: 1679623530.854606
[03/23 22:05:30    118s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3788.0M, EPOCH TIME: 1679623530.858973
[03/23 22:05:30    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:30    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:30    118s] 
[03/23 22:05:30    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:30    118s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.021, REAL:0.019, MEM:3788.0M, EPOCH TIME: 1679623530.878065
[03/23 22:05:30    118s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3788.0M, EPOCH TIME: 1679623530.878183
[03/23 22:05:30    118s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:3788.0M, EPOCH TIME: 1679623530.880847
[03/23 22:05:30    118s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3788.0M, EPOCH TIME: 1679623530.881326
[03/23 22:05:30    118s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3788.0M, EPOCH TIME: 1679623530.881461
[03/23 22:05:30    118s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.029, REAL:0.027, MEM:3788.0M, EPOCH TIME: 1679623530.881602
[03/23 22:05:30    118s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.029, REAL:0.027, MEM:3788.0M, EPOCH TIME: 1679623530.881659
[03/23 22:05:30    118s] TDRefine: refinePlace mode is spiral
[03/23 22:05:30    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.13
[03/23 22:05:30    118s] OPERPROF: Starting RefinePlace at level 1, MEM:3788.0M, EPOCH TIME: 1679623530.881760
[03/23 22:05:30    118s] *** Starting refinePlace (0:01:58 mem=3788.0M) ***
[03/23 22:05:30    118s] Total net bbox length = 7.579e+04 (3.310e+04 4.269e+04) (ext = 3.288e+03)
[03/23 22:05:30    118s] 
[03/23 22:05:30    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:30    118s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:30    118s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:30    118s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:30    118s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3788.0M, EPOCH TIME: 1679623530.887515
[03/23 22:05:30    118s] Starting refinePlace ...
[03/23 22:05:30    118s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:30    118s] One DDP V2 for no tweak run.
[03/23 22:05:30    118s] 
[03/23 22:05:30    118s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:05:30    118s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:05:30    118s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:30    118s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:30    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3788.0MB) @(0:01:58 - 0:01:58).
[03/23 22:05:30    118s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:05:30    118s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:05:30    118s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3788.0MB
[03/23 22:05:30    118s] Statistics of distance of Instance movement in refine placement:
[03/23 22:05:30    118s]   maximum (X+Y) =         0.00 um
[03/23 22:05:30    118s]   mean    (X+Y) =         0.00 um
[03/23 22:05:30    118s] Summary Report:
[03/23 22:05:30    118s] Instances move: 0 (out of 2596 movable)
[03/23 22:05:30    118s] Instances flipped: 0
[03/23 22:05:30    118s] Mean displacement: 0.00 um
[03/23 22:05:30    118s] Max displacement: 0.00 um 
[03/23 22:05:30    118s] Total instances moved : 0
[03/23 22:05:30    118s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.136, REAL:0.085, MEM:3788.0M, EPOCH TIME: 1679623530.972242
[03/23 22:05:30    118s] Total net bbox length = 7.579e+04 (3.310e+04 4.269e+04) (ext = 3.288e+03)
[03/23 22:05:30    118s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3788.0MB
[03/23 22:05:30    118s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3788.0MB) @(0:01:58 - 0:01:58).
[03/23 22:05:30    118s] *** Finished refinePlace (0:01:58 mem=3788.0M) ***
[03/23 22:05:30    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.13
[03/23 22:05:30    118s] OPERPROF: Finished RefinePlace at level 1, CPU:0.143, REAL:0.092, MEM:3788.0M, EPOCH TIME: 1679623530.973388
[03/23 22:05:30    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3788.0M, EPOCH TIME: 1679623530.987173
[03/23 22:05:30    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2626).
[03/23 22:05:30    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:30    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:30    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:30    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3788.0M, EPOCH TIME: 1679623530.993085
[03/23 22:05:30    118s] *** maximum move = 0.00 um ***
[03/23 22:05:30    118s] *** Finished re-routing un-routed nets (3788.0M) ***
[03/23 22:05:31    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:3788.0M, EPOCH TIME: 1679623531.004335
[03/23 22:05:31    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3788.0M, EPOCH TIME: 1679623531.009200
[03/23 22:05:31    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:31    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:31    118s] 
[03/23 22:05:31    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:31    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3788.0M, EPOCH TIME: 1679623531.028571
[03/23 22:05:31    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3788.0M, EPOCH TIME: 1679623531.028682
[03/23 22:05:31    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3788.0M, EPOCH TIME: 1679623531.031496
[03/23 22:05:31    118s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3788.0M, EPOCH TIME: 1679623531.032029
[03/23 22:05:31    118s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3788.0M, EPOCH TIME: 1679623531.032158
[03/23 22:05:31    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.028, MEM:3788.0M, EPOCH TIME: 1679623531.032284
[03/23 22:05:31    118s] 
[03/23 22:05:31    118s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3788.0M) ***
[03/23 22:05:31    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.19
[03/23 22:05:31    118s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.4 (1.2), totSession cpu/real = 0:01:58.4/0:02:45.7 (0.7), mem = 3788.0M
[03/23 22:05:31    118s] 
[03/23 22:05:31    118s] =============================================================================================
[03/23 22:05:31    118s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.14-s109_1
[03/23 22:05:31    118s] =============================================================================================
[03/23 22:05:31    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:31    118s] ---------------------------------------------------------------------------------------------
[03/23 22:05:31    118s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:05:31    118s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  50.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:05:31    118s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:31    118s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:31    118s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:31    118s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:31    118s] [ OptimizationStep       ]      1   0:00:00.1  (   3.7 % )     0:00:00.2 /  0:00:00.4    2.2
[03/23 22:05:31    118s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.3    2.8
[03/23 22:05:31    118s] [ OptGetWeight           ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:31    118s] [ OptEval                ]     45   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.3    3.7
[03/23 22:05:31    118s] [ OptCommit              ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:31    118s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:31    118s] [ IncrDelayCalc          ]      9   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:31    118s] [ RefinePlace            ]      1   0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 22:05:31    118s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:31    118s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    2.7
[03/23 22:05:31    118s] [ MISC                   ]          0:00:00.3  (  21.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:05:31    118s] ---------------------------------------------------------------------------------------------
[03/23 22:05:31    118s]  AreaOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.7    1.2
[03/23 22:05:31    118s] ---------------------------------------------------------------------------------------------
[03/23 22:05:31    118s] 
[03/23 22:05:31    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3626.7M, EPOCH TIME: 1679623531.048945
[03/23 22:05:31    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:31    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:31    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:31    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:31    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.008, MEM:3353.4M, EPOCH TIME: 1679623531.056695
[03/23 22:05:31    118s] TotalInstCnt at PhyDesignMc Destruction: 2626
[03/23 22:05:31    118s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3353.45M, totSessionCpu=0:01:58).
[03/23 22:05:31    118s] postCtsLateCongRepair #1 0
[03/23 22:05:31    118s] postCtsLateCongRepair #1 0
[03/23 22:05:31    118s] postCtsLateCongRepair #1 0
[03/23 22:05:31    118s] postCtsLateCongRepair #1 0
[03/23 22:05:31    118s] Starting local wire reclaim
[03/23 22:05:31    118s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3353.4M, EPOCH TIME: 1679623531.093818
[03/23 22:05:31    118s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3353.4M, EPOCH TIME: 1679623531.093936
[03/23 22:05:31    118s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3353.4M, EPOCH TIME: 1679623531.094101
[03/23 22:05:31    118s] Processing tracks to init pin-track alignment.
[03/23 22:05:31    118s] z: 2, totalTracks: 1
[03/23 22:05:31    118s] z: 4, totalTracks: 1
[03/23 22:05:31    118s] z: 6, totalTracks: 1
[03/23 22:05:31    118s] z: 8, totalTracks: 1
[03/23 22:05:31    118s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:31    118s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3353.4M, EPOCH TIME: 1679623531.097263
[03/23 22:05:31    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:31    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:31    118s] 
[03/23 22:05:31    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:31    118s] 
[03/23 22:05:31    118s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:31    118s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.022, REAL:0.022, MEM:3354.2M, EPOCH TIME: 1679623531.119532
[03/23 22:05:31    118s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3354.2M, EPOCH TIME: 1679623531.119675
[03/23 22:05:31    118s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:3354.2M, EPOCH TIME: 1679623531.122012
[03/23 22:05:31    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3354.2MB).
[03/23 22:05:31    118s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.029, REAL:0.029, MEM:3354.2M, EPOCH TIME: 1679623531.122911
[03/23 22:05:31    118s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.029, REAL:0.029, MEM:3354.2M, EPOCH TIME: 1679623531.122993
[03/23 22:05:31    118s] TDRefine: refinePlace mode is spiral
[03/23 22:05:31    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.14
[03/23 22:05:31    118s] OPERPROF:   Starting RefinePlace at level 2, MEM:3354.2M, EPOCH TIME: 1679623531.123136
[03/23 22:05:31    118s] *** Starting refinePlace (0:01:58 mem=3354.2M) ***
[03/23 22:05:31    118s] Total net bbox length = 7.579e+04 (3.310e+04 4.269e+04) (ext = 3.288e+03)
[03/23 22:05:31    118s] 
[03/23 22:05:31    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:31    118s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:31    118s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:31    118s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3354.2M, EPOCH TIME: 1679623531.131236
[03/23 22:05:31    118s] Starting refinePlace ...
[03/23 22:05:31    118s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:31    118s] One DDP V2 for no tweak run.
[03/23 22:05:31    118s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3354.2M, EPOCH TIME: 1679623531.133666
[03/23 22:05:31    118s] OPERPROF:         Starting spMPad at level 5, MEM:3355.2M, EPOCH TIME: 1679623531.138253
[03/23 22:05:31    118s] OPERPROF:           Starting spContextMPad at level 6, MEM:3355.2M, EPOCH TIME: 1679623531.138573
[03/23 22:05:31    118s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3355.2M, EPOCH TIME: 1679623531.138696
[03/23 22:05:31    118s] MP Top (2596): mp=1.143. U=0.247.
[03/23 22:05:31    118s] OPERPROF:         Finished spMPad at level 5, CPU:0.002, REAL:0.002, MEM:3355.2M, EPOCH TIME: 1679623531.139790
[03/23 22:05:31    118s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3355.2M, EPOCH TIME: 1679623531.140164
[03/23 22:05:31    118s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3355.2M, EPOCH TIME: 1679623531.140253
[03/23 22:05:31    118s] OPERPROF:             Starting InitSKP at level 7, MEM:3355.2M, EPOCH TIME: 1679623531.140626
[03/23 22:05:31    118s] no activity file in design. spp won't run.
[03/23 22:05:31    118s] no activity file in design. spp won't run.
[03/23 22:05:31    118s] Edge Data Id : 32332 / 4294967295
[03/23 22:05:31    118s] Data Id : 24648 / 4294967295
[03/23 22:05:31    118s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[03/23 22:05:31    118s] OPERPROF:             Finished InitSKP at level 7, CPU:0.331, REAL:0.193, MEM:3404.2M, EPOCH TIME: 1679623531.333702
[03/23 22:05:31    118s] Wait...
[03/23 22:05:31    118s] Timing cost in AAE based: 7585.3085004293388920
[03/23 22:05:31    118s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.359, REAL:0.210, MEM:3436.2M, EPOCH TIME: 1679623531.350021
[03/23 22:05:31    118s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.360, REAL:0.210, MEM:3436.2M, EPOCH TIME: 1679623531.350470
[03/23 22:05:31    118s] SKP cleared!
[03/23 22:05:31    118s] AAE Timing clean up.
[03/23 22:05:31    118s] Tweakage: fix icg 1, fix clk 0.
[03/23 22:05:31    118s] Tweakage: density cost 1, scale 0.4.
[03/23 22:05:31    118s] Tweakage: activity cost 0, scale 1.0.
[03/23 22:05:31    118s] Tweakage: timing cost on, scale 1.0.
[03/23 22:05:31    118s] OPERPROF:         Starting CoreOperation at level 5, MEM:3452.2M, EPOCH TIME: 1679623531.355465
[03/23 22:05:31    118s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3452.2M, EPOCH TIME: 1679623531.357430
[03/23 22:05:31    118s] Tweakage swap 86 pairs.
[03/23 22:05:31    119s] Tweakage swap 12 pairs.
[03/23 22:05:31    119s] Tweakage swap 2 pairs.
[03/23 22:05:31    119s] Tweakage swap 0 pairs.
[03/23 22:05:31    119s] Tweakage swap 0 pairs.
[03/23 22:05:31    119s] Tweakage swap 0 pairs.
[03/23 22:05:31    119s] Tweakage swap 0 pairs.
[03/23 22:05:31    119s] Tweakage swap 0 pairs.
[03/23 22:05:31    119s] Tweakage swap 30 pairs.
[03/23 22:05:31    119s] Tweakage swap 2 pairs.
[03/23 22:05:31    119s] Tweakage swap 0 pairs.
[03/23 22:05:31    119s] Tweakage swap 0 pairs.
[03/23 22:05:31    119s] Tweakage swap 0 pairs.
[03/23 22:05:31    119s] Tweakage swap 0 pairs.
[03/23 22:05:31    119s] Tweakage swap 0 pairs.
[03/23 22:05:32    119s] Tweakage swap 0 pairs.
[03/23 22:05:32    119s] Tweakage move 248 insts.
[03/23 22:05:32    119s] Tweakage move 99 insts.
[03/23 22:05:32    119s] Tweakage move 31 insts.
[03/23 22:05:32    119s] Tweakage move 6 insts.
[03/23 22:05:32    119s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.711, REAL:0.688, MEM:3452.2M, EPOCH TIME: 1679623532.045443
[03/23 22:05:32    119s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.713, REAL:0.690, MEM:3452.2M, EPOCH TIME: 1679623532.045634
[03/23 22:05:32    119s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.087, REAL:0.913, MEM:3356.2M, EPOCH TIME: 1679623532.046725
[03/23 22:05:32    119s] Move report: Congestion aware Tweak moves 396 insts, mean move: 3.65 um, max move: 20.80 um 
[03/23 22:05:32    119s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC56_reset): (193.00, 284.20) --> (172.20, 284.20)
[03/23 22:05:32    119s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.1, real=0:00:01.0, mem=3356.2mb) @(0:01:58 - 0:02:00).
[03/23 22:05:32    119s] 
[03/23 22:05:32    119s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:05:32    119s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:05:32    119s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:32    119s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:05:32    119s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3356.2MB) @(0:02:00 - 0:02:00).
[03/23 22:05:32    119s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:05:32    119s] Move report: Detail placement moves 396 insts, mean move: 3.65 um, max move: 20.80 um 
[03/23 22:05:32    119s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC56_reset): (193.00, 284.20) --> (172.20, 284.20)
[03/23 22:05:32    119s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3356.2MB
[03/23 22:05:32    119s] Statistics of distance of Instance movement in refine placement:
[03/23 22:05:32    119s]   maximum (X+Y) =        20.80 um
[03/23 22:05:32    119s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC56_reset) with max move: (193, 284.2) -> (172.2, 284.2)
[03/23 22:05:32    119s]   mean    (X+Y) =         3.65 um
[03/23 22:05:32    119s] Summary Report:
[03/23 22:05:32    119s] Instances move: 396 (out of 2596 movable)
[03/23 22:05:32    119s] Instances flipped: 0
[03/23 22:05:32    119s] Mean displacement: 3.65 um
[03/23 22:05:32    119s] Max displacement: 20.80 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC56_reset) (193, 284.2) -> (172.2, 284.2)
[03/23 22:05:32    119s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX2TR
[03/23 22:05:32    119s] Total instances moved : 396
[03/23 22:05:32    119s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.208, REAL:0.968, MEM:3356.2M, EPOCH TIME: 1679623532.098775
[03/23 22:05:32    119s] Total net bbox length = 7.539e+04 (3.298e+04 4.242e+04) (ext = 3.290e+03)
[03/23 22:05:32    119s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3356.2MB
[03/23 22:05:32    119s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=3356.2MB) @(0:01:58 - 0:02:00).
[03/23 22:05:32    119s] *** Finished refinePlace (0:02:00 mem=3356.2M) ***
[03/23 22:05:32    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.14
[03/23 22:05:32    119s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.217, REAL:0.977, MEM:3356.2M, EPOCH TIME: 1679623532.099776
[03/23 22:05:32    119s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3356.2M, EPOCH TIME: 1679623532.099844
[03/23 22:05:32    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2626).
[03/23 22:05:32    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:32    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:32    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:32    119s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.009, REAL:0.006, MEM:3354.2M, EPOCH TIME: 1679623532.105499
[03/23 22:05:32    119s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.256, REAL:1.012, MEM:3354.2M, EPOCH TIME: 1679623532.105693
[03/23 22:05:32    119s] eGR doReRoute: optGuide
[03/23 22:05:32    119s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3354.2M, EPOCH TIME: 1679623532.120533
[03/23 22:05:32    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:32    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:32    119s] All LLGs are deleted
[03/23 22:05:32    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:32    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:32    119s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3354.2M, EPOCH TIME: 1679623532.120730
[03/23 22:05:32    119s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3354.2M, EPOCH TIME: 1679623532.120811
[03/23 22:05:32    119s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3354.2M, EPOCH TIME: 1679623532.120982
[03/23 22:05:32    119s] {MMLU 0 31 2693}
[03/23 22:05:32    119s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=3354.2M
[03/23 22:05:32    119s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=3354.2M
[03/23 22:05:32    119s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:32    119s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:32    119s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3354.23 MB )
[03/23 22:05:32    119s] (I)      ================== Layers ==================
[03/23 22:05:32    119s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:32    119s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:05:32    119s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:32    119s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:05:32    119s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:05:32    119s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:05:32    119s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:05:32    119s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:05:32    119s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:05:32    119s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:05:32    119s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:05:32    119s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:05:32    119s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:05:32    119s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:05:32    119s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:05:32    119s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:05:32    119s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:05:32    119s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:05:32    119s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:05:32    119s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:32    119s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:05:32    119s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:32    119s] (I)      Started Import and model ( Curr Mem: 3354.23 MB )
[03/23 22:05:32    119s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:32    119s] (I)      == Non-default Options ==
[03/23 22:05:32    119s] (I)      Maximum routing layer                              : 4
[03/23 22:05:32    119s] (I)      Number of threads                                  : 6
[03/23 22:05:32    119s] (I)      Method to set GCell size                           : row
[03/23 22:05:32    119s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:05:32    119s] (I)      Use row-based GCell size
[03/23 22:05:32    119s] (I)      Use row-based GCell align
[03/23 22:05:32    119s] (I)      layer 0 area = 89000
[03/23 22:05:32    119s] (I)      layer 1 area = 120000
[03/23 22:05:32    119s] (I)      layer 2 area = 120000
[03/23 22:05:32    119s] (I)      layer 3 area = 120000
[03/23 22:05:32    119s] (I)      GCell unit size   : 3600
[03/23 22:05:32    119s] (I)      GCell multiplier  : 1
[03/23 22:05:32    119s] (I)      GCell row height  : 3600
[03/23 22:05:32    119s] (I)      Actual row height : 3600
[03/23 22:05:32    119s] (I)      GCell align ref   : 7000 7000
[03/23 22:05:32    119s] [NR-eGR] Track table information for default rule: 
[03/23 22:05:32    119s] [NR-eGR] M1 has single uniform track structure
[03/23 22:05:32    119s] [NR-eGR] M2 has single uniform track structure
[03/23 22:05:32    119s] [NR-eGR] M3 has single uniform track structure
[03/23 22:05:32    119s] [NR-eGR] M4 has single uniform track structure
[03/23 22:05:32    119s] [NR-eGR] M5 has single uniform track structure
[03/23 22:05:32    119s] [NR-eGR] M6 has single uniform track structure
[03/23 22:05:32    119s] [NR-eGR] MQ has single uniform track structure
[03/23 22:05:32    119s] [NR-eGR] LM has single uniform track structure
[03/23 22:05:32    119s] (I)      ============== Default via ===============
[03/23 22:05:32    119s] (I)      +---+------------------+-----------------+
[03/23 22:05:32    119s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:05:32    119s] (I)      +---+------------------+-----------------+
[03/23 22:05:32    119s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:05:32    119s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 22:05:32    119s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:05:32    119s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:05:32    119s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 22:05:32    119s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:05:32    119s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:05:32    119s] (I)      +---+------------------+-----------------+
[03/23 22:05:32    119s] [NR-eGR] Read 6698 PG shapes
[03/23 22:05:32    119s] [NR-eGR] Read 0 clock shapes
[03/23 22:05:32    119s] [NR-eGR] Read 0 other shapes
[03/23 22:05:32    119s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:05:32    119s] [NR-eGR] #Instance Blockages : 0
[03/23 22:05:32    119s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:05:32    119s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:05:32    119s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:05:32    119s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:05:32    119s] [NR-eGR] #Other Blockages    : 0
[03/23 22:05:32    119s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:05:32    119s] [NR-eGR] Num Prerouted Nets = 31  Num Prerouted Wires = 2943
[03/23 22:05:32    119s] [NR-eGR] Read 2693 nets ( ignored 31 )
[03/23 22:05:32    119s] (I)      early_global_route_priority property id does not exist.
[03/23 22:05:32    119s] (I)      Read Num Blocks=6698  Num Prerouted Wires=2943  Num CS=0
[03/23 22:05:32    119s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 1368
[03/23 22:05:32    119s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 1312
[03/23 22:05:32    119s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 263
[03/23 22:05:32    119s] (I)      Number of ignored nets                =     31
[03/23 22:05:32    119s] (I)      Number of connected nets              =      0
[03/23 22:05:32    119s] (I)      Number of fixed nets                  =     31.  Ignored: Yes
[03/23 22:05:32    119s] (I)      Number of clock nets                  =     31.  Ignored: No
[03/23 22:05:32    119s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:05:32    119s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:05:32    119s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:05:32    119s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:05:32    119s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:05:32    119s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:05:32    119s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:05:32    119s] (I)      Ndr track 0 does not exist
[03/23 22:05:32    119s] (I)      Ndr track 0 does not exist
[03/23 22:05:32    119s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:05:32    119s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:05:32    119s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:05:32    119s] (I)      Site width          :   400  (dbu)
[03/23 22:05:32    119s] (I)      Row height          :  3600  (dbu)
[03/23 22:05:32    119s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:05:32    119s] (I)      GCell width         :  3600  (dbu)
[03/23 22:05:32    119s] (I)      GCell height        :  3600  (dbu)
[03/23 22:05:32    119s] (I)      Grid                :    83   138     4
[03/23 22:05:32    119s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:05:32    119s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:05:32    119s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:05:32    119s] (I)      Default wire width  :   160   200   200   200
[03/23 22:05:32    119s] (I)      Default wire space  :   160   200   200   200
[03/23 22:05:32    119s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:05:32    119s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:05:32    119s] (I)      First track coord   :   400   400   400   400
[03/23 22:05:32    119s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:05:32    119s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:05:32    119s] (I)      Num of masks        :     1     1     1     1
[03/23 22:05:32    119s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:05:32    119s] (I)      --------------------------------------------------------
[03/23 22:05:32    119s] 
[03/23 22:05:32    119s] [NR-eGR] ============ Routing rule table ============
[03/23 22:05:32    119s] [NR-eGR] Rule id: 0  Nets: 2662
[03/23 22:05:32    119s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:05:32    119s] (I)                    Layer    2    3    4 
[03/23 22:05:32    119s] (I)                    Pitch  400  400  400 
[03/23 22:05:32    119s] (I)             #Used tracks    1    1    1 
[03/23 22:05:32    119s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:32    119s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 22:05:32    119s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 22:05:32    119s] (I)                    Layer    2    3    4 
[03/23 22:05:32    119s] (I)                    Pitch  800  800  800 
[03/23 22:05:32    119s] (I)             #Used tracks    2    2    2 
[03/23 22:05:32    119s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:32    119s] [NR-eGR] ========================================
[03/23 22:05:32    119s] [NR-eGR] 
[03/23 22:05:32    119s] (I)      =============== Blocked Tracks ===============
[03/23 22:05:32    119s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:32    119s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:05:32    119s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:32    119s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:05:32    119s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:05:32    119s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:05:32    119s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:05:32    119s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:32    119s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3354.23 MB )
[03/23 22:05:32    119s] (I)      Reset routing kernel
[03/23 22:05:32    119s] (I)      Started Global Routing ( Curr Mem: 3354.23 MB )
[03/23 22:05:32    119s] (I)      totalPins=8749  totalGlobalPin=8590 (98.18%)
[03/23 22:05:32    119s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:05:32    119s] [NR-eGR] Layer group 1: route 2662 net(s) in layer range [2, 4]
[03/23 22:05:32    119s] (I)      
[03/23 22:05:32    119s] (I)      ============  Phase 1a Route ============
[03/23 22:05:32    119s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 69
[03/23 22:05:32    119s] (I)      Usage: 21929 = (9629 H, 12300 V) = (13.44% H, 7.22% V) = (3.466e+04um H, 4.428e+04um V)
[03/23 22:05:32    119s] (I)      
[03/23 22:05:32    119s] (I)      ============  Phase 1b Route ============
[03/23 22:05:32    119s] (I)      Usage: 21942 = (9632 H, 12310 V) = (13.44% H, 7.23% V) = (3.468e+04um H, 4.432e+04um V)
[03/23 22:05:32    119s] (I)      Overflow of layer group 1: 3.90% H + 0.10% V. EstWL: 7.899120e+04um
[03/23 22:05:32    119s] (I)      Congestion metric : 3.90%H 0.10%V, 3.99%HV
[03/23 22:05:32    119s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:05:32    119s] (I)      
[03/23 22:05:32    119s] (I)      ============  Phase 1c Route ============
[03/23 22:05:32    119s] (I)      Level2 Grid: 17 x 28
[03/23 22:05:32    119s] (I)      Usage: 21942 = (9632 H, 12310 V) = (13.44% H, 7.23% V) = (3.468e+04um H, 4.432e+04um V)
[03/23 22:05:32    119s] (I)      
[03/23 22:05:32    119s] (I)      ============  Phase 1d Route ============
[03/23 22:05:32    119s] (I)      Usage: 21943 = (9632 H, 12311 V) = (13.44% H, 7.23% V) = (3.468e+04um H, 4.432e+04um V)
[03/23 22:05:32    119s] (I)      
[03/23 22:05:32    119s] (I)      ============  Phase 1e Route ============
[03/23 22:05:32    119s] (I)      Usage: 21973 = (9632 H, 12341 V) = (13.44% H, 7.24% V) = (3.468e+04um H, 4.443e+04um V)
[03/23 22:05:32    119s] [NR-eGR] Early Global Route overflow of layer group 1: 3.89% H + 0.10% V. EstWL: 7.910280e+04um
[03/23 22:05:32    119s] (I)      
[03/23 22:05:32    119s] (I)      ============  Phase 1l Route ============
[03/23 22:05:32    119s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:05:32    119s] (I)      Layer  2:      94175     16235         2         639      101700    ( 0.62%) 
[03/23 22:05:32    119s] (I)      Layer  3:      73983     12207       185         927      100917    ( 0.91%) 
[03/23 22:05:32    119s] (I)      Layer  4:      80932      4131         2         720      101619    ( 0.70%) 
[03/23 22:05:32    119s] (I)      Total:        249090     32573       189        2286      304236    ( 0.75%) 
[03/23 22:05:32    119s] (I)      
[03/23 22:05:32    119s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:05:32    119s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:05:32    119s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:05:32    119s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 22:05:32    119s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:32    119s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:05:32    119s] [NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/23 22:05:32    119s] [NR-eGR]      M3 ( 3)       128( 1.14%)         9( 0.08%)   ( 1.22%) 
[03/23 22:05:32    119s] [NR-eGR]      M4 ( 4)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/23 22:05:32    119s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:32    119s] [NR-eGR]        Total       132( 0.39%)         9( 0.03%)   ( 0.42%) 
[03/23 22:05:32    119s] [NR-eGR] 
[03/23 22:05:32    119s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.06 sec, Curr Mem: 3354.23 MB )
[03/23 22:05:32    119s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:05:32    119s] [NR-eGR] Overflow after Early Global Route 1.21% H + 0.00% V
[03/23 22:05:32    119s] (I)      ============= Track Assignment ============
[03/23 22:05:32    119s] (I)      Started Track Assignment (6T) ( Curr Mem: 3354.23 MB )
[03/23 22:05:32    119s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 22:05:32    119s] (I)      Run Multi-thread track assignment
[03/23 22:05:32    119s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3354.23 MB )
[03/23 22:05:32    119s] (I)      Started Export ( Curr Mem: 3354.23 MB )
[03/23 22:05:32    119s] [NR-eGR]             Length (um)   Vias 
[03/23 22:05:32    119s] [NR-eGR] -------------------------------
[03/23 22:05:32    119s] [NR-eGR]  M1  (1H)             0   9459 
[03/23 22:05:32    119s] [NR-eGR]  M2  (2V)         42442  13965 
[03/23 22:05:32    119s] [NR-eGR]  M3  (3H)         39637   1180 
[03/23 22:05:32    119s] [NR-eGR]  M4  (4V)         10410      0 
[03/23 22:05:32    119s] [NR-eGR]  M5  (5H)             0      0 
[03/23 22:05:32    119s] [NR-eGR]  M6  (6V)             0      0 
[03/23 22:05:32    119s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 22:05:32    119s] [NR-eGR]  LM  (8V)             0      0 
[03/23 22:05:32    119s] [NR-eGR] -------------------------------
[03/23 22:05:32    119s] [NR-eGR]      Total        92489  24604 
[03/23 22:05:32    119s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:32    119s] [NR-eGR] Total half perimeter of net bounding box: 75394um
[03/23 22:05:32    119s] [NR-eGR] Total length: 92489um, number of vias: 24604
[03/23 22:05:32    119s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:32    119s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 22:05:32    119s] [NR-eGR] --------------------------------------------------------------------------
[03/23 22:05:32    119s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 3328.50 MB )
[03/23 22:05:32    119s] Saved RC grid cleaned up.
[03/23 22:05:32    119s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.22 sec, Curr Mem: 3268.50 MB )
[03/23 22:05:32    119s] (I)      ======================================= Runtime Summary =======================================
[03/23 22:05:32    119s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 22:05:32    119s] (I)      -----------------------------------------------------------------------------------------------
[03/23 22:05:32    119s] (I)       Early Global Route kernel                   100.00%  93.23 sec  93.46 sec  0.22 sec  0.29 sec 
[03/23 22:05:32    119s] (I)       +-Import and model                           15.66%  93.24 sec  93.28 sec  0.04 sec  0.03 sec 
[03/23 22:05:32    119s] (I)       | +-Create place DB                           5.08%  93.24 sec  93.25 sec  0.01 sec  0.01 sec 
[03/23 22:05:32    119s] (I)       | | +-Import place data                       5.00%  93.24 sec  93.25 sec  0.01 sec  0.01 sec 
[03/23 22:05:32    119s] (I)       | | | +-Read instances and placement          1.60%  93.24 sec  93.24 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | +-Read nets                             3.25%  93.24 sec  93.25 sec  0.01 sec  0.01 sec 
[03/23 22:05:32    119s] (I)       | +-Create route DB                           7.53%  93.25 sec  93.27 sec  0.02 sec  0.02 sec 
[03/23 22:05:32    119s] (I)       | | +-Import route data (6T)                  7.29%  93.25 sec  93.27 sec  0.02 sec  0.02 sec 
[03/23 22:05:32    119s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.50%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | | +-Read routing blockages              0.00%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | | +-Read instance blockages             0.22%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | | +-Read PG blockages                   0.51%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | | +-Read clock blockages                0.04%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | | +-Read other blockages                0.03%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | | +-Read halo blockages                 0.06%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | | +-Read boundary cut boxes             0.00%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | +-Read blackboxes                       0.02%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | +-Read prerouted                        0.77%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | +-Read unlegalized nets                 0.15%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    119s] (I)       | | | +-Read nets                             0.37%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | | +-Set up via pillars                    0.01%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | | +-Initialize 3D grid graph              0.01%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | | +-Model blockage capacity               1.40%  93.26 sec  93.27 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | | | +-Initialize 3D capacity              1.21%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | +-Read aux data                             0.00%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | +-Others data preparation                   0.09%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | +-Create route kernel                       2.49%  93.27 sec  93.27 sec  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)       +-Global Routing                             26.58%  93.28 sec  93.34 sec  0.06 sec  0.08 sec 
[03/23 22:05:32    120s] (I)       | +-Initialization                            0.32%  93.28 sec  93.28 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | +-Net group 1                              24.52%  93.28 sec  93.33 sec  0.06 sec  0.08 sec 
[03/23 22:05:32    120s] (I)       | | +-Generate topology (6T)                  0.94%  93.28 sec  93.28 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | +-Phase 1a                                4.21%  93.28 sec  93.29 sec  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)       | | | +-Pattern routing (6T)                  3.07%  93.28 sec  93.29 sec  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.55%  93.29 sec  93.29 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | | +-Add via demand to 2D                  0.31%  93.29 sec  93.29 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | +-Phase 1b                                1.92%  93.29 sec  93.30 sec  0.00 sec  0.01 sec 
[03/23 22:05:32    120s] (I)       | | | +-Monotonic routing (6T)                1.69%  93.29 sec  93.29 sec  0.00 sec  0.01 sec 
[03/23 22:05:32    120s] (I)       | | +-Phase 1c                                1.62%  93.30 sec  93.30 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | | +-Two level Routing                     1.52%  93.30 sec  93.30 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | | | +-Two Level Routing (Regular)         0.79%  93.30 sec  93.30 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | | | +-Two Level Routing (Strong)          0.52%  93.30 sec  93.30 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | +-Phase 1d                                5.45%  93.30 sec  93.31 sec  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)       | | | +-Detoured routing (6T)                 5.31%  93.30 sec  93.31 sec  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)       | | +-Phase 1e                                0.73%  93.31 sec  93.31 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | | +-Route legalization                    0.56%  93.31 sec  93.31 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | | | +-Legalize Blockage Violations        0.48%  93.31 sec  93.31 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | | +-Phase 1l                                7.96%  93.31 sec  93.33 sec  0.02 sec  0.04 sec 
[03/23 22:05:32    120s] (I)       | | | +-Layer assignment (6T)                 7.44%  93.31 sec  93.33 sec  0.02 sec  0.04 sec 
[03/23 22:05:32    120s] (I)       | +-Clean cong LA                             0.00%  93.33 sec  93.33 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       +-Export 3D cong map                          0.67%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | +-Export 2D cong map                        0.12%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       +-Extract Global 3D Wires                     0.27%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       +-Track Assignment (6T)                       4.96%  93.34 sec  93.35 sec  0.01 sec  0.04 sec 
[03/23 22:05:32    120s] (I)       | +-Initialization                            0.11%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | +-Track Assignment Kernel                   4.51%  93.34 sec  93.35 sec  0.01 sec  0.04 sec 
[03/23 22:05:32    120s] (I)       | +-Free Memory                               0.00%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       +-Export                                     39.77%  93.35 sec  93.44 sec  0.09 sec  0.10 sec 
[03/23 22:05:32    120s] (I)       | +-Export DB wires                           3.45%  93.35 sec  93.36 sec  0.01 sec  0.02 sec 
[03/23 22:05:32    120s] (I)       | | +-Export all nets (6T)                    2.28%  93.35 sec  93.36 sec  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)       | | +-Set wire vias (6T)                      0.73%  93.36 sec  93.36 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | +-Report wirelength                         4.79%  93.36 sec  93.37 sec  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)       | +-Update net boxes                          0.82%  93.37 sec  93.37 sec  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)       | +-Update timing                            30.39%  93.37 sec  93.44 sec  0.07 sec  0.07 sec 
[03/23 22:05:32    120s] (I)       +-Postprocess design                          5.77%  93.44 sec  93.45 sec  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)      ======================= Summary by functions ========================
[03/23 22:05:32    120s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 22:05:32    120s] (I)      ---------------------------------------------------------------------
[03/23 22:05:32    120s] (I)        0  Early Global Route kernel           100.00%  0.22 sec  0.29 sec 
[03/23 22:05:32    120s] (I)        1  Export                               39.77%  0.09 sec  0.10 sec 
[03/23 22:05:32    120s] (I)        1  Global Routing                       26.58%  0.06 sec  0.08 sec 
[03/23 22:05:32    120s] (I)        1  Import and model                     15.66%  0.04 sec  0.03 sec 
[03/23 22:05:32    120s] (I)        1  Postprocess design                    5.77%  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        1  Track Assignment (6T)                 4.96%  0.01 sec  0.04 sec 
[03/23 22:05:32    120s] (I)        1  Export 3D cong map                    0.67%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        1  Extract Global 3D Wires               0.27%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        2  Update timing                        30.39%  0.07 sec  0.07 sec 
[03/23 22:05:32    120s] (I)        2  Net group 1                          24.52%  0.06 sec  0.08 sec 
[03/23 22:05:32    120s] (I)        2  Create route DB                       7.53%  0.02 sec  0.02 sec 
[03/23 22:05:32    120s] (I)        2  Create place DB                       5.08%  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        2  Report wirelength                     4.79%  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        2  Track Assignment Kernel               4.51%  0.01 sec  0.04 sec 
[03/23 22:05:32    120s] (I)        2  Export DB wires                       3.45%  0.01 sec  0.02 sec 
[03/23 22:05:32    120s] (I)        2  Create route kernel                   2.49%  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        2  Update net boxes                      0.82%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        2  Initialization                        0.43%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        3  Phase 1l                              7.96%  0.02 sec  0.04 sec 
[03/23 22:05:32    120s] (I)        3  Import route data (6T)                7.29%  0.02 sec  0.02 sec 
[03/23 22:05:32    120s] (I)        3  Phase 1d                              5.45%  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        3  Import place data                     5.00%  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        3  Phase 1a                              4.21%  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        3  Export all nets (6T)                  2.28%  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        3  Phase 1b                              1.92%  0.00 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        3  Phase 1c                              1.62%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        3  Generate topology (6T)                0.94%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        3  Set wire vias (6T)                    0.73%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        3  Phase 1e                              0.73%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Layer assignment (6T)                 7.44%  0.02 sec  0.04 sec 
[03/23 22:05:32    120s] (I)        4  Detoured routing (6T)                 5.31%  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        4  Read nets                             3.62%  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        4  Pattern routing (6T)                  3.07%  0.01 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        4  Monotonic routing (6T)                1.69%  0.00 sec  0.01 sec 
[03/23 22:05:32    120s] (I)        4  Read instances and placement          1.60%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Two level Routing                     1.52%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Read blockages ( Layer 2-4 )          1.50%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Model blockage capacity               1.40%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Read prerouted                        0.77%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Route legalization                    0.56%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Pattern Routing Avoiding Blockages    0.55%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Add via demand to 2D                  0.31%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Read unlegalized nets                 0.15%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        5  Initialize 3D capacity                1.21%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        5  Two Level Routing (Regular)           0.79%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        5  Two Level Routing (Strong)            0.52%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        5  Read PG blockages                     0.51%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        5  Legalize Blockage Violations          0.48%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        5  Read instance blockages               0.22%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        5  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 22:05:32    120s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:32    120s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:32    120s] Extraction called for design 'PE_top' of instances=2626 and nets=2695 using extraction engine 'preRoute' .
[03/23 22:05:32    120s] PreRoute RC Extraction called for design PE_top.
[03/23 22:05:32    120s] RC Extraction called in multi-corner(1) mode.
[03/23 22:05:32    120s] RCMode: PreRoute
[03/23 22:05:32    120s]       RC Corner Indexes            0   
[03/23 22:05:32    120s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:05:32    120s] Resistance Scaling Factor    : 1.00000 
[03/23 22:05:32    120s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:05:32    120s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:05:32    120s] Shrink Factor                : 1.00000
[03/23 22:05:32    120s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 22:05:32    120s] Using Quantus QRC technology file ...
[03/23 22:05:32    120s] 
[03/23 22:05:32    120s] Trim Metal Layers:
[03/23 22:05:32    120s] LayerId::1 widthSet size::1
[03/23 22:05:32    120s] LayerId::2 widthSet size::1
[03/23 22:05:32    120s] LayerId::3 widthSet size::1
[03/23 22:05:32    120s] LayerId::4 widthSet size::1
[03/23 22:05:32    120s] LayerId::5 widthSet size::1
[03/23 22:05:32    120s] LayerId::6 widthSet size::1
[03/23 22:05:32    120s] LayerId::7 widthSet size::1
[03/23 22:05:32    120s] LayerId::8 widthSet size::1
[03/23 22:05:32    120s] Updating RC grid for preRoute extraction ...
[03/23 22:05:32    120s] eee: pegSigSF::1.070000
[03/23 22:05:32    120s] Initializing multi-corner resistance tables ...
[03/23 22:05:32    120s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:05:32    120s] eee: l::2 avDens::0.116863 usedTrk::1188.495891 availTrk::10170.000000 sigTrk::1188.495891
[03/23 22:05:32    120s] eee: l::3 avDens::0.099948 usedTrk::1133.405007 availTrk::11340.000000 sigTrk::1133.405007
[03/23 22:05:32    120s] eee: l::4 avDens::0.028619 usedTrk::314.236112 availTrk::10980.000000 sigTrk::314.236112
[03/23 22:05:32    120s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:32    120s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:32    120s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:32    120s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:32    120s] {RT rc-typ 0 4 4 0}
[03/23 22:05:32    120s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.082565 aWlH=0.000000 lMod=0 pMax=0.810400 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:05:32    120s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3268.504M)
[03/23 22:05:32    120s] Compute RC Scale Done ...
[03/23 22:05:32    120s] OPERPROF: Starting HotSpotCal at level 1, MEM:3287.6M, EPOCH TIME: 1679623532.477971
[03/23 22:05:32    120s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:32    120s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:05:32    120s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:32    120s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 22:05:32    120s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:32    120s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 22:05:32    120s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 22:05:32    120s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 22:05:32    120s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:32    120s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:05:32    120s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:32    120s] [hotspot] |  1  |    61.00    89.80    75.40   104.20 |        1.00   |
[03/23 22:05:32    120s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:32    120s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:3287.6M, EPOCH TIME: 1679623532.483981
[03/23 22:05:32    120s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[03/23 22:05:32    120s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 22:05:32    120s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:00.1/0:02:47.1 (0.7), mem = 3287.6M
[03/23 22:05:32    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.20
[03/23 22:05:32    120s] ### Creating RouteCongInterface, started
[03/23 22:05:32    120s] 
[03/23 22:05:32    120s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 22:05:32    120s] 
[03/23 22:05:32    120s] #optDebug: {0, 1.000}
[03/23 22:05:32    120s] ### Creating RouteCongInterface, finished
[03/23 22:05:32    120s] Updated routing constraints on 0 nets.
[03/23 22:05:32    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.20
[03/23 22:05:32    120s] Bottom Preferred Layer:
[03/23 22:05:32    120s] +-----------+------------+----------+
[03/23 22:05:32    120s] |   Layer   |    CLK     |   Rule   |
[03/23 22:05:32    120s] +-----------+------------+----------+
[03/23 22:05:32    120s] | M3 (z=3)  |         31 | default  |
[03/23 22:05:32    120s] +-----------+------------+----------+
[03/23 22:05:32    120s] Via Pillar Rule:
[03/23 22:05:32    120s]     None
[03/23 22:05:32    120s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.5), totSession cpu/real = 0:02:00.2/0:02:47.1 (0.7), mem = 3287.6M
[03/23 22:05:32    120s] 
[03/23 22:05:32    120s] =============================================================================================
[03/23 22:05:32    120s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.14-s109_1
[03/23 22:05:32    120s] =============================================================================================
[03/23 22:05:32    120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:32    120s] ---------------------------------------------------------------------------------------------
[03/23 22:05:32    120s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  41.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:32    120s] [ MISC                   ]          0:00:00.0  (  58.4 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 22:05:32    120s] ---------------------------------------------------------------------------------------------
[03/23 22:05:32    120s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 22:05:32    120s] ---------------------------------------------------------------------------------------------
[03/23 22:05:32    120s] 
[03/23 22:05:32    120s] End: GigaOpt Route Type Constraints Refinement
[03/23 22:05:32    120s] skip EGR on cluster skew clock nets.
[03/23 22:05:32    120s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:05:32    120s] #################################################################################
[03/23 22:05:32    120s] # Design Stage: PreRoute
[03/23 22:05:32    120s] # Design Name: PE_top
[03/23 22:05:32    120s] # Design Mode: 130nm
[03/23 22:05:32    120s] # Analysis Mode: MMMC OCV 
[03/23 22:05:32    120s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:05:32    120s] # Signoff Settings: SI Off 
[03/23 22:05:32    120s] #################################################################################
[03/23 22:05:32    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 3322.5M, InitMEM = 3322.5M)
[03/23 22:05:32    120s] Calculate early delays in OCV mode...
[03/23 22:05:32    120s] Calculate late delays in OCV mode...
[03/23 22:05:32    120s] Start delay calculation (fullDC) (6 T). (MEM=3322.49)
[03/23 22:05:32    120s] End AAE Lib Interpolated Model. (MEM=3342.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:32    120s] Total number of fetched objects 2693
[03/23 22:05:32    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:32    121s] End delay calculation. (MEM=3582.37 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 22:05:32    121s] End delay calculation (fullDC). (MEM=3582.37 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 22:05:32    121s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3582.4M) ***
[03/23 22:05:32    121s] Begin: GigaOpt postEco DRV Optimization
[03/23 22:05:32    121s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[03/23 22:05:32    121s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:01.2/0:02:47.6 (0.7), mem = 3590.4M
[03/23 22:05:32    121s] Info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:32    121s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:05:32    121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.21
[03/23 22:05:32    121s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:05:32    121s] ### Creating PhyDesignMc. totSessionCpu=0:02:01 mem=3590.4M
[03/23 22:05:32    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:3590.4M, EPOCH TIME: 1679623532.976415
[03/23 22:05:32    121s] Processing tracks to init pin-track alignment.
[03/23 22:05:32    121s] z: 2, totalTracks: 1
[03/23 22:05:32    121s] z: 4, totalTracks: 1
[03/23 22:05:32    121s] z: 6, totalTracks: 1
[03/23 22:05:32    121s] z: 8, totalTracks: 1
[03/23 22:05:32    121s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:32    121s] All LLGs are deleted
[03/23 22:05:32    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:32    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:32    121s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3590.4M, EPOCH TIME: 1679623532.978887
[03/23 22:05:32    121s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3590.4M, EPOCH TIME: 1679623532.979102
[03/23 22:05:32    121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3590.4M, EPOCH TIME: 1679623532.979611
[03/23 22:05:32    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:32    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:32    121s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3686.4M, EPOCH TIME: 1679623532.981813
[03/23 22:05:32    121s] Max number of tech site patterns supported in site array is 256.
[03/23 22:05:32    121s] Core basic site is IBM13SITE
[03/23 22:05:32    121s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3686.4M, EPOCH TIME: 1679623532.989607
[03/23 22:05:32    121s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:05:32    121s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:05:32    121s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.008, MEM:3718.4M, EPOCH TIME: 1679623532.997531
[03/23 22:05:32    121s] Fast DP-INIT is on for default
[03/23 22:05:32    121s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:05:32    121s] Atter site array init, number of instance map data is 0.
[03/23 22:05:33    121s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:3718.4M, EPOCH TIME: 1679623533.000024
[03/23 22:05:33    121s] 
[03/23 22:05:33    121s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:33    121s] 
[03/23 22:05:33    121s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:33    121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.023, MEM:3622.4M, EPOCH TIME: 1679623533.002645
[03/23 22:05:33    121s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3622.4M, EPOCH TIME: 1679623533.002774
[03/23 22:05:33    121s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3622.4M, EPOCH TIME: 1679623533.005663
[03/23 22:05:33    121s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3622.4MB).
[03/23 22:05:33    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.030, MEM:3622.4M, EPOCH TIME: 1679623533.006474
[03/23 22:05:33    121s] TotalInstCnt at PhyDesignMc Initialization: 2626
[03/23 22:05:33    121s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:01 mem=3622.4M
[03/23 22:05:33    121s] ### Creating RouteCongInterface, started
[03/23 22:05:33    121s] 
[03/23 22:05:33    121s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 22:05:33    121s] 
[03/23 22:05:33    121s] #optDebug: {0, 1.000}
[03/23 22:05:33    121s] ### Creating RouteCongInterface, finished
[03/23 22:05:33    121s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=3622.4M
[03/23 22:05:33    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=3622.4M
[03/23 22:05:33    121s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 22:05:33    121s] [GPS-DRV] maxDensity (design): 0.95
[03/23 22:05:33    121s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 22:05:33    121s] [GPS-DRV] All active and enabled setup views
[03/23 22:05:33    121s] [GPS-DRV]     setupAnalysis
[03/23 22:05:33    121s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:05:33    121s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:05:33    121s] [GPS-DRV] maxFanoutLoad on
[03/23 22:05:33    121s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 22:05:33    121s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 22:05:33    121s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 22:05:33    121s] [GPS-DRV] timing-driven DRV settings
[03/23 22:05:33    121s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 22:05:33    121s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3780.7M, EPOCH TIME: 1679623533.284652
[03/23 22:05:33    121s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3780.7M, EPOCH TIME: 1679623533.284769
[03/23 22:05:33    121s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:05:33    121s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:33    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:05:33    121s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 22:05:33    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:05:33    121s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 22:05:33    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:05:33    121s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:05:33    121s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:05:33    121s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:05:33    121s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 24.98%|          |         |
[03/23 22:05:33    121s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:05:33    121s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:05:33    121s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:05:33    121s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 24.98%| 0:00:00.0|  3780.7M|
[03/23 22:05:33    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:05:33    121s] 
[03/23 22:05:33    121s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3780.7M) ***
[03/23 22:05:33    121s] 
[03/23 22:05:33    121s] Total-nets :: 2693, Stn-nets :: 2, ratio :: 0.0742666 %, Total-len 92489, Stn-len 747.6
[03/23 22:05:33    121s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3620.9M, EPOCH TIME: 1679623533.338952
[03/23 22:05:33    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2626).
[03/23 22:05:33    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:33    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:33    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:33    121s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3368.6M, EPOCH TIME: 1679623533.345882
[03/23 22:05:33    121s] TotalInstCnt at PhyDesignMc Destruction: 2626
[03/23 22:05:33    121s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.21
[03/23 22:05:33    121s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.4), totSession cpu/real = 0:02:01.8/0:02:48.0 (0.7), mem = 3368.6M
[03/23 22:05:33    121s] 
[03/23 22:05:33    121s] =============================================================================================
[03/23 22:05:33    121s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.14-s109_1
[03/23 22:05:33    121s] =============================================================================================
[03/23 22:05:33    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:33    121s] ---------------------------------------------------------------------------------------------
[03/23 22:05:33    121s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 22:05:33    121s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:33    121s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.0 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 22:05:33    121s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:33    121s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:05:33    121s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:33    121s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.2
[03/23 22:05:33    121s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:33    121s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:33    121s] [ MISC                   ]          0:00:00.3  (  71.7 % )     0:00:00.3 /  0:00:00.3    1.2
[03/23 22:05:33    121s] ---------------------------------------------------------------------------------------------
[03/23 22:05:33    121s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.4
[03/23 22:05:33    121s] ---------------------------------------------------------------------------------------------
[03/23 22:05:33    121s] 
[03/23 22:05:33    121s] End: GigaOpt postEco DRV Optimization
[03/23 22:05:33    121s] **INFO: Flow update: Design timing is met.
[03/23 22:05:33    121s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:05:33    121s] **INFO: Flow update: Design timing is met.
[03/23 22:05:33    121s] **INFO: Flow update: Design timing is met.
[03/23 22:05:33    121s] **INFO: Flow update: Design timing is met.
[03/23 22:05:33    121s] *** Steiner Routed Nets: 0.074%; Threshold: 100; Threshold for Hold: 100
[03/23 22:05:33    121s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=3368.6M
[03/23 22:05:33    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=3368.6M
[03/23 22:05:33    121s] Re-routed 0 nets
[03/23 22:05:33    121s] **INFO: Flow update: Design timing is met.
[03/23 22:05:33    121s] #optDebug: fT-D <X 1 0 0 0>
[03/23 22:05:33    121s] Register exp ratio and priority group on 0 nets on 2693 nets : 
[03/23 22:05:33    121s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:05:33    121s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:33    121s] 
[03/23 22:05:33    121s] Active setup views:
[03/23 22:05:33    121s]  setupAnalysis
[03/23 22:05:33    121s]   Dominating endpoints: 0
[03/23 22:05:33    121s]   Dominating TNS: -0.000
[03/23 22:05:33    121s] 
[03/23 22:05:33    121s] Extraction called for design 'PE_top' of instances=2626 and nets=2695 using extraction engine 'preRoute' .
[03/23 22:05:33    121s] PreRoute RC Extraction called for design PE_top.
[03/23 22:05:33    121s] RC Extraction called in multi-corner(1) mode.
[03/23 22:05:33    121s] RCMode: PreRoute
[03/23 22:05:33    121s]       RC Corner Indexes            0   
[03/23 22:05:33    121s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:05:33    121s] Resistance Scaling Factor    : 1.00000 
[03/23 22:05:33    121s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:05:33    121s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:05:33    121s] Shrink Factor                : 1.00000
[03/23 22:05:33    121s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 22:05:33    121s] Using Quantus QRC technology file ...
[03/23 22:05:33    121s] RC Grid backup saved.
[03/23 22:05:33    121s] 
[03/23 22:05:33    121s] Trim Metal Layers:
[03/23 22:05:33    121s] LayerId::1 widthSet size::1
[03/23 22:05:33    121s] LayerId::2 widthSet size::1
[03/23 22:05:33    121s] LayerId::3 widthSet size::1
[03/23 22:05:33    121s] LayerId::4 widthSet size::1
[03/23 22:05:33    121s] LayerId::5 widthSet size::1
[03/23 22:05:33    121s] LayerId::6 widthSet size::1
[03/23 22:05:33    121s] LayerId::7 widthSet size::1
[03/23 22:05:33    121s] LayerId::8 widthSet size::1
[03/23 22:05:33    121s] Skipped RC grid update for preRoute extraction.
[03/23 22:05:33    121s] eee: pegSigSF::1.070000
[03/23 22:05:33    121s] Initializing multi-corner resistance tables ...
[03/23 22:05:33    121s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:05:33    121s] eee: l::2 avDens::0.116863 usedTrk::1188.495891 availTrk::10170.000000 sigTrk::1188.495891
[03/23 22:05:33    121s] eee: l::3 avDens::0.099948 usedTrk::1133.405007 availTrk::11340.000000 sigTrk::1133.405007
[03/23 22:05:33    121s] eee: l::4 avDens::0.028619 usedTrk::314.236112 availTrk::10980.000000 sigTrk::314.236112
[03/23 22:05:33    121s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:33    121s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:33    121s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:33    121s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:05:33    121s] {RT rc-typ 0 4 4 0}
[03/23 22:05:33    121s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.810400 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 22:05:33    121s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3283.191M)
[03/23 22:05:33    121s] Starting delay calculation for Setup views
[03/23 22:05:33    122s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:05:33    122s] #################################################################################
[03/23 22:05:33    122s] # Design Stage: PreRoute
[03/23 22:05:33    122s] # Design Name: PE_top
[03/23 22:05:33    122s] # Design Mode: 130nm
[03/23 22:05:33    122s] # Analysis Mode: MMMC OCV 
[03/23 22:05:33    122s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:05:33    122s] # Signoff Settings: SI Off 
[03/23 22:05:33    122s] #################################################################################
[03/23 22:05:33    122s] Topological Sorting (REAL = 0:00:00.0, MEM = 3336.2M, InitMEM = 3336.2M)
[03/23 22:05:33    122s] Calculate early delays in OCV mode...
[03/23 22:05:33    122s] Calculate late delays in OCV mode...
[03/23 22:05:33    122s] Start delay calculation (fullDC) (6 T). (MEM=3336.15)
[03/23 22:05:33    122s] End AAE Lib Interpolated Model. (MEM=3355.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:33    122s] Total number of fetched objects 2693
[03/23 22:05:33    122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:33    122s] End delay calculation. (MEM=3599.04 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 22:05:33    122s] End delay calculation (fullDC). (MEM=3599.04 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 22:05:33    122s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3599.0M) ***
[03/23 22:05:34    123s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:03 mem=3607.0M)
[03/23 22:05:34    123s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:34    123s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:34    123s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3599.04 MB )
[03/23 22:05:34    123s] (I)      ================== Layers ==================
[03/23 22:05:34    123s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:34    123s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:05:34    123s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:34    123s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:05:34    123s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:05:34    123s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:05:34    123s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:05:34    123s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:05:34    123s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:05:34    123s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:05:34    123s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:05:34    123s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:05:34    123s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:05:34    123s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:05:34    123s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:05:34    123s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:05:34    123s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:05:34    123s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:05:34    123s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:05:34    123s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:34    123s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:05:34    123s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:34    123s] (I)      Started Import and model ( Curr Mem: 3599.04 MB )
[03/23 22:05:34    123s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:34    123s] (I)      == Non-default Options ==
[03/23 22:05:34    123s] (I)      Build term to term wires                           : false
[03/23 22:05:34    123s] (I)      Maximum routing layer                              : 4
[03/23 22:05:34    123s] (I)      Number of threads                                  : 6
[03/23 22:05:34    123s] (I)      Method to set GCell size                           : row
[03/23 22:05:34    123s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:05:34    123s] (I)      Use row-based GCell size
[03/23 22:05:34    123s] (I)      Use row-based GCell align
[03/23 22:05:34    123s] (I)      layer 0 area = 89000
[03/23 22:05:34    123s] (I)      layer 1 area = 120000
[03/23 22:05:34    123s] (I)      layer 2 area = 120000
[03/23 22:05:34    123s] (I)      layer 3 area = 120000
[03/23 22:05:34    123s] (I)      GCell unit size   : 3600
[03/23 22:05:34    123s] (I)      GCell multiplier  : 1
[03/23 22:05:34    123s] (I)      GCell row height  : 3600
[03/23 22:05:34    123s] (I)      Actual row height : 3600
[03/23 22:05:34    123s] (I)      GCell align ref   : 7000 7000
[03/23 22:05:34    123s] [NR-eGR] Track table information for default rule: 
[03/23 22:05:34    123s] [NR-eGR] M1 has single uniform track structure
[03/23 22:05:34    123s] [NR-eGR] M2 has single uniform track structure
[03/23 22:05:34    123s] [NR-eGR] M3 has single uniform track structure
[03/23 22:05:34    123s] [NR-eGR] M4 has single uniform track structure
[03/23 22:05:34    123s] [NR-eGR] M5 has single uniform track structure
[03/23 22:05:34    123s] [NR-eGR] M6 has single uniform track structure
[03/23 22:05:34    123s] [NR-eGR] MQ has single uniform track structure
[03/23 22:05:34    123s] [NR-eGR] LM has single uniform track structure
[03/23 22:05:34    123s] (I)      ============== Default via ===============
[03/23 22:05:34    123s] (I)      +---+------------------+-----------------+
[03/23 22:05:34    123s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:05:34    123s] (I)      +---+------------------+-----------------+
[03/23 22:05:34    123s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:05:34    123s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 22:05:34    123s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:05:34    123s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:05:34    123s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 22:05:34    123s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:05:34    123s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:05:34    123s] (I)      +---+------------------+-----------------+
[03/23 22:05:34    123s] [NR-eGR] Read 6698 PG shapes
[03/23 22:05:34    123s] [NR-eGR] Read 0 clock shapes
[03/23 22:05:34    123s] [NR-eGR] Read 0 other shapes
[03/23 22:05:34    123s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:05:34    123s] [NR-eGR] #Instance Blockages : 0
[03/23 22:05:34    123s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:05:34    123s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:05:34    123s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:05:34    123s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:05:34    123s] [NR-eGR] #Other Blockages    : 0
[03/23 22:05:34    123s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:05:34    123s] [NR-eGR] Num Prerouted Nets = 31  Num Prerouted Wires = 2943
[03/23 22:05:34    123s] [NR-eGR] Read 2693 nets ( ignored 31 )
[03/23 22:05:34    123s] (I)      early_global_route_priority property id does not exist.
[03/23 22:05:34    123s] (I)      Read Num Blocks=6698  Num Prerouted Wires=2943  Num CS=0
[03/23 22:05:34    123s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 1368
[03/23 22:05:34    123s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 1312
[03/23 22:05:34    123s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 263
[03/23 22:05:34    123s] (I)      Number of ignored nets                =     31
[03/23 22:05:34    123s] (I)      Number of connected nets              =      0
[03/23 22:05:34    123s] (I)      Number of fixed nets                  =     31.  Ignored: Yes
[03/23 22:05:34    123s] (I)      Number of clock nets                  =     31.  Ignored: No
[03/23 22:05:34    123s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:05:34    123s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:05:34    123s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:05:34    123s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:05:34    123s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:05:34    123s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:05:34    123s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:05:34    123s] (I)      Ndr track 0 does not exist
[03/23 22:05:34    123s] (I)      Ndr track 0 does not exist
[03/23 22:05:34    123s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:05:34    123s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:05:34    123s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:05:34    123s] (I)      Site width          :   400  (dbu)
[03/23 22:05:34    123s] (I)      Row height          :  3600  (dbu)
[03/23 22:05:34    123s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:05:34    123s] (I)      GCell width         :  3600  (dbu)
[03/23 22:05:34    123s] (I)      GCell height        :  3600  (dbu)
[03/23 22:05:34    123s] (I)      Grid                :    83   138     4
[03/23 22:05:34    123s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:05:34    123s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:05:34    123s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:05:34    123s] (I)      Default wire width  :   160   200   200   200
[03/23 22:05:34    123s] (I)      Default wire space  :   160   200   200   200
[03/23 22:05:34    123s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:05:34    123s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:05:34    123s] (I)      First track coord   :   400   400   400   400
[03/23 22:05:34    123s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:05:34    123s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:05:34    123s] (I)      Num of masks        :     1     1     1     1
[03/23 22:05:34    123s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:05:34    123s] (I)      --------------------------------------------------------
[03/23 22:05:34    123s] 
[03/23 22:05:34    123s] [NR-eGR] ============ Routing rule table ============
[03/23 22:05:34    123s] [NR-eGR] Rule id: 0  Nets: 2662
[03/23 22:05:34    123s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:05:34    123s] (I)                    Layer    2    3    4 
[03/23 22:05:34    123s] (I)                    Pitch  400  400  400 
[03/23 22:05:34    123s] (I)             #Used tracks    1    1    1 
[03/23 22:05:34    123s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:34    123s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 22:05:34    123s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 22:05:34    123s] (I)                    Layer    2    3    4 
[03/23 22:05:34    123s] (I)                    Pitch  800  800  800 
[03/23 22:05:34    123s] (I)             #Used tracks    2    2    2 
[03/23 22:05:34    123s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:34    123s] [NR-eGR] ========================================
[03/23 22:05:34    123s] [NR-eGR] 
[03/23 22:05:34    123s] (I)      =============== Blocked Tracks ===============
[03/23 22:05:34    123s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:34    123s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:05:34    123s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:34    123s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:05:34    123s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:05:34    123s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:05:34    123s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:05:34    123s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:34    123s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3599.04 MB )
[03/23 22:05:34    123s] (I)      Reset routing kernel
[03/23 22:05:34    123s] (I)      Started Global Routing ( Curr Mem: 3599.04 MB )
[03/23 22:05:34    123s] (I)      totalPins=8749  totalGlobalPin=8590 (98.18%)
[03/23 22:05:34    123s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:05:34    123s] [NR-eGR] Layer group 1: route 2662 net(s) in layer range [2, 4]
[03/23 22:05:34    123s] (I)      
[03/23 22:05:34    123s] (I)      ============  Phase 1a Route ============
[03/23 22:05:34    123s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 69
[03/23 22:05:34    123s] (I)      Usage: 21929 = (9629 H, 12300 V) = (13.44% H, 7.22% V) = (3.466e+04um H, 4.428e+04um V)
[03/23 22:05:34    123s] (I)      
[03/23 22:05:34    123s] (I)      ============  Phase 1b Route ============
[03/23 22:05:34    123s] (I)      Usage: 21942 = (9632 H, 12310 V) = (13.44% H, 7.23% V) = (3.468e+04um H, 4.432e+04um V)
[03/23 22:05:34    123s] (I)      Overflow of layer group 1: 3.90% H + 0.10% V. EstWL: 7.899120e+04um
[03/23 22:05:34    123s] (I)      Congestion metric : 3.90%H 0.10%V, 3.99%HV
[03/23 22:05:34    123s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:05:34    123s] (I)      
[03/23 22:05:34    123s] (I)      ============  Phase 1c Route ============
[03/23 22:05:34    123s] (I)      Level2 Grid: 17 x 28
[03/23 22:05:34    123s] (I)      Usage: 21942 = (9632 H, 12310 V) = (13.44% H, 7.23% V) = (3.468e+04um H, 4.432e+04um V)
[03/23 22:05:34    123s] (I)      
[03/23 22:05:34    123s] (I)      ============  Phase 1d Route ============
[03/23 22:05:34    123s] (I)      Usage: 21943 = (9632 H, 12311 V) = (13.44% H, 7.23% V) = (3.468e+04um H, 4.432e+04um V)
[03/23 22:05:34    123s] (I)      
[03/23 22:05:34    123s] (I)      ============  Phase 1e Route ============
[03/23 22:05:34    123s] (I)      Usage: 21973 = (9632 H, 12341 V) = (13.44% H, 7.24% V) = (3.468e+04um H, 4.443e+04um V)
[03/23 22:05:34    123s] [NR-eGR] Early Global Route overflow of layer group 1: 3.89% H + 0.10% V. EstWL: 7.910280e+04um
[03/23 22:05:34    123s] (I)      
[03/23 22:05:34    123s] (I)      ============  Phase 1l Route ============
[03/23 22:05:34    123s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:05:34    123s] (I)      Layer  2:      94175     16235         2         639      101700    ( 0.62%) 
[03/23 22:05:34    123s] (I)      Layer  3:      73983     12207       185         927      100917    ( 0.91%) 
[03/23 22:05:34    123s] (I)      Layer  4:      80932      4131         2         720      101619    ( 0.70%) 
[03/23 22:05:34    123s] (I)      Total:        249090     32573       189        2286      304236    ( 0.75%) 
[03/23 22:05:34    123s] (I)      
[03/23 22:05:34    123s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:05:34    123s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:05:34    123s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:05:34    123s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 22:05:34    123s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:34    123s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:05:34    123s] [NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/23 22:05:34    123s] [NR-eGR]      M3 ( 3)       128( 1.14%)         9( 0.08%)   ( 1.22%) 
[03/23 22:05:34    123s] [NR-eGR]      M4 ( 4)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/23 22:05:34    123s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:34    123s] [NR-eGR]        Total       132( 0.39%)         9( 0.03%)   ( 0.42%) 
[03/23 22:05:34    123s] [NR-eGR] 
[03/23 22:05:34    123s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3631.04 MB )
[03/23 22:05:34    123s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:05:34    123s] [NR-eGR] Overflow after Early Global Route 1.21% H + 0.00% V
[03/23 22:05:34    123s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.09 sec, Curr Mem: 3631.04 MB )
[03/23 22:05:34    123s] (I)      ======================================= Runtime Summary =======================================
[03/23 22:05:34    123s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 22:05:34    123s] (I)      -----------------------------------------------------------------------------------------------
[03/23 22:05:34    123s] (I)       Early Global Route kernel                   100.00%  95.16 sec  95.25 sec  0.09 sec  0.12 sec 
[03/23 22:05:34    123s] (I)       +-Import and model                           34.56%  95.17 sec  95.20 sec  0.03 sec  0.03 sec 
[03/23 22:05:34    123s] (I)       | +-Create place DB                          10.38%  95.17 sec  95.18 sec  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)       | | +-Import place data                      10.21%  95.17 sec  95.18 sec  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)       | | | +-Read instances and placement          3.25%  95.17 sec  95.17 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | +-Read nets                             6.53%  95.17 sec  95.18 sec  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)       | +-Create route DB                          17.31%  95.18 sec  95.20 sec  0.02 sec  0.02 sec 
[03/23 22:05:34    123s] (I)       | | +-Import route data (6T)                 16.78%  95.18 sec  95.20 sec  0.02 sec  0.02 sec 
[03/23 22:05:34    123s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.51%  95.18 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | | +-Read routing blockages              0.00%  95.18 sec  95.18 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | | +-Read instance blockages             0.71%  95.18 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | | +-Read PG blockages                   1.02%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | | +-Read clock blockages                0.11%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | | +-Read other blockages                0.07%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | | +-Read halo blockages                 0.04%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | | +-Read boundary cut boxes             0.00%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | +-Read blackboxes                       0.04%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | +-Read prerouted                        1.85%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | +-Read unlegalized nets                 0.25%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | +-Read nets                             0.93%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | +-Set up via pillars                    0.04%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | +-Initialize 3D grid graph              0.05%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | +-Model blockage capacity               3.47%  95.19 sec  95.20 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | | +-Initialize 3D capacity              3.01%  95.19 sec  95.19 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | +-Read aux data                             0.00%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | +-Others data preparation                   0.28%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | +-Create route kernel                       5.22%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       +-Global Routing                             53.33%  95.20 sec  95.25 sec  0.05 sec  0.08 sec 
[03/23 22:05:34    123s] (I)       | +-Initialization                            0.58%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | +-Net group 1                              49.48%  95.20 sec  95.25 sec  0.05 sec  0.08 sec 
[03/23 22:05:34    123s] (I)       | | +-Generate topology (6T)                  2.70%  95.20 sec  95.21 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | +-Phase 1a                                8.69%  95.21 sec  95.22 sec  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)       | | | +-Pattern routing (6T)                  6.58%  95.21 sec  95.21 sec  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.82%  95.21 sec  95.21 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | +-Add via demand to 2D                  0.67%  95.21 sec  95.22 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | +-Phase 1b                                4.12%  95.22 sec  95.22 sec  0.00 sec  0.01 sec 
[03/23 22:05:34    123s] (I)       | | | +-Monotonic routing (6T)                3.55%  95.22 sec  95.22 sec  0.00 sec  0.01 sec 
[03/23 22:05:34    123s] (I)       | | +-Phase 1c                                3.98%  95.22 sec  95.22 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | +-Two level Routing                     3.73%  95.22 sec  95.22 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | | +-Two Level Routing (Regular)         1.87%  95.22 sec  95.22 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | | +-Two Level Routing (Strong)          1.26%  95.22 sec  95.22 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | +-Phase 1d                                7.08%  95.22 sec  95.23 sec  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)       | | | +-Detoured routing (6T)                 6.74%  95.22 sec  95.23 sec  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)       | | +-Phase 1e                                1.79%  95.23 sec  95.23 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | +-Route legalization                    1.35%  95.23 sec  95.23 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | | | +-Legalize Blockage Violations        1.17%  95.23 sec  95.23 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | | +-Phase 1l                               17.93%  95.23 sec  95.25 sec  0.02 sec  0.04 sec 
[03/23 22:05:34    123s] (I)       | | | +-Layer assignment (6T)                16.75%  95.23 sec  95.25 sec  0.02 sec  0.04 sec 
[03/23 22:05:34    123s] (I)       | +-Clean cong LA                             0.00%  95.25 sec  95.25 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       +-Export 3D cong map                          1.37%  95.25 sec  95.25 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)       | +-Export 2D cong map                        0.25%  95.25 sec  95.25 sec  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)      ======================= Summary by functions ========================
[03/23 22:05:34    123s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 22:05:34    123s] (I)      ---------------------------------------------------------------------
[03/23 22:05:34    123s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.12 sec 
[03/23 22:05:34    123s] (I)        1  Global Routing                       53.33%  0.05 sec  0.08 sec 
[03/23 22:05:34    123s] (I)        1  Import and model                     34.56%  0.03 sec  0.03 sec 
[03/23 22:05:34    123s] (I)        1  Export 3D cong map                    1.37%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        2  Net group 1                          49.48%  0.05 sec  0.08 sec 
[03/23 22:05:34    123s] (I)        2  Create route DB                      17.31%  0.02 sec  0.02 sec 
[03/23 22:05:34    123s] (I)        2  Create place DB                      10.38%  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)        2  Create route kernel                   5.22%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        2  Initialization                        0.58%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        2  Others data preparation               0.28%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        2  Export 2D cong map                    0.25%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        3  Phase 1l                             17.93%  0.02 sec  0.04 sec 
[03/23 22:05:34    123s] (I)        3  Import route data (6T)               16.78%  0.02 sec  0.02 sec 
[03/23 22:05:34    123s] (I)        3  Import place data                    10.21%  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)        3  Phase 1a                              8.69%  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)        3  Phase 1d                              7.08%  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)        3  Phase 1b                              4.12%  0.00 sec  0.01 sec 
[03/23 22:05:34    123s] (I)        3  Phase 1c                              3.98%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        3  Generate topology (6T)                2.70%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        3  Phase 1e                              1.79%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Layer assignment (6T)                16.75%  0.02 sec  0.04 sec 
[03/23 22:05:34    123s] (I)        4  Read nets                             7.45%  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)        4  Detoured routing (6T)                 6.74%  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)        4  Pattern routing (6T)                  6.58%  0.01 sec  0.01 sec 
[03/23 22:05:34    123s] (I)        4  Two level Routing                     3.73%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Monotonic routing (6T)                3.55%  0.00 sec  0.01 sec 
[03/23 22:05:34    123s] (I)        4  Read blockages ( Layer 2-4 )          3.51%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Model blockage capacity               3.47%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Read instances and placement          3.25%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Read prerouted                        1.85%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Route legalization                    1.35%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Pattern Routing Avoiding Blockages    0.82%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Add via demand to 2D                  0.67%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Read unlegalized nets                 0.25%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        4  Read blackboxes                       0.04%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        5  Initialize 3D capacity                3.01%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        5  Two Level Routing (Regular)           1.87%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        5  Two Level Routing (Strong)            1.26%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        5  Legalize Blockage Violations          1.17%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        5  Read PG blockages                     1.02%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        5  Read instance blockages               0.71%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        5  Read clock blockages                  0.11%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 22:05:34    123s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:34    123s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:34    123s] OPERPROF: Starting HotSpotCal at level 1, MEM:3631.0M, EPOCH TIME: 1679623534.169285
[03/23 22:05:34    123s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:34    123s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:05:34    123s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:34    123s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 22:05:34    123s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:34    123s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 22:05:34    123s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 22:05:34    123s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 22:05:34    123s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:34    123s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:05:34    123s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:34    123s] [hotspot] |  1  |    61.00    89.80    75.40   104.20 |        1.00   |
[03/23 22:05:34    123s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:34    123s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.010, MEM:3631.0M, EPOCH TIME: 1679623534.179143
[03/23 22:05:34    123s] [hotspot] Hotspot report including placement blocked areas
[03/23 22:05:34    123s] OPERPROF: Starting HotSpotCal at level 1, MEM:3631.0M, EPOCH TIME: 1679623534.179524
[03/23 22:05:34    123s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:34    123s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:05:34    123s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:34    123s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 22:05:34    123s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:34    123s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 22:05:34    123s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 22:05:34    123s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 22:05:34    123s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:34    123s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:05:34    123s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:34    123s] [hotspot] |  1  |    61.00    89.80    75.40   104.20 |        1.00   |
[03/23 22:05:34    123s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:34    123s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.009, MEM:3631.0M, EPOCH TIME: 1679623534.188813
[03/23 22:05:34    123s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
[03/23 22:05:34    123s] **optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 2537.3M, totSessionCpu=0:02:03 **
[03/23 22:05:34    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3374.0M, EPOCH TIME: 1679623534.200146
[03/23 22:05:34    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:34    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:34    123s] 
[03/23 22:05:34    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:34    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.025, MEM:3374.0M, EPOCH TIME: 1679623534.224824
[03/23 22:05:34    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:34    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    123s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.074  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3381.6M, EPOCH TIME: 1679623536.585711
[03/23 22:05:36    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    123s] 
[03/23 22:05:36    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:36    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.021, MEM:3383.0M, EPOCH TIME: 1679623536.606902
[03/23 22:05:36    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:36    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    123s] Density: 24.979%
Routing Overflow: 1.21% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3383.0M, EPOCH TIME: 1679623536.615899
[03/23 22:05:36    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    123s] 
[03/23 22:05:36    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:36    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.025, MEM:3383.0M, EPOCH TIME: 1679623536.640797
[03/23 22:05:36    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:36    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    123s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 2543.8M, totSessionCpu=0:02:04 **
[03/23 22:05:36    123s] 
[03/23 22:05:36    123s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:05:36    123s] Deleting Lib Analyzer.
[03/23 22:05:36    123s] 
[03/23 22:05:36    123s] TimeStamp Deleting Cell Server End ...
[03/23 22:05:36    123s] *** Finished optDesign ***
[03/23 22:05:36    123s] 
[03/23 22:05:36    123s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.8 real=0:00:12.5)
[03/23 22:05:36    123s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.3)
[03/23 22:05:36    123s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.8 real=0:00:01.5)
[03/23 22:05:36    123s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.6 real=0:00:00.8)
[03/23 22:05:36    123s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:05:36    123s] Info: Destroy the CCOpt slew target map.
[03/23 22:05:36    123s] clean pInstBBox. size 0
[03/23 22:05:36    123s] All LLGs are deleted
[03/23 22:05:36    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    123s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3375.0M, EPOCH TIME: 1679623536.724957
[03/23 22:05:36    123s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3375.0M, EPOCH TIME: 1679623536.725087
[03/23 22:05:36    123s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:05:36    123s] *** optDesign #1 [finish] : cpu/real = 0:00:11.9/0:00:11.0 (1.1), totSession cpu/real = 0:02:04.0/0:02:51.4 (0.7), mem = 3375.0M
[03/23 22:05:36    123s] 
[03/23 22:05:36    123s] =============================================================================================
[03/23 22:05:36    123s]  Final TAT Report : optDesign #1                                                21.14-s109_1
[03/23 22:05:36    123s] =============================================================================================
[03/23 22:05:36    123s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:36    123s] ---------------------------------------------------------------------------------------------
[03/23 22:05:36    123s] [ InitOpt                ]      1   0:00:00.9  (   8.2 % )     0:00:01.1 /  0:00:01.4    1.2
[03/23 22:05:36    123s] [ GlobalOpt              ]      1   0:00:01.3  (  11.6 % )     0:00:01.3 /  0:00:01.4    1.1
[03/23 22:05:36    123s] [ DrvOpt                 ]      2   0:00:00.7  (   6.4 % )     0:00:00.7 /  0:00:00.9    1.3
[03/23 22:05:36    123s] [ AreaOpt                ]      1   0:00:01.2  (  10.9 % )     0:00:01.4 /  0:00:01.7    1.2
[03/23 22:05:36    123s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:05:36    123s] [ OptSummaryReport       ]      2   0:00:00.2  (   1.6 % )     0:00:02.6 /  0:00:00.8    0.3
[03/23 22:05:36    123s] [ DrvReport              ]      2   0:00:02.1  (  19.1 % )     0:00:02.1 /  0:00:00.1    0.1
[03/23 22:05:36    123s] [ CongRefineRouteType    ]      2   0:00:00.8  (   6.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 22:05:36    123s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    1.0
[03/23 22:05:36    123s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:36    123s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:36    123s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:05:36    123s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:36    123s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 22:05:36    123s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 22:05:36    123s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:05:36    123s] [ RefinePlace            ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 22:05:36    123s] [ EarlyGlobalRoute       ]      2   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 22:05:36    123s] [ ExtractRC              ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:05:36    123s] [ TimingUpdate           ]     22   0:00:00.4  (   3.7 % )     0:00:00.7 /  0:00:01.7    2.6
[03/23 22:05:36    123s] [ FullDelayCalc          ]      2   0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:01.6    3.1
[03/23 22:05:36    123s] [ TimingReport           ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    2.0
[03/23 22:05:36    123s] [ GenerateReports        ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 22:05:36    123s] [ MISC                   ]          0:00:01.8  (  16.6 % )     0:00:01.8 /  0:00:02.1    1.2
[03/23 22:05:36    123s] ---------------------------------------------------------------------------------------------
[03/23 22:05:36    123s]  optDesign #1 TOTAL                 0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:11.9    1.1
[03/23 22:05:36    123s] ---------------------------------------------------------------------------------------------
[03/23 22:05:36    123s] 
[03/23 22:05:36    123s] <CMD> optDesign -postCTS -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
[03/23 22:05:36    123s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2495.1M, totSessionCpu=0:02:04 **
[03/23 22:05:36    123s] *** optDesign #2 [begin] : totSession cpu/real = 0:02:04.0/0:02:51.4 (0.7), mem = 3338.0M
[03/23 22:05:36    123s] Info: 6 threads available for lower-level modules during optimization.
[03/23 22:05:36    123s] GigaOpt running with 6 threads.
[03/23 22:05:36    123s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:04.0/0:02:51.4 (0.7), mem = 3338.0M
[03/23 22:05:36    123s] **INFO: User settings:
[03/23 22:05:36    123s] setDesignMode -process                      130
[03/23 22:05:36    123s] setExtractRCMode -coupling_c_th             0.4
[03/23 22:05:36    123s] setExtractRCMode -effortLevel               medium
[03/23 22:05:36    123s] setExtractRCMode -engine                    preRoute
[03/23 22:05:36    123s] setExtractRCMode -relative_c_th             1
[03/23 22:05:36    123s] setExtractRCMode -total_c_th                0
[03/23 22:05:36    123s] setDelayCalMode -enable_high_fanout         true
[03/23 22:05:36    123s] setDelayCalMode -engine                     aae
[03/23 22:05:36    123s] setDelayCalMode -ignoreNetLoad              false
[03/23 22:05:36    123s] setDelayCalMode -socv_accuracy_mode         low
[03/23 22:05:36    123s] setOptMode -activeSetupViews                { setupAnalysis }
[03/23 22:05:36    123s] setOptMode -addInst                         true
[03/23 22:05:36    123s] setOptMode -addInstancePrefix               POSTCTS
[03/23 22:05:36    123s] setOptMode -allEndPoints                    true
[03/23 22:05:36    123s] setOptMode -autoSetupViews                  { setupAnalysis}
[03/23 22:05:36    123s] setOptMode -autoTDGRSetupViews              { setupAnalysis}
[03/23 22:05:36    123s] setOptMode -drcMargin                       0.1
[03/23 22:05:36    123s] setOptMode -effort                          high
[03/23 22:05:36    123s] setOptMode -fixDrc                          true
[03/23 22:05:36    123s] setOptMode -fixFanoutLoad                   true
[03/23 22:05:36    123s] setOptMode -holdTargetSlack                 0.05
[03/23 22:05:36    123s] setOptMode -maxLength                       1000
[03/23 22:05:36    123s] setOptMode -optimizeFF                      true
[03/23 22:05:36    123s] setOptMode -preserveAllSequential           false
[03/23 22:05:36    123s] setOptMode -restruct                        false
[03/23 22:05:36    123s] setOptMode -setupTargetSlack                0.05
[03/23 22:05:36    123s] setOptMode -usefulSkew                      false
[03/23 22:05:36    123s] setOptMode -usefulSkewCTS                   true
[03/23 22:05:36    123s] setPlaceMode -place_global_max_density      0.8
[03/23 22:05:36    123s] setPlaceMode -place_global_uniform_density  true
[03/23 22:05:36    123s] setPlaceMode -timingDriven                  true
[03/23 22:05:36    123s] setAnalysisMode -analysisType               onChipVariation
[03/23 22:05:36    123s] setAnalysisMode -checkType                  setup
[03/23 22:05:36    123s] setAnalysisMode -clkSrcPath                 true
[03/23 22:05:36    123s] setAnalysisMode -clockPropagation           sdcControl
[03/23 22:05:36    123s] setAnalysisMode -cppr                       both
[03/23 22:05:36    123s] 
[03/23 22:05:36    124s] 
[03/23 22:05:36    124s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:05:36    124s] Summary for sequential cells identification: 
[03/23 22:05:36    124s]   Identified SBFF number: 112
[03/23 22:05:36    124s]   Identified MBFF number: 0
[03/23 22:05:36    124s]   Identified SB Latch number: 0
[03/23 22:05:36    124s]   Identified MB Latch number: 0
[03/23 22:05:36    124s]   Not identified SBFF number: 8
[03/23 22:05:36    124s]   Not identified MBFF number: 0
[03/23 22:05:36    124s]   Not identified SB Latch number: 0
[03/23 22:05:36    124s]   Not identified MB Latch number: 0
[03/23 22:05:36    124s]   Number of sequential cells which are not FFs: 34
[03/23 22:05:36    124s]  Visiting view : setupAnalysis
[03/23 22:05:36    124s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:36    124s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:36    124s]  Visiting view : holdAnalysis
[03/23 22:05:36    124s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:36    124s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:36    124s] TLC MultiMap info (StdDelay):
[03/23 22:05:36    124s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:36    124s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:36    124s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:36    124s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:36    124s]  Setting StdDelay to: 22.7ps
[03/23 22:05:36    124s] 
[03/23 22:05:36    124s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:05:36    124s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 22:05:36    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:3342.0M, EPOCH TIME: 1679623536.795767
[03/23 22:05:36    124s] Processing tracks to init pin-track alignment.
[03/23 22:05:36    124s] z: 2, totalTracks: 1
[03/23 22:05:36    124s] z: 4, totalTracks: 1
[03/23 22:05:36    124s] z: 6, totalTracks: 1
[03/23 22:05:36    124s] z: 8, totalTracks: 1
[03/23 22:05:36    124s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:36    124s] All LLGs are deleted
[03/23 22:05:36    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    124s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3342.0M, EPOCH TIME: 1679623536.799993
[03/23 22:05:36    124s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3342.0M, EPOCH TIME: 1679623536.800264
[03/23 22:05:36    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3342.0M, EPOCH TIME: 1679623536.801018
[03/23 22:05:36    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    124s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3406.0M, EPOCH TIME: 1679623536.803870
[03/23 22:05:36    124s] Max number of tech site patterns supported in site array is 256.
[03/23 22:05:36    124s] Core basic site is IBM13SITE
[03/23 22:05:36    124s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3406.0M, EPOCH TIME: 1679623536.815473
[03/23 22:05:36    124s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:05:36    124s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:05:36    124s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.004, MEM:3438.0M, EPOCH TIME: 1679623536.819839
[03/23 22:05:36    124s] Fast DP-INIT is on for default
[03/23 22:05:36    124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:05:36    124s] Atter site array init, number of instance map data is 0.
[03/23 22:05:36    124s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.018, MEM:3438.0M, EPOCH TIME: 1679623536.822031
[03/23 22:05:36    124s] 
[03/23 22:05:36    124s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:36    124s] OPERPROF:     Starting CMU at level 3, MEM:3438.0M, EPOCH TIME: 1679623536.823769
[03/23 22:05:36    124s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.005, MEM:3438.0M, EPOCH TIME: 1679623536.828924
[03/23 22:05:36    124s] 
[03/23 22:05:36    124s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:05:36    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.030, MEM:3342.0M, EPOCH TIME: 1679623536.831384
[03/23 22:05:36    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3342.0M, EPOCH TIME: 1679623536.831556
[03/23 22:05:36    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3342.0M, EPOCH TIME: 1679623536.833846
[03/23 22:05:36    124s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3342.0MB).
[03/23 22:05:36    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.040, MEM:3342.0M, EPOCH TIME: 1679623536.835309
[03/23 22:05:36    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3342.0M, EPOCH TIME: 1679623536.835467
[03/23 22:05:36    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:36    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:36    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3338.0M, EPOCH TIME: 1679623536.840465
[03/23 22:05:36    124s] 
[03/23 22:05:36    124s] Creating Lib Analyzer ...
[03/23 22:05:36    124s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:05:36    124s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:05:36    124s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:05:36    124s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:05:36    124s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:05:36    124s] 
[03/23 22:05:36    124s] {RT rc-typ 0 4 4 0}
[03/23 22:05:37    124s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:05 mem=3344.0M
[03/23 22:05:37    124s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:05 mem=3344.0M
[03/23 22:05:37    124s] Creating Lib Analyzer, finished. 
[03/23 22:05:37    124s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2503.8M, totSessionCpu=0:02:05 **
[03/23 22:05:37    124s] *** optDesign -postCTS ***
[03/23 22:05:37    124s] DRC Margin: user margin 0.1
[03/23 22:05:37    124s] Hold Target Slack: user slack 0.05
[03/23 22:05:37    124s] Setup Target Slack: user slack 0.05;
[03/23 22:05:37    124s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3344.0M, EPOCH TIME: 1679623537.549243
[03/23 22:05:37    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:37    124s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.016, MEM:3344.0M, EPOCH TIME: 1679623537.565712
[03/23 22:05:37    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:37    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:05:37    124s] Deleting Lib Analyzer.
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s] TimeStamp Deleting Cell Server End ...
[03/23 22:05:37    124s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:05:37    124s] Summary for sequential cells identification: 
[03/23 22:05:37    124s]   Identified SBFF number: 112
[03/23 22:05:37    124s]   Identified MBFF number: 0
[03/23 22:05:37    124s]   Identified SB Latch number: 0
[03/23 22:05:37    124s]   Identified MB Latch number: 0
[03/23 22:05:37    124s]   Not identified SBFF number: 8
[03/23 22:05:37    124s]   Not identified MBFF number: 0
[03/23 22:05:37    124s]   Not identified SB Latch number: 0
[03/23 22:05:37    124s]   Not identified MB Latch number: 0
[03/23 22:05:37    124s]   Number of sequential cells which are not FFs: 34
[03/23 22:05:37    124s]  Visiting view : setupAnalysis
[03/23 22:05:37    124s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:37    124s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:37    124s]  Visiting view : holdAnalysis
[03/23 22:05:37    124s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:37    124s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:37    124s] TLC MultiMap info (StdDelay):
[03/23 22:05:37    124s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:37    124s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:37    124s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:37    124s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:37    124s]  Setting StdDelay to: 22.7ps
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s] TimeStamp Deleting Cell Server End ...
[03/23 22:05:37    124s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3344.0M, EPOCH TIME: 1679623537.589896
[03/23 22:05:37    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] All LLGs are deleted
[03/23 22:05:37    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3344.0M, EPOCH TIME: 1679623537.590125
[03/23 22:05:37    124s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3344.0M, EPOCH TIME: 1679623537.590226
[03/23 22:05:37    124s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3338.0M, EPOCH TIME: 1679623537.591143
[03/23 22:05:37    124s] Start to check current routing status for nets...
[03/23 22:05:37    124s] All nets are already routed correctly.
[03/23 22:05:37    124s] End to check current routing status for nets (mem=3338.0M)
[03/23 22:05:37    124s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.1), totSession cpu/real = 0:02:04.9/0:02:52.2 (0.7), mem = 3338.0M
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s] =============================================================================================
[03/23 22:05:37    124s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.14-s109_1
[03/23 22:05:37    124s] =============================================================================================
[03/23 22:05:37    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:37    124s] ---------------------------------------------------------------------------------------------
[03/23 22:05:37    124s] [ CellServerInit         ]      2   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 22:05:37    124s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  80.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:05:37    124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:37    124s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:37    124s] [ MISC                   ]          0:00:00.1  (  15.9 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 22:05:37    124s] ---------------------------------------------------------------------------------------------
[03/23 22:05:37    124s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.1
[03/23 22:05:37    124s] ---------------------------------------------------------------------------------------------
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:05:37    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:05 mem=3338.0M
[03/23 22:05:37    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:3338.0M, EPOCH TIME: 1679623537.604853
[03/23 22:05:37    124s] Processing tracks to init pin-track alignment.
[03/23 22:05:37    124s] z: 2, totalTracks: 1
[03/23 22:05:37    124s] z: 4, totalTracks: 1
[03/23 22:05:37    124s] z: 6, totalTracks: 1
[03/23 22:05:37    124s] z: 8, totalTracks: 1
[03/23 22:05:37    124s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:37    124s] All LLGs are deleted
[03/23 22:05:37    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3338.0M, EPOCH TIME: 1679623537.608010
[03/23 22:05:37    124s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3338.0M, EPOCH TIME: 1679623537.608224
[03/23 22:05:37    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3338.0M, EPOCH TIME: 1679623537.608781
[03/23 22:05:37    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3402.0M, EPOCH TIME: 1679623537.611406
[03/23 22:05:37    124s] Max number of tech site patterns supported in site array is 256.
[03/23 22:05:37    124s] Core basic site is IBM13SITE
[03/23 22:05:37    124s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3402.0M, EPOCH TIME: 1679623537.620209
[03/23 22:05:37    124s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:05:37    124s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:05:37    124s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.006, MEM:3434.0M, EPOCH TIME: 1679623537.625759
[03/23 22:05:37    124s] Fast DP-INIT is on for default
[03/23 22:05:37    124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:05:37    124s] Atter site array init, number of instance map data is 0.
[03/23 22:05:37    124s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.017, REAL:0.017, MEM:3434.0M, EPOCH TIME: 1679623537.628180
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:05:37    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.022, MEM:3338.0M, EPOCH TIME: 1679623537.630968
[03/23 22:05:37    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3338.0M, EPOCH TIME: 1679623537.631106
[03/23 22:05:37    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3338.0M, EPOCH TIME: 1679623537.634320
[03/23 22:05:37    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3338.0MB).
[03/23 22:05:37    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.030, MEM:3338.0M, EPOCH TIME: 1679623537.635220
[03/23 22:05:37    124s] TotalInstCnt at PhyDesignMc Initialization: 2626
[03/23 22:05:37    124s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=3338.0M
[03/23 22:05:37    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3338.0M, EPOCH TIME: 1679623537.640395
[03/23 22:05:37    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:37    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:37    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3338.0M, EPOCH TIME: 1679623537.645632
[03/23 22:05:37    124s] TotalInstCnt at PhyDesignMc Destruction: 2626
[03/23 22:05:37    124s] GigaOpt Hold Optimizer is used
[03/23 22:05:37    124s] End AAE Lib Interpolated Model. (MEM=3338.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s] Creating Lib Analyzer ...
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:05:37    124s] Summary for sequential cells identification: 
[03/23 22:05:37    124s]   Identified SBFF number: 112
[03/23 22:05:37    124s]   Identified MBFF number: 0
[03/23 22:05:37    124s]   Identified SB Latch number: 0
[03/23 22:05:37    124s]   Identified MB Latch number: 0
[03/23 22:05:37    124s]   Not identified SBFF number: 8
[03/23 22:05:37    124s]   Not identified MBFF number: 0
[03/23 22:05:37    124s]   Not identified SB Latch number: 0
[03/23 22:05:37    124s]   Not identified MB Latch number: 0
[03/23 22:05:37    124s]   Number of sequential cells which are not FFs: 34
[03/23 22:05:37    124s]  Visiting view : setupAnalysis
[03/23 22:05:37    124s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:37    124s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:37    124s]  Visiting view : holdAnalysis
[03/23 22:05:37    124s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:37    124s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:37    124s] TLC MultiMap info (StdDelay):
[03/23 22:05:37    124s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:37    124s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:37    124s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:37    124s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:37    124s]  Setting StdDelay to: 22.7ps
[03/23 22:05:37    124s] 
[03/23 22:05:37    124s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:05:37    125s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:05:37    125s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:05:37    125s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:05:37    125s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:05:37    125s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:05:37    125s] 
[03/23 22:05:37    125s] {RT rc-typ 0 4 4 0}
[03/23 22:05:38    125s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:06 mem=3346.1M
[03/23 22:05:38    125s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:06 mem=3346.1M
[03/23 22:05:38    125s] Creating Lib Analyzer, finished. 
[03/23 22:05:38    125s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:06 mem=3346.1M ***
[03/23 22:05:38    125s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:05.7/0:02:53.0 (0.7), mem = 3346.1M
[03/23 22:05:38    125s] Effort level <high> specified for reg2reg path_group
[03/23 22:05:38    125s] Saving timing graph ...
[03/23 22:05:38    126s] Done save timing graph
[03/23 22:05:38    126s] 
[03/23 22:05:38    126s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:05:38    126s] Deleting Lib Analyzer.
[03/23 22:05:38    126s] 
[03/23 22:05:38    126s] TimeStamp Deleting Cell Server End ...
[03/23 22:05:38    126s] Starting delay calculation for Hold views
[03/23 22:05:38    126s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:05:38    126s] #################################################################################
[03/23 22:05:38    126s] # Design Stage: PreRoute
[03/23 22:05:38    126s] # Design Name: PE_top
[03/23 22:05:38    126s] # Design Mode: 130nm
[03/23 22:05:38    126s] # Analysis Mode: MMMC OCV 
[03/23 22:05:38    126s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:05:38    126s] # Signoff Settings: SI Off 
[03/23 22:05:38    126s] #################################################################################
[03/23 22:05:38    126s] Topological Sorting (REAL = 0:00:00.0, MEM = 3516.0M, InitMEM = 3516.0M)
[03/23 22:05:38    126s] Calculate late delays in OCV mode...
[03/23 22:05:38    126s] Calculate early delays in OCV mode...
[03/23 22:05:38    126s] Start delay calculation (fullDC) (6 T). (MEM=3516)
[03/23 22:05:38    126s] End AAE Lib Interpolated Model. (MEM=3535.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:39    127s] Total number of fetched objects 2693
[03/23 22:05:39    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:39    127s] End delay calculation. (MEM=3582.96 CPU=0:00:00.4 REAL=0:00:01.0)
[03/23 22:05:39    127s] End delay calculation (fullDC). (MEM=3582.96 CPU=0:00:00.5 REAL=0:00:01.0)
[03/23 22:05:39    127s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3583.0M) ***
[03/23 22:05:39    127s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:07 mem=3591.0M)
[03/23 22:05:39    127s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:05:39    127s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:39    127s] 
[03/23 22:05:39    127s] Active hold views:
[03/23 22:05:39    127s]  holdAnalysis
[03/23 22:05:39    127s]   Dominating endpoints: 0
[03/23 22:05:39    127s]   Dominating TNS: -0.000
[03/23 22:05:39    127s] 
[03/23 22:05:39    127s] Done building cte hold timing graph (fixHold) cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:02:07 mem=3621.5M ***
[03/23 22:05:39    127s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:07 mem=3621.5M ***
[03/23 22:05:39    127s] Restoring timing graph ...
[03/23 22:05:39    127s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 22:05:39    127s] Done restore timing graph
[03/23 22:05:39    127s] Done building cte setup timing graph (fixHold) cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:02:08 mem=3613.5M ***
[03/23 22:05:39    127s] *info: category slack lower bound [L 0.0] default
[03/23 22:05:39    127s] *info: category slack lower bound [H 0.0] reg2reg 
[03/23 22:05:39    127s] --------------------------------------------------- 
[03/23 22:05:39    127s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 22:05:39    127s] --------------------------------------------------- 
[03/23 22:05:39    127s]          WNS    reg2regWNS
[03/23 22:05:39    127s]     0.003 ns      0.003 ns
[03/23 22:05:39    127s] --------------------------------------------------- 
[03/23 22:05:39    128s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:05:39    128s] 
[03/23 22:05:39    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:05:39    128s] Summary for sequential cells identification: 
[03/23 22:05:39    128s]   Identified SBFF number: 112
[03/23 22:05:39    128s]   Identified MBFF number: 0
[03/23 22:05:39    128s]   Identified SB Latch number: 0
[03/23 22:05:39    128s]   Identified MB Latch number: 0
[03/23 22:05:39    128s]   Not identified SBFF number: 8
[03/23 22:05:39    128s]   Not identified MBFF number: 0
[03/23 22:05:39    128s]   Not identified SB Latch number: 0
[03/23 22:05:39    128s]   Not identified MB Latch number: 0
[03/23 22:05:39    128s]   Number of sequential cells which are not FFs: 34
[03/23 22:05:39    128s]  Visiting view : setupAnalysis
[03/23 22:05:39    128s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:39    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:39    128s]  Visiting view : holdAnalysis
[03/23 22:05:39    128s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:39    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:39    128s] TLC MultiMap info (StdDelay):
[03/23 22:05:39    128s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:39    128s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:39    128s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:39    128s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:39    128s]  Setting StdDelay to: 22.7ps
[03/23 22:05:39    128s] 
[03/23 22:05:39    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:05:39    128s] 
[03/23 22:05:39    128s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:05:39    128s] 
[03/23 22:05:39    128s] TimeStamp Deleting Cell Server End ...
[03/23 22:05:39    128s] 
[03/23 22:05:39    128s] Creating Lib Analyzer ...
[03/23 22:05:39    128s] 
[03/23 22:05:39    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:05:39    128s] Summary for sequential cells identification: 
[03/23 22:05:39    128s]   Identified SBFF number: 112
[03/23 22:05:39    128s]   Identified MBFF number: 0
[03/23 22:05:39    128s]   Identified SB Latch number: 0
[03/23 22:05:39    128s]   Identified MB Latch number: 0
[03/23 22:05:39    128s]   Not identified SBFF number: 8
[03/23 22:05:39    128s]   Not identified MBFF number: 0
[03/23 22:05:39    128s]   Not identified SB Latch number: 0
[03/23 22:05:39    128s]   Not identified MB Latch number: 0
[03/23 22:05:39    128s]   Number of sequential cells which are not FFs: 34
[03/23 22:05:39    128s]  Visiting view : setupAnalysis
[03/23 22:05:39    128s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:39    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:39    128s]  Visiting view : holdAnalysis
[03/23 22:05:39    128s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:39    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:39    128s] TLC MultiMap info (StdDelay):
[03/23 22:05:39    128s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:39    128s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:39    128s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:39    128s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:39    128s]  Setting StdDelay to: 22.7ps
[03/23 22:05:39    128s] 
[03/23 22:05:39    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:05:39    128s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:05:39    128s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:05:39    128s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:05:39    128s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:05:39    128s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:05:39    128s] 
[03/23 22:05:39    128s] {RT rc-typ 0 4 4 0}
[03/23 22:05:40    128s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:09 mem=3623.0M
[03/23 22:05:40    128s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:09 mem=3623.0M
[03/23 22:05:40    128s] Creating Lib Analyzer, finished. 
[03/23 22:05:40    128s] 
[03/23 22:05:40    128s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 22:05:40    128s] *Info: worst delay setup view: setupAnalysis
[03/23 22:05:40    128s] Footprint list for hold buffering (delay unit: ps)
[03/23 22:05:40    128s] =================================================================
[03/23 22:05:40    128s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 22:05:40    128s] ------------------------------------------------------------------
[03/23 22:05:40    128s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 22:05:40    128s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 22:05:40    128s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 22:05:40    128s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 22:05:40    128s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 22:05:40    128s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 22:05:40    128s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 22:05:40    128s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 22:05:40    128s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 22:05:40    128s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 22:05:40    128s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 22:05:40    128s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 22:05:40    128s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 22:05:40    128s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 22:05:40    128s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 22:05:40    128s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 22:05:40    128s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 22:05:40    128s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 22:05:40    128s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 22:05:40    128s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 22:05:40    128s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 22:05:40    128s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 22:05:40    128s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 22:05:40    128s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 22:05:40    128s] =================================================================
[03/23 22:05:40    128s] Hold Timer stdDelay = 22.7ps
[03/23 22:05:40    128s]  Visiting view : holdAnalysis
[03/23 22:05:40    128s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:05:40    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:05:40    128s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 22:05:40    128s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3623.0M, EPOCH TIME: 1679623540.504605
[03/23 22:05:40    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:40    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:40    128s] 
[03/23 22:05:40    128s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:40    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.017, MEM:3623.0M, EPOCH TIME: 1679623540.521493
[03/23 22:05:40    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:40    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:40    128s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.074  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.095  |  0.186  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3621.5M, EPOCH TIME: 1679623540.579717
[03/23 22:05:40    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:40    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:40    128s] 
[03/23 22:05:40    128s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:40    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.019, MEM:3623.0M, EPOCH TIME: 1679623540.598964
[03/23 22:05:40    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:40    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:40    128s] Density: 24.979%
Routing Overflow: 1.21% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2528.3M, totSessionCpu=0:02:09 **
[03/23 22:05:40    128s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:03.2/0:00:02.3 (1.4), totSession cpu/real = 0:02:08.9/0:02:55.3 (0.7), mem = 3346.0M
[03/23 22:05:40    128s] 
[03/23 22:05:40    128s] =============================================================================================
[03/23 22:05:40    128s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.14-s109_1
[03/23 22:05:40    128s] =============================================================================================
[03/23 22:05:40    128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:40    128s] ---------------------------------------------------------------------------------------------
[03/23 22:05:40    128s] [ ViewPruning            ]      5   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.8
[03/23 22:05:40    128s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 22:05:40    128s] [ DrvReport              ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 22:05:40    128s] [ SlackTraversorInit     ]      3   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 22:05:40    128s] [ CellServerInit         ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:05:40    128s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  28.3 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 22:05:40    128s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:40    128s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:40    128s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:40    128s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 22:05:40    128s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 22:05:40    128s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:05:40    128s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:05:40    128s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:40    128s] [ TimingUpdate           ]     10   0:00:00.2  (   8.1 % )     0:00:00.3 /  0:00:01.0    2.8
[03/23 22:05:40    128s] [ FullDelayCalc          ]      2   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.6    3.2
[03/23 22:05:40    128s] [ TimingReport           ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    2.1
[03/23 22:05:40    128s] [ SaveTimingGraph        ]      1   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.3    1.2
[03/23 22:05:40    128s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 22:05:40    128s] [ MISC                   ]          0:00:00.5  (  23.0 % )     0:00:00.5 /  0:00:00.6    1.2
[03/23 22:05:40    128s] ---------------------------------------------------------------------------------------------
[03/23 22:05:40    128s]  BuildHoldData #1 TOTAL             0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:03.2    1.4
[03/23 22:05:40    128s] ---------------------------------------------------------------------------------------------
[03/23 22:05:40    128s] 
[03/23 22:05:40    128s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:08.9/0:02:55.3 (0.7), mem = 3346.0M
[03/23 22:05:40    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.22
[03/23 22:05:40    128s] #optDebug: Start CG creation (mem=3346.0M)
[03/23 22:05:40    128s]  ...initializing CG  maxDriveDist 1568.887000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 156.888000 
[03/23 22:05:40    128s] (cpu=0:00:00.1, mem=3419.4M)
[03/23 22:05:40    128s]  ...processing cgPrt (cpu=0:00:00.1, mem=3419.4M)
[03/23 22:05:40    128s]  ...processing cgEgp (cpu=0:00:00.1, mem=3419.4M)
[03/23 22:05:40    128s]  ...processing cgPbk (cpu=0:00:00.1, mem=3419.4M)
[03/23 22:05:40    128s]  ...processing cgNrb(cpu=0:00:00.1, mem=3419.4M)
[03/23 22:05:40    128s]  ...processing cgObs (cpu=0:00:00.1, mem=3419.4M)
[03/23 22:05:40    128s]  ...processing cgCon (cpu=0:00:00.1, mem=3419.4M)
[03/23 22:05:40    128s]  ...processing cgPdm (cpu=0:00:00.1, mem=3419.4M)
[03/23 22:05:40    128s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3419.4M)
[03/23 22:05:40    128s] {MMLU 0 31 2693}
[03/23 22:05:40    128s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=3419.4M
[03/23 22:05:40    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=3419.4M
[03/23 22:05:40    128s] HoldSingleBuffer minRootGain=0.000
[03/23 22:05:40    128s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3600 dbu)
[03/23 22:05:40    128s] HoldSingleBuffer minRootGain=0.000
[03/23 22:05:40    128s] HoldSingleBuffer minRootGain=0.000
[03/23 22:05:40    128s] HoldSingleBuffer minRootGain=0.000
[03/23 22:05:40    128s] *info: Run optDesign holdfix with 6 threads.
[03/23 22:05:40    128s] Info: 31 nets with fixed/cover wires excluded.
[03/23 22:05:40    128s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:05:40    129s] --------------------------------------------------- 
[03/23 22:05:40    129s]    Hold Timing Summary  - Initial 
[03/23 22:05:40    129s] --------------------------------------------------- 
[03/23 22:05:40    129s]  Target slack:       0.0500 ns
[03/23 22:05:40    129s]  View: holdAnalysis 
[03/23 22:05:40    129s]    WNS:       0.0948  >>>  WNS:       0.0448 with TargetSlack
[03/23 22:05:40    129s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 22:05:40    129s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 22:05:40    129s]    Worst hold path end point: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG150_S1/D
[03/23 22:05:40    129s] --------------------------------------------------- 
[03/23 22:05:40    129s] *** Hold timing is met. Hold fixing is not needed 
[03/23 22:05:40    129s] **INFO: total 1 insts, 1 nets marked don't touch
[03/23 22:05:40    129s] **INFO: total 1 insts, 1 nets marked don't touch DB property
[03/23 22:05:40    129s] **INFO: total 1 insts, 1 nets unmarked don't touch

[03/23 22:05:40    129s] 
[03/23 22:05:40    129s] Capturing REF for hold ...
[03/23 22:05:40    129s]    Hold Timing Snapshot: (REF)
[03/23 22:05:40    129s]              All PG WNS: 0.000
[03/23 22:05:40    129s]              All PG TNS: 0.000
[03/23 22:05:40    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.22
[03/23 22:05:40    129s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:09.0/0:02:55.4 (0.7), mem = 3513.3M
[03/23 22:05:40    129s] 
[03/23 22:05:40    129s] =============================================================================================
[03/23 22:05:40    129s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.14-s109_1
[03/23 22:05:40    129s] =============================================================================================
[03/23 22:05:40    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:40    129s] ---------------------------------------------------------------------------------------------
[03/23 22:05:40    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:05:40    129s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  79.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:05:40    129s] [ MISC                   ]          0:00:00.0  (  20.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:05:40    129s] ---------------------------------------------------------------------------------------------
[03/23 22:05:40    129s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:05:40    129s] ---------------------------------------------------------------------------------------------
[03/23 22:05:40    129s] 
[03/23 22:05:40    129s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:05:40    129s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:05:40    129s] 
[03/23 22:05:40    129s] Active setup views:
[03/23 22:05:40    129s]  setupAnalysis
[03/23 22:05:40    129s]   Dominating endpoints: 0
[03/23 22:05:40    129s]   Dominating TNS: -0.000
[03/23 22:05:40    129s] 
[03/23 22:05:40    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:40    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:40    129s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3512.86 MB )
[03/23 22:05:40    129s] (I)      ================== Layers ==================
[03/23 22:05:40    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:40    129s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:05:40    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:40    129s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:05:40    129s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:05:40    129s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:05:40    129s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:05:40    129s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:05:40    129s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:05:40    129s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:05:40    129s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:05:40    129s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:05:40    129s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:05:40    129s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:05:40    129s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:05:40    129s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:05:40    129s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:05:40    129s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:05:40    129s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:05:40    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:40    129s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:05:40    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:05:40    129s] (I)      Started Import and model ( Curr Mem: 3512.86 MB )
[03/23 22:05:40    129s] (I)      Default pattern map key = PE_top_default.
[03/23 22:05:40    129s] (I)      == Non-default Options ==
[03/23 22:05:40    129s] (I)      Build term to term wires                           : false
[03/23 22:05:40    129s] (I)      Maximum routing layer                              : 4
[03/23 22:05:40    129s] (I)      Number of threads                                  : 6
[03/23 22:05:40    129s] (I)      Method to set GCell size                           : row
[03/23 22:05:40    129s] (I)      Counted 4406 PG shapes. We will not process PG shapes layer by layer.
[03/23 22:05:40    129s] (I)      Use row-based GCell size
[03/23 22:05:40    129s] (I)      Use row-based GCell align
[03/23 22:05:40    129s] (I)      layer 0 area = 89000
[03/23 22:05:40    129s] (I)      layer 1 area = 120000
[03/23 22:05:40    129s] (I)      layer 2 area = 120000
[03/23 22:05:40    129s] (I)      layer 3 area = 120000
[03/23 22:05:40    129s] (I)      GCell unit size   : 3600
[03/23 22:05:40    129s] (I)      GCell multiplier  : 1
[03/23 22:05:40    129s] (I)      GCell row height  : 3600
[03/23 22:05:40    129s] (I)      Actual row height : 3600
[03/23 22:05:40    129s] (I)      GCell align ref   : 7000 7000
[03/23 22:05:40    129s] [NR-eGR] Track table information for default rule: 
[03/23 22:05:40    129s] [NR-eGR] M1 has single uniform track structure
[03/23 22:05:40    129s] [NR-eGR] M2 has single uniform track structure
[03/23 22:05:40    129s] [NR-eGR] M3 has single uniform track structure
[03/23 22:05:40    129s] [NR-eGR] M4 has single uniform track structure
[03/23 22:05:40    129s] [NR-eGR] M5 has single uniform track structure
[03/23 22:05:40    129s] [NR-eGR] M6 has single uniform track structure
[03/23 22:05:40    129s] [NR-eGR] MQ has single uniform track structure
[03/23 22:05:40    129s] [NR-eGR] LM has single uniform track structure
[03/23 22:05:40    129s] (I)      ============== Default via ===============
[03/23 22:05:40    129s] (I)      +---+------------------+-----------------+
[03/23 22:05:40    129s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 22:05:40    129s] (I)      +---+------------------+-----------------+
[03/23 22:05:40    129s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 22:05:40    129s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 22:05:40    129s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 22:05:40    129s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 22:05:40    129s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 22:05:40    129s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 22:05:40    129s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 22:05:40    129s] (I)      +---+------------------+-----------------+
[03/23 22:05:40    129s] [NR-eGR] Read 6698 PG shapes
[03/23 22:05:40    129s] [NR-eGR] Read 0 clock shapes
[03/23 22:05:40    129s] [NR-eGR] Read 0 other shapes
[03/23 22:05:40    129s] [NR-eGR] #Routing Blockages  : 0
[03/23 22:05:40    129s] [NR-eGR] #Instance Blockages : 0
[03/23 22:05:40    129s] [NR-eGR] #PG Blockages       : 6698
[03/23 22:05:40    129s] [NR-eGR] #Halo Blockages     : 0
[03/23 22:05:40    129s] [NR-eGR] #Boundary Blockages : 0
[03/23 22:05:40    129s] [NR-eGR] #Clock Blockages    : 0
[03/23 22:05:40    129s] [NR-eGR] #Other Blockages    : 0
[03/23 22:05:40    129s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 22:05:40    129s] [NR-eGR] Num Prerouted Nets = 31  Num Prerouted Wires = 2943
[03/23 22:05:40    129s] [NR-eGR] Read 2693 nets ( ignored 31 )
[03/23 22:05:40    129s] (I)      early_global_route_priority property id does not exist.
[03/23 22:05:40    129s] (I)      Read Num Blocks=6698  Num Prerouted Wires=2943  Num CS=0
[03/23 22:05:40    129s] (I)      Layer 1 (V) : #blockages 3600 : #preroutes 1368
[03/23 22:05:40    129s] (I)      Layer 2 (H) : #blockages 2458 : #preroutes 1312
[03/23 22:05:40    129s] (I)      Layer 3 (V) : #blockages 640 : #preroutes 263
[03/23 22:05:40    129s] (I)      Number of ignored nets                =     31
[03/23 22:05:40    129s] (I)      Number of connected nets              =      0
[03/23 22:05:40    129s] (I)      Number of fixed nets                  =     31.  Ignored: Yes
[03/23 22:05:40    129s] (I)      Number of clock nets                  =     31.  Ignored: No
[03/23 22:05:40    129s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 22:05:40    129s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 22:05:40    129s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 22:05:40    129s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 22:05:40    129s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 22:05:40    129s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 22:05:40    129s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 22:05:40    129s] (I)      Ndr track 0 does not exist
[03/23 22:05:40    129s] (I)      Ndr track 0 does not exist
[03/23 22:05:40    129s] (I)      ---------------------Grid Graph Info--------------------
[03/23 22:05:40    129s] (I)      Routing area        : (0, 0) - (300000, 500000)
[03/23 22:05:40    129s] (I)      Core area           : (7000, 7000) - (293000, 493000)
[03/23 22:05:40    129s] (I)      Site width          :   400  (dbu)
[03/23 22:05:40    129s] (I)      Row height          :  3600  (dbu)
[03/23 22:05:40    129s] (I)      GCell row height    :  3600  (dbu)
[03/23 22:05:40    129s] (I)      GCell width         :  3600  (dbu)
[03/23 22:05:40    129s] (I)      GCell height        :  3600  (dbu)
[03/23 22:05:40    129s] (I)      Grid                :    83   138     4
[03/23 22:05:40    129s] (I)      Layer numbers       :     1     2     3     4
[03/23 22:05:40    129s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 22:05:40    129s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 22:05:40    129s] (I)      Default wire width  :   160   200   200   200
[03/23 22:05:40    129s] (I)      Default wire space  :   160   200   200   200
[03/23 22:05:40    129s] (I)      Default wire pitch  :   320   400   400   400
[03/23 22:05:40    129s] (I)      Default pitch size  :   320   400   400   400
[03/23 22:05:40    129s] (I)      First track coord   :   400   400   400   400
[03/23 22:05:40    129s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 22:05:40    129s] (I)      Total num of tracks :  1249   749  1249   749
[03/23 22:05:40    129s] (I)      Num of masks        :     1     1     1     1
[03/23 22:05:40    129s] (I)      Num of trim masks   :     0     0     0     0
[03/23 22:05:40    129s] (I)      --------------------------------------------------------
[03/23 22:05:40    129s] 
[03/23 22:05:40    129s] [NR-eGR] ============ Routing rule table ============
[03/23 22:05:40    129s] [NR-eGR] Rule id: 0  Nets: 2662
[03/23 22:05:40    129s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 22:05:40    129s] (I)                    Layer    2    3    4 
[03/23 22:05:40    129s] (I)                    Pitch  400  400  400 
[03/23 22:05:40    129s] (I)             #Used tracks    1    1    1 
[03/23 22:05:40    129s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:40    129s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 22:05:40    129s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 22:05:40    129s] (I)                    Layer    2    3    4 
[03/23 22:05:40    129s] (I)                    Pitch  800  800  800 
[03/23 22:05:40    129s] (I)             #Used tracks    2    2    2 
[03/23 22:05:40    129s] (I)       #Fully used tracks    1    1    1 
[03/23 22:05:40    129s] [NR-eGR] ========================================
[03/23 22:05:40    129s] [NR-eGR] 
[03/23 22:05:40    129s] (I)      =============== Blocked Tracks ===============
[03/23 22:05:40    129s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:40    129s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 22:05:40    129s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:40    129s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 22:05:40    129s] (I)      |     2 |  103362 |    23285 |        22.53% |
[03/23 22:05:40    129s] (I)      |     3 |  103667 |    47146 |        45.48% |
[03/23 22:05:40    129s] (I)      |     4 |  103362 |    37761 |        36.53% |
[03/23 22:05:40    129s] (I)      +-------+---------+----------+---------------+
[03/23 22:05:40    129s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3512.86 MB )
[03/23 22:05:40    129s] (I)      Reset routing kernel
[03/23 22:05:40    129s] (I)      Started Global Routing ( Curr Mem: 3512.86 MB )
[03/23 22:05:40    129s] (I)      totalPins=8749  totalGlobalPin=8590 (98.18%)
[03/23 22:05:40    129s] (I)      total 2D Cap : 242006 = (71663 H, 170343 V)
[03/23 22:05:40    129s] [NR-eGR] Layer group 1: route 2662 net(s) in layer range [2, 4]
[03/23 22:05:40    129s] (I)      
[03/23 22:05:40    129s] (I)      ============  Phase 1a Route ============
[03/23 22:05:40    129s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 69
[03/23 22:05:40    129s] (I)      Usage: 21929 = (9629 H, 12300 V) = (13.44% H, 7.22% V) = (3.466e+04um H, 4.428e+04um V)
[03/23 22:05:40    129s] (I)      
[03/23 22:05:40    129s] (I)      ============  Phase 1b Route ============
[03/23 22:05:40    129s] (I)      Usage: 21942 = (9632 H, 12310 V) = (13.44% H, 7.23% V) = (3.468e+04um H, 4.432e+04um V)
[03/23 22:05:40    129s] (I)      Overflow of layer group 1: 3.90% H + 0.10% V. EstWL: 7.899120e+04um
[03/23 22:05:40    129s] (I)      Congestion metric : 3.90%H 0.10%V, 3.99%HV
[03/23 22:05:40    129s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 22:05:40    129s] (I)      
[03/23 22:05:40    129s] (I)      ============  Phase 1c Route ============
[03/23 22:05:40    129s] (I)      Level2 Grid: 17 x 28
[03/23 22:05:40    129s] (I)      Usage: 21942 = (9632 H, 12310 V) = (13.44% H, 7.23% V) = (3.468e+04um H, 4.432e+04um V)
[03/23 22:05:40    129s] (I)      
[03/23 22:05:40    129s] (I)      ============  Phase 1d Route ============
[03/23 22:05:40    129s] (I)      Usage: 21943 = (9632 H, 12311 V) = (13.44% H, 7.23% V) = (3.468e+04um H, 4.432e+04um V)
[03/23 22:05:40    129s] (I)      
[03/23 22:05:40    129s] (I)      ============  Phase 1e Route ============
[03/23 22:05:40    129s] (I)      Usage: 21973 = (9632 H, 12341 V) = (13.44% H, 7.24% V) = (3.468e+04um H, 4.443e+04um V)
[03/23 22:05:40    129s] [NR-eGR] Early Global Route overflow of layer group 1: 3.89% H + 0.10% V. EstWL: 7.910280e+04um
[03/23 22:05:40    129s] (I)      
[03/23 22:05:40    129s] (I)      ============  Phase 1l Route ============
[03/23 22:05:40    129s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 22:05:40    129s] (I)      Layer  2:      94175     16235         2         639      101700    ( 0.62%) 
[03/23 22:05:40    129s] (I)      Layer  3:      73983     12207       185         927      100917    ( 0.91%) 
[03/23 22:05:40    129s] (I)      Layer  4:      80932      4131         2         720      101619    ( 0.70%) 
[03/23 22:05:40    129s] (I)      Total:        249090     32573       189        2286      304236    ( 0.75%) 
[03/23 22:05:40    129s] (I)      
[03/23 22:05:40    129s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 22:05:40    129s] [NR-eGR]                        OverCon           OverCon            
[03/23 22:05:40    129s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 22:05:40    129s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 22:05:40    129s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:40    129s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 22:05:40    129s] [NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/23 22:05:40    129s] [NR-eGR]      M3 ( 3)       128( 1.14%)         9( 0.08%)   ( 1.22%) 
[03/23 22:05:40    129s] [NR-eGR]      M4 ( 4)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/23 22:05:40    129s] [NR-eGR] ---------------------------------------------------------------
[03/23 22:05:40    129s] [NR-eGR]        Total       132( 0.39%)         9( 0.03%)   ( 0.42%) 
[03/23 22:05:40    129s] [NR-eGR] 
[03/23 22:05:40    129s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3514.33 MB )
[03/23 22:05:40    129s] (I)      total 2D Cap : 251176 = (75667 H, 175509 V)
[03/23 22:05:40    129s] [NR-eGR] Overflow after Early Global Route 1.21% H + 0.00% V
[03/23 22:05:40    129s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.09 sec, Curr Mem: 3514.33 MB )
[03/23 22:05:40    129s] (I)      ======================================== Runtime Summary ========================================
[03/23 22:05:40    129s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 22:05:40    129s] (I)      -------------------------------------------------------------------------------------------------
[03/23 22:05:40    129s] (I)       Early Global Route kernel                   100.00%  101.87 sec  101.97 sec  0.09 sec  0.13 sec 
[03/23 22:05:40    129s] (I)       +-Import and model                           38.56%  101.88 sec  101.92 sec  0.04 sec  0.04 sec 
[03/23 22:05:40    129s] (I)       | +-Create place DB                          11.74%  101.88 sec  101.89 sec  0.01 sec  0.01 sec 
[03/23 22:05:40    129s] (I)       | | +-Import place data                      11.56%  101.88 sec  101.89 sec  0.01 sec  0.01 sec 
[03/23 22:05:40    129s] (I)       | | | +-Read instances and placement          4.06%  101.88 sec  101.89 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | +-Read nets                             7.10%  101.89 sec  101.89 sec  0.01 sec  0.01 sec 
[03/23 22:05:40    129s] (I)       | +-Create route DB                          19.60%  101.89 sec  101.91 sec  0.02 sec  0.02 sec 
[03/23 22:05:40    129s] (I)       | | +-Import route data (6T)                 19.04%  101.89 sec  101.91 sec  0.02 sec  0.02 sec 
[03/23 22:05:40    129s] (I)       | | | +-Read blockages ( Layer 2-4 )          4.08%  101.90 sec  101.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | | +-Read routing blockages              0.00%  101.90 sec  101.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | | +-Read instance blockages             0.74%  101.90 sec  101.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | | +-Read PG blockages                   1.40%  101.90 sec  101.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | | +-Read clock blockages                0.10%  101.90 sec  101.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | | +-Read other blockages                0.09%  101.90 sec  101.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | | +-Read halo blockages                 0.02%  101.90 sec  101.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | | +-Read boundary cut boxes             0.00%  101.90 sec  101.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | +-Read blackboxes                       0.06%  101.90 sec  101.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | +-Read prerouted                        1.83%  101.90 sec  101.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | +-Read unlegalized nets                 0.30%  101.90 sec  101.90 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | +-Read nets                             1.12%  101.90 sec  101.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | +-Set up via pillars                    0.04%  101.91 sec  101.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | +-Initialize 3D grid graph              0.09%  101.91 sec  101.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | +-Model blockage capacity               3.46%  101.91 sec  101.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | | +-Initialize 3D capacity              3.03%  101.91 sec  101.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | +-Read aux data                             0.00%  101.91 sec  101.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | +-Others data preparation                   0.33%  101.91 sec  101.91 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | +-Create route kernel                       5.48%  101.91 sec  101.92 sec  0.01 sec  0.01 sec 
[03/23 22:05:40    129s] (I)       +-Global Routing                             49.66%  101.92 sec  101.96 sec  0.05 sec  0.08 sec 
[03/23 22:05:40    129s] (I)       | +-Initialization                            0.59%  101.92 sec  101.92 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | +-Net group 1                              44.42%  101.92 sec  101.96 sec  0.04 sec  0.08 sec 
[03/23 22:05:40    129s] (I)       | | +-Generate topology (6T)                  2.50%  101.92 sec  101.92 sec  0.00 sec  0.01 sec 
[03/23 22:05:40    129s] (I)       | | +-Phase 1a                                7.96%  101.92 sec  101.93 sec  0.01 sec  0.02 sec 
[03/23 22:05:40    129s] (I)       | | | +-Pattern routing (6T)                  5.47%  101.92 sec  101.93 sec  0.01 sec  0.01 sec 
[03/23 22:05:40    129s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.17%  101.93 sec  101.93 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | +-Add via demand to 2D                  0.60%  101.93 sec  101.93 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | +-Phase 1b                                2.67%  101.93 sec  101.93 sec  0.00 sec  0.01 sec 
[03/23 22:05:40    129s] (I)       | | | +-Monotonic routing (6T)                2.34%  101.93 sec  101.93 sec  0.00 sec  0.01 sec 
[03/23 22:05:40    129s] (I)       | | +-Phase 1c                                3.45%  101.93 sec  101.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | +-Two level Routing                     3.21%  101.93 sec  101.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | | +-Two Level Routing (Regular)         1.90%  101.93 sec  101.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | | +-Two Level Routing (Strong)          0.80%  101.94 sec  101.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | +-Phase 1d                                4.79%  101.94 sec  101.94 sec  0.00 sec  0.01 sec 
[03/23 22:05:40    129s] (I)       | | | +-Detoured routing (6T)                 4.53%  101.94 sec  101.94 sec  0.00 sec  0.01 sec 
[03/23 22:05:40    129s] (I)       | | +-Phase 1e                                1.76%  101.94 sec  101.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | +-Route legalization                    1.36%  101.94 sec  101.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | | | +-Legalize Blockage Violations        1.17%  101.94 sec  101.94 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | | +-Phase 1l                               17.97%  101.94 sec  101.96 sec  0.02 sec  0.04 sec 
[03/23 22:05:40    129s] (I)       | | | +-Layer assignment (6T)                16.86%  101.94 sec  101.96 sec  0.02 sec  0.04 sec 
[03/23 22:05:40    129s] (I)       | +-Clean cong LA                             0.00%  101.96 sec  101.96 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       +-Export 3D cong map                          2.20%  101.96 sec  101.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)       | +-Export 2D cong map                        0.50%  101.97 sec  101.97 sec  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)      ======================= Summary by functions ========================
[03/23 22:05:40    129s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 22:05:40    129s] (I)      ---------------------------------------------------------------------
[03/23 22:05:40    129s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.13 sec 
[03/23 22:05:40    129s] (I)        1  Global Routing                       49.66%  0.05 sec  0.08 sec 
[03/23 22:05:40    129s] (I)        1  Import and model                     38.56%  0.04 sec  0.04 sec 
[03/23 22:05:40    129s] (I)        1  Export 3D cong map                    2.20%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        2  Net group 1                          44.42%  0.04 sec  0.08 sec 
[03/23 22:05:40    129s] (I)        2  Create route DB                      19.60%  0.02 sec  0.02 sec 
[03/23 22:05:40    129s] (I)        2  Create place DB                      11.74%  0.01 sec  0.01 sec 
[03/23 22:05:40    129s] (I)        2  Create route kernel                   5.48%  0.01 sec  0.01 sec 
[03/23 22:05:40    129s] (I)        2  Initialization                        0.59%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        2  Export 2D cong map                    0.50%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        2  Others data preparation               0.33%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        3  Import route data (6T)               19.04%  0.02 sec  0.02 sec 
[03/23 22:05:40    129s] (I)        3  Phase 1l                             17.97%  0.02 sec  0.04 sec 
[03/23 22:05:40    129s] (I)        3  Import place data                    11.56%  0.01 sec  0.01 sec 
[03/23 22:05:40    129s] (I)        3  Phase 1a                              7.96%  0.01 sec  0.02 sec 
[03/23 22:05:40    129s] (I)        3  Phase 1d                              4.79%  0.00 sec  0.01 sec 
[03/23 22:05:40    129s] (I)        3  Phase 1c                              3.45%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        3  Phase 1b                              2.67%  0.00 sec  0.01 sec 
[03/23 22:05:40    129s] (I)        3  Generate topology (6T)                2.50%  0.00 sec  0.01 sec 
[03/23 22:05:40    129s] (I)        3  Phase 1e                              1.76%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Layer assignment (6T)                16.86%  0.02 sec  0.04 sec 
[03/23 22:05:40    129s] (I)        4  Read nets                             8.22%  0.01 sec  0.01 sec 
[03/23 22:05:40    129s] (I)        4  Pattern routing (6T)                  5.47%  0.01 sec  0.01 sec 
[03/23 22:05:40    129s] (I)        4  Detoured routing (6T)                 4.53%  0.00 sec  0.01 sec 
[03/23 22:05:40    129s] (I)        4  Read blockages ( Layer 2-4 )          4.08%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Read instances and placement          4.06%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Model blockage capacity               3.46%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Two level Routing                     3.21%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Monotonic routing (6T)                2.34%  0.00 sec  0.01 sec 
[03/23 22:05:40    129s] (I)        4  Read prerouted                        1.83%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Route legalization                    1.36%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Pattern Routing Avoiding Blockages    1.17%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Add via demand to 2D                  0.60%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Read unlegalized nets                 0.30%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Initialize 3D grid graph              0.09%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Read blackboxes                       0.06%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        5  Initialize 3D capacity                3.03%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        5  Two Level Routing (Regular)           1.90%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        5  Read PG blockages                     1.40%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        5  Legalize Blockage Violations          1.17%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        5  Two Level Routing (Strong)            0.80%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        5  Read instance blockages               0.74%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        5  Read clock blockages                  0.10%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        5  Read other blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 22:05:40    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:40    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:40    129s] OPERPROF: Starting HotSpotCal at level 1, MEM:3514.3M, EPOCH TIME: 1679623540.890245
[03/23 22:05:40    129s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:40    129s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:05:40    129s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:40    129s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 22:05:40    129s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:40    129s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 22:05:40    129s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 22:05:40    129s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 22:05:40    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:40    129s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:05:40    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:40    129s] [hotspot] |  1  |    61.00    89.80    75.40   104.20 |        1.00   |
[03/23 22:05:40    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:40    129s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.007, MEM:3514.3M, EPOCH TIME: 1679623540.897026
[03/23 22:05:40    129s] [hotspot] Hotspot report including placement blocked areas
[03/23 22:05:40    129s] OPERPROF: Starting HotSpotCal at level 1, MEM:3514.3M, EPOCH TIME: 1679623540.897398
[03/23 22:05:40    129s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:40    129s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 22:05:40    129s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:40    129s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 22:05:40    129s] [hotspot] +------------+---------------+---------------+
[03/23 22:05:40    129s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 22:05:40    129s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 22:05:40    129s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 22:05:40    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:40    129s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:05:40    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:40    129s] [hotspot] |  1  |    61.00    89.80    75.40   104.20 |        1.00   |
[03/23 22:05:40    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:40    129s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:3514.3M, EPOCH TIME: 1679623540.903100
[03/23 22:05:40    129s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
[03/23 22:05:40    129s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2572.2M, totSessionCpu=0:02:09 **
[03/23 22:05:40    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3381.3M, EPOCH TIME: 1679623540.915203
[03/23 22:05:40    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:40    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:40    129s] 
[03/23 22:05:40    129s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:40    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:3381.3M, EPOCH TIME: 1679623540.936617
[03/23 22:05:40    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:40    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:40    129s] Saving timing graph ...
[03/23 22:05:41    129s] Done save timing graph
[03/23 22:05:41    129s] 
[03/23 22:05:41    129s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:05:41    129s] 
[03/23 22:05:41    129s] TimeStamp Deleting Cell Server End ...
[03/23 22:05:41    129s] Starting delay calculation for Hold views
[03/23 22:05:41    129s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 22:05:41    129s] #################################################################################
[03/23 22:05:41    129s] # Design Stage: PreRoute
[03/23 22:05:41    129s] # Design Name: PE_top
[03/23 22:05:41    129s] # Design Mode: 130nm
[03/23 22:05:41    129s] # Analysis Mode: MMMC OCV 
[03/23 22:05:41    129s] # Parasitics Mode: No SPEF/RCDB 
[03/23 22:05:41    129s] # Signoff Settings: SI Off 
[03/23 22:05:41    129s] #################################################################################
[03/23 22:05:41    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 3537.3M, InitMEM = 3537.3M)
[03/23 22:05:41    129s] Calculate late delays in OCV mode...
[03/23 22:05:41    129s] Calculate early delays in OCV mode...
[03/23 22:05:41    129s] Start delay calculation (fullDC) (6 T). (MEM=3537.27)
[03/23 22:05:41    129s] End AAE Lib Interpolated Model. (MEM=3557 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:41    130s] Total number of fetched objects 2693
[03/23 22:05:41    130s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:41    130s] End delay calculation. (MEM=3601.31 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 22:05:41    130s] End delay calculation (fullDC). (MEM=3601.31 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 22:05:41    130s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3601.3M) ***
[03/23 22:05:41    130s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:11 mem=3609.3M)
[03/23 22:05:42    131s] Restoring timing graph ...
[03/23 22:05:42    131s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 22:05:42    131s] Done restore timing graph
[03/23 22:05:44    131s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.074  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.095  |  0.186  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:05:44    131s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3398.8M, EPOCH TIME: 1679623544.710882
[03/23 22:05:44    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:44    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:44    131s] 
[03/23 22:05:44    131s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:44    131s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:3400.3M, EPOCH TIME: 1679623544.729780
[03/23 22:05:44    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:44    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:44    131s] Density: 24.979%
Routing Overflow: 1.21% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3400.3M, EPOCH TIME: 1679623544.738683
[03/23 22:05:44    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:44    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:44    131s] 
[03/23 22:05:44    131s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:44    131s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.021, MEM:3400.3M, EPOCH TIME: 1679623544.759667
[03/23 22:05:44    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:44    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:44    131s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3400.3M, EPOCH TIME: 1679623544.767477
[03/23 22:05:44    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:44    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:44    131s] 
[03/23 22:05:44    131s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:44    131s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:3400.3M, EPOCH TIME: 1679623544.783272
[03/23 22:05:44    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:05:44    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:44    131s] *** Final Summary (holdfix) CPU=0:00:02.7, REAL=0:00:04.0, MEM=3400.3M
[03/23 22:05:44    131s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2579.3M, totSessionCpu=0:02:12 **
[03/23 22:05:44    131s] *** Finished optDesign ***
[03/23 22:05:44    131s] 
[03/23 22:05:44    131s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:07.8 real=0:00:08.0)
[03/23 22:05:44    131s] Info: Destroy the CCOpt slew target map.
[03/23 22:05:44    131s] clean pInstBBox. size 0
[03/23 22:05:44    131s] All LLGs are deleted
[03/23 22:05:44    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:44    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:44    131s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3392.3M, EPOCH TIME: 1679623544.884771
[03/23 22:05:44    131s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3392.3M, EPOCH TIME: 1679623544.884863
[03/23 22:05:44    131s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:05:44    131s] *** optDesign #2 [finish] : cpu/real = 0:00:08.0/0:00:08.1 (1.0), totSession cpu/real = 0:02:12.0/0:02:59.5 (0.7), mem = 3392.3M
[03/23 22:05:44    131s] 
[03/23 22:05:44    131s] =============================================================================================
[03/23 22:05:44    131s]  Final TAT Report : optDesign #2                                                21.14-s109_1
[03/23 22:05:44    131s] =============================================================================================
[03/23 22:05:44    131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:05:44    131s] ---------------------------------------------------------------------------------------------
[03/23 22:05:44    131s] [ InitOpt                ]      1   0:00:00.9  (  10.6 % )     0:00:00.9 /  0:00:00.9    1.1
[03/23 22:05:44    131s] [ HoldOpt                ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:05:44    131s] [ ViewPruning            ]      8   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.8
[03/23 22:05:44    131s] [ BuildHoldData          ]      1   0:00:01.7  (  20.8 % )     0:00:02.3 /  0:00:03.2    1.4
[03/23 22:05:44    131s] [ OptSummaryReport       ]      2   0:00:01.2  (  14.5 % )     0:00:04.0 /  0:00:02.8    0.7
[03/23 22:05:44    131s] [ DrvReport              ]      2   0:00:02.1  (  25.5 % )     0:00:02.1 /  0:00:00.1    0.1
[03/23 22:05:44    131s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 22:05:44    131s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   8.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:05:44    131s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.2    1.3
[03/23 22:05:44    131s] [ TimingUpdate           ]     16   0:00:00.3  (   4.1 % )     0:00:00.6 /  0:00:01.8    2.7
[03/23 22:05:44    131s] [ FullDelayCalc          ]      4   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:01.1    3.5
[03/23 22:05:44    131s] [ TimingReport           ]      4   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.3    2.1
[03/23 22:05:44    131s] [ GenerateReports        ]      2   0:00:00.4  (   4.5 % )     0:00:00.4 /  0:00:00.3    0.9
[03/23 22:05:44    131s] [ MISC                   ]          0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 22:05:44    131s] ---------------------------------------------------------------------------------------------
[03/23 22:05:44    131s]  optDesign #2 TOTAL                 0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:08.0    1.0
[03/23 22:05:44    131s] ---------------------------------------------------------------------------------------------
[03/23 22:05:44    131s] 
[03/23 22:05:44    131s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 22:05:44    131s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 22:05:44    131s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 22:05:44    131s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 22:05:44    131s] <CMD> report_ccopt_skew_groups > /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_cts_skewgroups.rpt
[03/23 22:05:44    131s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[03/23 22:05:44    132s] End AAE Lib Interpolated Model. (MEM=3392.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:05:44    132s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/23 22:05:44    132s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:05:44    132s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:44    132s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[03/23 22:05:44    132s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:44    132s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[03/23 22:05:44    132s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] Skew Group Structure:
[03/23 22:05:44    132s] =====================
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] ----------------------------------------------------------------------------
[03/23 22:05:44    132s] Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
[03/23 22:05:44    132s] ----------------------------------------------------------------------------
[03/23 22:05:44    132s] clk/typConstraintMode       1              716                    0
[03/23 22:05:44    132s] ----------------------------------------------------------------------------
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] Skew Group Summary:
[03/23 22:05:44    132s] ===================
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[03/23 22:05:44    132s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] worstDelay:setup.early    clk/typConstraintMode        -        0.311     0.359     0.346        0.008       ignored                  -         0.048              -
[03/23 22:05:44    132s] worstDelay:setup.late     clk/typConstraintMode    *0.100       0.311     0.359     0.347        0.008       explicit             0.100         0.048    100% {0.311, 0.359}
[03/23 22:05:44    132s] bestDelay:hold.early      clk/typConstraintMode        -        0.311     0.359     0.346        0.008       ignored                  -         0.048              -
[03/23 22:05:44    132s] bestDelay:hold.late       clk/typConstraintMode        -        0.311     0.359     0.347        0.008       ignored                  -         0.048              -
[03/23 22:05:44    132s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] * - indicates that target was not met.
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] Skew Group Min/Max path pins:
[03/23 22:05:44    132s] =============================
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------
[03/23 22:05:44    132s] Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------
[03/23 22:05:44    132s] worstDelay:setup.early    clk/typConstraintMode    0.311       1       0.359       2
[03/23 22:05:44    132s] -    min accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:44    132s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG228_S1/CK
[03/23 22:05:44    132s] worstDelay:setup.late     clk/typConstraintMode    0.311       3       0.359       4
[03/23 22:05:44    132s] -    min accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:44    132s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG228_S1/CK
[03/23 22:05:44    132s] bestDelay:hold.early      clk/typConstraintMode    0.311       5       0.359       6
[03/23 22:05:44    132s] -    min accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:44    132s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG228_S1/CK
[03/23 22:05:44    132s] bestDelay:hold.late       clk/typConstraintMode    0.311       7       0.359       8
[03/23 22:05:44    132s] -    min accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:44    132s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG228_S1/CK
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] Timing for timing corner worstDelay:setup.early, min clock_path:
[03/23 22:05:44    132s] ================================================================
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] PathID    : 1
[03/23 22:05:44    132s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 22:05:44    132s] Start     : clk
[03/23 22:05:44    132s] End       : accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:44    132s] Delay     : 0.311
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 22:05:44    132s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 22:05:44    132s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 22:05:44    132s] clk
[03/23 22:05:44    132s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -           1     
[03/23 22:05:44    132s] CTS_ccl_inv_00026/A
[03/23 22:05:44    132s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (7.200,12.000)      19.200   -       
[03/23 22:05:44    132s] CTS_ccl_inv_00026/Y
[03/23 22:05:44    132s] -     CLKINVX8TR   fall   0.046   0.046   0.046  0.029  (8.000,12.000)       0.800     1     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00025/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.000   0.046   0.046  -      (12.000,12.400)      4.400   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00025/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.043   0.089   0.070  0.121  (12.400,12.800)      0.800     1     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00024/A
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.027   0.116   0.086  -      (159.600,98.800)   233.200   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00024/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.045   0.161   0.050  0.076  (160.000,99.200)     0.800     2     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00023/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.002   0.163   0.050  -      (159.600,127.600)   28.800   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00023/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.048   0.211   0.058  0.097  (160.000,128.000)    0.800     3     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00016/A
[03/23 22:05:44    132s] -     CLKINVX16TR  rise   0.001   0.212   0.058  -      (145.600,98.800)    43.600   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00016/Y
[03/23 22:05:44    132s] -     CLKINVX16TR  fall   0.049   0.262   0.067  0.103  (146.400,97.600)     2.000     3     
[03/23 22:05:44    132s] accumulation0/CTS_ccl_a_inv_00002/A
[03/23 22:05:44    132s] -     CLKINVX16TR  fall   0.009   0.271   0.069  -      (84.800,30.400)    128.800   -       
[03/23 22:05:44    132s] accumulation0/CTS_ccl_a_inv_00002/Y
[03/23 22:05:44    132s] -     CLKINVX16TR  rise   0.039   0.310   0.037  0.037  (84.000,31.600)      2.000     5     
[03/23 22:05:44    132s] accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:44    132s] -     DFFQX1TR     rise   0.000   0.311   0.037  -      (88.400,15.600)     20.400   -       
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] Timing for timing corner worstDelay:setup.early, max clock_path:
[03/23 22:05:44    132s] ================================================================
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] PathID    : 2
[03/23 22:05:44    132s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 22:05:44    132s] Start     : clk
[03/23 22:05:44    132s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG218_S1/CK
[03/23 22:05:44    132s] Delay     : 0.359
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 22:05:44    132s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 22:05:44    132s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 22:05:44    132s] clk
[03/23 22:05:44    132s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -            1    
[03/23 22:05:44    132s] CTS_ccl_inv_00026/A
[03/23 22:05:44    132s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (7.200,12.000)      19.200   -       
[03/23 22:05:44    132s] CTS_ccl_inv_00026/Y
[03/23 22:05:44    132s] -     CLKINVX8TR   fall   0.046   0.046   0.046  0.029  (8.000,12.000)       0.800      1    
[03/23 22:05:44    132s] CTS_ccl_a_inv_00025/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.000   0.046   0.046  -      (12.000,12.400)      4.400   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00025/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.043   0.089   0.070  0.121  (12.400,12.800)      0.800      1    
[03/23 22:05:44    132s] CTS_ccl_a_inv_00024/A
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.027   0.116   0.086  -      (159.600,98.800)   233.200   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00024/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.045   0.161   0.050  0.076  (160.000,99.200)     0.800      2    
[03/23 22:05:44    132s] buff_mult_arr0/CTS_ccl_a_inv_00022/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.003   0.164   0.050  -      (159.600,224.800)  126.000   -       
[03/23 22:05:44    132s] buff_mult_arr0/CTS_ccl_a_inv_00022/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.044   0.209   0.057  0.091  (159.200,224.400)    0.800      3    
[03/23 22:05:44    132s] buff_mult_arr0/CTS_ccl_a_inv_00020/A
[03/23 22:05:44    132s] -     CLKINVX16TR  rise   0.006   0.215   0.058  -      (158.800,325.600)  101.600   -       
[03/23 22:05:44    132s] buff_mult_arr0/CTS_ccl_a_inv_00020/Y
[03/23 22:05:44    132s] -     CLKINVX16TR  fall   0.060   0.274   0.076  0.122  (158.000,326.800)    2.000      4    
[03/23 22:05:44    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.003   0.278   0.076  -      (171.200,336.400)   22.800   -       
[03/23 22:05:44    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.072   0.350   0.094  0.166  (170.800,336.800)    0.800     54    
[03/23 22:05:44    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG218_S1/CK
[03/23 22:05:44    132s] -     DFFQX1TR     rise   0.009   0.359   0.095  -      (250.800,351.200)   94.400   -       
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] Timing for timing corner worstDelay:setup.late, min clock_path:
[03/23 22:05:44    132s] ===============================================================
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] PathID    : 3
[03/23 22:05:44    132s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 22:05:44    132s] Start     : clk
[03/23 22:05:44    132s] End       : accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:44    132s] Delay     : 0.311
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 22:05:44    132s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 22:05:44    132s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 22:05:44    132s] clk
[03/23 22:05:44    132s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -           1     
[03/23 22:05:44    132s] CTS_ccl_inv_00026/A
[03/23 22:05:44    132s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (7.200,12.000)      19.200   -       
[03/23 22:05:44    132s] CTS_ccl_inv_00026/Y
[03/23 22:05:44    132s] -     CLKINVX8TR   fall   0.046   0.046   0.046  0.029  (8.000,12.000)       0.800     1     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00025/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.001   0.047   0.046  -      (12.000,12.400)      4.400   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00025/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.043   0.090   0.070  0.121  (12.400,12.800)      0.800     1     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00024/A
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.027   0.116   0.086  -      (159.600,98.800)   233.200   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00024/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.045   0.162   0.050  0.076  (160.000,99.200)     0.800     2     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00023/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.002   0.164   0.050  -      (159.600,127.600)   28.800   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00023/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.048   0.212   0.058  0.097  (160.000,128.000)    0.800     3     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00016/A
[03/23 22:05:44    132s] -     CLKINVX16TR  rise   0.001   0.213   0.058  -      (145.600,98.800)    43.600   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00016/Y
[03/23 22:05:44    132s] -     CLKINVX16TR  fall   0.049   0.262   0.067  0.103  (146.400,97.600)     2.000     3     
[03/23 22:05:44    132s] accumulation0/CTS_ccl_a_inv_00002/A
[03/23 22:05:44    132s] -     CLKINVX16TR  fall   0.009   0.272   0.069  -      (84.800,30.400)    128.800   -       
[03/23 22:05:44    132s] accumulation0/CTS_ccl_a_inv_00002/Y
[03/23 22:05:44    132s] -     CLKINVX16TR  rise   0.039   0.311   0.037  0.037  (84.000,31.600)      2.000     5     
[03/23 22:05:44    132s] accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:44    132s] -     DFFQX1TR     rise   0.000   0.311   0.037  -      (88.400,15.600)     20.400   -       
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] Timing for timing corner worstDelay:setup.late, max clock_path:
[03/23 22:05:44    132s] ===============================================================
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] PathID    : 4
[03/23 22:05:44    132s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 22:05:44    132s] Start     : clk
[03/23 22:05:44    132s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG218_S1/CK
[03/23 22:05:44    132s] Delay     : 0.359
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 22:05:44    132s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 22:05:44    132s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 22:05:44    132s] clk
[03/23 22:05:44    132s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -            1    
[03/23 22:05:44    132s] CTS_ccl_inv_00026/A
[03/23 22:05:44    132s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (7.200,12.000)      19.200   -       
[03/23 22:05:44    132s] CTS_ccl_inv_00026/Y
[03/23 22:05:44    132s] -     CLKINVX8TR   fall   0.046   0.046   0.046  0.029  (8.000,12.000)       0.800      1    
[03/23 22:05:44    132s] CTS_ccl_a_inv_00025/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.001   0.047   0.046  -      (12.000,12.400)      4.400   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00025/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.043   0.090   0.070  0.121  (12.400,12.800)      0.800      1    
[03/23 22:05:44    132s] CTS_ccl_a_inv_00024/A
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.027   0.116   0.086  -      (159.600,98.800)   233.200   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00024/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.045   0.162   0.050  0.076  (160.000,99.200)     0.800      2    
[03/23 22:05:44    132s] buff_mult_arr0/CTS_ccl_a_inv_00022/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.003   0.165   0.050  -      (159.600,224.800)  126.000   -       
[03/23 22:05:44    132s] buff_mult_arr0/CTS_ccl_a_inv_00022/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.044   0.209   0.057  0.091  (159.200,224.400)    0.800      3    
[03/23 22:05:44    132s] buff_mult_arr0/CTS_ccl_a_inv_00020/A
[03/23 22:05:44    132s] -     CLKINVX16TR  rise   0.006   0.215   0.058  -      (158.800,325.600)  101.600   -       
[03/23 22:05:44    132s] buff_mult_arr0/CTS_ccl_a_inv_00020/Y
[03/23 22:05:44    132s] -     CLKINVX16TR  fall   0.060   0.275   0.076  0.122  (158.000,326.800)    2.000      4    
[03/23 22:05:44    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.003   0.278   0.076  -      (171.200,336.400)   22.800   -       
[03/23 22:05:44    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.072   0.350   0.094  0.166  (170.800,336.800)    0.800     54    
[03/23 22:05:44    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG218_S1/CK
[03/23 22:05:44    132s] -     DFFQX1TR     rise   0.009   0.359   0.095  -      (250.800,351.200)   94.400   -       
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] Timing for timing corner bestDelay:hold.early, min clock_path:
[03/23 22:05:44    132s] ==============================================================
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] PathID    : 5
[03/23 22:05:44    132s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 22:05:44    132s] Start     : clk
[03/23 22:05:44    132s] End       : accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:44    132s] Delay     : 0.311
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 22:05:44    132s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 22:05:44    132s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 22:05:44    132s] clk
[03/23 22:05:44    132s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -           1     
[03/23 22:05:44    132s] CTS_ccl_inv_00026/A
[03/23 22:05:44    132s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (7.200,12.000)      19.200   -       
[03/23 22:05:44    132s] CTS_ccl_inv_00026/Y
[03/23 22:05:44    132s] -     CLKINVX8TR   fall   0.046   0.046   0.046  0.029  (8.000,12.000)       0.800     1     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00025/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.000   0.046   0.046  -      (12.000,12.400)      4.400   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00025/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.043   0.089   0.070  0.121  (12.400,12.800)      0.800     1     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00024/A
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.027   0.116   0.086  -      (159.600,98.800)   233.200   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00024/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.045   0.161   0.050  0.076  (160.000,99.200)     0.800     2     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00023/A
[03/23 22:05:44    132s] -     CLKINVX20TR  fall   0.002   0.163   0.050  -      (159.600,127.600)   28.800   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00023/Y
[03/23 22:05:44    132s] -     CLKINVX20TR  rise   0.048   0.211   0.058  0.097  (160.000,128.000)    0.800     3     
[03/23 22:05:44    132s] CTS_ccl_a_inv_00016/A
[03/23 22:05:44    132s] -     CLKINVX16TR  rise   0.001   0.212   0.058  -      (145.600,98.800)    43.600   -       
[03/23 22:05:44    132s] CTS_ccl_a_inv_00016/Y
[03/23 22:05:44    132s] -     CLKINVX16TR  fall   0.049   0.262   0.067  0.103  (146.400,97.600)     2.000     3     
[03/23 22:05:44    132s] accumulation0/CTS_ccl_a_inv_00002/A
[03/23 22:05:44    132s] -     CLKINVX16TR  fall   0.009   0.271   0.069  -      (84.800,30.400)    128.800   -       
[03/23 22:05:44    132s] accumulation0/CTS_ccl_a_inv_00002/Y
[03/23 22:05:44    132s] -     CLKINVX16TR  rise   0.039   0.310   0.037  0.037  (84.000,31.600)      2.000     5     
[03/23 22:05:44    132s] accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:44    132s] -     DFFQX1TR     rise   0.000   0.311   0.037  -      (88.400,15.600)     20.400   -       
[03/23 22:05:44    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] Timing for timing corner bestDelay:hold.early, max clock_path:
[03/23 22:05:44    132s] ==============================================================
[03/23 22:05:44    132s] 
[03/23 22:05:44    132s] PathID    : 6
[03/23 22:05:44    132s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 22:05:44    132s] Start     : clk
[03/23 22:05:44    132s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG218_S1/CK
[03/23 22:05:44    132s] Delay     : 0.359
[03/23 22:05:45    132s] 
[03/23 22:05:45    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:45    132s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 22:05:45    132s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 22:05:45    132s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 22:05:45    132s] clk
[03/23 22:05:45    132s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -            1    
[03/23 22:05:45    132s] CTS_ccl_inv_00026/A
[03/23 22:05:45    132s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (7.200,12.000)      19.200   -       
[03/23 22:05:45    132s] CTS_ccl_inv_00026/Y
[03/23 22:05:45    132s] -     CLKINVX8TR   fall   0.046   0.046   0.046  0.029  (8.000,12.000)       0.800      1    
[03/23 22:05:45    132s] CTS_ccl_a_inv_00025/A
[03/23 22:05:45    132s] -     CLKINVX20TR  fall   0.000   0.046   0.046  -      (12.000,12.400)      4.400   -       
[03/23 22:05:45    132s] CTS_ccl_a_inv_00025/Y
[03/23 22:05:45    132s] -     CLKINVX20TR  rise   0.043   0.089   0.070  0.121  (12.400,12.800)      0.800      1    
[03/23 22:05:45    132s] CTS_ccl_a_inv_00024/A
[03/23 22:05:45    132s] -     CLKINVX20TR  rise   0.027   0.116   0.086  -      (159.600,98.800)   233.200   -       
[03/23 22:05:45    132s] CTS_ccl_a_inv_00024/Y
[03/23 22:05:45    132s] -     CLKINVX20TR  fall   0.045   0.161   0.050  0.076  (160.000,99.200)     0.800      2    
[03/23 22:05:45    132s] buff_mult_arr0/CTS_ccl_a_inv_00022/A
[03/23 22:05:45    132s] -     CLKINVX20TR  fall   0.003   0.164   0.050  -      (159.600,224.800)  126.000   -       
[03/23 22:05:45    132s] buff_mult_arr0/CTS_ccl_a_inv_00022/Y
[03/23 22:05:45    132s] -     CLKINVX20TR  rise   0.044   0.209   0.057  0.091  (159.200,224.400)    0.800      3    
[03/23 22:05:45    132s] buff_mult_arr0/CTS_ccl_a_inv_00020/A
[03/23 22:05:45    132s] -     CLKINVX16TR  rise   0.006   0.215   0.058  -      (158.800,325.600)  101.600   -       
[03/23 22:05:45    132s] buff_mult_arr0/CTS_ccl_a_inv_00020/Y
[03/23 22:05:45    132s] -     CLKINVX16TR  fall   0.060   0.274   0.076  0.122  (158.000,326.800)    2.000      4    
[03/23 22:05:45    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/A
[03/23 22:05:45    132s] -     CLKINVX20TR  fall   0.003   0.278   0.076  -      (171.200,336.400)   22.800   -       
[03/23 22:05:45    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/Y
[03/23 22:05:45    132s] -     CLKINVX20TR  rise   0.072   0.350   0.094  0.166  (170.800,336.800)    0.800     54    
[03/23 22:05:45    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG218_S1/CK
[03/23 22:05:45    132s] -     DFFQX1TR     rise   0.009   0.359   0.095  -      (250.800,351.200)   94.400   -       
[03/23 22:05:45    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:45    132s] 
[03/23 22:05:45    132s] Timing for timing corner bestDelay:hold.late, min clock_path:
[03/23 22:05:45    132s] =============================================================
[03/23 22:05:45    132s] 
[03/23 22:05:45    132s] PathID    : 7
[03/23 22:05:45    132s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 22:05:45    132s] Start     : clk
[03/23 22:05:45    132s] End       : accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:45    132s] Delay     : 0.311
[03/23 22:05:45    132s] 
[03/23 22:05:45    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:45    132s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 22:05:45    132s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 22:05:45    132s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 22:05:45    132s] clk
[03/23 22:05:45    132s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -           1     
[03/23 22:05:45    132s] CTS_ccl_inv_00026/A
[03/23 22:05:45    132s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (7.200,12.000)      19.200   -       
[03/23 22:05:45    132s] CTS_ccl_inv_00026/Y
[03/23 22:05:45    132s] -     CLKINVX8TR   fall   0.046   0.046   0.046  0.029  (8.000,12.000)       0.800     1     
[03/23 22:05:45    132s] CTS_ccl_a_inv_00025/A
[03/23 22:05:45    132s] -     CLKINVX20TR  fall   0.001   0.047   0.046  -      (12.000,12.400)      4.400   -       
[03/23 22:05:45    132s] CTS_ccl_a_inv_00025/Y
[03/23 22:05:45    132s] -     CLKINVX20TR  rise   0.043   0.090   0.070  0.121  (12.400,12.800)      0.800     1     
[03/23 22:05:45    132s] CTS_ccl_a_inv_00024/A
[03/23 22:05:45    132s] -     CLKINVX20TR  rise   0.027   0.116   0.086  -      (159.600,98.800)   233.200   -       
[03/23 22:05:45    132s] CTS_ccl_a_inv_00024/Y
[03/23 22:05:45    132s] -     CLKINVX20TR  fall   0.045   0.162   0.050  0.076  (160.000,99.200)     0.800     2     
[03/23 22:05:45    132s] CTS_ccl_a_inv_00023/A
[03/23 22:05:45    132s] -     CLKINVX20TR  fall   0.002   0.164   0.050  -      (159.600,127.600)   28.800   -       
[03/23 22:05:45    132s] CTS_ccl_a_inv_00023/Y
[03/23 22:05:45    132s] -     CLKINVX20TR  rise   0.048   0.212   0.058  0.097  (160.000,128.000)    0.800     3     
[03/23 22:05:45    132s] CTS_ccl_a_inv_00016/A
[03/23 22:05:45    132s] -     CLKINVX16TR  rise   0.001   0.213   0.058  -      (145.600,98.800)    43.600   -       
[03/23 22:05:45    132s] CTS_ccl_a_inv_00016/Y
[03/23 22:05:45    132s] -     CLKINVX16TR  fall   0.049   0.262   0.067  0.103  (146.400,97.600)     2.000     3     
[03/23 22:05:45    132s] accumulation0/CTS_ccl_a_inv_00002/A
[03/23 22:05:45    132s] -     CLKINVX16TR  fall   0.009   0.272   0.069  -      (84.800,30.400)    128.800   -       
[03/23 22:05:45    132s] accumulation0/CTS_ccl_a_inv_00002/Y
[03/23 22:05:45    132s] -     CLKINVX16TR  rise   0.039   0.311   0.037  0.037  (84.000,31.600)      2.000     5     
[03/23 22:05:45    132s] accumulation0/clk_r_REG55_S3/CK
[03/23 22:05:45    132s] -     DFFQX1TR     rise   0.000   0.311   0.037  -      (88.400,15.600)     20.400   -       
[03/23 22:05:45    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:45    132s] 
[03/23 22:05:45    132s] Timing for timing corner bestDelay:hold.late, max clock_path:
[03/23 22:05:45    132s] =============================================================
[03/23 22:05:45    132s] 
[03/23 22:05:45    132s] PathID    : 8
[03/23 22:05:45    132s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 22:05:45    132s] Start     : clk
[03/23 22:05:45    132s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG218_S1/CK
[03/23 22:05:45    132s] Delay     : 0.359
[03/23 22:05:45    132s] 
[03/23 22:05:45    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:45    132s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 22:05:45    132s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 22:05:45    132s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 22:05:45    132s] clk
[03/23 22:05:45    132s] -     -            rise   -       0.000   0.083  0.014  (0.000,0.000)      -            1    
[03/23 22:05:45    132s] CTS_ccl_inv_00026/A
[03/23 22:05:45    132s] -     CLKINVX8TR   rise   0.000   0.000   0.083  -      (7.200,12.000)      19.200   -       
[03/23 22:05:45    132s] CTS_ccl_inv_00026/Y
[03/23 22:05:45    132s] -     CLKINVX8TR   fall   0.046   0.046   0.046  0.029  (8.000,12.000)       0.800      1    
[03/23 22:05:45    132s] CTS_ccl_a_inv_00025/A
[03/23 22:05:45    132s] -     CLKINVX20TR  fall   0.001   0.047   0.046  -      (12.000,12.400)      4.400   -       
[03/23 22:05:45    132s] CTS_ccl_a_inv_00025/Y
[03/23 22:05:45    132s] -     CLKINVX20TR  rise   0.043   0.090   0.070  0.121  (12.400,12.800)      0.800      1    
[03/23 22:05:45    132s] CTS_ccl_a_inv_00024/A
[03/23 22:05:45    132s] -     CLKINVX20TR  rise   0.027   0.116   0.086  -      (159.600,98.800)   233.200   -       
[03/23 22:05:45    132s] CTS_ccl_a_inv_00024/Y
[03/23 22:05:45    132s] -     CLKINVX20TR  fall   0.045   0.162   0.050  0.076  (160.000,99.200)     0.800      2    
[03/23 22:05:45    132s] buff_mult_arr0/CTS_ccl_a_inv_00022/A
[03/23 22:05:45    132s] -     CLKINVX20TR  fall   0.003   0.165   0.050  -      (159.600,224.800)  126.000   -       
[03/23 22:05:45    132s] buff_mult_arr0/CTS_ccl_a_inv_00022/Y
[03/23 22:05:45    132s] -     CLKINVX20TR  rise   0.044   0.209   0.057  0.091  (159.200,224.400)    0.800      3    
[03/23 22:05:45    132s] buff_mult_arr0/CTS_ccl_a_inv_00020/A
[03/23 22:05:45    132s] -     CLKINVX16TR  rise   0.006   0.215   0.058  -      (158.800,325.600)  101.600   -       
[03/23 22:05:45    132s] buff_mult_arr0/CTS_ccl_a_inv_00020/Y
[03/23 22:05:45    132s] -     CLKINVX16TR  fall   0.060   0.275   0.076  0.122  (158.000,326.800)    2.000      4    
[03/23 22:05:45    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/A
[03/23 22:05:45    132s] -     CLKINVX20TR  fall   0.003   0.278   0.076  -      (171.200,336.400)   22.800   -       
[03/23 22:05:45    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/Y
[03/23 22:05:45    132s] -     CLKINVX20TR  rise   0.072   0.350   0.094  0.166  (170.800,336.800)    0.800     54    
[03/23 22:05:45    132s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG218_S1/CK
[03/23 22:05:45    132s] -     DFFQX1TR     rise   0.009   0.359   0.095  -      (250.800,351.200)   94.400   -       
[03/23 22:05:45    132s] ---------------------------------------------------------------------------------------------------
[03/23 22:05:45    132s] 
[03/23 22:05:45    132s] 
[03/23 22:05:45    132s] <CMD> saveDesign db/PE_top_placed_cts.enc
[03/23 22:05:45    132s] #% Begin save design ... (date=03/23 22:05:45, mem=2544.0M)
[03/23 22:05:45    132s] % Begin Save ccopt configuration ... (date=03/23 22:05:45, mem=2544.0M)
[03/23 22:05:45    132s] % End Save ccopt configuration ... (date=03/23 22:05:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2544.0M, current mem=2544.0M)
[03/23 22:05:45    132s] % Begin Save netlist data ... (date=03/23 22:05:45, mem=2544.0M)
[03/23 22:05:45    132s] Writing Binary DB to db/PE_top_placed_cts.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:05:45    132s] % End Save netlist data ... (date=03/23 22:05:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2546.2M, current mem=2546.2M)
[03/23 22:05:45    132s] Saving symbol-table file in separate thread ...
[03/23 22:05:45    132s] Saving congestion map file in separate thread ...
[03/23 22:05:45    132s] Saving congestion map file db/PE_top_placed_cts.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:05:45    132s] % Begin Save AAE data ... (date=03/23 22:05:45, mem=2546.2M)
[03/23 22:05:45    132s] Saving AAE Data ...
[03/23 22:05:45    132s] % End Save AAE data ... (date=03/23 22:05:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2546.2M, current mem=2546.2M)
[03/23 22:05:45    132s] Saving preference file db/PE_top_placed_cts.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:05:45    132s] Saving mode setting ...
[03/23 22:05:45    132s] Saving global file ...
[03/23 22:05:45    132s] Saving Drc markers ...
[03/23 22:05:45    132s] ... No Drc file written since there is no markers found.
[03/23 22:05:45    132s] % Begin Save routing data ... (date=03/23 22:05:45, mem=2546.6M)
[03/23 22:05:45    132s] Saving route file ...
[03/23 22:05:46    132s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3360.8M) ***
[03/23 22:05:46    132s] % End Save routing data ... (date=03/23 22:05:46, total cpu=0:00:00.0, real=0:00:01.0, peak res=2546.8M, current mem=2546.8M)
[03/23 22:05:46    132s] Saving special route data file in separate thread ...
[03/23 22:05:46    132s] Saving PG file in separate thread ...
[03/23 22:05:46    132s] Saving placement file in separate thread ...
[03/23 22:05:46    132s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:05:46    132s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:05:46    132s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:05:46    132s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3390.8M) ***
[03/23 22:05:46    132s] Saving PG file db/PE_top_placed_cts.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:05:46 2023)
[03/23 22:05:46    132s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3390.8M) ***
[03/23 22:05:46    132s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:05:46    132s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:05:46    132s] Saving property file db/PE_top_placed_cts.enc.dat.tmp/PE_top.prop
[03/23 22:05:46    132s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3382.8M) ***
[03/23 22:05:46    132s] #Saving pin access data to file db/PE_top_placed_cts.enc.dat.tmp/PE_top.apa ...
[03/23 22:05:47    132s] #
[03/23 22:05:47    132s] Saving rc congestion map db/PE_top_placed_cts.enc.dat.tmp/PE_top.congmap.gz ...
[03/23 22:05:47    132s] Saving preRoute extracted patterns in file 'db/PE_top_placed_cts.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:05:47    132s] Saving preRoute extraction data in directory 'db/PE_top_placed_cts.enc.dat.tmp/extraction/' ...
[03/23 22:05:47    132s] Checksum of RCGrid density data::96
[03/23 22:05:47    132s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:05:47    132s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:05:47    132s] % Begin Save power constraints data ... (date=03/23 22:05:47, mem=2547.2M)
[03/23 22:05:47    132s] % End Save power constraints data ... (date=03/23 22:05:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2547.2M, current mem=2547.2M)
[03/23 22:05:47    133s] Generated self-contained design PE_top_placed_cts.enc.dat.tmp
[03/23 22:05:48    133s] #% End save design ... (date=03/23 22:05:48, total cpu=0:00:00.8, real=0:00:03.0, peak res=2547.4M, current mem=2547.4M)
[03/23 22:05:48    133s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:05:48    133s] 
[03/23 22:05:48    133s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeWithSiDriven true -routeSiEffort max -routeWithSiPostRouteFix true
[03/23 22:05:48    133s] <CMD> setNanoRouteMode -drouteFixAntenna true -drouteAutoStop false -routeDeleteAntennaReroute true -routeAntennaCellName ANTENNATR -routeInsertAntennaDiode true
[03/23 22:05:48    133s] <CMD> setNanoRouteMode -droutePostRouteSwapVia false -routeConcurrentMinimizeViaCountEffort medium -routeWithViaInPin true -drouteUseMultiCutViaEffort medium -routeBottomRoutingLayer 2 -routeTopRoutingLayer 4 -drouteOnGridOnly none
[03/23 22:05:48    133s] #WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[03/23 22:05:48    133s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 22:05:48    133s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 22:05:48    133s] <CMD> routeDesign -globalDetail
[03/23 22:05:48    133s] #% Begin routeDesign (date=03/23 22:05:48, mem=2547.4M)
[03/23 22:05:48    133s] ### Time Record (routeDesign) is installed.
[03/23 22:05:48    133s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2547.41 (MB), peak = 2841.29 (MB)
[03/23 22:05:48    133s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/23 22:05:48    133s] #**INFO: setDesignMode -flowEffort standard
[03/23 22:05:48    133s] #**INFO: setDesignMode -powerEffort none
[03/23 22:05:48    133s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/23 22:05:48    133s] **INFO: User settings:
[03/23 22:05:48    133s] setNanoRouteMode -drouteAutoStop                         false
[03/23 22:05:48    133s] setNanoRouteMode -drouteFixAntenna                       true
[03/23 22:05:48    133s] setNanoRouteMode -drouteOnGridOnly                       none
[03/23 22:05:48    133s] setNanoRouteMode -droutePostRouteSwapVia                 false
[03/23 22:05:48    133s] setNanoRouteMode -drouteUseMultiCutViaEffort             medium
[03/23 22:05:48    133s] setNanoRouteMode -extractThirdPartyCompatible            false
[03/23 22:05:48    133s] setNanoRouteMode -grouteExpTdStdDelay                    22.7
[03/23 22:05:48    133s] setNanoRouteMode -routeAntennaCellName                   ANTENNATR
[03/23 22:05:48    133s] setNanoRouteMode -routeBottomRoutingLayer                2
[03/23 22:05:48    133s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort  medium
[03/23 22:05:48    133s] setNanoRouteMode -routeDeleteAntennaReroute              true
[03/23 22:05:48    133s] setNanoRouteMode -routeInsertAntennaDiode                true
[03/23 22:05:48    133s] setNanoRouteMode -routeSiEffort                          max
[03/23 22:05:48    133s] setNanoRouteMode -routeTopRoutingLayer                   4
[03/23 22:05:48    133s] setNanoRouteMode -routeWithSiDriven                      true
[03/23 22:05:48    133s] setNanoRouteMode -routeWithSiPostRouteFix                true
[03/23 22:05:48    133s] setNanoRouteMode -routeWithTimingDriven                  true
[03/23 22:05:48    133s] setNanoRouteMode -routeWithViaInPin                      true
[03/23 22:05:48    133s] setDesignMode -process                                   130
[03/23 22:05:48    133s] setExtractRCMode -coupling_c_th                          0.4
[03/23 22:05:48    133s] setExtractRCMode -effortLevel                            medium
[03/23 22:05:48    133s] setExtractRCMode -engine                                 preRoute
[03/23 22:05:48    133s] setExtractRCMode -relative_c_th                          1
[03/23 22:05:48    133s] setExtractRCMode -total_c_th                             0
[03/23 22:05:48    133s] setDelayCalMode -enable_high_fanout                      true
[03/23 22:05:48    133s] setDelayCalMode -engine                                  aae
[03/23 22:05:48    133s] setDelayCalMode -ignoreNetLoad                           false
[03/23 22:05:48    133s] setDelayCalMode -socv_accuracy_mode                      low
[03/23 22:05:48    133s] setSIMode -separate_delta_delay_on_data                  true
[03/23 22:05:48    133s] 
[03/23 22:05:48    133s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/23 22:05:48    133s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/23 22:05:48    133s] OPERPROF: Starting checkPlace at level 1, MEM:3366.8M, EPOCH TIME: 1679623548.133944
[03/23 22:05:48    133s] Processing tracks to init pin-track alignment.
[03/23 22:05:48    133s] z: 2, totalTracks: 1
[03/23 22:05:48    133s] z: 4, totalTracks: 1
[03/23 22:05:48    133s] z: 6, totalTracks: 1
[03/23 22:05:48    133s] z: 8, totalTracks: 1
[03/23 22:05:48    133s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:05:48    133s] All LLGs are deleted
[03/23 22:05:48    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:48    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:48    133s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3366.8M, EPOCH TIME: 1679623548.136733
[03/23 22:05:48    133s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3366.8M, EPOCH TIME: 1679623548.136975
[03/23 22:05:48    133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3366.8M, EPOCH TIME: 1679623548.137165
[03/23 22:05:48    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:48    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:48    133s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3462.8M, EPOCH TIME: 1679623548.140200
[03/23 22:05:48    133s] Max number of tech site patterns supported in site array is 256.
[03/23 22:05:48    133s] Core basic site is IBM13SITE
[03/23 22:05:48    133s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3462.8M, EPOCH TIME: 1679623548.140495
[03/23 22:05:48    133s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 22:05:48    133s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 22:05:48    133s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.004, MEM:3462.8M, EPOCH TIME: 1679623548.144590
[03/23 22:05:48    133s] SiteArray: non-trimmed site array dimensions = 135 x 715
[03/23 22:05:48    133s] SiteArray: use 520,192 bytes
[03/23 22:05:48    133s] SiteArray: current memory after site array memory allocation 3462.8M
[03/23 22:05:48    133s] SiteArray: FP blocked sites are writable
[03/23 22:05:48    133s] SiteArray: number of non floorplan blocked sites for llg default is 96525
[03/23 22:05:48    133s] Atter site array init, number of instance map data is 0.
[03/23 22:05:48    133s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.015, REAL:0.009, MEM:3430.8M, EPOCH TIME: 1679623548.149474
[03/23 22:05:48    133s] 
[03/23 22:05:48    133s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:05:48    133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:3366.8M, EPOCH TIME: 1679623548.150415
[03/23 22:05:48    133s] Begin checking placement ... (start mem=3366.8M, init mem=3366.8M)
[03/23 22:05:48    133s] Begin checking exclusive groups violation ...
[03/23 22:05:48    133s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 22:05:48    133s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 22:05:48    133s] 
[03/23 22:05:48    133s] Running CheckPlace using 6 threads!...
[03/23 22:05:48    133s] 
[03/23 22:05:48    133s] ...checkPlace MT is done!
[03/23 22:05:48    133s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3366.8M, EPOCH TIME: 1679623548.163723
[03/23 22:05:48    133s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3366.8M, EPOCH TIME: 1679623548.165630
[03/23 22:05:48    133s] *info: Placed = 2626           (Fixed = 30)
[03/23 22:05:48    133s] *info: Unplaced = 0           
[03/23 22:05:48    133s] Placement Density:24.98%(34720/138996)
[03/23 22:05:48    133s] Placement Density (including fixed std cells):24.98%(34720/138996)
[03/23 22:05:48    133s] All LLGs are deleted
[03/23 22:05:48    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2626).
[03/23 22:05:48    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:48    133s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3366.8M, EPOCH TIME: 1679623548.167285
[03/23 22:05:48    133s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3366.8M, EPOCH TIME: 1679623548.167582
[03/23 22:05:48    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:48    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:05:48    133s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3366.8M)
[03/23 22:05:48    133s] OPERPROF: Finished checkPlace at level 1, CPU:0.058, REAL:0.035, MEM:3366.8M, EPOCH TIME: 1679623548.168761
[03/23 22:05:48    133s] 
[03/23 22:05:48    133s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/23 22:05:48    133s] *** Changed status on (31) nets in Clock.
[03/23 22:05:48    133s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3366.8M) ***
[03/23 22:05:48    133s] % Begin globalDetailRoute (date=03/23 22:05:48, mem=2547.5M)
[03/23 22:05:48    133s] 
[03/23 22:05:48    133s] globalDetailRoute
[03/23 22:05:48    133s] 
[03/23 22:05:48    133s] #Start globalDetailRoute on Thu Mar 23 22:05:48 2023
[03/23 22:05:48    133s] #
[03/23 22:05:48    133s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:05:48    133s] ### Time Record (Pre Callback) is installed.
[03/23 22:05:48    133s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:05:48    133s] ### Time Record (DB Import) is installed.
[03/23 22:05:48    133s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:05:48    133s] #Generating timing data, please wait...
[03/23 22:05:48    133s] #2693 total nets, 2693 already routed, 2693 will ignore in trialRoute
[03/23 22:05:48    133s] ### run_trial_route starts on Thu Mar 23 22:05:48 2023 with memory = 2529.01 (MB), peak = 2841.29 (MB)
[03/23 22:05:48    133s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:48    133s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:48    133s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 22:05:48    133s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 22:05:48    133s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --1.03 [6]--
[03/23 22:05:48    133s] ### dump_timing_file starts on Thu Mar 23 22:05:48 2023 with memory = 2437.57 (MB), peak = 2841.29 (MB)
[03/23 22:05:48    133s] ### extractRC starts on Thu Mar 23 22:05:48 2023 with memory = 2437.57 (MB), peak = 2841.29 (MB)
[03/23 22:05:48    133s] {RT rc-typ 0 4 4 0}
[03/23 22:05:48    133s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --1.05 [6]--
[03/23 22:05:48    133s] ### view setupAnalysis is active and enabled.
[03/23 22:05:48    133s] 0 out of 1 active views are pruned
[03/23 22:05:48    133s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2437.15 (MB), peak = 2841.29 (MB)
[03/23 22:05:48    133s] ### generate_timing_data starts on Thu Mar 23 22:05:48 2023 with memory = 2437.15 (MB), peak = 2841.29 (MB)
[03/23 22:05:48    133s] #Reporting timing...
[03/23 22:05:48    133s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/23 22:05:48    133s] ### report_timing starts on Thu Mar 23 22:05:48 2023 with memory = 2531.27 (MB), peak = 2841.29 (MB)
[03/23 22:05:48    134s] ### report_timing cpu:00:00:01, real:00:00:00, mem:2.5 GB, peak:2.8 GB --2.50 [6]--
[03/23 22:05:48    134s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
[03/23 22:05:48    134s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2590.73 (MB), peak = 2841.29 (MB)
[03/23 22:05:48    134s] #Library Standard Delay: 22.70ps
[03/23 22:05:48    134s] #Slack threshold: 45.40ps
[03/23 22:05:48    134s] ### generate_net_cdm_timing starts on Thu Mar 23 22:05:48 2023 with memory = 2590.73 (MB), peak = 2841.29 (MB)
[03/23 22:05:48    134s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.8 GB --2.08 [6]--
[03/23 22:05:48    134s] #*** Analyzed 16 timing critical paths, and collected 10.
[03/23 22:05:48    134s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2591.72 (MB), peak = 2841.29 (MB)
[03/23 22:05:48    134s] ### Use bna from skp: 0
[03/23 22:05:48    134s] 
[03/23 22:05:48    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:05:48    134s] TLC MultiMap info (StdDelay):
[03/23 22:05:48    134s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:48    134s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:48    134s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:05:48    134s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:05:48    134s]  Setting StdDelay to: 22.7ps
[03/23 22:05:48    134s] 
[03/23 22:05:48    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:05:48    134s] {RT rc-typ 0 4 4 0}
[03/23 22:05:49    135s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2598.04 (MB), peak = 2841.29 (MB)
[03/23 22:05:49    135s] #Default setup view is reset to setupAnalysis.
[03/23 22:05:49    135s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2598.04 (MB), peak = 2841.29 (MB)
[03/23 22:05:49    135s] ### generate_timing_data cpu:00:00:02, real:00:00:01, mem:2.5 GB, peak:2.8 GB --1.45 [6]--
[03/23 22:05:49    135s] #Current view: setupAnalysis 
[03/23 22:05:49    135s] #Current enabled view: setupAnalysis 
[03/23 22:05:49    135s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2599.33 (MB), peak = 2841.29 (MB)
[03/23 22:05:49    135s] ### dump_timing_file cpu:00:00:02, real:00:00:01, mem:2.5 GB, peak:2.8 GB --1.48 [6]--
[03/23 22:05:49    135s] #Done generating timing data.
[03/23 22:05:49    135s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:05:49    135s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/23 22:05:49    135s] ### Net info: total nets: 2695
[03/23 22:05:49    135s] ### Net info: dirty nets: 2
[03/23 22:05:49    135s] ### Net info: marked as disconnected nets: 0
[03/23 22:05:49    135s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:05:49    135s] #num needed restored net=0
[03/23 22:05:49    135s] #need_extraction net=0 (total=2695)
[03/23 22:05:49    135s] ### Net info: fully routed nets: 31
[03/23 22:05:49    135s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:05:49    135s] ### Net info: unrouted nets: 2662
[03/23 22:05:49    135s] ### Net info: re-extraction nets: 0
[03/23 22:05:49    135s] ### Net info: ignored nets: 0
[03/23 22:05:49    135s] ### Net info: skip routing nets: 0
[03/23 22:05:49    135s] ### import design signature (9): route=833476202 fixed_route=1914325587 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=624918175 dirty_area=0 del_dirty_area=0 cell=1421152178 placement=2016035463 pin_access=1794356711 inst_pattern=1
[03/23 22:05:49    135s] ### Time Record (DB Import) is uninstalled.
[03/23 22:05:49    135s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:05:49    135s] #RTESIG:78da9594cd4fc24010c53dfb574c160e9808ee4cf7f38809573404bd926a1768524ad28f
[03/23 22:05:49    135s] #       44ff7b174d4c30d2597add5fdebcf776a7a3f1eb62058270866adaa2f41b84e58a481a72
[03/23 22:05:49    135s] #       5334e41f0837f1e8e551dc8ec64fcf6b5408dbbc6a034cde8ec7ea1efa3634d086ae2beb
[03/23 22:05:49    135s] #       dddd0f43de9c33c5679d1fca7728c236efabee0f6e320b5dd30f291aa740d4c73a0898b4
[03/23 22:05:49    135s] #       5d130ffec5ac4410df93192e4e14875094fd6118f4deb36963698af38f48e719871bc153
[03/23 22:05:49    135s] #       cb57e157a99352206752cbf8c1645b1df3ee7fd7641c887db9db0fb714c3250a6612d9aa
[03/23 22:05:49    135s] #       1439be73a508144ccaba0bbbd05c62344c4946639235a62c824e0333c0994e00bd044a51
[03/23 22:05:49    135s] #       d432633bd1a8121893c0589ed1093adaf14c6c8a6866131a709e553351837d15469ab4bd
[03/23 22:05:49    135s] #       46935096750462be5c2f96cbf97ac5085a8f40cc83b43ed59e4bb827e7a25adbe5759137
[03/23 22:05:49    135s] #       45d40b757fb844dadfbfe7458aa4d3dc4c42e97886644c997f0c4724348adb60429781e0
[03/23 22:05:49    135s] #       749ce22d3993c0589e893b2d4ed0454f375ffca339da
[03/23 22:05:49    135s] #
[03/23 22:05:49    135s] ### Time Record (Data Preparation) is installed.
[03/23 22:05:49    135s] #RTESIG:78da95944d4b033110863dfb2b86b4870a76cdcce6f358a1d72aa57a2dab9bb60bed2eec
[03/23 22:05:49    135s] #       07e8bf3755102ab693ee350f4fdebc9bc968fc3a5f8220cc504d3b947e8db0581249436e
[03/23 22:05:49    135s] #       8a86fc03e13a2ebd3c8adbd1f8e979850a6153ecbb0093b7a6d9dfc3d08516bad0f755bd
[03/23 22:05:49    135s] #       bdfb61c89b53a6fcac8b43f50e65d814c3beff839bdc42df0e978cc629107553070193ae
[03/23 22:05:49    135s] #       6fe3c2bf989508e27b67868b3b8a4328abe17019f4deb3a78da5292e3f229d9ef1722378
[03/23 22:05:49    135s] #       6cf92afc2a3b290532935ac60f269b7d53f4ffa726e340ecaaedee724bf17089c25c225b
[03/23 22:05:49    135s] #       9522c777ae1481824955f7611bda738c8629c9184cb2c19445d069600e98e904d04ba014
[03/23 22:05:49    135s] #       a39639db894695c09804c6f28c4ef068c733b129a2cc2634e03c6b33d1c1de0a234dda5c
[03/23 22:05:49    135s] #       a34928cb3a02315bace68bc56cb56484d623107321ad4f8de712fe9373d1d6f5455d166d
[03/23 22:05:49    135s] #       197da11e0ee748fbfb7a9ea77c9cbb94c793a4d35c3842e9788664aca3f860b643a3b851
[03/23 22:05:49    135s] #       27743908cee3141fc99904c6f24c1c7e7184ce66baf90262764692
[03/23 22:05:49    135s] #
[03/23 22:05:49    135s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:05:49    135s] ### Time Record (Global Routing) is installed.
[03/23 22:05:49    135s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:05:49    135s] ### Time Record (Data Preparation) is installed.
[03/23 22:05:49    135s] #Start routing data preparation on Thu Mar 23 22:05:49 2023
[03/23 22:05:49    135s] #
[03/23 22:05:49    135s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:05:49    135s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:05:49    135s] #Voltage range [0.000 - 1.200] has 2693 nets.
[03/23 22:05:49    135s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:05:49    135s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:05:49    135s] #Build and mark too close pins for the same net.
[03/23 22:05:49    135s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:05:49    135s] #Rebuild pin access data for design.
[03/23 22:05:49    135s] #Rebuild pin access data for option change.
[03/23 22:05:49    135s] #Initial pin access analysis.
[03/23 22:05:50    136s] #Detail pin access analysis.
[03/23 22:05:50    136s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:05:50    136s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:05:50    136s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:05:50    136s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:05:50    136s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:05:50    136s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:05:50    136s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:05:50    136s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:05:50    136s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:05:50    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2616.50 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] #Regenerating Ggrids automatically.
[03/23 22:05:50    136s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:05:50    136s] #Using automatically generated G-grids.
[03/23 22:05:50    136s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:05:50    136s] #Done routing data preparation.
[03/23 22:05:50    136s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2619.28 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Summary of active signal nets routing constraints set by OPT:
[03/23 22:05:50    136s] #	preferred routing layers      : 0
[03/23 22:05:50    136s] #	preferred routing layer effort: 0
[03/23 22:05:50    136s] #	preferred extra space         : 0
[03/23 22:05:50    136s] #	preferred multi-cut via       : 0
[03/23 22:05:50    136s] #	avoid detour                  : 0
[03/23 22:05:50    136s] #	expansion ratio               : 0
[03/23 22:05:50    136s] #	net priority                  : 0
[03/23 22:05:50    136s] #	s2s control                   : 0
[03/23 22:05:50    136s] #	avoid chaining                : 0
[03/23 22:05:50    136s] #	inst-based stacking via       : 0
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Summary of active signal nets routing constraints set by USER:
[03/23 22:05:50    136s] #	preferred routing layers      : 0
[03/23 22:05:50    136s] #	preferred routing layer effort     : 0
[03/23 22:05:50    136s] #	preferred extra space              : 0
[03/23 22:05:50    136s] #	preferred multi-cut via            : 0
[03/23 22:05:50    136s] #	avoid detour                       : 0
[03/23 22:05:50    136s] #	net weight                         : 0
[03/23 22:05:50    136s] #	avoid chaining                     : 0
[03/23 22:05:50    136s] #	cell-based stacking via (required) : 0
[03/23 22:05:50    136s] #	cell-based stacking via (optional) : 0
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Start timing driven prevention iteration...
[03/23 22:05:50    136s] ### td_prevention_read_timing_data starts on Thu Mar 23 22:05:50 2023 with memory = 2619.28 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #----------------------------------------------------
[03/23 22:05:50    136s] # Summary of active signal nets routing constraints
[03/23 22:05:50    136s] #+--------------------------+-----------+
[03/23 22:05:50    136s] #+--------------------------+-----------+
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #----------------------------------------------------
[03/23 22:05:50    136s] #Done timing-driven prevention
[03/23 22:05:50    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2619.28 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:05:50    136s] #Total number of routable nets = 2693.
[03/23 22:05:50    136s] #Total number of nets in the design = 2695.
[03/23 22:05:50    136s] #2667 routable nets do not have any wires.
[03/23 22:05:50    136s] #26 routable nets have routed wires.
[03/23 22:05:50    136s] #2667 nets will be global routed.
[03/23 22:05:50    136s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:05:50    136s] #26 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:05:50    136s] #Using multithreading with 6 threads.
[03/23 22:05:50    136s] ### Time Record (Data Preparation) is installed.
[03/23 22:05:50    136s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Finished routing data preparation on Thu Mar 23 22:05:50 2023
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Cpu time = 00:00:00
[03/23 22:05:50    136s] #Elapsed time = 00:00:00
[03/23 22:05:50    136s] #Increased memory = 0.00 (MB)
[03/23 22:05:50    136s] #Total memory = 2619.28 (MB)
[03/23 22:05:50    136s] #Peak memory = 2841.29 (MB)
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:05:50    136s] ### Time Record (Global Routing) is installed.
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Start global routing on Thu Mar 23 22:05:50 2023
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Start global routing initialization on Thu Mar 23 22:05:50 2023
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Number of eco nets is 5
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Start global routing data preparation on Thu Mar 23 22:05:50 2023
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 22:05:50 2023 with memory = 2619.28 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.01 [6]--
[03/23 22:05:50    136s] #Start routing resource analysis on Thu Mar 23 22:05:50 2023
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] ### init_is_bin_blocked starts on Thu Mar 23 22:05:50 2023 with memory = 2619.28 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.98 [6]--
[03/23 22:05:50    136s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 22:05:50 2023 with memory = 2619.70 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --2.95 [6]--
[03/23 22:05:50    136s] ### adjust_flow_cap starts on Thu Mar 23 22:05:50 2023 with memory = 2620.35 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.06 [6]--
[03/23 22:05:50    136s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:05:50 2023 with memory = 2621.15 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:50    136s] ### set_via_blocked starts on Thu Mar 23 22:05:50 2023 with memory = 2621.15 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.10 [6]--
[03/23 22:05:50    136s] ### copy_flow starts on Thu Mar 23 22:05:50 2023 with memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.24 [6]--
[03/23 22:05:50    136s] #Routing resource analysis is done on Thu Mar 23 22:05:50 2023
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] ### report_flow_cap starts on Thu Mar 23 22:05:50 2023 with memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] #  Resource Analysis:
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 22:05:50    136s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 22:05:50    136s] #  --------------------------------------------------------------
[03/23 22:05:50    136s] #  M2             V         558         191        2294     3.05%
[03/23 22:05:50    136s] #  M3             H         498         751        2294    57.59%
[03/23 22:05:50    136s] #  M4             V         382         367        2294    44.25%
[03/23 22:05:50    136s] #  --------------------------------------------------------------
[03/23 22:05:50    136s] #  Total                   1439      44.82%        6882    34.96%
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #  31 nets (1.15%) with 1 preferred extra spacing.
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.06 [6]--
[03/23 22:05:50    136s] ### analyze_m2_tracks starts on Thu Mar 23 22:05:50 2023 with memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:50    136s] ### report_initial_resource starts on Thu Mar 23 22:05:50 2023 with memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.99 [6]--
[03/23 22:05:50    136s] ### mark_pg_pins_accessibility starts on Thu Mar 23 22:05:50 2023 with memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.99 [6]--
[03/23 22:05:50    136s] ### set_net_region starts on Thu Mar 23 22:05:50 2023 with memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Global routing data preparation is done on Thu Mar 23 22:05:50 2023
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] ### prepare_level starts on Thu Mar 23 22:05:50 2023 with memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### init level 1 starts on Thu Mar 23 22:05:50 2023 with memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:50    136s] ### Level 1 hgrid = 37 X 62
[03/23 22:05:50    136s] ### prepare_level_flow starts on Thu Mar 23 22:05:50 2023 with memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.91 [6]--
[03/23 22:05:50    136s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.99 [6]--
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Global routing initialization is done on Thu Mar 23 22:05:50 2023
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Route nets in 1/2 round...
[03/23 22:05:50    136s] #start global routing iteration 1...
[03/23 22:05:50    136s] ### init_flow_edge starts on Thu Mar 23 22:05:50 2023 with memory = 2621.16 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.05 [6]--
[03/23 22:05:50    136s] ### routing at level 1 (topmost level) iter 0
[03/23 22:05:50    136s] ### measure_qor starts on Thu Mar 23 22:05:50 2023 with memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### measure_congestion starts on Thu Mar 23 22:05:50 2023 with memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:50    136s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.58 [6]--
[03/23 22:05:50    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #start global routing iteration 2...
[03/23 22:05:50    136s] ### routing at level 1 (topmost level) iter 1
[03/23 22:05:50    136s] ### measure_qor starts on Thu Mar 23 22:05:50 2023 with memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### measure_congestion starts on Thu Mar 23 22:05:50 2023 with memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:50    136s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.58 [6]--
[03/23 22:05:50    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #start global routing iteration 3...
[03/23 22:05:50    136s] ### routing at level 1 (topmost level) iter 2
[03/23 22:05:50    136s] ### measure_qor starts on Thu Mar 23 22:05:50 2023 with memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### measure_congestion starts on Thu Mar 23 22:05:50 2023 with memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.97 [6]--
[03/23 22:05:50    136s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.32 [6]--
[03/23 22:05:50    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #start global routing iteration 4...
[03/23 22:05:50    136s] ### routing at level 1 (topmost level) iter 3
[03/23 22:05:50    136s] ### measure_qor starts on Thu Mar 23 22:05:50 2023 with memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### measure_congestion starts on Thu Mar 23 22:05:50 2023 with memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.99 [6]--
[03/23 22:05:50    136s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.12 [6]--
[03/23 22:05:50    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] #
[03/23 22:05:50    136s] #Route nets in 2/2 round...
[03/23 22:05:50    136s] #start global routing iteration 5...
[03/23 22:05:50    136s] ### init_flow_edge starts on Thu Mar 23 22:05:50 2023 with memory = 2621.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.07 [6]--
[03/23 22:05:50    136s] ### cal_flow starts on Thu Mar 23 22:05:50 2023 with memory = 2621.66 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    136s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:50    136s] ### routing at level 1 (topmost level) iter 0
[03/23 22:05:50    137s] ### measure_qor starts on Thu Mar 23 22:05:50 2023 with memory = 2627.84 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    137s] ### measure_congestion starts on Thu Mar 23 22:05:50 2023 with memory = 2627.84 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    137s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:50    137s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --2.62 [6]--
[03/23 22:05:50    137s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2623.14 (MB), peak = 2841.29 (MB)
[03/23 22:05:50    137s] #
[03/23 22:05:50    137s] #start global routing iteration 6...
[03/23 22:05:50    137s] ### routing at level 1 (topmost level) iter 1
[03/23 22:05:51    138s] ### measure_qor starts on Thu Mar 23 22:05:51 2023 with memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:51    138s] ### measure_congestion starts on Thu Mar 23 22:05:51 2023 with memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:51    138s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:51    138s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --2.45 [6]--
[03/23 22:05:51    138s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:51    138s] #
[03/23 22:05:51    138s] #start global routing iteration 7...
[03/23 22:05:51    138s] ### routing at level 1 (topmost level) iter 2
[03/23 22:05:52    139s] ### measure_qor starts on Thu Mar 23 22:05:52 2023 with memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:52    139s] ### measure_congestion starts on Thu Mar 23 22:05:52 2023 with memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:52    139s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:52    139s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --2.52 [6]--
[03/23 22:05:52    139s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:52    139s] #
[03/23 22:05:52    139s] #start global routing iteration 8...
[03/23 22:05:52    139s] ### routing at level 1 (topmost level) iter 3
[03/23 22:05:53    139s] ### measure_qor starts on Thu Mar 23 22:05:53 2023 with memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] ### measure_congestion starts on Thu Mar 23 22:05:53 2023 with memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.03 [6]--
[03/23 22:05:53    139s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.40 [6]--
[03/23 22:05:53    139s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] ### route_end starts on Thu Mar 23 22:05:53 2023 with memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:05:53    139s] #Total number of routable nets = 2693.
[03/23 22:05:53    139s] #Total number of nets in the design = 2695.
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] #2693 routable nets have routed wires.
[03/23 22:05:53    139s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:05:53    139s] #26 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] #Routed nets constraints summary:
[03/23 22:05:53    139s] #------------------------------------------------
[03/23 22:05:53    139s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 22:05:53    139s] #------------------------------------------------
[03/23 22:05:53    139s] #      Default                  5            2662  
[03/23 22:05:53    139s] #------------------------------------------------
[03/23 22:05:53    139s] #        Total                  5            2662  
[03/23 22:05:53    139s] #------------------------------------------------
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] #Routing constraints summary of the whole design:
[03/23 22:05:53    139s] #------------------------------------------------
[03/23 22:05:53    139s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 22:05:53    139s] #------------------------------------------------
[03/23 22:05:53    139s] #      Default                 31            2662  
[03/23 22:05:53    139s] #------------------------------------------------
[03/23 22:05:53    139s] #        Total                 31            2662  
[03/23 22:05:53    139s] #------------------------------------------------
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:05:53 2023 with memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.01 [6]--
[03/23 22:05:53    139s] ### cal_base_flow starts on Thu Mar 23 22:05:53 2023 with memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] ### init_flow_edge starts on Thu Mar 23 22:05:53 2023 with memory = 2624.43 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.33 [6]--
[03/23 22:05:53    139s] ### cal_flow starts on Thu Mar 23 22:05:53 2023 with memory = 2624.91 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.99 [6]--
[03/23 22:05:53    139s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.06 [6]--
[03/23 22:05:53    139s] ### report_overcon starts on Thu Mar 23 22:05:53 2023 with memory = 2624.91 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 22:05:53    139s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 22:05:53    139s] #     Layer        (1-25)       (26-51)       (52-76)      (77-102)   OverCon  Flow/Cap
[03/23 22:05:53    139s] #  ----------------------------------------------------------------------------------------
[03/23 22:05:53    139s] #  M2          769(34.0%)    497(22.0%)    157(6.95%)     56(2.48%)   (65.5%)     1.72  
[03/23 22:05:53    139s] #  M3          702(37.5%)      4(0.21%)      2(0.11%)     27(1.44%)   (39.2%)     0.74  
[03/23 22:05:53    139s] #  M4          703(36.2%)     38(1.95%)      0(0.00%)      0(0.00%)   (38.1%)     0.84  
[03/23 22:05:53    139s] #  ----------------------------------------------------------------------------------------
[03/23 22:05:53    139s] #     Total   2174(35.8%)    539(8.87%)    159(2.62%)     83(1.37%)   (48.6%)
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 102
[03/23 22:05:53    139s] #  Overflow after GR: 12.09% H + 36.53% V
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.96 [6]--
[03/23 22:05:53    139s] ### cal_base_flow starts on Thu Mar 23 22:05:53 2023 with memory = 2624.91 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] ### init_flow_edge starts on Thu Mar 23 22:05:53 2023 with memory = 2624.91 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.91 [6]--
[03/23 22:05:53    139s] ### cal_flow starts on Thu Mar 23 22:05:53 2023 with memory = 2624.91 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:53    139s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.98 [6]--
[03/23 22:05:53    139s] ### generate_cong_map_content starts on Thu Mar 23 22:05:53 2023 with memory = 2624.91 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] ### Sync with Inovus CongMap starts on Thu Mar 23 22:05:53 2023 with memory = 2624.92 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] #Hotspot report including placement blocked areas
[03/23 22:05:53    139s] OPERPROF: Starting HotSpotCal at level 1, MEM:3482.5M, EPOCH TIME: 1679623553.598924
[03/23 22:05:53    139s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 22:05:53    139s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/23 22:05:53    139s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 22:05:53    139s] [hotspot] |   M2(V)    |        509.00 |        510.00 |    -0.09    57.51   300.09   500.09 |
[03/23 22:05:53    139s] [hotspot] |   M3(H)    |        308.00 |        352.00 |    -0.09    -0.09   273.51   500.09 |
[03/23 22:05:53    139s] [hotspot] |   M4(V)    |        207.00 |        315.00 |    -0.09   331.11   287.91   500.09 |
[03/23 22:05:53    139s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 22:05:53    139s] [hotspot] |   worst    | (M2)   509.00 | (M2)   510.00 |                                     |
[03/23 22:05:53    139s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 22:05:53    139s] [hotspot] | all layers |        601.00 |        609.00 |                                     |
[03/23 22:05:53    139s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 22:05:53    139s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 601.00, normalized total congestion hotspot area = 609.00 (area is in unit of 4 std-cell row bins)
[03/23 22:05:53    139s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 601.00/609.00 (area is in unit of 4 std-cell row bins)
[03/23 22:05:53    139s] [hotspot] max/total 601.00/609.00, big hotspot (>10) total 601.00
[03/23 22:05:53    139s] [hotspot] top 3 congestion hotspot bounding boxes and scores of all layers hotspot
[03/23 22:05:53    139s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:53    139s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:05:53    139s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:53    139s] [hotspot] |  1  |    -0.09    -0.09   300.09   500.09 |      609.00   |
[03/23 22:05:53    139s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:53    139s] [hotspot] |  2  |   129.51    -0.09   158.31    71.91 |        7.00   |
[03/23 22:05:53    139s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:53    139s] [hotspot] |  3  |    -0.09    -0.09    14.31    14.31 |        1.00   |
[03/23 22:05:53    139s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:05:53    139s] Top 3 hotspots total area: 617.00
[03/23 22:05:53    139s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.019, MEM:3482.5M, EPOCH TIME: 1679623553.617696
[03/23 22:05:53    139s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.19 [6]--
[03/23 22:05:53    139s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.18 [6]--
[03/23 22:05:53    139s] ### update starts on Thu Mar 23 22:05:53 2023 with memory = 2624.35 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] #Complete Global Routing.
[03/23 22:05:53    139s] #Total number of nets with non-default rule or having extra spacing = 31
[03/23 22:05:53    139s] #Total wire length = 664770 um.
[03/23 22:05:53    139s] #Total half perimeter of net bounding box = 81111 um.
[03/23 22:05:53    139s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:05:53    139s] #Total wire length on LAYER M2 = 493963 um.
[03/23 22:05:53    139s] #Total wire length on LAYER M3 = 40059 um.
[03/23 22:05:53    139s] #Total wire length on LAYER M4 = 130747 um.
[03/23 22:05:53    139s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:05:53    139s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:05:53    139s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:05:53    139s] #Total wire length on LAYER LM = 0 um.
[03/23 22:05:53    139s] #Total number of vias = 19959
[03/23 22:05:53    139s] #Total number of multi-cut vias = 7 (  0.0%)
[03/23 22:05:53    139s] #Total number of single cut vias = 19952 (100.0%)
[03/23 22:05:53    139s] #Up-Via Summary (total 19959):
[03/23 22:05:53    139s] #                   single-cut          multi-cut      Total
[03/23 22:05:53    139s] #-----------------------------------------------------------
[03/23 22:05:53    139s] # M1              9074 ( 99.9%)         7 (  0.1%)       9081
[03/23 22:05:53    139s] # M2              6593 (100.0%)         0 (  0.0%)       6593
[03/23 22:05:53    139s] # M3              4285 (100.0%)         0 (  0.0%)       4285
[03/23 22:05:53    139s] #-----------------------------------------------------------
[03/23 22:05:53    139s] #                19952 (100.0%)         7 (  0.0%)      19959 
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] #Total number of involved regular nets 400
[03/23 22:05:53    139s] #Maximum src to sink distance  2358.8
[03/23 22:05:53    139s] #Average of max src_to_sink distance  458.6
[03/23 22:05:53    139s] #Average of ave src_to_sink distance  348.6
[03/23 22:05:53    139s] #Total number of involved priority nets 5
[03/23 22:05:53    139s] #Maximum src to sink distance for priority net 201.3
[03/23 22:05:53    139s] #Average of max src_to_sink distance for priority net 157.8
[03/23 22:05:53    139s] #Average of ave src_to_sink distance for priority net 96.7
[03/23 22:05:53    139s] ### update cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.31 [6]--
[03/23 22:05:53    139s] ### report_overcon starts on Thu Mar 23 22:05:53 2023 with memory = 2627.18 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.98 [6]--
[03/23 22:05:53    139s] ### report_overcon starts on Thu Mar 23 22:05:53 2023 with memory = 2627.18 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    139s] #Max overcon = 102 tracks.
[03/23 22:05:53    139s] #Total overcon = 48.63%.
[03/23 22:05:53    139s] #Worst layer Gcell overcon rate = 39.22%.
[03/23 22:05:53    139s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:53    139s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.11 [6]--
[03/23 22:05:53    139s] ### global_route design signature (12): route=653293216 net_attr=1559427427
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] #Global routing statistics:
[03/23 22:05:53    139s] #Cpu time = 00:00:04
[03/23 22:05:53    139s] #Elapsed time = 00:00:04
[03/23 22:05:53    139s] #Increased memory = 4.70 (MB)
[03/23 22:05:53    139s] #Total memory = 2623.98 (MB)
[03/23 22:05:53    139s] #Peak memory = 2841.29 (MB)
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] #Finished global routing on Thu Mar 23 22:05:53 2023
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] #
[03/23 22:05:53    139s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:05:53    139s] ### Time Record (Data Preparation) is installed.
[03/23 22:05:53    140s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:05:53    140s] ### track-assign external-init starts on Thu Mar 23 22:05:53 2023 with memory = 2624.49 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    140s] ### Time Record (Track Assignment) is installed.
[03/23 22:05:53    140s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:05:53    140s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.25 [6]--
[03/23 22:05:53    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2624.49 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    140s] ### track-assign engine-init starts on Thu Mar 23 22:05:53 2023 with memory = 2624.49 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    140s] ### Time Record (Track Assignment) is installed.
[03/23 22:05:53    140s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.26 [6]--
[03/23 22:05:53    140s] ### track-assign core-engine starts on Thu Mar 23 22:05:53 2023 with memory = 2624.49 (MB), peak = 2841.29 (MB)
[03/23 22:05:53    140s] #Start Track Assignment.
[03/23 22:05:54    141s] #Done with 3336 horizontal wires in 2 hboxes and 7406 vertical wires in 2 hboxes.
[03/23 22:05:56    142s] #Done with 822 horizontal wires in 2 hboxes and 1278 vertical wires in 2 hboxes.
[03/23 22:05:56    142s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/23 22:05:56    142s] #
[03/23 22:05:56    142s] #Track assignment summary:
[03/23 22:05:56    142s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/23 22:05:56    142s] #------------------------------------------------------------------------
[03/23 22:05:56    142s] # M2        489977.11 	 75.31%  	 62.02% 	  0.92%
[03/23 22:05:56    142s] # M3         35450.83 	 89.72%  	  3.92% 	  0.11%
[03/23 22:05:56    142s] # M4        126959.61 	 36.22%  	 34.53% 	  0.95%
[03/23 22:05:56    142s] #------------------------------------------------------------------------
[03/23 22:05:56    142s] # All      652387.55  	 68.48% 	 53.51% 	  0.95%
[03/23 22:05:56    142s] #Complete Track Assignment.
[03/23 22:05:56    142s] #Total number of nets with non-default rule or having extra spacing = 31
[03/23 22:05:56    142s] #Total wire length = 662681 um.
[03/23 22:05:56    142s] #Total half perimeter of net bounding box = 81111 um.
[03/23 22:05:56    142s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:05:56    142s] #Total wire length on LAYER M2 = 493556 um.
[03/23 22:05:56    142s] #Total wire length on LAYER M3 = 38898 um.
[03/23 22:05:56    142s] #Total wire length on LAYER M4 = 130227 um.
[03/23 22:05:56    142s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:05:56    142s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:05:56    142s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:05:56    142s] #Total wire length on LAYER LM = 0 um.
[03/23 22:05:56    142s] #Total number of vias = 19959
[03/23 22:05:56    142s] #Total number of multi-cut vias = 7 (  0.0%)
[03/23 22:05:56    142s] #Total number of single cut vias = 19952 (100.0%)
[03/23 22:05:56    142s] #Up-Via Summary (total 19959):
[03/23 22:05:56    142s] #                   single-cut          multi-cut      Total
[03/23 22:05:56    142s] #-----------------------------------------------------------
[03/23 22:05:56    142s] # M1              9074 ( 99.9%)         7 (  0.1%)       9081
[03/23 22:05:56    142s] # M2              6593 (100.0%)         0 (  0.0%)       6593
[03/23 22:05:56    142s] # M3              4285 (100.0%)         0 (  0.0%)       4285
[03/23 22:05:56    142s] #-----------------------------------------------------------
[03/23 22:05:56    142s] #                19952 (100.0%)         7 (  0.0%)      19959 
[03/23 22:05:56    142s] #
[03/23 22:05:56    142s] ### track_assign design signature (15): route=246984226
[03/23 22:05:56    142s] ### track-assign core-engine cpu:00:00:03, real:00:00:03, mem:2.6 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:05:56    142s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:05:56    143s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2625.65 (MB), peak = 2841.29 (MB)
[03/23 22:05:56    143s] #
[03/23 22:05:56    143s] #Start post global route fixing for timing critical nets ...
[03/23 22:05:56    143s] #
[03/23 22:05:56    143s] ### update_timing_after_routing starts on Thu Mar 23 22:05:56 2023 with memory = 2625.65 (MB), peak = 2841.29 (MB)
[03/23 22:05:56    143s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:05:56    143s] #* Updating design timing data...
[03/23 22:05:56    143s] #Extracting RC...
[03/23 22:05:56    143s] Un-suppress "**WARN ..." messages.
[03/23 22:05:56    143s] #
[03/23 22:05:56    143s] #Start tQuantus RC extraction...
[03/23 22:05:56    143s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[03/23 22:05:56    143s] #Extract in track assign mode
[03/23 22:05:56    143s] #Start building rc corner(s)...
[03/23 22:05:56    143s] #Number of RC Corner = 1
[03/23 22:05:56    143s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:05:56    143s] #M1 -> M1 (1)
[03/23 22:05:56    143s] #M2 -> M2 (2)
[03/23 22:05:56    143s] #M3 -> M3 (3)
[03/23 22:05:56    143s] #M4 -> M4 (4)
[03/23 22:05:56    143s] #M5 -> M5 (5)
[03/23 22:05:56    143s] #M6 -> M6 (6)
[03/23 22:05:56    143s] #MQ -> MQ (7)
[03/23 22:05:56    143s] #LM -> LM (8)
[03/23 22:05:56    143s] #SADV_On
[03/23 22:05:56    143s] # Corner(s) : 
[03/23 22:05:56    143s] #rc-typ [25.00]
[03/23 22:05:57    143s] # Corner id: 0
[03/23 22:05:57    143s] # Layout Scale: 1.000000
[03/23 22:05:57    143s] # Has Metal Fill model: yes
[03/23 22:05:57    143s] # Temperature was set
[03/23 22:05:57    143s] # Temperature : 25.000000
[03/23 22:05:57    143s] # Ref. Temp   : 25.000000
[03/23 22:05:57    143s] #SADV_Off
[03/23 22:05:57    143s] #total pattern=120 [8, 324]
[03/23 22:05:57    143s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:05:57    143s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:05:57    143s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:05:57    143s] #number model r/c [1,1] [8,324] read
[03/23 22:05:57    143s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2626.32 (MB), peak = 2841.29 (MB)
[03/23 22:05:57    143s] #Finish check_net_pin_list step Enter extract
[03/23 22:05:57    143s] #Start init net ripin tree building
[03/23 22:05:57    143s] #Finish init net ripin tree building
[03/23 22:05:57    143s] #Cpu time = 00:00:00
[03/23 22:05:57    143s] #Elapsed time = 00:00:00
[03/23 22:05:57    143s] #Increased memory = 0.10 (MB)
[03/23 22:05:57    143s] #Total memory = 2630.54 (MB)
[03/23 22:05:57    143s] #Peak memory = 2841.29 (MB)
[03/23 22:05:57    143s] #Using multithreading with 6 threads.
[03/23 22:05:57    143s] #begin processing metal fill model file
[03/23 22:05:57    143s] #end processing metal fill model file
[03/23 22:05:57    143s] ### track-assign external-init starts on Thu Mar 23 22:05:57 2023 with memory = 2630.54 (MB), peak = 2841.29 (MB)
[03/23 22:05:57    143s] ### Time Record (Track Assignment) is installed.
[03/23 22:05:57    143s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:05:57    143s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.71 [6]--
[03/23 22:05:57    143s] ### track-assign engine-init starts on Thu Mar 23 22:05:57 2023 with memory = 2630.54 (MB), peak = 2841.29 (MB)
[03/23 22:05:57    143s] ### Time Record (Track Assignment) is installed.
[03/23 22:05:57    143s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.12 [6]--
[03/23 22:05:57    143s] #
[03/23 22:05:57    143s] #Start Post Track Assignment Wire Spread.
[03/23 22:05:58    144s] #Done with 208 horizontal wires in 2 hboxes and 642 vertical wires in 2 hboxes.
[03/23 22:05:58    144s] #Complete Post Track Assignment Wire Spread.
[03/23 22:05:58    144s] #
[03/23 22:05:58    144s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:05:58    144s] #Length limit = 200 pitches
[03/23 22:05:58    144s] #opt mode = 2
[03/23 22:05:58    144s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:05:58    144s] #Start generate extraction boxes.
[03/23 22:05:58    144s] #
[03/23 22:05:58    144s] #Extract using 30 x 30 Hboxes
[03/23 22:05:58    144s] #3x4 initial hboxes
[03/23 22:05:58    144s] #Use area based hbox pruning.
[03/23 22:05:58    144s] #0/0 hboxes pruned.
[03/23 22:05:58    144s] #Complete generating extraction boxes.
[03/23 22:05:58    144s] #Extract 6 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 22:05:58    144s] #Process 0 special clock nets for rc extraction
[03/23 22:05:58    144s] #Total 2693 nets were built. 5254 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:05:58    145s] #Run Statistics for Extraction:
[03/23 22:05:58    145s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/23 22:05:58    145s] #   Increased memory =    88.82 (MB), total memory =  2725.36 (MB), peak memory =  2841.29 (MB)
[03/23 22:05:58    145s] #
[03/23 22:05:58    145s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[03/23 22:05:58    145s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2674.77 (MB), peak = 2841.29 (MB)
[03/23 22:05:58    145s] #RC Statistics: 23310 Res, 18901 Ground Cap, 2846 XCap (Edge to Edge)
[03/23 22:05:58    145s] #RC V/H edge ratio: 0.44, Avg V/H Edge Length: 1641.74 (18333), Avg L-Edge Length: 18092.18 (2080)
[03/23 22:05:58    145s] #Register nets and terms for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_Iyd9Wq.rcdb.d
[03/23 22:05:59    145s] #Finish registering nets and terms for rcdb.
[03/23 22:05:59    145s] #Start writing RC data.
[03/23 22:05:59    145s] #Finish writing RC data
[03/23 22:05:59    145s] #Finish writing rcdb with 28427 nodes, 25734 edges, and 8888 xcaps
[03/23 22:05:59    145s] #5254 inserted nodes are removed
[03/23 22:05:59    145s] ### track-assign external-init starts on Thu Mar 23 22:05:59 2023 with memory = 2677.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:59    145s] ### Time Record (Track Assignment) is installed.
[03/23 22:05:59    145s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:05:59    145s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.08 [6]--
[03/23 22:05:59    145s] ### track-assign engine-init starts on Thu Mar 23 22:05:59 2023 with memory = 2677.29 (MB), peak = 2841.29 (MB)
[03/23 22:05:59    145s] ### Time Record (Track Assignment) is installed.
[03/23 22:05:59    145s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.06 [6]--
[03/23 22:05:59    145s] #Remove Post Track Assignment Wire Spread
[03/23 22:05:59    145s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:05:59    145s] Restoring parasitic data from file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_Iyd9Wq.rcdb.d' ...
[03/23 22:05:59    145s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_Iyd9Wq.rcdb.d' for reading (mem: 3571.457M)
[03/23 22:05:59    145s] Reading RCDB with compressed RC data.
[03/23 22:05:59    145s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_Iyd9Wq.rcdb.d' for content verification (mem: 3571.457M)
[03/23 22:05:59    145s] Reading RCDB with compressed RC data.
[03/23 22:05:59    145s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_Iyd9Wq.rcdb.d': 0 access done (mem: 3571.457M)
[03/23 22:05:59    145s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_Iyd9Wq.rcdb.d': 0 access done (mem: 3571.457M)
[03/23 22:05:59    145s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3571.457M)
[03/23 22:05:59    145s] Following multi-corner parasitics specified:
[03/23 22:05:59    145s] 	/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_Iyd9Wq.rcdb.d (rcdb)
[03/23 22:05:59    145s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_Iyd9Wq.rcdb.d' for reading (mem: 3571.457M)
[03/23 22:05:59    145s] Reading RCDB with compressed RC data.
[03/23 22:05:59    145s] 		Cell PE_top has rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_Iyd9Wq.rcdb.d specified
[03/23 22:05:59    145s] Cell PE_top, hinst 
[03/23 22:05:59    145s] processing rcdb (/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_Iyd9Wq.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:05:59    145s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_Iyd9Wq.rcdb.d': 0 access done (mem: 3587.457M)
[03/23 22:05:59    145s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3539.457M)
[03/23 22:05:59    145s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_1xpn2G.rcdb.d/PE_top.rcdb.d' for reading (mem: 3539.457M)
[03/23 22:05:59    145s] Reading RCDB with compressed RC data.
[03/23 22:05:59    146s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_1xpn2G.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3539.457M)
[03/23 22:05:59    146s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=3539.457M)
[03/23 22:05:59    146s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 3539.457M)
[03/23 22:05:59    146s] #
[03/23 22:05:59    146s] #Restore RCDB.
[03/23 22:05:59    146s] ### track-assign external-init starts on Thu Mar 23 22:05:59 2023 with memory = 2676.32 (MB), peak = 2841.29 (MB)
[03/23 22:05:59    146s] ### Time Record (Track Assignment) is installed.
[03/23 22:05:59    146s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:05:59    146s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.67 [6]--
[03/23 22:05:59    146s] ### track-assign engine-init starts on Thu Mar 23 22:05:59 2023 with memory = 2676.32 (MB), peak = 2841.29 (MB)
[03/23 22:05:59    146s] ### Time Record (Track Assignment) is installed.
[03/23 22:05:59    146s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --1.16 [6]--
[03/23 22:05:59    146s] #Remove Post Track Assignment Wire Spread
[03/23 22:05:59    146s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:05:59    146s] #
[03/23 22:05:59    146s] #Complete tQuantus RC extraction.
[03/23 22:05:59    146s] #Cpu time = 00:00:03
[03/23 22:05:59    146s] #Elapsed time = 00:00:03
[03/23 22:05:59    146s] #Increased memory = 45.74 (MB)
[03/23 22:05:59    146s] #Total memory = 2671.39 (MB)
[03/23 22:05:59    146s] #Peak memory = 2841.29 (MB)
[03/23 22:05:59    146s] #
[03/23 22:05:59    146s] Un-suppress "**WARN ..." messages.
[03/23 22:05:59    146s] #RC Extraction Completed...
[03/23 22:05:59    146s] ### update_timing starts on Thu Mar 23 22:05:59 2023 with memory = 2671.39 (MB), peak = 2841.29 (MB)
[03/23 22:05:59    146s] AAE_INFO: switching -siAware from false to true ...
[03/23 22:05:59    146s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/23 22:05:59    146s] ### generate_timing_data starts on Thu Mar 23 22:05:59 2023 with memory = 2653.66 (MB), peak = 2841.29 (MB)
[03/23 22:05:59    146s] #Reporting timing...
[03/23 22:05:59    146s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/23 22:05:59    146s] ### report_timing starts on Thu Mar 23 22:05:59 2023 with memory = 2656.49 (MB), peak = 2841.29 (MB)
[03/23 22:06:00    148s] ### report_timing cpu:00:00:02, real:00:00:01, mem:2.7 GB, peak:2.8 GB --2.62 [6]--
[03/23 22:06:00    148s] #Normalized TNS: -2125.393 -> -1416.929, r2r -945.202 -> -630.135, unit 1000.000, clk period 1.500 (ns)
[03/23 22:06:00    148s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2738.90 (MB), peak = 2841.29 (MB)
[03/23 22:06:00    148s] #Library Standard Delay: 22.70ps
[03/23 22:06:00    148s] #Slack threshold: 0.00ps
[03/23 22:06:00    148s] ### generate_net_cdm_timing starts on Thu Mar 23 22:06:00 2023 with memory = 2738.90 (MB), peak = 2841.29 (MB)
[03/23 22:06:00    149s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.85 [6]--
[03/23 22:06:00    149s] #*** Analyzed 1123 timing critical paths, and collected 640.
[03/23 22:06:00    149s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2739.99 (MB), peak = 2841.29 (MB)
[03/23 22:06:00    149s] ### Use bna from skp: 0
[03/23 22:06:01    149s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2740.62 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[03/23 22:06:01    149s] Worst slack reported in the design = -12.957878 (late)
[03/23 22:06:01    149s] *** writeDesignTiming (0:00:00.2) ***
[03/23 22:06:01    149s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2740.80 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] Un-suppress "**WARN ..." messages.
[03/23 22:06:01    149s] ### generate_timing_data cpu:00:00:03, real:00:00:01, mem:2.7 GB, peak:2.8 GB --2.14 [6]--
[03/23 22:06:01    149s] #Number of victim nets: 0
[03/23 22:06:01    149s] #Number of aggressor nets: 0
[03/23 22:06:01    149s] #Number of weak nets: 430
[03/23 22:06:01    149s] #Number of critical nets: 951
[03/23 22:06:01    149s] #	level 1 [-13007.9,  -54.8]: 887 nets
[03/23 22:06:01    149s] #	level 2 [-12779.1, -1000.0]: 32 nets
[03/23 22:06:01    149s] #	level 3 [-13007.9, -1000.0]: 32 nets
[03/23 22:06:01    149s] #Total number of nets: 2693
[03/23 22:06:01    149s] ### update_timing cpu:00:00:03, real:00:00:02, mem:2.7 GB, peak:2.8 GB --2.10 [6]--
[03/23 22:06:01    149s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:06:01    149s] ### update_timing_after_routing cpu:00:00:07, real:00:00:05, mem:2.7 GB, peak:2.8 GB --1.41 [6]--
[03/23 22:06:01    149s] #Total number of significant detoured timing critical nets is 23
[03/23 22:06:01    149s] #Total number of selected detoured timing critical nets is 23
[03/23 22:06:01    149s] #Setup timing driven post global route constraints on 988 nets
[03/23 22:06:01    149s] #3 critical nets are selected for extra spacing.
[03/23 22:06:01    149s] #Only one existing metal stack or more than three stacks, skip layer assignment!
[03/23 22:06:01    149s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:06:01 2023 with memory = 2744.26 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.01 [6]--
[03/23 22:06:01    149s] ### cal_base_flow starts on Thu Mar 23 22:06:01 2023 with memory = 2744.26 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] ### init_flow_edge starts on Thu Mar 23 22:06:01 2023 with memory = 2744.26 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.16 [6]--
[03/23 22:06:01    149s] ### cal_flow starts on Thu Mar 23 22:06:01 2023 with memory = 2744.39 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:06:01    149s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.03 [6]--
[03/23 22:06:01    149s] ### report_overcon starts on Thu Mar 23 22:06:01 2023 with memory = 2744.39 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] #
[03/23 22:06:01    149s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:06:01    149s] #
[03/23 22:06:01    149s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 22:06:01    149s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 22:06:01    149s] #     Layer        (1-25)       (26-51)       (52-76)      (77-102)   OverCon  Flow/Cap
[03/23 22:06:01    149s] #  ----------------------------------------------------------------------------------------
[03/23 22:06:01    149s] #  M2          783(34.7%)    498(22.0%)    159(7.04%)     54(2.39%)   (66.1%)     1.72  
[03/23 22:06:01    149s] #  M3          700(37.4%)      4(0.21%)      1(0.05%)     28(1.49%)   (39.1%)     0.74  
[03/23 22:06:01    149s] #  M4          709(36.5%)     38(1.95%)      0(0.00%)      0(0.00%)   (38.4%)     0.85  
[03/23 22:06:01    149s] #  ----------------------------------------------------------------------------------------
[03/23 22:06:01    149s] #     Total   2192(36.1%)    540(8.89%)    160(2.63%)     82(1.35%)   (48.9%)
[03/23 22:06:01    149s] #
[03/23 22:06:01    149s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 102
[03/23 22:06:01    149s] #  Overflow after GR: 12.06% H + 36.88% V
[03/23 22:06:01    149s] #
[03/23 22:06:01    149s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:06:01    149s] ### cal_base_flow starts on Thu Mar 23 22:06:01 2023 with memory = 2744.39 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] ### init_flow_edge starts on Thu Mar 23 22:06:01 2023 with memory = 2744.39 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.15 [6]--
[03/23 22:06:01    149s] ### cal_flow starts on Thu Mar 23 22:06:01 2023 with memory = 2744.39 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:06:01    149s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.02 [6]--
[03/23 22:06:01    149s] ### generate_cong_map_content starts on Thu Mar 23 22:06:01 2023 with memory = 2744.39 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] ### Sync with Inovus CongMap starts on Thu Mar 23 22:06:01 2023 with memory = 2744.39 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] #Hotspot report including placement blocked areas
[03/23 22:06:01    149s] OPERPROF: Starting HotSpotCal at level 1, MEM:3635.3M, EPOCH TIME: 1679623561.581290
[03/23 22:06:01    149s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 22:06:01    149s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/23 22:06:01    149s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 22:06:01    149s] [hotspot] |   M2(V)    |        513.00 |        514.00 |    -0.09    57.51   300.09   500.09 |
[03/23 22:06:01    149s] [hotspot] |   M3(H)    |        311.00 |        355.00 |    -0.09    -0.09   273.51   500.09 |
[03/23 22:06:01    149s] [hotspot] |   M4(V)    |        207.00 |        317.00 |    -0.09   331.11   287.91   500.09 |
[03/23 22:06:01    149s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 22:06:01    149s] [hotspot] |   worst    | (M2)   513.00 | (M2)   514.00 |                                     |
[03/23 22:06:01    149s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 22:06:01    149s] [hotspot] | all layers |        601.00 |        609.00 |                                     |
[03/23 22:06:01    149s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 22:06:01    149s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 601.00, normalized total congestion hotspot area = 609.00 (area is in unit of 4 std-cell row bins)
[03/23 22:06:01    149s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 601.00/609.00 (area is in unit of 4 std-cell row bins)
[03/23 22:06:01    149s] [hotspot] max/total 601.00/609.00, big hotspot (>10) total 601.00
[03/23 22:06:01    149s] [hotspot] top 3 congestion hotspot bounding boxes and scores of all layers hotspot
[03/23 22:06:01    149s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:06:01    149s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 22:06:01    149s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:06:01    149s] [hotspot] |  1  |    -0.09    -0.09   300.09   500.09 |      609.00   |
[03/23 22:06:01    149s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:06:01    149s] [hotspot] |  2  |   129.51    -0.09   158.31    71.91 |        7.00   |
[03/23 22:06:01    149s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:06:01    149s] [hotspot] |  3  |    -0.09    -0.09    14.31    14.31 |        1.00   |
[03/23 22:06:01    149s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 22:06:01    149s] Top 3 hotspots total area: 617.00
[03/23 22:06:01    149s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.016, MEM:3635.3M, EPOCH TIME: 1679623561.596878
[03/23 22:06:01    149s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.36 [6]--
[03/23 22:06:01    149s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.34 [6]--
[03/23 22:06:01    149s] ### update starts on Thu Mar 23 22:06:01 2023 with memory = 2743.77 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] ### update cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --0.19 [6]--
[03/23 22:06:01    149s] ### report_overcon starts on Thu Mar 23 22:06:01 2023 with memory = 2743.77 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:06:01    149s] ### report_overcon starts on Thu Mar 23 22:06:01 2023 with memory = 2743.77 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    149s] #Max overcon = 102 tracks.
[03/23 22:06:01    149s] #Total overcon = 48.94%.
[03/23 22:06:01    149s] #Worst layer Gcell overcon rate = 39.11%.
[03/23 22:06:01    149s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:06:01    150s] #
[03/23 22:06:01    150s] #----------------------------------------------------
[03/23 22:06:01    150s] # Summary of active signal nets routing constraints
[03/23 22:06:01    150s] #+--------------------------+-----------+
[03/23 22:06:01    150s] #| Avoid Detour             |        23 |
[03/23 22:06:01    150s] #| Prefer Extra Space       |         3 |
[03/23 22:06:01    150s] #+--------------------------+-----------+
[03/23 22:06:01    150s] #
[03/23 22:06:01    150s] #----------------------------------------------------
[03/23 22:06:01    150s] #Complete Global Routing.
[03/23 22:06:01    150s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:06:01    150s] #Total wire length = 668047 um.
[03/23 22:06:01    150s] #Total half perimeter of net bounding box = 81111 um.
[03/23 22:06:01    150s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:06:01    150s] #Total wire length on LAYER M2 = 495518 um.
[03/23 22:06:01    150s] #Total wire length on LAYER M3 = 39076 um.
[03/23 22:06:01    150s] #Total wire length on LAYER M4 = 133453 um.
[03/23 22:06:01    150s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:06:01    150s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:06:01    150s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:06:01    150s] #Total wire length on LAYER LM = 0 um.
[03/23 22:06:01    150s] #Total number of vias = 20139
[03/23 22:06:01    150s] #Total number of multi-cut vias = 7 (  0.0%)
[03/23 22:06:01    150s] #Total number of single cut vias = 20132 (100.0%)
[03/23 22:06:01    150s] #Up-Via Summary (total 20139):
[03/23 22:06:01    150s] #                   single-cut          multi-cut      Total
[03/23 22:06:01    150s] #-----------------------------------------------------------
[03/23 22:06:01    150s] # M1              9074 ( 99.9%)         7 (  0.1%)       9081
[03/23 22:06:01    150s] # M2              6669 (100.0%)         0 (  0.0%)       6669
[03/23 22:06:01    150s] # M3              4389 (100.0%)         0 (  0.0%)       4389
[03/23 22:06:01    150s] #-----------------------------------------------------------
[03/23 22:06:01    150s] #                20132 (100.0%)         7 (  0.0%)      20139 
[03/23 22:06:01    150s] #
[03/23 22:06:01    150s] #Total number of involved regular nets 417
[03/23 22:06:01    150s] #Maximum src to sink distance  2901.2
[03/23 22:06:01    150s] #Average of max src_to_sink distance  482.2
[03/23 22:06:01    150s] #Average of ave src_to_sink distance  367.7
[03/23 22:06:01    150s] #Total number of involved priority nets 31
[03/23 22:06:01    150s] #Maximum src to sink distance for priority net 674.1
[03/23 22:06:01    150s] #Average of max src_to_sink distance for priority net 148.7
[03/23 22:06:01    150s] #Average of ave src_to_sink distance for priority net 99.1
[03/23 22:06:01    150s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2743.34 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    150s] ### run_free_timing_graph starts on Thu Mar 23 22:06:01 2023 with memory = 2743.34 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    150s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:06:01    150s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/23 22:06:01    150s] Type 'man IMPCTE-104' for more detail.
[03/23 22:06:01    150s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:06:01    150s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB --0.96 [6]--
[03/23 22:06:01    150s] ### run_build_timing_graph starts on Thu Mar 23 22:06:01 2023 with memory = 2688.38 (MB), peak = 2841.29 (MB)
[03/23 22:06:01    150s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:06:02    150s] Current (total cpu=0:02:31, real=0:03:21, peak res=2841.3M, current mem=2482.1M)
[03/23 22:06:02    150s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2492.9M, current mem=2492.9M)
[03/23 22:06:02    150s] Current (total cpu=0:02:31, real=0:03:21, peak res=2841.3M, current mem=2492.9M)
[03/23 22:06:02    150s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:06:02    150s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --1.00 [6]--
[03/23 22:06:02    150s] ### track-assign external-init starts on Thu Mar 23 22:06:02 2023 with memory = 2492.94 (MB), peak = 2841.29 (MB)
[03/23 22:06:02    150s] ### Time Record (Track Assignment) is installed.
[03/23 22:06:02    150s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:06:02    150s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --0.94 [6]--
[03/23 22:06:02    150s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2492.94 (MB), peak = 2841.29 (MB)
[03/23 22:06:02    150s] #* Importing design timing data...
[03/23 22:06:02    150s] #Number of victim nets: 0
[03/23 22:06:02    150s] #Number of aggressor nets: 0
[03/23 22:06:02    150s] #Number of weak nets: 430
[03/23 22:06:02    150s] #Number of critical nets: 951
[03/23 22:06:02    150s] #	level 1 [-13007.9,  -54.8]: 887 nets
[03/23 22:06:02    150s] #	level 2 [-12779.1, -1000.0]: 32 nets
[03/23 22:06:02    150s] #	level 3 [-13007.9, -1000.0]: 32 nets
[03/23 22:06:02    150s] #Total number of nets: 2693
[03/23 22:06:02    150s] ### track-assign engine-init starts on Thu Mar 23 22:06:02 2023 with memory = 2492.94 (MB), peak = 2841.29 (MB)
[03/23 22:06:02    150s] ### Time Record (Track Assignment) is installed.
[03/23 22:06:02    150s] #
[03/23 22:06:02    150s] #timing driven effort level: 3
[03/23 22:06:02    150s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --1.13 [6]--
[03/23 22:06:02    150s] ### track-assign core-engine starts on Thu Mar 23 22:06:02 2023 with memory = 2492.94 (MB), peak = 2841.29 (MB)
[03/23 22:06:02    150s] #Start Track Assignment With Timing Driven.
[03/23 22:06:02    150s] #Done with 85 horizontal wires in 2 hboxes and 819 vertical wires in 2 hboxes.
[03/23 22:06:02    151s] #Done with 11 horizontal wires in 2 hboxes and 106 vertical wires in 2 hboxes.
[03/23 22:06:03    151s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/23 22:06:03    151s] #
[03/23 22:06:03    151s] #Track assignment summary:
[03/23 22:06:03    151s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/23 22:06:03    151s] #------------------------------------------------------------------------
[03/23 22:06:03    151s] # M2        491935.91 	 76.15%  	 62.78% 	  0.91%
[03/23 22:06:03    151s] # M3         35663.63 	 89.41%  	  3.69% 	  0.11%
[03/23 22:06:03    151s] # M4        130188.01 	 38.12%  	 36.38% 	  0.95%
[03/23 22:06:03    151s] #------------------------------------------------------------------------
[03/23 22:06:03    151s] # All      657787.55  	 69.34% 	 54.35% 	  0.95%
[03/23 22:06:03    151s] #Complete Track Assignment With Timing Driven.
[03/23 22:06:03    151s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:06:03    151s] #Total wire length = 667934 um.
[03/23 22:06:03    151s] #Total half perimeter of net bounding box = 81111 um.
[03/23 22:06:03    151s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:06:03    151s] #Total wire length on LAYER M2 = 495526 um.
[03/23 22:06:03    151s] #Total wire length on LAYER M3 = 38963 um.
[03/23 22:06:03    151s] #Total wire length on LAYER M4 = 133445 um.
[03/23 22:06:03    151s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:06:03    151s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:06:03    151s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:06:03    151s] #Total wire length on LAYER LM = 0 um.
[03/23 22:06:03    151s] #Total number of vias = 20139
[03/23 22:06:03    151s] #Total number of multi-cut vias = 7 (  0.0%)
[03/23 22:06:03    151s] #Total number of single cut vias = 20132 (100.0%)
[03/23 22:06:03    151s] #Up-Via Summary (total 20139):
[03/23 22:06:03    151s] #                   single-cut          multi-cut      Total
[03/23 22:06:03    151s] #-----------------------------------------------------------
[03/23 22:06:03    151s] # M1              9074 ( 99.9%)         7 (  0.1%)       9081
[03/23 22:06:03    151s] # M2              6669 (100.0%)         0 (  0.0%)       6669
[03/23 22:06:03    151s] # M3              4389 (100.0%)         0 (  0.0%)       4389
[03/23 22:06:03    151s] #-----------------------------------------------------------
[03/23 22:06:03    151s] #                20132 (100.0%)         7 (  0.0%)      20139 
[03/23 22:06:03    151s] #
[03/23 22:06:03    151s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.4 GB, peak:2.8 GB --1.02 [6]--
[03/23 22:06:03    151s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:06:03    151s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2493.13 (MB), peak = 2841.29 (MB)
[03/23 22:06:03    151s] #
[03/23 22:06:03    151s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 22:06:03    151s] #Cpu time = 00:00:16
[03/23 22:06:03    151s] #Elapsed time = 00:00:13
[03/23 22:06:03    151s] #Increased memory = -118.14 (MB)
[03/23 22:06:03    151s] #Total memory = 2493.13 (MB)
[03/23 22:06:03    151s] #Peak memory = 2841.29 (MB)
[03/23 22:06:03    151s] #Using multithreading with 6 threads.
[03/23 22:06:03    151s] ### Time Record (Detail Routing) is installed.
[03/23 22:06:03    151s] #Start reading timing information from file .timing_file_251356.tif.gz ...
[03/23 22:06:03    151s] #Read in timing information for 68 ports, 2626 instances from timing file .timing_file_251356.tif.gz.
[03/23 22:06:03    151s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:06:03    151s] #
[03/23 22:06:03    151s] #Start Detail Routing..
[03/23 22:06:03    151s] #start initial detail routing ...
[03/23 22:06:03    151s] ### Design has 6 dirty nets, 5785 dirty-areas)
[03/23 22:12:23    710s] #   number of violations = 54248
[03/23 22:12:23    710s] #
[03/23 22:12:23    710s] #    By Layer and Type :
[03/23 22:12:23    710s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar ViaInPin   Totals
[03/23 22:12:23    710s] #	M1            0        0        0       59        0        0      539      598
[03/23 22:12:23    710s] #	M2            1     7949       14      456        0      241        0     8661
[03/23 22:12:23    710s] #	M3            2    26871       20     3391       52      121        0    30457
[03/23 22:12:23    710s] #	M4            1    14519       12        0        0        0        0    14532
[03/23 22:12:23    710s] #	Totals        4    49339       46     3906       52      362      539    54248
[03/23 22:12:23    710s] #1161 out of 2626 instances (44.2%) need to be verified(marked ipoed), dirty area = 7.8%.
[03/23 22:12:27    718s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:12:27    718s] #   number of violations = 3589
[03/23 22:12:27    718s] #
[03/23 22:12:27    718s] #    By Layer and Type :
[03/23 22:12:27    718s] #	          Short   CutSpc   CShort ViaInPin   Totals
[03/23 22:12:27    718s] #	M1            0        1        0      539      540
[03/23 22:12:27    718s] #	M2          499       27        0        0      526
[03/23 22:12:27    718s] #	M3         1841       91        2        0     1934
[03/23 22:12:27    718s] #	M4          589        0        0        0      589
[03/23 22:12:27    718s] #	Totals     2929      119        2      539     3589
[03/23 22:12:27    718s] #cpu time = 00:09:27, elapsed time = 00:06:25, memory = 2699.88 (MB), peak = 3527.60 (MB)
[03/23 22:12:27    718s] #start 1st optimization iteration ...
[03/23 22:14:00   1056s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:14:00   1056s] #   number of violations = 1557
[03/23 22:14:00   1056s] #
[03/23 22:14:00   1056s] #    By Layer and Type :
[03/23 22:14:00   1056s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[03/23 22:14:00   1056s] #	M1            0        0        0        0        0        0
[03/23 22:14:00   1056s] #	M2            3      163       12        0        0      178
[03/23 22:14:00   1056s] #	M3            2      548       59        2       13      624
[03/23 22:14:00   1056s] #	M4            0      755        0        0        0      755
[03/23 22:14:00   1056s] #	Totals        5     1466       71        2       13     1557
[03/23 22:14:00   1056s] #    number of process antenna violations = 693
[03/23 22:14:00   1056s] #cpu time = 00:05:38, elapsed time = 00:01:33, memory = 2810.16 (MB), peak = 3527.60 (MB)
[03/23 22:14:00   1057s] #start 2nd optimization iteration ...
[03/23 22:16:15   1337s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:16:15   1337s] #   number of violations = 992
[03/23 22:16:15   1337s] #
[03/23 22:16:15   1337s] #    By Layer and Type :
[03/23 22:16:15   1337s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Totals
[03/23 22:16:15   1337s] #	M1            0        0        0        0        0        0        0
[03/23 22:16:15   1337s] #	M2            2       86        0       12        0        1      101
[03/23 22:16:15   1337s] #	M3            1      302        2       40        2        4      351
[03/23 22:16:15   1337s] #	M4            0      540        0        0        0        0      540
[03/23 22:16:15   1337s] #	Totals        3      928        2       52        2        5      992
[03/23 22:16:15   1337s] #    number of process antenna violations = 706
[03/23 22:16:15   1337s] #cpu time = 00:04:40, elapsed time = 00:02:15, memory = 2823.84 (MB), peak = 3527.60 (MB)
[03/23 22:16:15   1338s] #start 3rd optimization iteration ...
[03/23 22:17:12   1463s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:17:12   1463s] #   number of violations = 598
[03/23 22:17:12   1463s] #
[03/23 22:17:12   1463s] #    By Layer and Type :
[03/23 22:17:12   1463s] #	          Short   CutSpc   CShort      Mar   Totals
[03/23 22:17:12   1463s] #	M1            0        0        0        0        0
[03/23 22:17:12   1463s] #	M2           64        4        0        1       69
[03/23 22:17:12   1463s] #	M3          179       19        1        1      200
[03/23 22:17:12   1463s] #	M4          329        0        0        0      329
[03/23 22:17:12   1463s] #	Totals      572       23        1        2      598
[03/23 22:17:12   1463s] #    number of process antenna violations = 660
[03/23 22:17:12   1463s] #cpu time = 00:02:05, elapsed time = 00:00:57, memory = 2787.32 (MB), peak = 3527.60 (MB)
[03/23 22:17:12   1463s] #start 4th optimization iteration ...
[03/23 22:19:39   1843s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:19:39   1843s] #   number of violations = 226
[03/23 22:19:39   1843s] #
[03/23 22:19:39   1843s] #    By Layer and Type :
[03/23 22:19:39   1843s] #	          Short   CutSpc   Totals
[03/23 22:19:39   1843s] #	M1            0        0        0
[03/23 22:19:39   1843s] #	M2           17        1       18
[03/23 22:19:39   1843s] #	M3           62        9       71
[03/23 22:19:39   1843s] #	M4          137        0      137
[03/23 22:19:39   1843s] #	Totals      216       10      226
[03/23 22:19:39   1843s] #    number of process antenna violations = 608
[03/23 22:19:39   1843s] #cpu time = 00:06:19, elapsed time = 00:02:27, memory = 2769.15 (MB), peak = 3527.60 (MB)
[03/23 22:19:39   1843s] #start 5th optimization iteration ...
[03/23 22:20:06   1939s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:20:06   1939s] #   number of violations = 135
[03/23 22:20:06   1939s] #
[03/23 22:20:06   1939s] #    By Layer and Type :
[03/23 22:20:06   1939s] #	          Short   CutSpc   Totals
[03/23 22:20:06   1939s] #	M1            0        1        1
[03/23 22:20:06   1939s] #	M2            9        0        9
[03/23 22:20:06   1939s] #	M3           38        1       39
[03/23 22:20:06   1939s] #	M4           86        0       86
[03/23 22:20:06   1939s] #	Totals      133        2      135
[03/23 22:20:06   1939s] #    number of process antenna violations = 503
[03/23 22:20:06   1939s] #cpu time = 00:01:36, elapsed time = 00:00:27, memory = 2749.06 (MB), peak = 3527.60 (MB)
[03/23 22:20:06   1939s] #start 6th optimization iteration ...
[03/23 22:20:35   2027s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:20:35   2027s] #   number of violations = 96
[03/23 22:20:35   2027s] #
[03/23 22:20:35   2027s] #    By Layer and Type :
[03/23 22:20:35   2027s] #	          Short   CutSpc      Mar   Totals
[03/23 22:20:35   2027s] #	M1            0        0        0        0
[03/23 22:20:35   2027s] #	M2            6        0        0        6
[03/23 22:20:35   2027s] #	M3           32        2        1       35
[03/23 22:20:35   2027s] #	M4           55        0        0       55
[03/23 22:20:35   2027s] #	Totals       93        2        1       96
[03/23 22:20:35   2027s] #    number of process antenna violations = 488
[03/23 22:20:35   2027s] #cpu time = 00:01:27, elapsed time = 00:00:29, memory = 2751.43 (MB), peak = 3527.60 (MB)
[03/23 22:20:35   2027s] #start 7th optimization iteration ...
[03/23 22:20:48   2066s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:20:48   2066s] #   number of violations = 64
[03/23 22:20:48   2066s] #
[03/23 22:20:48   2066s] #    By Layer and Type :
[03/23 22:20:48   2066s] #	          Short   CutSpc   Totals
[03/23 22:20:48   2066s] #	M1            0        0        0
[03/23 22:20:48   2066s] #	M2            7        1        8
[03/23 22:20:48   2066s] #	M3           21        1       22
[03/23 22:20:48   2066s] #	M4           34        0       34
[03/23 22:20:48   2066s] #	Totals       62        2       64
[03/23 22:20:48   2066s] #    number of process antenna violations = 481
[03/23 22:20:48   2066s] #cpu time = 00:00:39, elapsed time = 00:00:13, memory = 2742.17 (MB), peak = 3527.60 (MB)
[03/23 22:20:48   2067s] #start 8th optimization iteration ...
[03/23 22:20:58   2097s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:20:58   2097s] #   number of violations = 64
[03/23 22:20:58   2097s] #
[03/23 22:20:58   2097s] #    By Layer and Type :
[03/23 22:20:58   2097s] #	          Short   CutSpc   Totals
[03/23 22:20:58   2097s] #	M1            0        0        0
[03/23 22:20:58   2097s] #	M2            4        0        4
[03/23 22:20:58   2097s] #	M3           25        1       26
[03/23 22:20:58   2097s] #	M4           34        0       34
[03/23 22:20:58   2097s] #	Totals       63        1       64
[03/23 22:20:58   2097s] #    number of process antenna violations = 455
[03/23 22:20:58   2097s] #cpu time = 00:00:30, elapsed time = 00:00:10, memory = 2724.40 (MB), peak = 3527.60 (MB)
[03/23 22:20:58   2097s] #start 9th optimization iteration ...
[03/23 22:21:02   2111s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:02   2111s] #   number of violations = 52
[03/23 22:21:02   2111s] #
[03/23 22:21:02   2111s] #    By Layer and Type :
[03/23 22:21:02   2111s] #	         MetSpc    Short   CutSpc   Totals
[03/23 22:21:02   2111s] #	M1            0        0        0        0
[03/23 22:21:02   2111s] #	M2            0        2        0        2
[03/23 22:21:02   2111s] #	M3            1       19        1       21
[03/23 22:21:02   2111s] #	M4            0       29        0       29
[03/23 22:21:02   2111s] #	Totals        1       50        1       52
[03/23 22:21:02   2111s] #    number of process antenna violations = 454
[03/23 22:21:02   2111s] #cpu time = 00:00:14, elapsed time = 00:00:04, memory = 2717.32 (MB), peak = 3527.60 (MB)
[03/23 22:21:02   2112s] #start 10th optimization iteration ...
[03/23 22:21:08   2135s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:08   2135s] #   number of violations = 50
[03/23 22:21:08   2135s] #
[03/23 22:21:08   2135s] #    By Layer and Type :
[03/23 22:21:08   2135s] #	          Short   Totals
[03/23 22:21:08   2135s] #	M1            0        0
[03/23 22:21:08   2135s] #	M2            4        4
[03/23 22:21:08   2135s] #	M3           17       17
[03/23 22:21:08   2135s] #	M4           29       29
[03/23 22:21:08   2135s] #	Totals       50       50
[03/23 22:21:08   2135s] #    number of process antenna violations = 439
[03/23 22:21:08   2135s] #cpu time = 00:00:23, elapsed time = 00:00:05, memory = 2706.57 (MB), peak = 3527.60 (MB)
[03/23 22:21:08   2135s] #start 11th optimization iteration ...
[03/23 22:21:25   2186s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:25   2186s] #   number of violations = 27
[03/23 22:21:25   2186s] #
[03/23 22:21:25   2186s] #    By Layer and Type :
[03/23 22:21:25   2186s] #	          Short   CutSpc   Totals
[03/23 22:21:25   2186s] #	M1            0        0        0
[03/23 22:21:25   2186s] #	M2            1        0        1
[03/23 22:21:25   2186s] #	M3           12        1       13
[03/23 22:21:25   2186s] #	M4           13        0       13
[03/23 22:21:25   2186s] #	Totals       26        1       27
[03/23 22:21:25   2186s] #    number of process antenna violations = 432
[03/23 22:21:25   2186s] #cpu time = 00:00:51, elapsed time = 00:00:17, memory = 2711.02 (MB), peak = 3527.60 (MB)
[03/23 22:21:25   2186s] #start 12th optimization iteration ...
[03/23 22:21:32   2214s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:32   2214s] #   number of violations = 23
[03/23 22:21:32   2214s] #
[03/23 22:21:32   2214s] #    By Layer and Type :
[03/23 22:21:32   2214s] #	          Short   CutSpc   Totals
[03/23 22:21:32   2214s] #	M1            0        0        0
[03/23 22:21:32   2214s] #	M2            3        0        3
[03/23 22:21:32   2214s] #	M3            7        2        9
[03/23 22:21:32   2214s] #	M4           11        0       11
[03/23 22:21:32   2214s] #	Totals       21        2       23
[03/23 22:21:32   2214s] #    number of process antenna violations = 436
[03/23 22:21:33   2214s] #cpu time = 00:00:28, elapsed time = 00:00:07, memory = 2708.42 (MB), peak = 3527.60 (MB)
[03/23 22:21:33   2215s] #start 13th optimization iteration ...
[03/23 22:21:37   2224s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:37   2224s] #   number of violations = 13
[03/23 22:21:37   2224s] #
[03/23 22:21:37   2224s] #    By Layer and Type :
[03/23 22:21:37   2224s] #	          Short   Totals
[03/23 22:21:37   2224s] #	M1            0        0
[03/23 22:21:37   2224s] #	M2            1        1
[03/23 22:21:37   2224s] #	M3            2        2
[03/23 22:21:37   2224s] #	M4           10       10
[03/23 22:21:37   2224s] #	Totals       13       13
[03/23 22:21:37   2224s] #    number of process antenna violations = 428
[03/23 22:21:37   2224s] #cpu time = 00:00:09, elapsed time = 00:00:04, memory = 2700.99 (MB), peak = 3527.60 (MB)
[03/23 22:21:37   2224s] #start 14th optimization iteration ...
[03/23 22:21:39   2229s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:39   2229s] #   number of violations = 16
[03/23 22:21:39   2229s] #
[03/23 22:21:39   2229s] #    By Layer and Type :
[03/23 22:21:39   2229s] #	          Short   Totals
[03/23 22:21:39   2229s] #	M1            0        0
[03/23 22:21:39   2229s] #	M2            1        1
[03/23 22:21:39   2229s] #	M3            5        5
[03/23 22:21:39   2229s] #	M4           10       10
[03/23 22:21:39   2229s] #	Totals       16       16
[03/23 22:21:39   2229s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2696.67 (MB), peak = 3527.60 (MB)
[03/23 22:21:39   2229s] #start 15th optimization iteration ...
[03/23 22:21:42   2234s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:42   2234s] #   number of violations = 10
[03/23 22:21:42   2234s] #
[03/23 22:21:42   2234s] #    By Layer and Type :
[03/23 22:21:42   2234s] #	          Short   Totals
[03/23 22:21:42   2234s] #	M1            0        0
[03/23 22:21:42   2234s] #	M2            0        0
[03/23 22:21:42   2234s] #	M3            2        2
[03/23 22:21:42   2234s] #	M4            8        8
[03/23 22:21:42   2234s] #	Totals       10       10
[03/23 22:21:42   2234s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2690.86 (MB), peak = 3527.60 (MB)
[03/23 22:21:42   2234s] #start 16th optimization iteration ...
[03/23 22:21:48   2242s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:48   2242s] #   number of violations = 7
[03/23 22:21:48   2242s] #
[03/23 22:21:48   2242s] #    By Layer and Type :
[03/23 22:21:48   2242s] #	          Short   Totals
[03/23 22:21:48   2242s] #	M1            0        0
[03/23 22:21:48   2242s] #	M2            2        2
[03/23 22:21:48   2242s] #	M3            0        0
[03/23 22:21:48   2242s] #	M4            5        5
[03/23 22:21:48   2242s] #	Totals        7        7
[03/23 22:21:48   2242s] #cpu time = 00:00:07, elapsed time = 00:00:06, memory = 2689.63 (MB), peak = 3527.60 (MB)
[03/23 22:21:48   2242s] #start 17th optimization iteration ...
[03/23 22:21:51   2246s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:51   2246s] #   number of violations = 6
[03/23 22:21:51   2246s] #
[03/23 22:21:51   2246s] #    By Layer and Type :
[03/23 22:21:51   2246s] #	          Short   Totals
[03/23 22:21:51   2246s] #	M1            0        0
[03/23 22:21:51   2246s] #	M2            0        0
[03/23 22:21:51   2246s] #	M3            0        0
[03/23 22:21:51   2246s] #	M4            6        6
[03/23 22:21:51   2246s] #	Totals        6        6
[03/23 22:21:51   2246s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2688.57 (MB), peak = 3527.60 (MB)
[03/23 22:21:51   2246s] #start 18th optimization iteration ...
[03/23 22:21:52   2248s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:52   2248s] #   number of violations = 9
[03/23 22:21:52   2248s] #
[03/23 22:21:52   2248s] #    By Layer and Type :
[03/23 22:21:52   2248s] #	          Short   Totals
[03/23 22:21:52   2248s] #	M1            0        0
[03/23 22:21:52   2248s] #	M2            0        0
[03/23 22:21:52   2248s] #	M3            4        4
[03/23 22:21:52   2248s] #	M4            5        5
[03/23 22:21:52   2248s] #	Totals        9        9
[03/23 22:21:52   2248s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2686.75 (MB), peak = 3527.60 (MB)
[03/23 22:21:52   2248s] #start 19th optimization iteration ...
[03/23 22:21:54   2251s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:54   2251s] #   number of violations = 8
[03/23 22:21:54   2251s] #
[03/23 22:21:54   2251s] #    By Layer and Type :
[03/23 22:21:54   2251s] #	          Short   Totals
[03/23 22:21:54   2251s] #	M1            0        0
[03/23 22:21:54   2251s] #	M2            0        0
[03/23 22:21:54   2251s] #	M3            2        2
[03/23 22:21:54   2251s] #	M4            6        6
[03/23 22:21:54   2251s] #	Totals        8        8
[03/23 22:21:54   2251s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2686.03 (MB), peak = 3527.60 (MB)
[03/23 22:21:54   2251s] #start 20th optimization iteration ...
[03/23 22:21:54   2252s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:54   2252s] #   number of violations = 8
[03/23 22:21:54   2252s] #
[03/23 22:21:54   2252s] #    By Layer and Type :
[03/23 22:21:54   2252s] #	          Short   Totals
[03/23 22:21:54   2252s] #	M1            0        0
[03/23 22:21:54   2252s] #	M2            0        0
[03/23 22:21:54   2252s] #	M3            2        2
[03/23 22:21:54   2252s] #	M4            6        6
[03/23 22:21:54   2252s] #	Totals        8        8
[03/23 22:21:54   2252s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2683.20 (MB), peak = 3527.60 (MB)
[03/23 22:21:54   2252s] #start 21th optimization iteration ...
[03/23 22:21:58   2257s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:21:58   2257s] #   number of violations = 9
[03/23 22:21:58   2257s] #
[03/23 22:21:58   2257s] #    By Layer and Type :
[03/23 22:21:58   2257s] #	          Short   Totals
[03/23 22:21:58   2257s] #	M1            0        0
[03/23 22:21:58   2257s] #	M2            0        0
[03/23 22:21:58   2257s] #	M3            3        3
[03/23 22:21:58   2257s] #	M4            6        6
[03/23 22:21:58   2257s] #	Totals        9        9
[03/23 22:21:58   2257s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 2682.23 (MB), peak = 3527.60 (MB)
[03/23 22:21:58   2257s] #start 22th optimization iteration ...
[03/23 22:22:01   2260s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:01   2260s] #   number of violations = 7
[03/23 22:22:01   2260s] #
[03/23 22:22:01   2260s] #    By Layer and Type :
[03/23 22:22:01   2260s] #	          Short   Totals
[03/23 22:22:01   2260s] #	M1            0        0
[03/23 22:22:01   2260s] #	M2            0        0
[03/23 22:22:01   2260s] #	M3            2        2
[03/23 22:22:01   2260s] #	M4            5        5
[03/23 22:22:01   2260s] #	Totals        7        7
[03/23 22:22:01   2260s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2680.78 (MB), peak = 3527.60 (MB)
[03/23 22:22:01   2260s] #start 23th optimization iteration ...
[03/23 22:22:02   2262s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:02   2262s] #   number of violations = 7
[03/23 22:22:02   2262s] #
[03/23 22:22:02   2262s] #    By Layer and Type :
[03/23 22:22:02   2262s] #	          Short   Totals
[03/23 22:22:02   2262s] #	M1            0        0
[03/23 22:22:02   2262s] #	M2            1        1
[03/23 22:22:02   2262s] #	M3            2        2
[03/23 22:22:02   2262s] #	M4            4        4
[03/23 22:22:02   2262s] #	Totals        7        7
[03/23 22:22:02   2262s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2679.95 (MB), peak = 3527.60 (MB)
[03/23 22:22:02   2262s] #start 24th optimization iteration ...
[03/23 22:22:03   2264s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:03   2264s] #   number of violations = 5
[03/23 22:22:03   2264s] #
[03/23 22:22:03   2264s] #    By Layer and Type :
[03/23 22:22:03   2264s] #	          Short   Totals
[03/23 22:22:03   2264s] #	M1            0        0
[03/23 22:22:03   2264s] #	M2            0        0
[03/23 22:22:03   2264s] #	M3            1        1
[03/23 22:22:03   2264s] #	M4            4        4
[03/23 22:22:03   2264s] #	Totals        5        5
[03/23 22:22:03   2264s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2679.54 (MB), peak = 3527.60 (MB)
[03/23 22:22:03   2264s] #start 25th optimization iteration ...
[03/23 22:22:04   2265s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:04   2265s] #   number of violations = 5
[03/23 22:22:04   2265s] #
[03/23 22:22:04   2265s] #    By Layer and Type :
[03/23 22:22:04   2265s] #	          Short   Totals
[03/23 22:22:04   2265s] #	M1            0        0
[03/23 22:22:04   2265s] #	M2            0        0
[03/23 22:22:04   2265s] #	M3            1        1
[03/23 22:22:04   2265s] #	M4            4        4
[03/23 22:22:04   2265s] #	Totals        5        5
[03/23 22:22:04   2265s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2679.28 (MB), peak = 3527.60 (MB)
[03/23 22:22:04   2265s] #start 26th optimization iteration ...
[03/23 22:22:04   2266s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:04   2266s] #   number of violations = 4
[03/23 22:22:04   2266s] #
[03/23 22:22:04   2266s] #    By Layer and Type :
[03/23 22:22:04   2266s] #	          Short   Totals
[03/23 22:22:04   2266s] #	M1            0        0
[03/23 22:22:04   2266s] #	M2            0        0
[03/23 22:22:04   2266s] #	M3            1        1
[03/23 22:22:04   2266s] #	M4            3        3
[03/23 22:22:04   2266s] #	Totals        4        4
[03/23 22:22:05   2266s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2677.38 (MB), peak = 3527.60 (MB)
[03/23 22:22:05   2266s] #start 27th optimization iteration ...
[03/23 22:22:05   2268s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:05   2268s] #   number of violations = 5
[03/23 22:22:05   2268s] #
[03/23 22:22:05   2268s] #    By Layer and Type :
[03/23 22:22:05   2268s] #	          Short   Totals
[03/23 22:22:05   2268s] #	M1            0        0
[03/23 22:22:05   2268s] #	M2            0        0
[03/23 22:22:05   2268s] #	M3            2        2
[03/23 22:22:05   2268s] #	M4            3        3
[03/23 22:22:05   2268s] #	Totals        5        5
[03/23 22:22:05   2268s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2676.69 (MB), peak = 3527.60 (MB)
[03/23 22:22:05   2268s] #start 28th optimization iteration ...
[03/23 22:22:06   2269s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:06   2269s] #   number of violations = 4
[03/23 22:22:06   2269s] #
[03/23 22:22:06   2269s] #    By Layer and Type :
[03/23 22:22:06   2269s] #	          Short   Totals
[03/23 22:22:06   2269s] #	M1            0        0
[03/23 22:22:06   2269s] #	M2            0        0
[03/23 22:22:06   2269s] #	M3            1        1
[03/23 22:22:06   2269s] #	M4            3        3
[03/23 22:22:06   2269s] #	Totals        4        4
[03/23 22:22:06   2269s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2676.22 (MB), peak = 3527.60 (MB)
[03/23 22:22:06   2269s] #start 29th optimization iteration ...
[03/23 22:22:06   2270s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:06   2270s] #   number of violations = 4
[03/23 22:22:06   2270s] #
[03/23 22:22:06   2270s] #    By Layer and Type :
[03/23 22:22:06   2270s] #	          Short   Totals
[03/23 22:22:06   2270s] #	M1            0        0
[03/23 22:22:06   2270s] #	M2            0        0
[03/23 22:22:06   2270s] #	M3            0        0
[03/23 22:22:06   2270s] #	M4            4        4
[03/23 22:22:06   2270s] #	Totals        4        4
[03/23 22:22:06   2270s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2676.77 (MB), peak = 3527.60 (MB)
[03/23 22:22:06   2270s] #start 30th optimization iteration ...
[03/23 22:22:07   2271s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:07   2271s] #   number of violations = 4
[03/23 22:22:07   2271s] #
[03/23 22:22:07   2271s] #    By Layer and Type :
[03/23 22:22:07   2271s] #	          Short   Totals
[03/23 22:22:07   2271s] #	M1            0        0
[03/23 22:22:07   2271s] #	M2            0        0
[03/23 22:22:07   2271s] #	M3            0        0
[03/23 22:22:07   2271s] #	M4            4        4
[03/23 22:22:07   2271s] #	Totals        4        4
[03/23 22:22:07   2271s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2676.19 (MB), peak = 3527.60 (MB)
[03/23 22:22:07   2271s] #start 31th optimization iteration ...
[03/23 22:22:07   2272s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:07   2272s] #   number of violations = 4
[03/23 22:22:07   2272s] #
[03/23 22:22:07   2272s] #    By Layer and Type :
[03/23 22:22:07   2272s] #	          Short   Totals
[03/23 22:22:07   2272s] #	M1            0        0
[03/23 22:22:07   2272s] #	M2            0        0
[03/23 22:22:07   2272s] #	M3            0        0
[03/23 22:22:07   2272s] #	M4            4        4
[03/23 22:22:07   2272s] #	Totals        4        4
[03/23 22:22:07   2272s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2676.09 (MB), peak = 3527.60 (MB)
[03/23 22:22:07   2272s] #start 32th optimization iteration ...
[03/23 22:22:08   2273s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:08   2273s] #   number of violations = 3
[03/23 22:22:08   2273s] #
[03/23 22:22:08   2273s] #    By Layer and Type :
[03/23 22:22:08   2273s] #	          Short   Totals
[03/23 22:22:08   2273s] #	M1            0        0
[03/23 22:22:08   2273s] #	M2            0        0
[03/23 22:22:08   2273s] #	M3            0        0
[03/23 22:22:08   2273s] #	M4            3        3
[03/23 22:22:08   2273s] #	Totals        3        3
[03/23 22:22:08   2273s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2676.05 (MB), peak = 3527.60 (MB)
[03/23 22:22:08   2273s] #start 33th optimization iteration ...
[03/23 22:22:08   2273s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:08   2273s] #   number of violations = 3
[03/23 22:22:08   2273s] #
[03/23 22:22:08   2273s] #    By Layer and Type :
[03/23 22:22:08   2273s] #	          Short   Totals
[03/23 22:22:08   2273s] #	M1            0        0
[03/23 22:22:08   2273s] #	M2            0        0
[03/23 22:22:08   2273s] #	M3            0        0
[03/23 22:22:08   2273s] #	M4            3        3
[03/23 22:22:08   2273s] #	Totals        3        3
[03/23 22:22:08   2273s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2675.93 (MB), peak = 3527.60 (MB)
[03/23 22:22:08   2273s] #start 34th optimization iteration ...
[03/23 22:22:08   2274s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:08   2274s] #   number of violations = 3
[03/23 22:22:08   2274s] #
[03/23 22:22:08   2274s] #    By Layer and Type :
[03/23 22:22:08   2274s] #	          Short   Totals
[03/23 22:22:08   2274s] #	M1            0        0
[03/23 22:22:08   2274s] #	M2            0        0
[03/23 22:22:08   2274s] #	M3            0        0
[03/23 22:22:08   2274s] #	M4            3        3
[03/23 22:22:08   2274s] #	Totals        3        3
[03/23 22:22:08   2274s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2675.39 (MB), peak = 3527.60 (MB)
[03/23 22:22:08   2274s] #start 35th optimization iteration ...
[03/23 22:22:09   2275s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:09   2275s] #   number of violations = 3
[03/23 22:22:09   2275s] #
[03/23 22:22:09   2275s] #    By Layer and Type :
[03/23 22:22:09   2275s] #	          Short   Totals
[03/23 22:22:09   2275s] #	M1            0        0
[03/23 22:22:09   2275s] #	M2            0        0
[03/23 22:22:09   2275s] #	M3            0        0
[03/23 22:22:09   2275s] #	M4            3        3
[03/23 22:22:09   2275s] #	Totals        3        3
[03/23 22:22:09   2275s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2675.88 (MB), peak = 3527.60 (MB)
[03/23 22:22:09   2275s] #start 36th optimization iteration ...
[03/23 22:22:09   2275s] ### Routing stats: routing = 100.00% dirty-area = 91.24%
[03/23 22:22:09   2275s] #   number of violations = 3
[03/23 22:22:09   2275s] #
[03/23 22:22:09   2275s] #    By Layer and Type :
[03/23 22:22:09   2275s] #	          Short   Totals
[03/23 22:22:09   2275s] #	M1            0        0
[03/23 22:22:09   2275s] #	M2            0        0
[03/23 22:22:09   2275s] #	M3            0        0
[03/23 22:22:09   2275s] #	M4            3        3
[03/23 22:22:09   2275s] #	Totals        3        3
[03/23 22:22:09   2275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2675.88 (MB), peak = 3527.60 (MB)
[03/23 22:22:09   2275s] #Complete Detail Routing.
[03/23 22:22:09   2275s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:22:09   2275s] #Total wire length = 325793 um.
[03/23 22:22:09   2275s] #Total half perimeter of net bounding box = 81111 um.
[03/23 22:22:09   2275s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:22:09   2275s] #Total wire length on LAYER M2 = 155851 um.
[03/23 22:22:09   2275s] #Total wire length on LAYER M3 = 81666 um.
[03/23 22:22:09   2275s] #Total wire length on LAYER M4 = 88276 um.
[03/23 22:22:09   2275s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:22:09   2275s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:22:09   2275s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:22:09   2275s] #Total wire length on LAYER LM = 0 um.
[03/23 22:22:09   2275s] #Total number of vias = 61251
[03/23 22:22:09   2275s] #Total number of multi-cut vias = 859 (  1.4%)
[03/23 22:22:09   2275s] #Total number of single cut vias = 60392 ( 98.6%)
[03/23 22:22:09   2275s] #Up-Via Summary (total 61251):
[03/23 22:22:09   2275s] #                   single-cut          multi-cut      Total
[03/23 22:22:09   2275s] #-----------------------------------------------------------
[03/23 22:22:09   2275s] # M1              9277 ( 97.8%)       207 (  2.2%)       9484
[03/23 22:22:09   2275s] # M2             24602 ( 98.1%)       485 (  1.9%)      25087
[03/23 22:22:09   2275s] # M3             26513 ( 99.4%)       167 (  0.6%)      26680
[03/23 22:22:09   2275s] #-----------------------------------------------------------
[03/23 22:22:09   2275s] #                60392 ( 98.6%)       859 (  1.4%)      61251 
[03/23 22:22:09   2275s] #
[03/23 22:22:09   2275s] #Total number of DRC violations = 3
[03/23 22:22:09   2275s] #Total number of violations on LAYER M1 = 0
[03/23 22:22:09   2275s] #Total number of violations on LAYER M2 = 0
[03/23 22:22:09   2275s] #Total number of violations on LAYER M3 = 0
[03/23 22:22:09   2275s] #Total number of violations on LAYER M4 = 3
[03/23 22:22:09   2275s] #Total number of violations on LAYER M5 = 0
[03/23 22:22:09   2275s] #Total number of violations on LAYER M6 = 0
[03/23 22:22:09   2275s] #Total number of violations on LAYER MQ = 0
[03/23 22:22:09   2275s] #Total number of violations on LAYER LM = 0
[03/23 22:22:09   2275s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:22:09   2275s] #Cpu time = 00:35:24
[03/23 22:22:09   2275s] #Elapsed time = 00:16:06
[03/23 22:22:09   2275s] #Increased memory = 180.25 (MB)
[03/23 22:22:09   2275s] #Total memory = 2673.38 (MB)
[03/23 22:22:09   2275s] #Peak memory = 3527.60 (MB)
[03/23 22:22:09   2275s] ### Time Record (Antenna Fixing) is installed.
[03/23 22:22:09   2275s] #
[03/23 22:22:09   2275s] #start routing for process antenna violation fix ...
[03/23 22:22:09   2275s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:22:09   2276s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:22:09   2276s] #
[03/23 22:22:09   2276s] #    By Layer and Type :
[03/23 22:22:09   2276s] #	          Short   Totals
[03/23 22:22:09   2276s] #	M1            0        0
[03/23 22:22:09   2276s] #	M2            0        0
[03/23 22:22:09   2276s] #	M3            0        0
[03/23 22:22:09   2276s] #	M4            3        3
[03/23 22:22:09   2276s] #	Totals        3        3
[03/23 22:22:09   2276s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2673.39 (MB), peak = 3527.60 (MB)
[03/23 22:22:09   2276s] #
[03/23 22:22:09   2276s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:22:09   2276s] #Total wire length = 325793 um.
[03/23 22:22:09   2276s] #Total half perimeter of net bounding box = 81111 um.
[03/23 22:22:09   2276s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:22:09   2276s] #Total wire length on LAYER M2 = 155813 um.
[03/23 22:22:09   2276s] #Total wire length on LAYER M3 = 81680 um.
[03/23 22:22:09   2276s] #Total wire length on LAYER M4 = 88300 um.
[03/23 22:22:09   2276s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:22:09   2276s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:22:09   2276s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:22:09   2276s] #Total wire length on LAYER LM = 0 um.
[03/23 22:22:09   2276s] #Total number of vias = 61323
[03/23 22:22:09   2276s] #Total number of multi-cut vias = 859 (  1.4%)
[03/23 22:22:09   2276s] #Total number of single cut vias = 60464 ( 98.6%)
[03/23 22:22:09   2276s] #Up-Via Summary (total 61323):
[03/23 22:22:09   2276s] #                   single-cut          multi-cut      Total
[03/23 22:22:09   2276s] #-----------------------------------------------------------
[03/23 22:22:09   2276s] # M1              9277 ( 97.8%)       207 (  2.2%)       9484
[03/23 22:22:09   2276s] # M2             24668 ( 98.1%)       485 (  1.9%)      25153
[03/23 22:22:09   2276s] # M3             26519 ( 99.4%)       167 (  0.6%)      26686
[03/23 22:22:09   2276s] #-----------------------------------------------------------
[03/23 22:22:09   2276s] #                60464 ( 98.6%)       859 (  1.4%)      61323 
[03/23 22:22:09   2276s] #
[03/23 22:22:09   2276s] #Total number of DRC violations = 3
[03/23 22:22:09   2276s] #Total number of process antenna violations = 117
[03/23 22:22:09   2276s] #Total number of net violated process antenna rule = 84
[03/23 22:22:09   2276s] #Total number of violations on LAYER M1 = 0
[03/23 22:22:09   2276s] #Total number of violations on LAYER M2 = 0
[03/23 22:22:09   2276s] #Total number of violations on LAYER M3 = 0
[03/23 22:22:09   2276s] #Total number of violations on LAYER M4 = 3
[03/23 22:22:09   2276s] #Total number of violations on LAYER M5 = 0
[03/23 22:22:09   2276s] #Total number of violations on LAYER M6 = 0
[03/23 22:22:09   2276s] #Total number of violations on LAYER MQ = 0
[03/23 22:22:09   2276s] #Total number of violations on LAYER LM = 0
[03/23 22:22:09   2276s] #
[03/23 22:22:09   2276s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:22:09   2277s] #
[03/23 22:22:09   2277s] # start diode insertion for process antenna violation fix ...
[03/23 22:22:09   2277s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:22:09   2277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2673.20 (MB), peak = 3527.60 (MB)
[03/23 22:22:09   2277s] #
[03/23 22:22:09   2277s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:22:09   2277s] #Total wire length = 325793 um.
[03/23 22:22:09   2277s] #Total half perimeter of net bounding box = 81111 um.
[03/23 22:22:09   2277s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:22:09   2277s] #Total wire length on LAYER M2 = 155813 um.
[03/23 22:22:09   2277s] #Total wire length on LAYER M3 = 81680 um.
[03/23 22:22:09   2277s] #Total wire length on LAYER M4 = 88300 um.
[03/23 22:22:09   2277s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:22:09   2277s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:22:09   2277s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:22:09   2277s] #Total wire length on LAYER LM = 0 um.
[03/23 22:22:09   2277s] #Total number of vias = 61323
[03/23 22:22:09   2277s] #Total number of multi-cut vias = 859 (  1.4%)
[03/23 22:22:09   2277s] #Total number of single cut vias = 60464 ( 98.6%)
[03/23 22:22:09   2277s] #Up-Via Summary (total 61323):
[03/23 22:22:09   2277s] #                   single-cut          multi-cut      Total
[03/23 22:22:09   2277s] #-----------------------------------------------------------
[03/23 22:22:09   2277s] # M1              9277 ( 97.8%)       207 (  2.2%)       9484
[03/23 22:22:09   2277s] # M2             24668 ( 98.1%)       485 (  1.9%)      25153
[03/23 22:22:09   2277s] # M3             26519 ( 99.4%)       167 (  0.6%)      26686
[03/23 22:22:09   2277s] #-----------------------------------------------------------
[03/23 22:22:09   2277s] #                60464 ( 98.6%)       859 (  1.4%)      61323 
[03/23 22:22:09   2277s] #
[03/23 22:22:09   2277s] #Total number of DRC violations = 3
[03/23 22:22:09   2277s] #Total number of process antenna violations = 117
[03/23 22:22:09   2277s] #Total number of net violated process antenna rule = 84
[03/23 22:22:09   2277s] #Total number of violations on LAYER M1 = 0
[03/23 22:22:09   2277s] #Total number of violations on LAYER M2 = 0
[03/23 22:22:09   2277s] #Total number of violations on LAYER M3 = 0
[03/23 22:22:09   2277s] #Total number of violations on LAYER M4 = 3
[03/23 22:22:09   2277s] #Total number of violations on LAYER M5 = 0
[03/23 22:22:09   2277s] #Total number of violations on LAYER M6 = 0
[03/23 22:22:09   2277s] #Total number of violations on LAYER MQ = 0
[03/23 22:22:09   2277s] #Total number of violations on LAYER LM = 0
[03/23 22:22:09   2277s] #
[03/23 22:22:09   2277s] #
[03/23 22:22:09   2277s] #start delete and reroute for process antenna violation fix ...
[03/23 22:23:53   2618s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:24:48   2790s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:25:25   2897s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:25:57   2992s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:25:57   2993s] #cpu time = 00:11:56, elapsed time = 00:03:48, memory = 2653.60 (MB), peak = 3527.60 (MB)
[03/23 22:25:57   2993s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:25:57   2993s] #Total wire length = 319790 um.
[03/23 22:25:57   2993s] #Total half perimeter of net bounding box = 81111 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M2 = 157474 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M3 = 80852 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M4 = 81464 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER LM = 0 um.
[03/23 22:25:57   2993s] #Total number of vias = 61656
[03/23 22:25:57   2993s] #Total number of multi-cut vias = 1061 (  1.7%)
[03/23 22:25:57   2993s] #Total number of single cut vias = 60595 ( 98.3%)
[03/23 22:25:57   2993s] #Up-Via Summary (total 61656):
[03/23 22:25:57   2993s] #                   single-cut          multi-cut      Total
[03/23 22:25:57   2993s] #-----------------------------------------------------------
[03/23 22:25:57   2993s] # M1              9247 ( 97.5%)       238 (  2.5%)       9485
[03/23 22:25:57   2993s] # M2             25529 ( 97.5%)       659 (  2.5%)      26188
[03/23 22:25:57   2993s] # M3             25819 ( 99.4%)       164 (  0.6%)      25983
[03/23 22:25:57   2993s] #-----------------------------------------------------------
[03/23 22:25:57   2993s] #                60595 ( 98.3%)      1061 (  1.7%)      61656 
[03/23 22:25:57   2993s] #
[03/23 22:25:57   2993s] #Total number of DRC violations = 0
[03/23 22:25:57   2993s] #Total number of process antenna violations = 25
[03/23 22:25:57   2993s] #Total number of net violated process antenna rule = 24
[03/23 22:25:57   2993s] #
[03/23 22:25:57   2993s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:25:57   2993s] #
[03/23 22:25:57   2993s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:25:57   2993s] #Total wire length = 319790 um.
[03/23 22:25:57   2993s] #Total half perimeter of net bounding box = 81111 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M2 = 157474 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M3 = 80852 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M4 = 81464 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:25:57   2993s] #Total wire length on LAYER LM = 0 um.
[03/23 22:25:57   2993s] #Total number of vias = 61656
[03/23 22:25:57   2993s] #Total number of multi-cut vias = 1061 (  1.7%)
[03/23 22:25:57   2993s] #Total number of single cut vias = 60595 ( 98.3%)
[03/23 22:25:57   2993s] #Up-Via Summary (total 61656):
[03/23 22:25:57   2993s] #                   single-cut          multi-cut      Total
[03/23 22:25:57   2993s] #-----------------------------------------------------------
[03/23 22:25:57   2993s] # M1              9247 ( 97.5%)       238 (  2.5%)       9485
[03/23 22:25:57   2993s] # M2             25529 ( 97.5%)       659 (  2.5%)      26188
[03/23 22:25:57   2993s] # M3             25819 ( 99.4%)       164 (  0.6%)      25983
[03/23 22:25:57   2993s] #-----------------------------------------------------------
[03/23 22:25:57   2993s] #                60595 ( 98.3%)      1061 (  1.7%)      61656 
[03/23 22:25:57   2993s] #
[03/23 22:25:57   2993s] #Total number of DRC violations = 0
[03/23 22:25:57   2993s] #Total number of process antenna violations = 25
[03/23 22:25:57   2993s] #Total number of net violated process antenna rule = 24
[03/23 22:25:57   2993s] #
[03/23 22:25:57   2993s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 22:25:57   2994s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 22:25:57   2994s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:25:57   2994s] #
[03/23 22:25:57   2994s] #Start Post Route via swapping..
[03/23 22:25:57   2994s] #99.96% of area are rerouted by ECO routing.
[03/23 22:25:58   2996s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:25:58   2996s] #   number of violations = 0
[03/23 22:25:58   2996s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2652.59 (MB), peak = 3527.60 (MB)
[03/23 22:25:58   2996s] #CELL_VIEW PE_top,init has 0 DRC violations
[03/23 22:25:58   2996s] #Total number of DRC violations = 0
[03/23 22:25:58   2996s] #Total number of process antenna violations = 25
[03/23 22:25:58   2996s] #Total number of net violated process antenna rule = 24
[03/23 22:25:58   2996s] #Post Route via swapping is done.
[03/23 22:25:58   2996s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 22:25:58   2996s] #Total number of nets with non-default rule or having extra spacing = 34
[03/23 22:25:58   2996s] #Total wire length = 319790 um.
[03/23 22:25:58   2996s] #Total half perimeter of net bounding box = 81111 um.
[03/23 22:25:58   2996s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:25:58   2996s] #Total wire length on LAYER M2 = 157474 um.
[03/23 22:25:58   2996s] #Total wire length on LAYER M3 = 80852 um.
[03/23 22:25:58   2996s] #Total wire length on LAYER M4 = 81464 um.
[03/23 22:25:58   2996s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:25:58   2996s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:25:58   2996s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:25:58   2996s] #Total wire length on LAYER LM = 0 um.
[03/23 22:25:58   2996s] #Total number of vias = 61656
[03/23 22:25:58   2996s] #Total number of multi-cut vias = 2813 (  4.6%)
[03/23 22:25:58   2996s] #Total number of single cut vias = 58843 ( 95.4%)
[03/23 22:25:58   2996s] #Up-Via Summary (total 61656):
[03/23 22:25:58   2996s] #                   single-cut          multi-cut      Total
[03/23 22:25:58   2996s] #-----------------------------------------------------------
[03/23 22:25:58   2996s] # M1              9220 ( 97.2%)       265 (  2.8%)       9485
[03/23 22:25:58   2996s] # M2             24873 ( 95.0%)      1315 (  5.0%)      26188
[03/23 22:25:58   2996s] # M3             24750 ( 95.3%)      1233 (  4.7%)      25983
[03/23 22:25:58   2996s] #-----------------------------------------------------------
[03/23 22:25:58   2996s] #                58843 ( 95.4%)      2813 (  4.6%)      61656 
[03/23 22:25:58   2996s] #
[03/23 22:25:58   2996s] #detailRoute Statistics:
[03/23 22:25:58   2996s] #Cpu time = 00:47:25
[03/23 22:25:58   2996s] #Elapsed time = 00:19:55
[03/23 22:25:58   2996s] #Increased memory = 159.38 (MB)
[03/23 22:25:58   2996s] #Total memory = 2652.51 (MB)
[03/23 22:25:58   2996s] #Peak memory = 3527.60 (MB)
[03/23 22:25:58   2996s] ### global_detail_route design signature (268): route=1612076890 flt_obj=0 vio=863913525 shield_wire=1
[03/23 22:25:58   2996s] ### Time Record (DB Export) is installed.
[03/23 22:25:58   2996s] ### export design design signature (269): route=1612076890 fixed_route=1914325587 flt_obj=0 vio=863913525 swire=282492057 shield_wire=1 net_attr=2005418011 dirty_area=0 del_dirty_area=0 cell=1421152178 placement=2016035463 pin_access=1682476602 inst_pattern=1
[03/23 22:25:58   2997s] #	no debugging net set
[03/23 22:25:58   2997s] ### Time Record (DB Export) is uninstalled.
[03/23 22:25:58   2997s] ### Time Record (Post Callback) is installed.
[03/23 22:25:58   2997s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:25:58   2997s] #
[03/23 22:25:58   2997s] #globalDetailRoute statistics:
[03/23 22:25:58   2997s] #Cpu time = 00:47:44
[03/23 22:25:58   2997s] #Elapsed time = 00:20:10
[03/23 22:25:58   2997s] #Increased memory = 85.40 (MB)
[03/23 22:25:58   2997s] #Total memory = 2632.90 (MB)
[03/23 22:25:58   2997s] #Peak memory = 3527.60 (MB)
[03/23 22:25:58   2997s] #Number of warnings = 11
[03/23 22:25:58   2997s] #Total number of warnings = 27
[03/23 22:25:58   2997s] #Number of fails = 0
[03/23 22:25:58   2997s] #Total number of fails = 0
[03/23 22:25:58   2997s] #Complete globalDetailRoute on Thu Mar 23 22:25:58 2023
[03/23 22:25:58   2997s] #
[03/23 22:25:58   2997s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:25:58   2997s] % End globalDetailRoute (date=03/23 22:25:58, total cpu=0:47:44, real=0:20:10, peak res=3527.6M, current mem=2620.8M)
[03/23 22:25:58   2997s] #Default setup view is reset to setupAnalysis.
[03/23 22:25:58   2997s] #Default setup view is reset to setupAnalysis.
[03/23 22:25:58   2997s] AAE_INFO: Post Route call back at the end of routeDesign
[03/23 22:25:58   2997s] #routeDesign: cpu time = 00:47:44, elapsed time = 00:20:11, memory = 2608.88 (MB), peak = 3527.60 (MB)
[03/23 22:25:58   2997s] 
[03/23 22:25:58   2997s] *** Summary of all messages that are not suppressed in this session:
[03/23 22:25:58   2997s] Severity  ID               Count  Summary                                  
[03/23 22:25:58   2997s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/23 22:25:58   2997s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[03/23 22:25:58   2997s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/23 22:25:58   2997s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/23 22:25:58   2997s] *** Message Summary: 8 warning(s), 0 error(s)
[03/23 22:25:58   2997s] 
[03/23 22:25:58   2997s] ### Time Record (routeDesign) is uninstalled.
[03/23 22:25:58   2997s] ### 
[03/23 22:25:58   2997s] ###   Scalability Statistics
[03/23 22:25:58   2997s] ### 
[03/23 22:25:58   2997s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:25:58   2997s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/23 22:25:58   2997s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:25:58   2997s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:25:58   2997s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:25:58   2997s] ###   Timing Data Generation        |        00:00:09|        00:00:06|             1.4|
[03/23 22:25:58   2997s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:25:58   2997s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:25:58   2997s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/23 22:25:58   2997s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:25:58   2997s] ###   Global Routing                |        00:00:06|        00:00:05|             1.2|
[03/23 22:25:58   2997s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[03/23 22:25:58   2997s] ###   Detail Routing                |        00:35:24|        00:16:06|             2.2|
[03/23 22:25:58   2997s] ###   Antenna Fixing                |        00:11:56|        00:03:47|             3.1|
[03/23 22:25:58   2997s] ###   Post Route Via Swapping       |        00:00:03|        00:00:01|             1.0|
[03/23 22:25:58   2997s] ###   Entire Command                |        00:47:44|        00:20:11|             2.4|
[03/23 22:25:58   2997s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:25:58   2997s] ### 
[03/23 22:25:58   2997s] #% End routeDesign (date=03/23 22:25:58, total cpu=0:47:44, real=0:20:10, peak res=3527.6M, current mem=2608.9M)
[03/23 22:25:58   2997s] <CMD> saveDesign db/PE_top_routed.enc
[03/23 22:25:58   2997s] #% Begin save design ... (date=03/23 22:25:58, mem=2608.9M)
[03/23 22:25:58   2997s] % Begin Save ccopt configuration ... (date=03/23 22:25:58, mem=2608.9M)
[03/23 22:25:58   2997s] % End Save ccopt configuration ... (date=03/23 22:25:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2609.0M, current mem=2609.0M)
[03/23 22:25:59   2997s] % Begin Save netlist data ... (date=03/23 22:25:58, mem=2609.0M)
[03/23 22:25:59   2997s] Writing Binary DB to db/PE_top_routed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:25:59   2997s] % End Save netlist data ... (date=03/23 22:25:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=2609.0M, current mem=2609.0M)
[03/23 22:25:59   2997s] Saving symbol-table file in separate thread ...
[03/23 22:25:59   2997s] Saving congestion map file in separate thread ...
[03/23 22:25:59   2997s] % Begin Save AAE data ... (date=03/23 22:25:59, mem=2609.5M)
[03/23 22:25:59   2997s] Saving AAE Data ...
[03/23 22:25:59   2997s] AAE DB initialization (MEM=3588.36 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 22:25:59   2997s] Saving congestion map file db/PE_top_routed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:25:59   2997s] % End Save AAE data ... (date=03/23 22:25:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=2612.1M, current mem=2612.1M)
[03/23 22:25:59   2997s] Saving preference file db/PE_top_routed.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:25:59   2997s] Saving mode setting ...
[03/23 22:25:59   2997s] Saving global file ...
[03/23 22:25:59   2997s] Saving Drc markers ...
[03/23 22:25:59   2997s] ... 25 markers are saved ...
[03/23 22:25:59   2997s] ... 0 geometry drc markers are saved ...
[03/23 22:25:59   2997s] ... 25 antenna drc markers are saved ...
[03/23 22:25:59   2997s] % Begin Save routing data ... (date=03/23 22:25:59, mem=2614.7M)
[03/23 22:25:59   2997s] Saving route file ...
[03/23 22:26:00   2997s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=3587.9M) ***
[03/23 22:26:00   2997s] % End Save routing data ... (date=03/23 22:26:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=2614.7M, current mem=2614.6M)
[03/23 22:26:00   2997s] Saving special route data file in separate thread ...
[03/23 22:26:00   2997s] Saving PG file in separate thread ...
[03/23 22:26:00   2997s] Saving placement file in separate thread ...
[03/23 22:26:00   2997s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:26:00   2997s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:26:00   2997s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3615.9M) ***
[03/23 22:26:00   2997s] Saving PG file db/PE_top_routed.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:26:00 2023)
[03/23 22:26:00   2997s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:26:00   2997s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3615.9M) ***
[03/23 22:26:00   2997s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:26:00   2997s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:26:00   2997s] Saving property file db/PE_top_routed.enc.dat.tmp/PE_top.prop
[03/23 22:26:00   2997s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3607.9M) ***
[03/23 22:26:01   2997s] #Saving pin access data to file db/PE_top_routed.enc.dat.tmp/PE_top.apa ...
[03/23 22:26:01   2997s] #
[03/23 22:26:01   2997s] Saving preRoute extracted patterns in file 'db/PE_top_routed.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:26:01   2997s] Saving preRoute extraction data in directory 'db/PE_top_routed.enc.dat.tmp/extraction/' ...
[03/23 22:26:01   2997s] Checksum of RCGrid density data::96
[03/23 22:26:01   2997s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:26:01   2997s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:26:01   2997s] % Begin Save power constraints data ... (date=03/23 22:26:01, mem=2615.0M)
[03/23 22:26:01   2997s] % End Save power constraints data ... (date=03/23 22:26:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2615.0M, current mem=2615.0M)
[03/23 22:26:01   2998s] Generated self-contained design PE_top_routed.enc.dat.tmp
[03/23 22:26:01   2998s] #% End save design ... (date=03/23 22:26:01, total cpu=0:00:00.9, real=0:00:03.0, peak res=2615.0M, current mem=2613.5M)
[03/23 22:26:01   2998s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:26:01   2998s] 
[03/23 22:26:01   2998s] <CMD> setDelayCalMode -engine aae -SIAware true -reportOutBound true
[03/23 22:26:01   2998s] AAE_INFO: switching -siAware from false to true ...
[03/23 22:26:01   2998s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/23 22:26:01   2998s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/23 22:26:01   2998s] <CMD> setOptMode -addInst true -addInstancePrefix POSTROUTE
[03/23 22:26:01   2998s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
[03/23 22:26:01   2998s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2613.5M, totSessionCpu=0:49:58 **
[03/23 22:26:01   2998s] *** optDesign #3 [begin] : totSession cpu/real = 0:49:58.2/0:23:16.6 (2.1), mem = 3560.9M
[03/23 22:26:01   2998s] Info: 6 threads available for lower-level modules during optimization.
[03/23 22:26:01   2998s] GigaOpt running with 6 threads.
[03/23 22:26:01   2998s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:49:58.2/0:23:16.6 (2.1), mem = 3560.9M
[03/23 22:26:01   2998s] **INFO: User settings:
[03/23 22:26:01   2998s] setNanoRouteMode -drouteAutoStop                                false
[03/23 22:26:01   2998s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 22:26:01   2998s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 22:26:01   2998s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 22:26:01   2998s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 22:26:01   2998s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 22:26:01   2998s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 22:26:01   2998s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 22:26:01   2998s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 22:26:01   2998s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 22:26:01   2998s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 22:26:01   2998s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 22:26:01   2998s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 22:26:01   2998s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 22:26:01   2998s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 22:26:01   2998s] setNanoRouteMode -routeSiEffort                                 max
[03/23 22:26:01   2998s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 22:26:01   2998s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 22:26:01   2998s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 22:26:01   2998s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 22:26:01   2998s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 22:26:01   2998s] setNanoRouteMode -timingEngine                                  .timing_file_251356.tif.gz
[03/23 22:26:01   2998s] setDesignMode -process                                          130
[03/23 22:26:01   2998s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 22:26:01   2998s] setExtractRCMode -effortLevel                                   medium
[03/23 22:26:01   2998s] setExtractRCMode -engine                                        preRoute
[03/23 22:26:01   2998s] setExtractRCMode -relative_c_th                                 1
[03/23 22:26:01   2998s] setExtractRCMode -total_c_th                                    0
[03/23 22:26:01   2998s] setDelayCalMode -enable_high_fanout                             true
[03/23 22:26:01   2998s] setDelayCalMode -engine                                         aae
[03/23 22:26:01   2998s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 22:26:01   2998s] setDelayCalMode -reportOutBound                                 true
[03/23 22:26:01   2998s] setDelayCalMode -SIAware                                        true
[03/23 22:26:01   2998s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 22:26:01   2998s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/23 22:26:01   2998s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 22:26:01   2998s] setOptMode -addInst                                             true
[03/23 22:26:01   2998s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 22:26:01   2998s] setOptMode -allEndPoints                                        true
[03/23 22:26:01   2998s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/23 22:26:01   2998s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 22:26:01   2998s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 22:26:01   2998s] setOptMode -autoViewHoldTargetSlack                             500
[03/23 22:26:01   2998s] setOptMode -drcMargin                                           0.1
[03/23 22:26:01   2998s] setOptMode -effort                                              high
[03/23 22:26:01   2998s] setOptMode -fixDrc                                              true
[03/23 22:26:01   2998s] setOptMode -fixFanoutLoad                                       true
[03/23 22:26:01   2998s] setOptMode -holdTargetSlack                                     0.05
[03/23 22:26:01   2998s] setOptMode -maxLength                                           1000
[03/23 22:26:01   2998s] setOptMode -optimizeFF                                          true
[03/23 22:26:01   2998s] setOptMode -preserveAllSequential                               false
[03/23 22:26:01   2998s] setOptMode -restruct                                            false
[03/23 22:26:01   2998s] setOptMode -setupTargetSlack                                    0.05
[03/23 22:26:01   2998s] setOptMode -usefulSkew                                          false
[03/23 22:26:01   2998s] setOptMode -usefulSkewCTS                                       true
[03/23 22:26:01   2998s] setSIMode -separate_delta_delay_on_data                         true
[03/23 22:26:02   2998s] setPlaceMode -place_global_max_density                          0.8
[03/23 22:26:02   2998s] setPlaceMode -place_global_uniform_density                      true
[03/23 22:26:02   2998s] setPlaceMode -timingDriven                                      true
[03/23 22:26:02   2998s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 22:26:02   2998s] setAnalysisMode -checkType                                      setup
[03/23 22:26:02   2998s] setAnalysisMode -clkSrcPath                                     true
[03/23 22:26:02   2998s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 22:26:02   2998s] setAnalysisMode -cppr                                           both
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 22:26:02   2998s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 22:26:02   2998s] OPERPROF: Starting DPlace-Init at level 1, MEM:3635.6M, EPOCH TIME: 1679624762.126893
[03/23 22:26:02   2998s] Processing tracks to init pin-track alignment.
[03/23 22:26:02   2998s] z: 2, totalTracks: 1
[03/23 22:26:02   2998s] z: 4, totalTracks: 1
[03/23 22:26:02   2998s] z: 6, totalTracks: 1
[03/23 22:26:02   2998s] z: 8, totalTracks: 1
[03/23 22:26:02   2998s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:26:02   2998s] All LLGs are deleted
[03/23 22:26:02   2998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3635.6M, EPOCH TIME: 1679624762.130833
[03/23 22:26:02   2998s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3635.6M, EPOCH TIME: 1679624762.131050
[03/23 22:26:02   2998s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3635.6M, EPOCH TIME: 1679624762.131724
[03/23 22:26:02   2998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3731.6M, EPOCH TIME: 1679624762.134373
[03/23 22:26:02   2998s] Max number of tech site patterns supported in site array is 256.
[03/23 22:26:02   2998s] Core basic site is IBM13SITE
[03/23 22:26:02   2998s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3731.6M, EPOCH TIME: 1679624762.141940
[03/23 22:26:02   2998s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 22:26:02   2998s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 22:26:02   2998s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.003, MEM:3731.6M, EPOCH TIME: 1679624762.145059
[03/23 22:26:02   2998s] SiteArray: non-trimmed site array dimensions = 135 x 715
[03/23 22:26:02   2998s] SiteArray: use 520,192 bytes
[03/23 22:26:02   2998s] SiteArray: current memory after site array memory allocation 3731.6M
[03/23 22:26:02   2998s] SiteArray: FP blocked sites are writable
[03/23 22:26:02   2998s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:26:02   2998s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3699.6M, EPOCH TIME: 1679624762.148837
[03/23 22:26:02   2998s] Process 4202 wires and vias for routing blockage analysis
[03/23 22:26:02   2998s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.015, REAL:0.005, MEM:3731.6M, EPOCH TIME: 1679624762.154077
[03/23 22:26:02   2998s] SiteArray: number of non floorplan blocked sites for llg default is 96525
[03/23 22:26:02   2998s] Atter site array init, number of instance map data is 0.
[03/23 22:26:02   2998s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.021, MEM:3731.6M, EPOCH TIME: 1679624762.155278
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:26:02   2998s] OPERPROF:     Starting CMU at level 3, MEM:3731.6M, EPOCH TIME: 1679624762.156225
[03/23 22:26:02   2998s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:3731.6M, EPOCH TIME: 1679624762.159672
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:26:02   2998s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.030, MEM:3635.6M, EPOCH TIME: 1679624762.161241
[03/23 22:26:02   2998s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3635.6M, EPOCH TIME: 1679624762.161343
[03/23 22:26:02   2998s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3635.6M, EPOCH TIME: 1679624762.163402
[03/23 22:26:02   2998s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3635.6MB).
[03/23 22:26:02   2998s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.058, REAL:0.038, MEM:3635.6M, EPOCH TIME: 1679624762.165322
[03/23 22:26:02   2998s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3635.6M, EPOCH TIME: 1679624762.165450
[03/23 22:26:02   2998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:26:02   2998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.020, MEM:3590.6M, EPOCH TIME: 1679624762.185809
[03/23 22:26:02   2998s] Effort level <high> specified for reg2reg path_group
[03/23 22:26:02   2998s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2692.0M, totSessionCpu=0:49:59 **
[03/23 22:26:02   2998s] Existing Dirty Nets : 0
[03/23 22:26:02   2998s] New Signature Flow (optDesignCheckOptions) ....
[03/23 22:26:02   2998s] #Taking db snapshot
[03/23 22:26:02   2998s] #Taking db snapshot ... done
[03/23 22:26:02   2998s] OPERPROF: Starting checkPlace at level 1, MEM:3592.6M, EPOCH TIME: 1679624762.298774
[03/23 22:26:02   2998s] Processing tracks to init pin-track alignment.
[03/23 22:26:02   2998s] z: 2, totalTracks: 1
[03/23 22:26:02   2998s] z: 4, totalTracks: 1
[03/23 22:26:02   2998s] z: 6, totalTracks: 1
[03/23 22:26:02   2998s] z: 8, totalTracks: 1
[03/23 22:26:02   2998s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:26:02   2998s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3592.6M, EPOCH TIME: 1679624762.301092
[03/23 22:26:02   2998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:26:02   2998s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.017, MEM:3592.6M, EPOCH TIME: 1679624762.318034
[03/23 22:26:02   2998s] Begin checking placement ... (start mem=3592.6M, init mem=3592.6M)
[03/23 22:26:02   2998s] Begin checking exclusive groups violation ...
[03/23 22:26:02   2998s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 22:26:02   2998s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] Running CheckPlace using 6 threads!...
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] ...checkPlace MT is done!
[03/23 22:26:02   2998s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3592.6M, EPOCH TIME: 1679624762.335613
[03/23 22:26:02   2998s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3592.6M, EPOCH TIME: 1679624762.337747
[03/23 22:26:02   2998s] *info: Placed = 2626           (Fixed = 30)
[03/23 22:26:02   2998s] *info: Unplaced = 0           
[03/23 22:26:02   2998s] Placement Density:24.98%(34720/138996)
[03/23 22:26:02   2998s] Placement Density (including fixed std cells):24.98%(34720/138996)
[03/23 22:26:02   2998s] All LLGs are deleted
[03/23 22:26:02   2998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2626).
[03/23 22:26:02   2998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3592.6M, EPOCH TIME: 1679624762.339633
[03/23 22:26:02   2998s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3592.6M, EPOCH TIME: 1679624762.339894
[03/23 22:26:02   2998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3592.6M)
[03/23 22:26:02   2998s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.042, MEM:3592.6M, EPOCH TIME: 1679624762.341024
[03/23 22:26:02   2998s]  Initial DC engine is -> aae
[03/23 22:26:02   2998s]  
[03/23 22:26:02   2998s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 22:26:02   2998s]  
[03/23 22:26:02   2998s]  
[03/23 22:26:02   2998s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 22:26:02   2998s]  
[03/23 22:26:02   2998s] Reset EOS DB
[03/23 22:26:02   2998s] Ignoring AAE DB Resetting ...
[03/23 22:26:02   2998s]  Set Options for AAE Based Opt flow 
[03/23 22:26:02   2998s] *** optDesign -postRoute ***
[03/23 22:26:02   2998s] DRC Margin: user margin 0.1; extra margin 0
[03/23 22:26:02   2998s] Setup Target Slack: user slack 0.05
[03/23 22:26:02   2998s] Hold Target Slack: user slack 0.05
[03/23 22:26:02   2998s] All LLGs are deleted
[03/23 22:26:02   2998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3592.6M, EPOCH TIME: 1679624762.359632
[03/23 22:26:02   2998s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3592.6M, EPOCH TIME: 1679624762.360001
[03/23 22:26:02   2998s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3592.6M, EPOCH TIME: 1679624762.360830
[03/23 22:26:02   2998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3656.6M, EPOCH TIME: 1679624762.363302
[03/23 22:26:02   2998s] Max number of tech site patterns supported in site array is 256.
[03/23 22:26:02   2998s] Core basic site is IBM13SITE
[03/23 22:26:02   2998s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3656.6M, EPOCH TIME: 1679624762.377795
[03/23 22:26:02   2998s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:26:02   2998s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:26:02   2998s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.007, MEM:3688.6M, EPOCH TIME: 1679624762.384559
[03/23 22:26:02   2998s] Fast DP-INIT is on for default
[03/23 22:26:02   2998s] Atter site array init, number of instance map data is 0.
[03/23 22:26:02   2998s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:3688.6M, EPOCH TIME: 1679624762.386960
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:26:02   2998s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:3592.6M, EPOCH TIME: 1679624762.389789
[03/23 22:26:02   2998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:26:02   2998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:02   2998s] Multi-VT timing optimization disabled based on library information.
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:26:02   2998s] Deleting Lib Analyzer.
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] TimeStamp Deleting Cell Server End ...
[03/23 22:26:02   2998s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:26:02   2998s] Summary for sequential cells identification: 
[03/23 22:26:02   2998s]   Identified SBFF number: 112
[03/23 22:26:02   2998s]   Identified MBFF number: 0
[03/23 22:26:02   2998s]   Identified SB Latch number: 0
[03/23 22:26:02   2998s]   Identified MB Latch number: 0
[03/23 22:26:02   2998s]   Not identified SBFF number: 8
[03/23 22:26:02   2998s]   Not identified MBFF number: 0
[03/23 22:26:02   2998s]   Not identified SB Latch number: 0
[03/23 22:26:02   2998s]   Not identified MB Latch number: 0
[03/23 22:26:02   2998s]   Number of sequential cells which are not FFs: 34
[03/23 22:26:02   2998s]  Visiting view : setupAnalysis
[03/23 22:26:02   2998s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:26:02   2998s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:26:02   2998s]  Visiting view : holdAnalysis
[03/23 22:26:02   2998s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:26:02   2998s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:26:02   2998s] TLC MultiMap info (StdDelay):
[03/23 22:26:02   2998s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:26:02   2998s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:26:02   2998s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:26:02   2998s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:26:02   2998s]  Setting StdDelay to: 22.7ps
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] TimeStamp Deleting Cell Server End ...
[03/23 22:26:02   2998s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.7/0:00:00.5 (1.4), totSession cpu/real = 0:49:58.8/0:23:17.1 (2.1), mem = 3592.6M
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] =============================================================================================
[03/23 22:26:02   2998s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.14-s109_1
[03/23 22:26:02   2998s] =============================================================================================
[03/23 22:26:02   2998s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:26:02   2998s] ---------------------------------------------------------------------------------------------
[03/23 22:26:02   2998s] [ CellServerInit         ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 22:26:02   2998s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:26:02   2998s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:26:02   2998s] [ CheckPlace             ]      1   0:00:00.0  (   9.2 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 22:26:02   2998s] [ MISC                   ]          0:00:00.4  (  87.4 % )     0:00:00.4 /  0:00:00.6    1.4
[03/23 22:26:02   2998s] ---------------------------------------------------------------------------------------------
[03/23 22:26:02   2998s]  InitOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.7    1.4
[03/23 22:26:02   2998s] ---------------------------------------------------------------------------------------------
[03/23 22:26:02   2998s] 
[03/23 22:26:02   2998s] ** INFO : this run is activating 'postRoute' automaton
[03/23 22:26:02   2998s] **INFO: flowCheckPoint #1 InitialSummary
[03/23 22:26:02   2998s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:26:02   2998s] ### Net info: total nets: 2695
[03/23 22:26:02   2998s] ### Net info: dirty nets: 0
[03/23 22:26:02   2998s] ### Net info: marked as disconnected nets: 0
[03/23 22:26:02   2998s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:26:02   2999s] #num needed restored net=0
[03/23 22:26:02   2999s] #need_extraction net=0 (total=2695)
[03/23 22:26:02   2999s] ### Net info: fully routed nets: 2693
[03/23 22:26:02   2999s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:26:02   2999s] ### Net info: unrouted nets: 0
[03/23 22:26:02   2999s] ### Net info: re-extraction nets: 0
[03/23 22:26:02   2999s] ### Net info: ignored nets: 0
[03/23 22:26:02   2999s] ### Net info: skip routing nets: 0
[03/23 22:26:02   2999s] ### import design signature (270): route=1434141163 fixed_route=1434141163 flt_obj=0 vio=355022420 swire=282492057 shield_wire=1 net_attr=1117521209 dirty_area=0 del_dirty_area=0 cell=1421152178 placement=2016035463 pin_access=1682476602 inst_pattern=1
[03/23 22:26:02   2999s] #Extract in post route mode
[03/23 22:26:02   2999s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:26:02   2999s] #Fast data preparation for tQuantus.
[03/23 22:26:02   2999s] #Start routing data preparation on Thu Mar 23 22:26:02 2023
[03/23 22:26:02   2999s] #
[03/23 22:26:02   2999s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:26:02   2999s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:26:02   2999s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:26:02   2999s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:26:02   2999s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:26:02   2999s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:26:02   2999s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:26:02   2999s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:26:02   2999s] #Regenerating Ggrids automatically.
[03/23 22:26:02   2999s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:26:02   2999s] #Using automatically generated G-grids.
[03/23 22:26:02   2999s] #Done routing data preparation.
[03/23 22:26:02   2999s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2696.90 (MB), peak = 3527.60 (MB)
[03/23 22:26:02   2999s] #Start routing data preparation on Thu Mar 23 22:26:02 2023
[03/23 22:26:02   2999s] #
[03/23 22:26:02   2999s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:26:02   2999s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:26:02   2999s] #Voltage range [0.000 - 1.200] has 2693 nets.
[03/23 22:26:02   2999s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:26:02   2999s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:26:02   2999s] #Build and mark too close pins for the same net.
[03/23 22:26:02   2999s] #Regenerating Ggrids automatically.
[03/23 22:26:02   2999s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:26:02   2999s] #Using automatically generated G-grids.
[03/23 22:26:02   2999s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:26:02   2999s] #Done routing data preparation.
[03/23 22:26:02   2999s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2702.54 (MB), peak = 3527.60 (MB)
[03/23 22:26:02   2999s] #
[03/23 22:26:02   2999s] #Start tQuantus RC extraction...
[03/23 22:26:02   2999s] #Start building rc corner(s)...
[03/23 22:26:02   2999s] #Number of RC Corner = 1
[03/23 22:26:02   2999s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:26:02   2999s] #M1 -> M1 (1)
[03/23 22:26:02   2999s] #M2 -> M2 (2)
[03/23 22:26:02   2999s] #M3 -> M3 (3)
[03/23 22:26:02   2999s] #M4 -> M4 (4)
[03/23 22:26:02   2999s] #M5 -> M5 (5)
[03/23 22:26:02   2999s] #M6 -> M6 (6)
[03/23 22:26:02   2999s] #MQ -> MQ (7)
[03/23 22:26:02   2999s] #LM -> LM (8)
[03/23 22:26:02   2999s] #SADV-On
[03/23 22:26:02   2999s] # Corner(s) : 
[03/23 22:26:02   2999s] #rc-typ [25.00]
[03/23 22:26:03   2999s] # Corner id: 0
[03/23 22:26:03   2999s] # Layout Scale: 1.000000
[03/23 22:26:03   2999s] # Has Metal Fill model: yes
[03/23 22:26:03   2999s] # Temperature was set
[03/23 22:26:03   2999s] # Temperature : 25.000000
[03/23 22:26:03   2999s] # Ref. Temp   : 25.000000
[03/23 22:26:03   2999s] #SADV-Off
[03/23 22:26:03   2999s] #total pattern=120 [8, 324]
[03/23 22:26:03   2999s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:26:03   2999s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:26:03   2999s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:26:03   2999s] #number model r/c [1,1] [8,324] read
[03/23 22:26:03   2999s] #0 rcmodel(s) requires rebuild
[03/23 22:26:03   2999s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2703.07 (MB), peak = 3527.60 (MB)
[03/23 22:26:03   2999s] #Start building rc corner(s)...
[03/23 22:26:03   2999s] #Number of RC Corner = 1
[03/23 22:26:03   2999s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:26:03   2999s] #M1 -> M1 (1)
[03/23 22:26:03   2999s] #M2 -> M2 (2)
[03/23 22:26:03   2999s] #M3 -> M3 (3)
[03/23 22:26:03   2999s] #M4 -> M4 (4)
[03/23 22:26:03   2999s] #M5 -> M5 (5)
[03/23 22:26:03   2999s] #M6 -> M6 (6)
[03/23 22:26:03   2999s] #MQ -> MQ (7)
[03/23 22:26:03   2999s] #LM -> LM (8)
[03/23 22:26:03   2999s] #SADV-On
[03/23 22:26:03   2999s] # Corner(s) : 
[03/23 22:26:03   2999s] #rc-typ [25.00]
[03/23 22:26:03   3000s] # Corner id: 0
[03/23 22:26:03   3000s] # Layout Scale: 1.000000
[03/23 22:26:03   3000s] # Has Metal Fill model: yes
[03/23 22:26:03   3000s] # Temperature was set
[03/23 22:26:03   3000s] # Temperature : 25.000000
[03/23 22:26:03   3000s] # Ref. Temp   : 25.000000
[03/23 22:26:03   3000s] #SADV-Off
[03/23 22:26:03   3000s] #total pattern=120 [8, 324]
[03/23 22:26:03   3000s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:26:03   3000s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:26:03   3000s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:26:03   3000s] #number model r/c [1,1] [8,324] read
[03/23 22:26:04   3000s] #0 rcmodel(s) requires rebuild
[03/23 22:26:04   3000s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2703.07 (MB), peak = 3527.60 (MB)
[03/23 22:26:04   3000s] #Finish check_net_pin_list step Enter extract
[03/23 22:26:04   3000s] #Start init net ripin tree building
[03/23 22:26:04   3000s] #Finish init net ripin tree building
[03/23 22:26:04   3000s] #Cpu time = 00:00:00
[03/23 22:26:04   3000s] #Elapsed time = 00:00:00
[03/23 22:26:04   3000s] #Increased memory = 0.00 (MB)
[03/23 22:26:04   3000s] #Total memory = 2703.07 (MB)
[03/23 22:26:04   3000s] #Peak memory = 3527.60 (MB)
[03/23 22:26:04   3000s] #Using multithreading with 6 threads.
[03/23 22:26:04   3000s] #begin processing metal fill model file
[03/23 22:26:04   3000s] #end processing metal fill model file
[03/23 22:26:04   3000s] #Length limit = 200 pitches
[03/23 22:26:04   3000s] #opt mode = 2
[03/23 22:26:04   3000s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:26:04   3000s] #Start generate extraction boxes.
[03/23 22:26:04   3000s] #
[03/23 22:26:04   3000s] #Extract using 30 x 30 Hboxes
[03/23 22:26:04   3000s] #3x4 initial hboxes
[03/23 22:26:04   3000s] #Use area based hbox pruning.
[03/23 22:26:04   3000s] #0/0 hboxes pruned.
[03/23 22:26:04   3000s] #Complete generating extraction boxes.
[03/23 22:26:04   3000s] #Extract 6 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 22:26:04   3000s] #Process 0 special clock nets for rc extraction
[03/23 22:26:04   3000s] #Total 2693 nets were built. 2106 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:26:05   3003s] #Run Statistics for Extraction:
[03/23 22:26:05   3003s] #   Cpu time = 00:00:03, elapsed time = 00:00:01 .
[03/23 22:26:05   3003s] #   Increased memory =    26.32 (MB), total memory =  2730.06 (MB), peak memory =  3527.60 (MB)
[03/23 22:26:05   3003s] #Register nets and terms for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d
[03/23 22:26:05   3003s] #Finish registering nets and terms for rcdb.
[03/23 22:26:05   3003s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2710.37 (MB), peak = 3527.60 (MB)
[03/23 22:26:05   3003s] #RC Statistics: 19516 Res, 12683 Ground Cap, 48396 XCap (Edge to Edge)
[03/23 22:26:05   3003s] #RC V/H edge ratio: 0.05, Avg V/H Edge Length: 1226.50 (8351), Avg L-Edge Length: 21071.12 (8537)
[03/23 22:26:05   3003s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d.
[03/23 22:26:05   3003s] #Start writing RC data.
[03/23 22:26:05   3003s] #Finish writing RC data
[03/23 22:26:05   3003s] #Finish writing rcdb with 22209 nodes, 19516 edges, and 142966 xcaps
[03/23 22:26:05   3003s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2705.86 (MB), peak = 3527.60 (MB)
[03/23 22:26:05   3003s] Restoring parasitic data from file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d' ...
[03/23 22:26:05   3003s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d' for reading (mem: 3654.332M)
[03/23 22:26:05   3003s] Reading RCDB with compressed RC data.
[03/23 22:26:05   3003s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d' for content verification (mem: 3654.332M)
[03/23 22:26:05   3003s] Reading RCDB with compressed RC data.
[03/23 22:26:05   3003s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d': 0 access done (mem: 3654.332M)
[03/23 22:26:05   3003s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d': 0 access done (mem: 3654.332M)
[03/23 22:26:05   3003s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3654.332M)
[03/23 22:26:05   3003s] Following multi-corner parasitics specified:
[03/23 22:26:05   3003s] 	/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d (rcdb)
[03/23 22:26:05   3003s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d' for reading (mem: 3654.332M)
[03/23 22:26:05   3003s] Reading RCDB with compressed RC data.
[03/23 22:26:05   3003s] 		Cell PE_top has rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d specified
[03/23 22:26:05   3003s] Cell PE_top, hinst 
[03/23 22:26:05   3003s] processing rcdb (/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:26:05   3003s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_RolJK0.rcdb.d': 0 access done (mem: 3670.332M)
[03/23 22:26:05   3003s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3654.332M)
[03/23 22:26:05   3003s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_0lQx0y.rcdb.d/PE_top.rcdb.d' for reading (mem: 3654.332M)
[03/23 22:26:05   3003s] Reading RCDB with compressed RC data.
[03/23 22:26:06   3004s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_0lQx0y.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3654.332M)
[03/23 22:26:06   3004s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3654.332M)
[03/23 22:26:06   3004s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3654.332M)
[03/23 22:26:06   3004s] #
[03/23 22:26:06   3004s] #Restore RCDB.
[03/23 22:26:06   3004s] #
[03/23 22:26:06   3004s] #Complete tQuantus RC extraction.
[03/23 22:26:06   3004s] #Cpu time = 00:00:05
[03/23 22:26:06   3004s] #Elapsed time = 00:00:04
[03/23 22:26:06   3004s] #Increased memory = 3.33 (MB)
[03/23 22:26:06   3004s] #Total memory = 2705.87 (MB)
[03/23 22:26:06   3004s] #Peak memory = 3527.60 (MB)
[03/23 22:26:06   3004s] #
[03/23 22:26:06   3004s] #2106 inserted nodes are removed
[03/23 22:26:06   3004s] ### export design design signature (272): route=1546654847 fixed_route=1546654847 flt_obj=0 vio=355022420 swire=282492057 shield_wire=1 net_attr=481242758 dirty_area=0 del_dirty_area=0 cell=1421152178 placement=2016035463 pin_access=1682476602 inst_pattern=1
[03/23 22:26:06   3004s] #	no debugging net set
[03/23 22:26:06   3004s] #Start Inst Signature in MT(0)
[03/23 22:26:06   3004s] #Start Net Signature in MT(15486675)
[03/23 22:26:06   3004s] #Calculate SNet Signature in MT (30294370)
[03/23 22:26:06   3004s] #Run time and memory report for RC extraction:
[03/23 22:26:06   3004s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 22:26:06   3004s] #Run Statistics for snet signature:
[03/23 22:26:06   3004s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.43/6, scale score = 0.24.
[03/23 22:26:06   3004s] #    Increased memory =     0.02 (MB), total memory =  2692.26 (MB), peak memory =  3527.60 (MB)
[03/23 22:26:06   3004s] #Run Statistics for Net Final Signature:
[03/23 22:26:06   3004s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:26:06   3004s] #   Increased memory =     0.00 (MB), total memory =  2692.24 (MB), peak memory =  3527.60 (MB)
[03/23 22:26:06   3004s] #Run Statistics for Net launch:
[03/23 22:26:06   3004s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.53/6, scale score = 0.76.
[03/23 22:26:06   3004s] #    Increased memory =    -0.02 (MB), total memory =  2692.24 (MB), peak memory =  3527.60 (MB)
[03/23 22:26:06   3004s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:26:06   3004s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:26:06   3004s] #   Increased memory =     0.00 (MB), total memory =  2692.26 (MB), peak memory =  3527.60 (MB)
[03/23 22:26:06   3004s] #Run Statistics for net signature:
[03/23 22:26:06   3004s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.91/6, scale score = 0.65.
[03/23 22:26:06   3004s] #    Increased memory =    -0.02 (MB), total memory =  2692.24 (MB), peak memory =  3527.60 (MB)
[03/23 22:26:06   3004s] #Run Statistics for inst signature:
[03/23 22:26:06   3004s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.39/6, scale score = 0.23.
[03/23 22:26:06   3004s] #    Increased memory =     0.86 (MB), total memory =  2692.26 (MB), peak memory =  3527.60 (MB)
[03/23 22:26:06   3004s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_0lQx0y.rcdb.d/PE_top.rcdb.d' for reading (mem: 3590.332M)
[03/23 22:26:06   3004s] Reading RCDB with compressed RC data.
[03/23 22:26:06   3004s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3592.3M)
[03/23 22:26:06   3004s] Starting delay calculation for Setup views
[03/23 22:26:06   3004s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:26:06   3004s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/23 22:26:06   3004s] AAE DB initialization (MEM=3620.95 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 22:26:06   3004s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:26:06   3004s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:26:06   3004s] #################################################################################
[03/23 22:26:06   3004s] # Design Stage: PostRoute
[03/23 22:26:06   3004s] # Design Name: PE_top
[03/23 22:26:06   3004s] # Design Mode: 130nm
[03/23 22:26:06   3004s] # Analysis Mode: MMMC OCV 
[03/23 22:26:06   3004s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:26:06   3004s] # Signoff Settings: SI On 
[03/23 22:26:06   3004s] #################################################################################
[03/23 22:26:06   3004s] Topological Sorting (REAL = 0:00:00.0, MEM = 3620.9M, InitMEM = 3620.9M)
[03/23 22:26:06   3004s] Setting infinite Tws ...
[03/23 22:26:06   3004s] First Iteration Infinite Tw... 
[03/23 22:26:07   3004s] Calculate early delays in OCV mode...
[03/23 22:26:07   3004s] Calculate late delays in OCV mode...
[03/23 22:26:07   3004s] Start delay calculation (fullDC) (6 T). (MEM=3620.95)
[03/23 22:26:07   3004s] Start AAE Lib Loading. (MEM=3632.56)
[03/23 22:26:07   3004s] End AAE Lib Loading. (MEM=3651.64 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 22:26:07   3004s] End AAE Lib Interpolated Model. (MEM=3651.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:26:07   3005s] **WARN: (IMPESI-3106):	Delay calculation extrapolated slew on multiple instances in the design, which could reduce the accuracy. To know the details of actual and bound values, refer to the outbound reports named: ./PE_top.dc.outbound.slew.{early|late}.<view-name>.txt.
[03/23 22:26:07   3006s] Total number of fetched objects 2693
[03/23 22:26:07   3006s] AAE_INFO-618: Total number of nets in the design is 2695,  100.0 percent of the nets selected for SI analysis
[03/23 22:26:07   3006s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:26:07   3006s] End delay calculation. (MEM=4027.04 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 22:26:07   3006s] End delay calculation (fullDC). (MEM=4027.04 CPU=0:00:01.5 REAL=0:00:01.0)
[03/23 22:26:07   3006s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 4027.0M) ***
[03/23 22:26:07   3006s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3971.0M)
[03/23 22:26:07   3006s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:26:07   3006s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3971.0M)
[03/23 22:26:07   3006s] 
[03/23 22:26:07   3006s] Executing IPO callback for view pruning ..
[03/23 22:26:07   3006s] Starting SI iteration 2
[03/23 22:26:07   3006s] Calculate early delays in OCV mode...
[03/23 22:26:07   3006s] Calculate late delays in OCV mode...
[03/23 22:26:07   3006s] Start delay calculation (fullDC) (6 T). (MEM=3857.2)
[03/23 22:26:07   3006s] End AAE Lib Interpolated Model. (MEM=3857.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:26:08   3008s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 4. 
[03/23 22:26:08   3008s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2693. 
[03/23 22:26:08   3008s] Total number of fetched objects 2693
[03/23 22:26:08   3008s] AAE_INFO-618: Total number of nets in the design is 2695,  48.2 percent of the nets selected for SI analysis
[03/23 22:26:08   3008s] End delay calculation. (MEM=4117.43 CPU=0:00:01.3 REAL=0:00:01.0)
[03/23 22:26:08   3008s] End delay calculation (fullDC). (MEM=4117.43 CPU=0:00:01.3 REAL=0:00:01.0)
[03/23 22:26:08   3008s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 4117.4M) ***
[03/23 22:26:08   3008s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:02.0 totSessionCpu=0:50:08 mem=4123.4M)
[03/23 22:26:08   3008s] End AAE Lib Interpolated Model. (MEM=4123.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:26:08   3008s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4123.4M, EPOCH TIME: 1679624768.226428
[03/23 22:26:08   3008s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:08   3008s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:08   3008s] 
[03/23 22:26:08   3008s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:26:08   3008s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:4155.4M, EPOCH TIME: 1679624768.244156
[03/23 22:26:08   3008s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:26:08   3008s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:08   3008s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -10.334 | -10.147 | -10.334 |
|           TNS (ns):| -1091.6 |-544.101 |-674.077 |
|    Violating Paths:|   578   |   216   |   412   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    240 (240)     |   -0.797   |    240 (240)     |
|   max_tran     |    255 (1317)    |   -6.714   |    255 (1317)    |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |     13 (13)      |    -810    |     13 (13)      |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4153.9M, EPOCH TIME: 1679624768.347362
[03/23 22:26:08   3008s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:08   3008s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:08   3008s] 
[03/23 22:26:08   3008s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:26:08   3008s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:4155.4M, EPOCH TIME: 1679624768.362323
[03/23 22:26:08   3008s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:30).
[03/23 22:26:08   3008s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:08   3008s] Density: 24.979%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:07, mem = 2889.4M, totSessionCpu=0:50:09 **
[03/23 22:26:08   3008s] OPTC: m1 20.0 20.0
[03/23 22:26:08   3008s] Setting latch borrow mode to budget during optimization.
[03/23 22:26:08   3009s] Info: Done creating the CCOpt slew target map.
[03/23 22:26:08   3009s] **INFO: flowCheckPoint #2 OptimizationPass1
[03/23 22:26:08   3009s] Glitch fixing enabled
[03/23 22:26:08   3009s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:50:09.0/0:23:23.2 (2.1), mem = 3867.4M
[03/23 22:26:08   3009s] Running CCOpt-PRO on entire clock network
[03/23 22:26:08   3009s] Net route status summary:
[03/23 22:26:08   3009s]   Clock:        31 (unrouted=0, trialRouted=0, noStatus=0, routed=31, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:26:08   3009s]   Non-clock:  2664 (unrouted=2, trialRouted=0, noStatus=0, routed=2662, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:26:08   3009s] Clock tree cells fixed by user: 0 out of 30 (0%)
[03/23 22:26:08   3009s] PRO...
[03/23 22:26:08   3009s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/23 22:26:08   3009s] Initializing clock structures...
[03/23 22:26:08   3009s]   Creating own balancer
[03/23 22:26:08   3009s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/23 22:26:08   3009s]   Removing CTS place status from clock tree and sinks.
[03/23 22:26:08   3009s]   Removed CTS place status from 30 clock cells (out of 32 ) and 0 clock sinks (out of 0 ).
[03/23 22:26:08   3009s]   Initializing legalizer
[03/23 22:26:08   3009s]   Using cell based legalization.
[03/23 22:26:08   3009s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 22:26:08   3009s] OPERPROF: Starting DPlace-Init at level 1, MEM:3867.4M, EPOCH TIME: 1679624768.547195
[03/23 22:26:08   3009s] Processing tracks to init pin-track alignment.
[03/23 22:26:08   3009s] z: 2, totalTracks: 1
[03/23 22:26:08   3009s] z: 4, totalTracks: 1
[03/23 22:26:08   3009s] z: 6, totalTracks: 1
[03/23 22:26:08   3009s] z: 8, totalTracks: 1
[03/23 22:26:08   3009s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:26:08   3009s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3867.4M, EPOCH TIME: 1679624768.550334
[03/23 22:26:08   3009s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:08   3009s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:08   3009s] 
[03/23 22:26:08   3009s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:26:08   3009s] 
[03/23 22:26:08   3009s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:26:08   3009s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.020, MEM:3899.4M, EPOCH TIME: 1679624768.570267
[03/23 22:26:08   3009s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3899.4M, EPOCH TIME: 1679624768.570398
[03/23 22:26:08   3009s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3899.4M, EPOCH TIME: 1679624768.573345
[03/23 22:26:08   3009s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3899.4MB).
[03/23 22:26:08   3009s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.027, MEM:3899.4M, EPOCH TIME: 1679624768.574071
[03/23 22:26:08   3009s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:26:08   3009s] (I)      Default pattern map key = PE_top_default.
[03/23 22:26:08   3009s] (I)      Load db... (mem=3899.4M)
[03/23 22:26:08   3009s] (I)      Read data from FE... (mem=3899.4M)
[03/23 22:26:08   3009s] (I)      Number of ignored instance 0
[03/23 22:26:08   3009s] (I)      Number of inbound cells 0
[03/23 22:26:08   3009s] (I)      Number of opened ILM blockages 0
[03/23 22:26:08   3009s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/23 22:26:08   3009s] (I)      numMoveCells=1910, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 22:26:08   3009s] (I)      cell height: 3600, count: 2626
[03/23 22:26:08   3009s] (I)      Read rows... (mem=3899.4M)
[03/23 22:26:08   3009s] (I)      Done Read rows (cpu=0.000s, mem=3899.4M)
[03/23 22:26:08   3009s] (I)      Done Read data from FE (cpu=0.004s, mem=3899.4M)
[03/23 22:26:08   3009s] (I)      Done Load db (cpu=0.005s, mem=3899.4M)
[03/23 22:26:08   3009s] (I)      Constructing placeable region... (mem=3899.4M)
[03/23 22:26:08   3009s] (I)      Constructing bin map
[03/23 22:26:08   3009s] (I)      Initialize bin information with width=36000 height=36000
[03/23 22:26:08   3009s] (I)      Done constructing bin map
[03/23 22:26:08   3009s] (I)      Compute region effective width... (mem=3899.4M)
[03/23 22:26:08   3009s] (I)      Done Compute region effective width (cpu=0.000s, mem=3899.4M)
[03/23 22:26:08   3009s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3899.4M)
[03/23 22:26:08   3009s]   Legalizer reserving space for clock trees
[03/23 22:26:08   3009s]   Accumulated time to calculate placeable region: 0.00284
[03/23 22:26:08   3009s]   Accumulated time to calculate placeable region: 0.00285
[03/23 22:26:08   3009s]   Accumulated time to calculate placeable region: 0.00285
[03/23 22:26:08   3009s]   Accumulated time to calculate placeable region: 0.00286
[03/23 22:26:08   3009s]   Reconstructing clock tree datastructures, skew aware...
[03/23 22:26:08   3009s]     Validating CTS configuration...
[03/23 22:26:08   3009s]     Checking module port directions...
[03/23 22:26:08   3009s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:26:08   3009s]     Non-default CCOpt properties:
[03/23 22:26:08   3009s]       Public non-default CCOpt properties:
[03/23 22:26:08   3009s]         adjacent_rows_legal: true (default: false)
[03/23 22:26:08   3009s]         cell_density is set for at least one object
[03/23 22:26:08   3009s]         cell_halo_rows: 0 (default: 1)
[03/23 22:26:08   3009s]         cell_halo_sites: 0 (default: 4)
[03/23 22:26:08   3009s]         original_names is set for at least one object
[03/23 22:26:08   3009s]         primary_delay_corner: worstDelay (default: )
[03/23 22:26:08   3009s]         route_type is set for at least one object
[03/23 22:26:08   3009s]         source_driver is set for at least one object
[03/23 22:26:08   3009s]         target_insertion_delay is set for at least one object
[03/23 22:26:08   3009s]         target_max_trans is set for at least one object
[03/23 22:26:08   3009s]         target_max_trans_sdc is set for at least one object
[03/23 22:26:08   3009s]         target_skew is set for at least one object
[03/23 22:26:08   3009s]         target_skew_wire is set for at least one object
[03/23 22:26:08   3009s]         use_inverters is set for at least one object
[03/23 22:26:08   3009s]       Private non-default CCOpt properties:
[03/23 22:26:08   3009s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/23 22:26:08   3009s]         clock_nets_detailed_routed: 1 (default: false)
[03/23 22:26:08   3009s]         cluster_when_starting_skewing: 1 (default: false)
[03/23 22:26:08   3009s]         force_design_routing_status: 1 (default: auto)
[03/23 22:26:08   3009s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/23 22:26:08   3009s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/23 22:26:08   3009s]         r2r_iterations: 5 (default: 1)
[03/23 22:26:08   3009s]     Route type trimming info:
[03/23 22:26:08   3009s]       No route type modifications were made.
[03/23 22:26:08   3009s] End AAE Lib Interpolated Model. (MEM=3899.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00289
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.0029
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00291
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00291
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00292
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00293
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00293
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00294
[03/23 22:26:08   3009s] (I)      Initializing Steiner engine. 
[03/23 22:26:08   3009s] (I)      ================== Layers ==================
[03/23 22:26:08   3009s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:26:08   3009s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:26:08   3009s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:26:08   3009s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:26:08   3009s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:26:08   3009s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:26:08   3009s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:26:08   3009s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:26:08   3009s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:26:08   3009s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:26:08   3009s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:26:08   3009s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:26:08   3009s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:26:08   3009s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:26:08   3009s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:26:08   3009s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:26:08   3009s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:26:08   3009s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:26:08   3009s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:26:08   3009s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:26:08   3009s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:26:08   3009s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:26:08   3009s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 22:26:08   3009s]     Original list had 8 cells:
[03/23 22:26:08   3009s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:26:08   3009s]     Library trimming was not able to trim any cells:
[03/23 22:26:08   3009s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00297
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00336
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00336
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00372
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00354
[03/23 22:26:08   3009s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 22:26:08   3009s]     Original list had 9 cells:
[03/23 22:26:08   3009s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 22:26:08   3009s]     New trimmed list has 8 cells:
[03/23 22:26:08   3009s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00389
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00474
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00458
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00508
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00512
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00458
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00511
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00462
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00532
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.0055
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.0065
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00532
[03/23 22:26:08   3009s]     Accumulated time to calculate placeable region: 0.00651
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00615
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00615
[03/23 22:26:08   3009s] Accumulated time to calculate placeable region: 0.00659
[03/23 22:26:09   3009s]     Clock tree balancer configuration for clock_tree clk:
[03/23 22:26:09   3009s]     Non-default CCOpt properties:
[03/23 22:26:09   3009s]       Public non-default CCOpt properties:
[03/23 22:26:09   3009s]         cell_density: 1 (default: 0.75)
[03/23 22:26:09   3009s]         route_type (leaf): default_route_type_leaf (default: default)
[03/23 22:26:09   3009s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 22:26:09   3009s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 22:26:09   3009s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 22:26:09   3009s]         use_inverters: true (default: auto)
[03/23 22:26:09   3009s]       No private non-default CCOpt properties
[03/23 22:26:09   3009s]     For power domain auto-default:
[03/23 22:26:09   3009s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:26:09   3009s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 22:26:09   3009s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 22:26:09   3009s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 22:26:09   3009s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 138996.000um^2
[03/23 22:26:09   3009s]     Top Routing info:
[03/23 22:26:09   3009s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 22:26:09   3009s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 22:26:09   3009s]     Trunk Routing info:
[03/23 22:26:09   3009s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:26:09   3009s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:26:09   3009s]     Leaf Routing info:
[03/23 22:26:09   3009s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:26:09   3009s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:26:09   3009s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 22:26:09   3009s]       Slew time target (leaf):    0.100ns
[03/23 22:26:09   3009s]       Slew time target (trunk):   0.100ns
[03/23 22:26:09   3009s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 22:26:09   3009s]       Buffer unit delay: 0.084ns
[03/23 22:26:09   3009s]       Buffer max distance: 540.378um
[03/23 22:26:09   3009s]     Fastest wire driving cells and distances:
[03/23 22:26:09   3009s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 22:26:09   3009s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 22:26:09   3009s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 22:26:09   3009s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 22:26:09   3009s]     
[03/23 22:26:09   3009s]     
[03/23 22:26:09   3009s]     Logic Sizing Table:
[03/23 22:26:09   3009s]     
[03/23 22:26:09   3009s]     ----------------------------------------------------------
[03/23 22:26:09   3009s]     Cell    Instance count    Source    Eligible library cells
[03/23 22:26:09   3009s]     ----------------------------------------------------------
[03/23 22:26:09   3009s]       (empty table)
[03/23 22:26:09   3009s]     ----------------------------------------------------------
[03/23 22:26:09   3009s]     
[03/23 22:26:09   3009s]     
[03/23 22:26:09   3009s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:26:09   3010s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:26:09   3010s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 22:26:09   3010s]       Sources:                     pin clk
[03/23 22:26:09   3010s]       Total number of sinks:       716
[03/23 22:26:09   3010s]       Delay constrained sinks:     716
[03/23 22:26:09   3010s]       Constrains:                  default
[03/23 22:26:09   3010s]       Non-leaf sinks:              0
[03/23 22:26:09   3010s]       Ignore pins:                 0
[03/23 22:26:09   3010s]      Timing corner worstDelay:setup.late:
[03/23 22:26:09   3010s]       Skew target:                 0.100ns
[03/23 22:26:09   3010s]       Insertion delay target:      0.100ns
[03/23 22:26:09   3010s]     Primary reporting skew groups are:
[03/23 22:26:09   3010s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Clock DAG stats initial state:
[03/23 22:26:09   3010s]       cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:26:09   3010s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:26:09   3010s]       misc counts      : r=1, pp=0
[03/23 22:26:09   3010s]       cell areas       : b=0.000um^2, i=555.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=555.840um^2
[03/23 22:26:09   3010s]       hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3239.600um, total=4401.600um
[03/23 22:26:09   3010s]     Clock DAG library cell distribution initial state {count}:
[03/23 22:26:09   3010s]        Invs: CLKINVX20TR: 22 CLKINVX16TR: 5 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:26:09   3010s]     Clock DAG hash initial state: 11950856291978181936 10699672942855046693
[03/23 22:26:09   3010s]     CTS services accumulated run-time stats initial state:
[03/23 22:26:09   3010s]       delay calculator: calls=25706, total_wall_time=1.001s, mean_wall_time=0.039ms
[03/23 22:26:09   3010s]       legalizer: calls=3147, total_wall_time=0.081s, mean_wall_time=0.026ms
[03/23 22:26:09   3010s]       steiner router: calls=19600, total_wall_time=3.935s, mean_wall_time=0.201ms
[03/23 22:26:09   3010s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 22:26:09   3010s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     --------------------------------------------------------------------
[03/23 22:26:09   3010s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:26:09   3010s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:26:09   3010s]     --------------------------------------------------------------------
[03/23 22:26:09   3010s]     M1       N            H          0.317         0.288         0.091
[03/23 22:26:09   3010s]     M2       Y            V          0.186         0.327         0.061
[03/23 22:26:09   3010s]     M3       Y            H          0.186         0.328         0.061
[03/23 22:26:09   3010s]     M4       Y            V          0.186         0.327         0.061
[03/23 22:26:09   3010s]     M5       N            H          0.186         0.328         0.061
[03/23 22:26:09   3010s]     M6       N            V          0.181         0.323         0.058
[03/23 22:26:09   3010s]     MQ       N            H          0.075         0.283         0.021
[03/23 22:26:09   3010s]     LM       N            V          0.068         0.289         0.020
[03/23 22:26:09   3010s]     --------------------------------------------------------------------
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:26:09   3010s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Layer information for route type default_route_type_leaf:
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     --------------------------------------------------------------------
[03/23 22:26:09   3010s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:26:09   3010s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:26:09   3010s]     --------------------------------------------------------------------
[03/23 22:26:09   3010s]     M1       N            H          0.317         0.213         0.068
[03/23 22:26:09   3010s]     M2       N            V          0.186         0.267         0.050
[03/23 22:26:09   3010s]     M3       Y            H          0.186         0.265         0.049
[03/23 22:26:09   3010s]     M4       Y            V          0.186         0.265         0.049
[03/23 22:26:09   3010s]     M5       N            H          0.186         0.263         0.049
[03/23 22:26:09   3010s]     M6       N            V          0.181         0.254         0.046
[03/23 22:26:09   3010s]     MQ       N            H          0.075         0.240         0.018
[03/23 22:26:09   3010s]     LM       N            V          0.068         0.231         0.016
[03/23 22:26:09   3010s]     --------------------------------------------------------------------
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:26:09   3010s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Layer information for route type default_route_type_nonleaf:
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     --------------------------------------------------------------------
[03/23 22:26:09   3010s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:26:09   3010s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:26:09   3010s]     --------------------------------------------------------------------
[03/23 22:26:09   3010s]     M1       N            H          0.317         0.213         0.068
[03/23 22:26:09   3010s]     M2       N            V          0.186         0.267         0.050
[03/23 22:26:09   3010s]     M3       Y            H          0.186         0.265         0.049
[03/23 22:26:09   3010s]     M4       Y            V          0.186         0.265         0.049
[03/23 22:26:09   3010s]     M5       N            H          0.186         0.263         0.049
[03/23 22:26:09   3010s]     M6       N            V          0.181         0.254         0.046
[03/23 22:26:09   3010s]     MQ       N            H          0.075         0.240         0.018
[03/23 22:26:09   3010s]     LM       N            V          0.068         0.231         0.016
[03/23 22:26:09   3010s]     --------------------------------------------------------------------
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Via selection for estimated routes (rule default):
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     ------------------------------------------------------------
[03/23 22:26:09   3010s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 22:26:09   3010s]     Range                (Ohm)    (fF)     (fs)     Only
[03/23 22:26:09   3010s]     ------------------------------------------------------------
[03/23 22:26:09   3010s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/23 22:26:09   3010s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 22:26:09   3010s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 22:26:09   3010s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 22:26:09   3010s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 22:26:09   3010s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 22:26:09   3010s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 22:26:09   3010s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 22:26:09   3010s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 22:26:09   3010s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 22:26:09   3010s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 22:26:09   3010s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 22:26:09   3010s]     ------------------------------------------------------------
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 22:26:09   3010s]     No ideal or dont_touch nets found in the clock tree
[03/23 22:26:09   3010s]     No dont_touch hnets found in the clock tree
[03/23 22:26:09   3010s]     No dont_touch hpins found in the clock network.
[03/23 22:26:09   3010s]     Checking for illegal sizes of clock logic instances...
[03/23 22:26:09   3010s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Filtering reasons for cell type: buffer
[03/23 22:26:09   3010s]     =======================================
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]     Clock trees    Power domain    Reason                         Library cells
[03/23 22:26:09   3010s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 22:26:09   3010s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Filtering reasons for cell type: inverter
[03/23 22:26:09   3010s]     =========================================
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]     Clock trees    Power domain    Reason                         Library cells
[03/23 22:26:09   3010s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 22:26:09   3010s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 22:26:09   3010s]                                                                     INVXLTR }
[03/23 22:26:09   3010s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.8)
[03/23 22:26:09   3010s]     CCOpt configuration status: all checks passed.
[03/23 22:26:09   3010s]   Reconstructing clock tree datastructures, skew aware done.
[03/23 22:26:09   3010s] Initializing clock structures done.
[03/23 22:26:09   3010s] PRO...
[03/23 22:26:09   3010s]   PRO active optimizations:
[03/23 22:26:09   3010s]    - DRV fixing with sizing
[03/23 22:26:09   3010s]   
[03/23 22:26:09   3010s]   Detected clock skew data from CTS
[03/23 22:26:09   3010s]   Clock DAG stats PRO initial state:
[03/23 22:26:09   3010s]     cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:26:09   3010s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:26:09   3010s]     misc counts      : r=1, pp=0
[03/23 22:26:09   3010s]     cell areas       : b=0.000um^2, i=555.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=555.840um^2
[03/23 22:26:09   3010s]     cell capacitance : b=0.000pF, i=0.765pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.765pF
[03/23 22:26:09   3010s]     sink capacitance : total=1.043pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:26:09   3010s]     wire capacitance : top=0.000pF, trunk=0.496pF, leaf=2.309pF, total=2.805pF
[03/23 22:26:09   3010s]     wire lengths     : top=0.000um, trunk=2011.260um, leaf=9395.900um, total=11407.160um
[03/23 22:26:09   3010s]     hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3239.600um, total=4401.600um
[03/23 22:26:09   3010s]   Clock DAG net violations PRO initial state:
[03/23 22:26:09   3010s]     Remaining Transition : {count=16, worst=[0.075ns, 0.051ns, 0.048ns, 0.026ns, 0.018ns, 0.017ns, 0.015ns, 0.015ns, 0.014ns, 0.013ns, ...]} avg=0.020ns sd=0.021ns sum=0.321ns
[03/23 22:26:09   3010s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/23 22:26:09   3010s]     Trunk : target=0.100ns count=12 avg=0.090ns sd=0.032ns min=0.048ns max=0.175ns {1 <= 0.060ns, 4 <= 0.080ns, 4 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:26:09   3010s]     Leaf  : target=0.100ns count=19 avg=0.107ns sd=0.023ns min=0.041ns max=0.151ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {3 <= 0.105ns, 3 <= 0.110ns, 6 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:26:09   3010s]   Clock DAG library cell distribution PRO initial state {count}:
[03/23 22:26:09   3010s]      Invs: CLKINVX20TR: 22 CLKINVX16TR: 5 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:26:09   3010s]   Clock DAG hash PRO initial state: 11950856291978181936 10699672942855046693
[03/23 22:26:09   3010s]   CTS services accumulated run-time stats PRO initial state:
[03/23 22:26:09   3010s]     delay calculator: calls=25706, total_wall_time=1.001s, mean_wall_time=0.039ms
[03/23 22:26:09   3010s]     legalizer: calls=3147, total_wall_time=0.081s, mean_wall_time=0.026ms
[03/23 22:26:09   3010s]     steiner router: calls=19600, total_wall_time=3.935s, mean_wall_time=0.201ms
[03/23 22:26:09   3010s]   Primary reporting skew groups PRO initial state:
[03/23 22:26:09   3010s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:26:09   3010s]         min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:26:09   3010s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG207_S1/CK
[03/23 22:26:09   3010s]   Skew group summary PRO initial state:
[03/23 22:26:09   3010s]     skew_group clk/typConstraintMode: insertion delay [min=0.403, max=0.497, avg=0.462, sd=0.014], skew [0.095 vs 0.100], 100% {0.403, 0.497} (wid=0.124 ws=0.040) (gid=0.382 gs=0.064)
[03/23 22:26:09   3010s]   Recomputing CTS skew targets...
[03/23 22:26:09   3010s]   Resolving skew group constraints...
[03/23 22:26:09   3010s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 22:26:09   3010s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.497ns.
[03/23 22:26:09   3010s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Slackened skew group targets:
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     ---------------------------------------------------------------------
[03/23 22:26:09   3010s]     Skew group               Desired    Slackened    Desired    Slackened
[03/23 22:26:09   3010s]                              Target     Target       Target     Target
[03/23 22:26:09   3010s]                              Max ID     Max ID       Skew       Skew
[03/23 22:26:09   3010s]     ---------------------------------------------------------------------
[03/23 22:26:09   3010s]     clk/typConstraintMode     0.150       0.497         -           -
[03/23 22:26:09   3010s]     ---------------------------------------------------------------------
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]   Resolving skew group constraints done.
[03/23 22:26:09   3010s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:26:09   3010s]   PRO Fixing DRVs...
[03/23 22:26:09   3010s]     Clock DAG hash before 'PRO Fixing DRVs': 11950856291978181936 10699672942855046693
[03/23 22:26:09   3010s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/23 22:26:09   3010s]       delay calculator: calls=25746, total_wall_time=1.002s, mean_wall_time=0.039ms
[03/23 22:26:09   3010s]       legalizer: calls=3147, total_wall_time=0.081s, mean_wall_time=0.026ms
[03/23 22:26:09   3010s]       steiner router: calls=19640, total_wall_time=3.935s, mean_wall_time=0.200ms
[03/23 22:26:09   3010s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:26:09   3010s]     CCOpt-PRO: considered: 31, tested: 31, violation detected: 16, violation ignored (due to small violation): 0, cannot run: 0, attempted: 16, unsuccessful: 0, sized: 1
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     PRO Statistics: Fix DRVs (cell sizing):
[03/23 22:26:09   3010s]     =======================================
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Cell changes by Net Type:
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     --------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]     Net Type    Attempted            Upsized            Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 22:26:09   3010s]     --------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]     top                0                    0                  0            0                    0                  0
[03/23 22:26:09   3010s]     trunk              2 [12.5%]            0                  0            0                    0 (0.0%)           2 (100.0%)
[03/23 22:26:09   3010s]     leaf              14 [87.5%]            1 (7.1%)           0            0                    1 (7.1%)          13 (92.9%)
[03/23 22:26:09   3010s]     --------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]     Total             16 [100.0%]           1 (6.2%)           0            0                    1 (6.2%)          15 (93.8%)
[03/23 22:26:09   3010s]     --------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 15, Area change: 2.880um^2 (0.518%)
[03/23 22:26:09   3010s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 22:26:09   3010s]     
[03/23 22:26:09   3010s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/23 22:26:09   3010s]       cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:26:09   3010s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:26:09   3010s]       misc counts      : r=1, pp=0
[03/23 22:26:09   3010s]       cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:26:09   3010s]       cell capacitance : b=0.000pF, i=0.770pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.770pF
[03/23 22:26:09   3010s]       sink capacitance : total=1.043pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:26:09   3010s]       wire capacitance : top=0.000pF, trunk=0.496pF, leaf=2.309pF, total=2.805pF
[03/23 22:26:09   3010s]       wire lengths     : top=0.000um, trunk=2011.260um, leaf=9395.900um, total=11407.160um
[03/23 22:26:09   3010s]       hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3239.600um, total=4401.600um
[03/23 22:26:09   3010s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/23 22:26:09   3010s]       Remaining Transition : {count=15, worst=[0.075ns, 0.051ns, 0.048ns, 0.026ns, 0.018ns, 0.017ns, 0.015ns, 0.014ns, 0.013ns, 0.008ns, ...]} avg=0.020ns sd=0.021ns sum=0.306ns
[03/23 22:26:09   3010s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/23 22:26:09   3010s]       Trunk : target=0.100ns count=12 avg=0.091ns sd=0.032ns min=0.048ns max=0.175ns {1 <= 0.060ns, 4 <= 0.080ns, 4 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:26:09   3010s]       Leaf  : target=0.100ns count=19 avg=0.106ns sd=0.023ns min=0.041ns max=0.151ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {3 <= 0.105ns, 3 <= 0.110ns, 5 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:26:09   3010s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/23 22:26:09   3010s]        Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:26:09   3010s]     Clock DAG hash after 'PRO Fixing DRVs': 5492069917999452442 708957753837528975
[03/23 22:26:09   3010s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/23 22:26:09   3010s]       delay calculator: calls=26190, total_wall_time=1.021s, mean_wall_time=0.039ms
[03/23 22:26:09   3010s]       legalizer: calls=3185, total_wall_time=0.082s, mean_wall_time=0.026ms
[03/23 22:26:09   3010s]       steiner router: calls=19896, total_wall_time=3.937s, mean_wall_time=0.198ms
[03/23 22:26:09   3010s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/23 22:26:09   3010s]       skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:26:09   3010s]           min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:26:09   3010s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG207_S1/CK
[03/23 22:26:09   3010s]     Skew group summary after 'PRO Fixing DRVs':
[03/23 22:26:09   3010s]       skew_group clk/typConstraintMode: insertion delay [min=0.403, max=0.497], skew [0.095 vs 0.100]
[03/23 22:26:09   3010s]     Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:26:09   3010s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 22:26:09   3010s]   
[03/23 22:26:09   3010s]   Slew Diagnostics: After DRV fixing
[03/23 22:26:09   3010s]   ==================================
[03/23 22:26:09   3010s]   
[03/23 22:26:09   3010s]   Global Causes:
[03/23 22:26:09   3010s]   
[03/23 22:26:09   3010s]   -------------------------------------
[03/23 22:26:09   3010s]   Cause
[03/23 22:26:09   3010s]   -------------------------------------
[03/23 22:26:09   3010s]   DRV fixing with buffering is disabled
[03/23 22:26:09   3010s]   -------------------------------------
[03/23 22:26:09   3010s]   
[03/23 22:26:09   3010s]   Top 5 overslews:
[03/23 22:26:09   3010s]   
[03/23 22:26:09   3010s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]   Overslew    Causes                                        Driving Pin
[03/23 22:26:09   3010s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]   0.075ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00025/Y
[03/23 22:26:09   3010s]   0.051ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00003/Y
[03/23 22:26:09   3010s]   0.048ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/Y
[03/23 22:26:09   3010s]   0.026ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00019/Y
[03/23 22:26:09   3010s]   0.018ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00014_clone/Y
[03/23 22:26:09   3010s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]   
[03/23 22:26:09   3010s]   Slew diagnostics counts from the 15 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 22:26:09   3010s]   
[03/23 22:26:09   3010s]   ------------------------------------------
[03/23 22:26:09   3010s]   Cause                           Occurences
[03/23 22:26:09   3010s]   ------------------------------------------
[03/23 22:26:09   3010s]   Inst already optimally sized        15
[03/23 22:26:09   3010s]   ------------------------------------------
[03/23 22:26:09   3010s]   
[03/23 22:26:09   3010s]   Violation diagnostics counts from the 15 nodes that have violations:
[03/23 22:26:09   3010s]   
[03/23 22:26:09   3010s]   ------------------------------------------
[03/23 22:26:09   3010s]   Cause                           Occurences
[03/23 22:26:09   3010s]   ------------------------------------------
[03/23 22:26:09   3010s]   Inst already optimally sized        15
[03/23 22:26:09   3010s]   ------------------------------------------
[03/23 22:26:09   3010s]   
[03/23 22:26:09   3010s]   Reconnecting optimized routes...
[03/23 22:26:09   3010s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:26:09   3010s]   Set dirty flag on 1 instances, 2 nets
[03/23 22:26:09   3010s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:26:09   3010s] End AAE Lib Interpolated Model. (MEM=4181.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:26:09   3010s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 22:26:09   3010s]   Clock DAG stats PRO final:
[03/23 22:26:09   3010s]     cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:26:09   3010s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:26:09   3010s]     misc counts      : r=1, pp=0
[03/23 22:26:09   3010s]     cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:26:09   3010s]     cell capacitance : b=0.000pF, i=0.770pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.770pF
[03/23 22:26:09   3010s]     sink capacitance : total=1.043pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 22:26:09   3010s]     wire capacitance : top=0.000pF, trunk=0.496pF, leaf=2.309pF, total=2.805pF
[03/23 22:26:09   3010s]     wire lengths     : top=0.000um, trunk=2011.260um, leaf=9395.900um, total=11407.160um
[03/23 22:26:09   3010s]     hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3239.600um, total=4401.600um
[03/23 22:26:09   3010s]   Clock DAG net violations PRO final:
[03/23 22:26:09   3010s]     Remaining Transition : {count=15, worst=[0.075ns, 0.051ns, 0.048ns, 0.026ns, 0.018ns, 0.017ns, 0.015ns, 0.014ns, 0.013ns, 0.008ns, ...]} avg=0.020ns sd=0.021ns sum=0.306ns
[03/23 22:26:09   3010s]   Clock DAG primary half-corner transition distribution PRO final:
[03/23 22:26:09   3010s]     Trunk : target=0.100ns count=12 avg=0.091ns sd=0.032ns min=0.048ns max=0.175ns {1 <= 0.060ns, 4 <= 0.080ns, 4 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:26:09   3010s]     Leaf  : target=0.100ns count=19 avg=0.106ns sd=0.023ns min=0.041ns max=0.151ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {3 <= 0.105ns, 3 <= 0.110ns, 5 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:26:09   3010s]   Clock DAG library cell distribution PRO final {count}:
[03/23 22:26:09   3010s]      Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:26:09   3010s]   Clock DAG hash PRO final: 5492069917999452442 708957753837528975
[03/23 22:26:09   3010s]   CTS services accumulated run-time stats PRO final:
[03/23 22:26:09   3010s]     delay calculator: calls=26221, total_wall_time=1.024s, mean_wall_time=0.039ms
[03/23 22:26:09   3010s]     legalizer: calls=3185, total_wall_time=0.082s, mean_wall_time=0.026ms
[03/23 22:26:09   3010s]     steiner router: calls=19896, total_wall_time=3.937s, mean_wall_time=0.198ms
[03/23 22:26:09   3010s]   Primary reporting skew groups PRO final:
[03/23 22:26:09   3010s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:26:09   3010s]         min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:26:09   3010s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG207_S1/CK
[03/23 22:26:09   3010s]   Skew group summary PRO final:
[03/23 22:26:09   3010s]     skew_group clk/typConstraintMode: insertion delay [min=0.403, max=0.497, avg=0.462, sd=0.014], skew [0.095 vs 0.100], 100% {0.403, 0.497} (wid=0.124 ws=0.040) (gid=0.382 gs=0.064)
[03/23 22:26:09   3010s] PRO done.
[03/23 22:26:09   3010s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/23 22:26:09   3010s] numClockCells = 32, numClockCellsFixed = 0, numClockCellsRestored = 29, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 22:26:09   3010s] Net route status summary:
[03/23 22:26:09   3010s]   Clock:        31 (unrouted=0, trialRouted=0, noStatus=0, routed=31, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:26:09   3010s]   Non-clock:  2664 (unrouted=2, trialRouted=0, noStatus=0, routed=2662, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:26:09   3010s] Updating delays...
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] Dumping Information for Job ...
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U161, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.9272 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U140, Cell type : AO22X1TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 1.1649 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U140, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 2.7133 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U156, Cell type : AO22X1TR, Arc : B0^->Y^ because it's outside the characterized table range. The actual slew is 1.0959 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U161, Cell type : AOI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 2.2991 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U161, Cell type : AOI22X1TR, Arc : B0v->Y^ because it's outside the characterized table range. The actual slew is 1.1885 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U140, Cell type : AO22X1TR, Arc : B0^->Y^ because it's outside the characterized table range. The actual slew is 1.5576 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U177, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.1073 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U150, Cell type : AO22X1TR, Arc : B0^->Y^ because it's outside the characterized table range. The actual slew is 1.6084 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U130, Cell type : AO22X1TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 1.3076 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U131, Cell type : AO22X1TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 1.0879 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U155, Cell type : AO22X1TR, Arc : B0^->Y^ because it's outside the characterized table range. The actual slew is 1.5067 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:26:09   3010s] Dumping Information for Job ...
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U156, Cell type : AO22X1TR, Arc : B0^->Y^ because it's outside the characterized table range. The actual slew is 1.0959 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:26:09   3010s] Dumping Information for Job ...
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U161, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.9272 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U161, Cell type : AOI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 2.2991 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U161, Cell type : AOI22X1TR, Arc : B0v->Y^ because it's outside the characterized table range. The actual slew is 1.1885 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:26:09   3010s] Dumping Information for Job ...
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U155, Cell type : AO22X1TR, Arc : B0^->Y^ because it's outside the characterized table range. The actual slew is 1.5067 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:26:09   3010s] Dumping Information for Job ...
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U150, Cell type : AO22X1TR, Arc : B0^->Y^ because it's outside the characterized table range. The actual slew is 1.6084 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:26:09   3010s] Dumping Information for Job ...
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U177, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.1073 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:26:09   3010s] Dumping Information for Job ...
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U140, Cell type : AO22X1TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 1.1649 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U140, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 2.7133 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U140, Cell type : AO22X1TR, Arc : B0^->Y^ because it's outside the characterized table range. The actual slew is 1.5576 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:26:09   3010s] Dumping Information for Job ...
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U131, Cell type : AO22X1TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 1.0879 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:26:09   3010s] Dumping Information for Job ...
[03/23 22:26:09   3010s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U130, Cell type : AO22X1TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 1.3076 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:26:09   3010s] Updating delays done.
[03/23 22:26:09   3010s] PRO done. (took cpu=0:00:01.7 real=0:00:01.3)
[03/23 22:26:09   3010s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 22:26:09   3010s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4741.7M, EPOCH TIME: 1679624769.879601
[03/23 22:26:09   3010s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 22:26:09   3010s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:09   3010s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:09   3010s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:09   3010s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.038, REAL:0.028, MEM:4242.4M, EPOCH TIME: 1679624769.907319
[03/23 22:26:09   3010s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:26:09   3010s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:01.8/0:00:01.4 (1.3), totSession cpu/real = 0:50:10.8/0:23:24.6 (2.1), mem = 4226.4M
[03/23 22:26:09   3010s] 
[03/23 22:26:09   3010s] =============================================================================================
[03/23 22:26:09   3010s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   21.14-s109_1
[03/23 22:26:09   3010s] =============================================================================================
[03/23 22:26:09   3010s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:26:09   3010s] ---------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s] [ OptimizationStep       ]      1   0:00:01.3  (  94.0 % )     0:00:01.4 /  0:00:01.8    1.3
[03/23 22:26:09   3010s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.3    3.3
[03/23 22:26:09   3010s] [ IncrDelayCalc          ]     13   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.3    3.8
[03/23 22:26:09   3010s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:26:09   3010s] ---------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s]  ClockDrv #1 TOTAL                  0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.8    1.3
[03/23 22:26:09   3010s] ---------------------------------------------------------------------------------------------
[03/23 22:26:09   3010s] 
[03/23 22:26:09   3010s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:26:09   3010s] **INFO: Start fixing DRV (Mem = 3937.14M) ...
[03/23 22:26:09   3010s] Begin: GigaOpt DRV Optimization
[03/23 22:26:09   3010s] Glitch fixing enabled
[03/23 22:26:09   3010s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/23 22:26:09   3010s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:50:10.9/0:23:24.6 (2.1), mem = 3937.1M
[03/23 22:26:09   3010s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:26:09   3010s] End AAE Lib Interpolated Model. (MEM=3937.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:26:09   3010s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.23
[03/23 22:26:09   3010s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:26:10   3010s] ### Creating PhyDesignMc. totSessionCpu=0:50:11 mem=3937.1M
[03/23 22:26:10   3010s] OPERPROF: Starting DPlace-Init at level 1, MEM:3937.1M, EPOCH TIME: 1679624770.000108
[03/23 22:26:10   3010s] Processing tracks to init pin-track alignment.
[03/23 22:26:10   3010s] z: 2, totalTracks: 1
[03/23 22:26:10   3010s] z: 4, totalTracks: 1
[03/23 22:26:10   3010s] z: 6, totalTracks: 1
[03/23 22:26:10   3010s] z: 8, totalTracks: 1
[03/23 22:26:10   3010s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:26:10   3010s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3937.1M, EPOCH TIME: 1679624770.004393
[03/23 22:26:10   3010s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:10   3010s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:10   3010s] 
[03/23 22:26:10   3010s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:26:10   3010s] 
[03/23 22:26:10   3010s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:26:10   3010s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.016, MEM:3906.1M, EPOCH TIME: 1679624770.020846
[03/23 22:26:10   3010s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3906.1M, EPOCH TIME: 1679624770.020987
[03/23 22:26:10   3010s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3906.1M, EPOCH TIME: 1679624770.024089
[03/23 22:26:10   3010s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3906.1MB).
[03/23 22:26:10   3010s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.025, MEM:3906.1M, EPOCH TIME: 1679624770.024821
[03/23 22:26:10   3010s] TotalInstCnt at PhyDesignMc Initialization: 2626
[03/23 22:26:10   3010s] ### Creating PhyDesignMc, finished. totSessionCpu=0:50:11 mem=3906.1M
[03/23 22:26:10   3010s] #optDebug: Start CG creation (mem=3906.1M)
[03/23 22:26:10   3010s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 22:26:10   3011s] (cpu=0:00:00.1, mem=3982.7M)
[03/23 22:26:10   3011s]  ...processing cgPrt (cpu=0:00:00.1, mem=3982.7M)
[03/23 22:26:10   3011s]  ...processing cgEgp (cpu=0:00:00.1, mem=3982.7M)
[03/23 22:26:10   3011s]  ...processing cgPbk (cpu=0:00:00.1, mem=3982.7M)
[03/23 22:26:10   3011s]  ...processing cgNrb(cpu=0:00:00.1, mem=3982.7M)
[03/23 22:26:10   3011s]  ...processing cgObs (cpu=0:00:00.1, mem=3982.7M)
[03/23 22:26:10   3011s]  ...processing cgCon (cpu=0:00:00.1, mem=3982.7M)
[03/23 22:26:10   3011s]  ...processing cgPdm (cpu=0:00:00.1, mem=3982.7M)
[03/23 22:26:10   3011s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3982.7M)
[03/23 22:26:10   3011s] ### Creating RouteCongInterface, started
[03/23 22:26:10   3011s] {MMLU 0 31 2693}
[03/23 22:26:10   3011s] ### Creating LA Mngr. totSessionCpu=0:50:11 mem=3982.7M
[03/23 22:26:10   3011s] ### Creating LA Mngr, finished. totSessionCpu=0:50:11 mem=3982.7M
[03/23 22:26:10   3011s] ### Creating RouteCongInterface, finished
[03/23 22:26:10   3011s] 
[03/23 22:26:10   3011s] Creating Lib Analyzer ...
[03/23 22:26:10   3011s] 
[03/23 22:26:10   3011s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:26:10   3011s] Summary for sequential cells identification: 
[03/23 22:26:10   3011s]   Identified SBFF number: 112
[03/23 22:26:10   3011s]   Identified MBFF number: 0
[03/23 22:26:10   3011s]   Identified SB Latch number: 0
[03/23 22:26:10   3011s]   Identified MB Latch number: 0
[03/23 22:26:10   3011s]   Not identified SBFF number: 8
[03/23 22:26:10   3011s]   Not identified MBFF number: 0
[03/23 22:26:10   3011s]   Not identified SB Latch number: 0
[03/23 22:26:10   3011s]   Not identified MB Latch number: 0
[03/23 22:26:10   3011s]   Number of sequential cells which are not FFs: 34
[03/23 22:26:10   3011s]  Visiting view : setupAnalysis
[03/23 22:26:10   3011s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:26:10   3011s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:26:10   3011s]  Visiting view : holdAnalysis
[03/23 22:26:10   3011s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:26:10   3011s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:26:10   3011s] TLC MultiMap info (StdDelay):
[03/23 22:26:10   3011s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:26:10   3011s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:26:10   3011s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:26:10   3011s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:26:10   3011s]  Setting StdDelay to: 22.7ps
[03/23 22:26:10   3011s] 
[03/23 22:26:10   3011s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:26:10   3011s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:26:10   3011s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:26:10   3011s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:26:10   3011s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:26:10   3011s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:26:10   3011s] 
[03/23 22:26:10   3011s] {RT rc-typ 0 4 4 0}
[03/23 22:26:10   3011s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:50:12 mem=3982.7M
[03/23 22:26:10   3011s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:50:12 mem=3982.7M
[03/23 22:26:10   3011s] Creating Lib Analyzer, finished. 
[03/23 22:26:11   3012s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/23 22:26:11   3012s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 22:26:11   3012s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 22:26:11   3012s] [GPS-DRV] maxDensity (design): 0.95
[03/23 22:26:11   3012s] [GPS-DRV] maxLocalDensity: 0.96
[03/23 22:26:11   3012s] [GPS-DRV] MaintainWNS: 1
[03/23 22:26:11   3012s] [GPS-DRV] All active and enabled setup views
[03/23 22:26:11   3012s] [GPS-DRV]     setupAnalysis
[03/23 22:26:11   3012s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:26:11   3012s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:26:11   3012s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 22:26:11   3012s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 22:26:11   3012s] [GPS-DRV] timing-driven DRV settings
[03/23 22:26:11   3012s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 22:26:11   3012s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4225.0M, EPOCH TIME: 1679624771.115282
[03/23 22:26:11   3012s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4225.0M, EPOCH TIME: 1679624771.115404
[03/23 22:26:11   3012s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:26:11   3012s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:11   3012s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:26:11   3012s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 22:26:11   3012s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:26:11   3012s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 22:26:11   3012s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:26:11   3012s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:26:11   3012s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:26:11   3012s] Info: violation cost 2397.279785 (cap = 281.335785, tran = 2104.743408, len = 11.199740, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:26:11   3012s] |   288|  1468|    -6.83|   268|   268|    -0.82|     0|     0|    13|    13|     0|     0|   -10.33| -1091.72|       0|       0|       0| 24.98%|          |         |
[03/23 22:26:12   3019s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:13   3025s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:14   3031s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:15   3034s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:15   3034s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:26:15   3034s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:26:15   3034s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:26:15   3034s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -3.43|  -405.61|     105|      68|     215| 27.66%| 0:00:04.0|  4607.2M|
[03/23 22:26:15   3034s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:26:15   3034s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:26:15   3034s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:26:15   3034s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -3.43|  -405.61|       0|       0|       0| 27.66%| 0:00:00.0|  4607.2M|
[03/23 22:26:15   3034s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:26:15   3034s] 
[03/23 22:26:15   3034s] *** Finish DRV Fixing (cpu=0:00:22.3 real=0:00:04.0 mem=4607.2M) ***
[03/23 22:26:15   3034s] 
[03/23 22:26:15   3034s] Begin: glitch net info
[03/23 22:26:15   3034s] glitch slack range: number of glitch nets
[03/23 22:26:15   3034s] glitch slack < -0.32 : 0
[03/23 22:26:15   3034s] -0.32 < glitch slack < -0.28 : 0
[03/23 22:26:15   3034s] -0.28 < glitch slack < -0.24 : 0
[03/23 22:26:15   3034s] -0.24 < glitch slack < -0.2 : 0
[03/23 22:26:15   3034s] -0.2 < glitch slack < -0.16 : 0
[03/23 22:26:15   3034s] -0.16 < glitch slack < -0.12 : 0
[03/23 22:26:15   3034s] -0.12 < glitch slack < -0.08 : 0
[03/23 22:26:15   3034s] -0.08 < glitch slack < -0.04 : 0
[03/23 22:26:15   3034s] -0.04 < glitch slack : 0
[03/23 22:26:15   3034s] End: glitch net info
[03/23 22:26:15   3034s] Total-nets :: 2866, Stn-nets :: 278, ratio :: 9.69993 %, Total-len 319790, Stn-len 91734.7
[03/23 22:26:15   3034s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4446.0M, EPOCH TIME: 1679624775.495661
[03/23 22:26:15   3034s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2799).
[03/23 22:26:15   3034s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:15   3034s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:15   3034s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:15   3034s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.055, REAL:0.044, MEM:4021.7M, EPOCH TIME: 1679624775.539378
[03/23 22:26:15   3034s] TotalInstCnt at PhyDesignMc Destruction: 2799
[03/23 22:26:15   3034s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.23
[03/23 22:26:15   3034s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:23.5/0:00:05.6 (4.2), totSession cpu/real = 0:50:34.4/0:23:30.2 (2.2), mem = 4021.7M
[03/23 22:26:15   3034s] 
[03/23 22:26:15   3034s] =============================================================================================
[03/23 22:26:15   3034s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     21.14-s109_1
[03/23 22:26:15   3034s] =============================================================================================
[03/23 22:26:15   3034s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:26:15   3034s] ---------------------------------------------------------------------------------------------
[03/23 22:26:15   3034s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.9
[03/23 22:26:15   3034s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 22:26:15   3034s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  12.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:26:15   3034s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:26:15   3034s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:26:15   3034s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:26:15   3034s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:26:15   3034s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:26:15   3034s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:04.3 /  0:00:22.2    5.1
[03/23 22:26:15   3034s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:04.0 /  0:00:21.3    5.4
[03/23 22:26:15   3034s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:26:15   3034s] [ OptEval                ]      5   0:00:03.3  (  59.3 % )     0:00:03.3 /  0:00:18.9    5.7
[03/23 22:26:15   3034s] [ OptCommit              ]      5   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 22:26:15   3034s] [ PostCommitDelayUpdate  ]      6   0:00:00.1  (   1.0 % )     0:00:00.5 /  0:00:02.5    4.9
[03/23 22:26:15   3034s] [ IncrDelayCalc          ]     50   0:00:00.5  (   8.3 % )     0:00:00.5 /  0:00:02.4    5.3
[03/23 22:26:15   3034s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.6    4.0
[03/23 22:26:15   3034s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.2    4.2
[03/23 22:26:15   3034s] [ DrvComputeSummary      ]      3   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 22:26:15   3034s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:26:15   3034s] [ IncrTimingUpdate       ]      6   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    3.4
[03/23 22:26:15   3034s] [ MISC                   ]          0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:26:15   3034s] ---------------------------------------------------------------------------------------------
[03/23 22:26:15   3034s]  DrvOpt #1 TOTAL                    0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:23.5    4.2
[03/23 22:26:15   3034s] ---------------------------------------------------------------------------------------------
[03/23 22:26:15   3034s] 
[03/23 22:26:15   3034s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:26:15   3034s] End: GigaOpt DRV Optimization
[03/23 22:26:15   3034s] **optDesign ... cpu = 0:00:36, real = 0:00:14, mem = 2967.9M, totSessionCpu=0:50:34 **
[03/23 22:26:15   3034s] *info:
[03/23 22:26:15   3034s] **INFO: Completed fixing DRV (CPU Time = 0:00:24, Mem = 4021.69M).
[03/23 22:26:15   3034s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4021.7M, EPOCH TIME: 1679624775.548332
[03/23 22:26:15   3034s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:15   3034s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:15   3034s] 
[03/23 22:26:15   3034s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:26:15   3034s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:4022.4M, EPOCH TIME: 1679624775.574419
[03/23 22:26:15   3034s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:26:15   3034s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:15   3034s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.39min real=0.10min mem=4021.7M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.427  | -2.122  | -3.427  |
|           TNS (ns):|-405.615 |-100.204 |-328.499 |
|    Violating Paths:|   538   |   165   |   406   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4210.9M, EPOCH TIME: 1679624775.714605
[03/23 22:26:15   3034s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:15   3034s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:15   3034s] 
[03/23 22:26:15   3034s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:26:15   3034s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.022, MEM:4212.3M, EPOCH TIME: 1679624775.736460
[03/23 22:26:15   3034s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:26:15   3034s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:15   3034s] Density: 27.664%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:14, mem = 2963.2M, totSessionCpu=0:50:35 **
[03/23 22:26:15   3034s]   DRV Snapshot: (REF)
[03/23 22:26:15   3034s]          Tran DRV: 0 (0)
[03/23 22:26:15   3034s]           Cap DRV: 0 (0)
[03/23 22:26:15   3034s]        Fanout DRV: 0 (18)
[03/23 22:26:15   3034s]            Glitch: 0 (0)
[03/23 22:26:15   3034s] *** Timing NOT met, worst failing slack is -3.427
[03/23 22:26:15   3034s] *** Check timing (0:00:00.0)
[03/23 22:26:15   3034s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:26:15   3034s] Deleting Lib Analyzer.
[03/23 22:26:15   3034s] Begin: GigaOpt Optimization in WNS mode
[03/23 22:26:15   3034s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/23 22:26:15   3034s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:26:15   3034s] End AAE Lib Interpolated Model. (MEM=4155.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:26:15   3034s] *** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:50:34.8/0:23:30.5 (2.2), mem = 4155.4M
[03/23 22:26:15   3034s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.24
[03/23 22:26:15   3034s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:26:15   3034s] ### Creating PhyDesignMc. totSessionCpu=0:50:35 mem=4155.4M
[03/23 22:26:15   3034s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:26:15   3034s] OPERPROF: Starting DPlace-Init at level 1, MEM:4155.4M, EPOCH TIME: 1679624775.819516
[03/23 22:26:15   3034s] Processing tracks to init pin-track alignment.
[03/23 22:26:15   3034s] z: 2, totalTracks: 1
[03/23 22:26:15   3034s] z: 4, totalTracks: 1
[03/23 22:26:15   3034s] z: 6, totalTracks: 1
[03/23 22:26:15   3034s] z: 8, totalTracks: 1
[03/23 22:26:15   3034s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:26:15   3034s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4155.4M, EPOCH TIME: 1679624775.823663
[03/23 22:26:15   3034s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:15   3034s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:26:15   3034s] 
[03/23 22:26:15   3034s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:26:15   3034s] 
[03/23 22:26:15   3034s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:26:15   3034s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:4156.9M, EPOCH TIME: 1679624775.843307
[03/23 22:26:15   3034s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4156.9M, EPOCH TIME: 1679624775.843440
[03/23 22:26:15   3034s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4156.9M, EPOCH TIME: 1679624775.845949
[03/23 22:26:15   3034s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4156.9MB).
[03/23 22:26:15   3034s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:4156.9M, EPOCH TIME: 1679624775.846701
[03/23 22:26:15   3034s] TotalInstCnt at PhyDesignMc Initialization: 2799
[03/23 22:26:15   3034s] ### Creating PhyDesignMc, finished. totSessionCpu=0:50:35 mem=4156.9M
[03/23 22:26:15   3034s] ### Creating RouteCongInterface, started
[03/23 22:26:15   3034s] ### Creating RouteCongInterface, finished
[03/23 22:26:15   3034s] 
[03/23 22:26:15   3034s] Creating Lib Analyzer ...
[03/23 22:26:15   3034s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:26:15   3034s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:26:15   3034s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:26:15   3034s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:26:15   3034s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:26:15   3034s] 
[03/23 22:26:15   3034s] {RT rc-typ 0 4 4 0}
[03/23 22:26:16   3035s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:50:36 mem=4156.9M
[03/23 22:26:16   3035s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:50:36 mem=4156.9M
[03/23 22:26:16   3035s] Creating Lib Analyzer, finished. 
[03/23 22:26:16   3035s] *info: 31 clock nets excluded
[03/23 22:26:17   3036s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.2
[03/23 22:26:17   3036s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 22:26:17   3036s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:26:17   3036s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:17   3036s] ** GigaOpt Optimizer WNS Slack -3.427 TNS Slack -405.615 Density 27.66
[03/23 22:26:17   3036s] Optimizer WNS Pass 0
[03/23 22:26:17   3036s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.427|-328.499|
|reg2reg   |-2.122|-100.204|
|HEPG      |-2.122|-100.204|
|All Paths |-3.427|-405.615|
+----------+------+--------+

[03/23 22:26:17   3036s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4316.7M, EPOCH TIME: 1679624777.103481
[03/23 22:26:17   3036s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4316.7M, EPOCH TIME: 1679624777.103578
[03/23 22:26:17   3036s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:26:17   3036s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:26:17   3036s] Active Path Group: reg2reg  
[03/23 22:26:17   3036s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:26:17   3036s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:26:17   3036s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:26:17   3036s] |  -2.122|   -3.427|-100.204| -405.615|   27.66%|   0:00:00.0| 4316.7M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:17   3036s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG648_S2/D                                |
[03/23 22:26:17   3036s] |  -1.971|   -3.427| -97.524| -402.935|   27.67%|   0:00:00.0| 4459.5M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:17   3036s] |  -1.829|   -3.427| -97.213| -402.772|   27.67%|   0:00:00.0| 4460.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:17   3036s] |  -1.813|   -3.326| -96.217| -401.583|   27.67%|   0:00:00.0| 4461.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:17   3036s] |  -1.787|   -3.326| -95.952| -401.454|   27.68%|   0:00:00.0| 4464.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:17   3036s] |  -1.768|   -3.326| -95.901| -401.422|   27.69%|   0:00:00.0| 4464.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:17   3036s] |  -1.741|   -3.326| -95.749| -401.331|   27.69%|   0:00:00.0| 4464.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:17   3036s] |  -1.717|   -3.326| -95.572| -401.224|   27.70%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:18   3037s] |  -1.697|   -3.326| -95.471| -401.179|   27.73%|   0:00:01.0| 4493.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:18   3038s] |  -1.644|   -3.326| -95.097| -401.041|   27.73%|   0:00:00.0| 4493.8M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:18   3038s] |  -1.627|   -3.326| -93.450| -399.504|   27.74%|   0:00:00.0| 4493.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:18   3038s] |  -1.610|   -2.960| -91.786| -396.692|   27.75%|   0:00:00.0| 4493.8M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/D        |
[03/23 22:26:18   3038s] |  -1.559|   -2.960| -91.568| -396.473|   27.76%|   0:00:00.0| 4493.8M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 22:26:18   3038s] |  -1.546|   -2.960| -91.256| -396.162|   27.77%|   0:00:00.0| 4493.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:18   3038s] |  -1.531|   -2.960| -90.847| -396.073|   27.77%|   0:00:00.0| 4493.8M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:18   3038s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG599_S2/D                                |
[03/23 22:26:18   3039s] |  -1.515|   -2.960| -90.383| -395.681|   27.79%|   0:00:00.0| 4496.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:18   3039s] |  -1.479|   -2.960| -89.718| -395.621|   27.80%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:18   3040s] |  -1.435|   -2.960| -88.639| -394.542|   27.82%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:18   3040s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 22:26:19   3040s] |  -1.407|   -2.960| -88.162| -394.065|   27.84%|   0:00:01.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:19   3040s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 22:26:19   3040s] |  -1.349|   -2.960| -87.146| -393.050|   27.86%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:19   3040s] |  -1.334|   -2.960| -85.949| -391.853|   27.87%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:19   3040s] |  -1.322|   -2.960| -85.302| -391.335|   27.89%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:19   3041s] |  -1.270|   -2.960| -83.930| -391.335|   27.90%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:19   3041s] |  -1.253|   -2.960| -82.968| -391.013|   27.91%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4/D        |
[03/23 22:26:19   3041s] |  -1.235|   -2.960| -82.069| -390.114|   27.92%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:19   3041s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG648_S2/D                                |
[03/23 22:26:19   3041s] |  -1.209|   -2.960| -81.527| -389.572|   27.93%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:19   3041s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG628_S2/D                                |
[03/23 22:26:19   3041s] |  -1.196|   -2.960| -81.961| -390.006|   27.94%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 22:26:19   3042s] |  -1.174|   -2.960| -81.467| -389.512|   27.95%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:19   3042s] |  -1.150|   -2.960| -80.382| -388.427|   27.98%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:20   3042s] |  -1.127|   -2.735| -79.641| -387.495|   28.02%|   0:00:01.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:20   3042s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG626_S2/D                                |
[03/23 22:26:20   3042s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:20   3042s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:20   3043s] |  -1.076|   -2.735| -75.991| -383.904|   28.05%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:20   3043s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG644_S2/D                                |
[03/23 22:26:20   3043s] |  -1.063|   -2.735| -74.987| -382.901|   28.07%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:20   3043s] |  -1.041|   -2.735| -74.195| -382.548|   28.08%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:20   3043s] |  -1.008|   -2.735| -74.072| -382.426|   28.09%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:20   3043s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG621_S2/D                                |
[03/23 22:26:20   3043s] |  -0.988|   -2.735| -73.717| -382.086|   28.10%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 22:26:20   3043s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:20   3043s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:20   3044s] |  -0.970|   -2.735| -72.958| -381.385|   28.12%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:20   3044s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:20   3044s] |  -0.957|   -2.735| -71.790| -380.407|   28.13%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:20   3044s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG623_S2/D                                |
[03/23 22:26:21   3045s] |  -0.941|   -2.735| -70.776| -379.393|   28.15%|   0:00:01.0| 4506.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 22:26:21   3045s] |  -0.925|   -2.735| -68.907| -377.524|   28.17%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:21   3045s] |  -0.910|   -2.632| -66.714| -375.291|   28.21%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:21   3045s] |  -0.896|   -2.632| -65.140| -374.186|   28.22%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 22:26:21   3046s] |  -0.876|   -2.632| -64.152| -373.199|   28.25%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:21   3046s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG628_S2/D                                |
[03/23 22:26:21   3046s] |  -0.858|   -2.632| -63.093| -372.420|   28.28%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:21   3046s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:21   3046s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:21   3046s] |  -0.841|   -2.632| -61.797| -371.795|   28.30%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:21   3046s] |  -0.818|   -2.552| -60.821| -370.838|   28.33%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:21   3046s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG621_S2/D                                |
[03/23 22:26:21   3047s] |  -0.788|   -2.552| -60.722| -370.739|   28.34%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:21   3047s] |  -0.771|   -2.552| -60.392| -370.409|   28.34%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG51_S2/D                     |
[03/23 22:26:21   3047s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:21   3047s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:21   3047s] |  -0.771|   -2.552| -59.997| -370.218|   28.37%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 22:26:21   3047s] |  -0.752|   -2.552| -59.826| -370.112|   28.38%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG51_S2/D                     |
[03/23 22:26:21   3047s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:21   3047s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:22   3048s] |  -0.735|   -2.552| -58.690| -369.312|   28.41%|   0:00:01.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:22   3048s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG648_S2/D                                |
[03/23 22:26:22   3048s] |  -0.720|   -2.552| -57.265| -368.057|   28.42%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 22:26:22   3048s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:22   3048s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:22   3048s] |  -0.696|   -2.552| -56.388| -367.180|   28.43%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:22   3048s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:22   3048s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:22   3048s] |  -0.683|   -2.552| -56.210| -367.002|   28.45%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:22   3048s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:22   3048s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:22   3049s] |  -0.670|   -2.552| -55.157| -366.467|   28.48%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 22:26:22   3049s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG478_S2/D                                |
[03/23 22:26:22   3049s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:22   3049s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:22   3049s] |  -0.655|   -2.552| -52.379| -363.878|   28.51%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:22   3049s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG628_S2/D                                |
[03/23 22:26:22   3049s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:22   3049s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:22   3050s] |  -0.643|   -2.552| -51.889| -363.388|   28.55%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:22   3050s] |  -0.632|   -2.420| -51.048| -361.789|   28.56%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:22   3050s] |  -0.618|   -2.420| -50.197| -360.939|   28.57%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:22   3050s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG633_S2/D                                |
[03/23 22:26:22   3050s] |  -0.605|   -2.420| -49.911| -360.663|   28.58%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:22   3050s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG621_S2/D                                |
[03/23 22:26:22   3050s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:22   3050s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:22   3051s] |  -0.589|   -2.420| -48.709| -359.461|   28.61%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:23   3051s] |  -0.576|   -2.420| -46.701| -357.614|   28.63%|   0:00:01.0| 4506.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
[03/23 22:26:23   3051s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:23   3051s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:23   3052s] |  -0.564|   -2.420| -45.942| -356.621|   28.66%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:23   3052s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:23   3052s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:23   3052s] |  -0.562|   -2.420| -45.769| -356.478|   28.68%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:23   3053s] |  -0.550|   -2.420| -45.666| -356.375|   28.69%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:23   3053s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG651_S2/D                                |
[03/23 22:26:23   3053s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:23   3053s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:23   3053s] |  -0.534|   -2.420| -44.645| -355.505|   28.73%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 22:26:23   3053s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:23   3053s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:23   3053s] |  -0.526|   -2.420| -43.713| -354.675|   28.76%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 22:26:24   3054s] |  -0.515|   -2.420| -43.560| -354.522|   28.77%|   0:00:01.0| 4506.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 22:26:24   3054s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:24   3054s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:24   3055s] |  -0.507|   -2.344| -43.268| -354.242|   28.79%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:24   3055s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG623_S2/D                                |
[03/23 22:26:24   3055s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:24   3055s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:24   3056s] |  -0.500|   -2.344| -42.986| -353.960|   28.84%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:24   3057s] |  -0.487|   -2.344| -42.642| -353.861|   28.84%|   0:00:00.0| 4506.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:26:24   3057s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG628_S2/D                                |
[03/23 22:26:25   3061s] |  -0.473|   -2.344| -41.774| -352.993|   28.90%|   0:00:01.0| 4509.4M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 22:26:25   3061s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:25   3061s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:26   3061s] |  -0.464|   -2.344| -41.255| -352.527|   28.92%|   0:00:01.0| 4509.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:26   3061s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:26   3061s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:26   3063s] |  -0.458|   -2.344| -38.970| -351.592|   28.94%|   0:00:00.0| 4509.4M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 22:26:26   3063s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:26   3063s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:26   3064s] |  -0.454|   -2.344| -38.663| -351.285|   28.98%|   0:00:00.0| 4509.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:26   3065s] |  -0.450|   -2.344| -38.572| -351.241|   28.99%|   0:00:00.0| 4509.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:27   3065s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:27   3065s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:27   3066s] |  -0.450|   -2.344| -38.434| -351.092|   29.00%|   0:00:01.0| 4509.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:27   3066s] |  -0.439|   -2.344| -38.386| -351.072|   29.02%|   0:00:00.0| 4509.4M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:26:27   3066s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 22:26:27   3066s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:27   3068s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:27   3068s] |  -0.437|   -2.302| -37.535| -350.279|   29.05%|   0:00:00.0| 4509.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:27   3068s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:27   3068s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:28   3069s] |  -0.437|   -2.302| -37.228| -350.069|   29.06%|   0:00:01.0| 4509.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:28   3069s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:28   3069s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:28   3069s] |  -0.437|   -2.302| -37.146| -350.069|   29.08%|   0:00:00.0| 4509.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:28   3069s] |  -0.437|   -2.302| -37.146| -350.069|   29.08%|   0:00:00.0| 4509.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:28   3069s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:26:28   3069s] 
[03/23 22:26:28   3069s] *** Finish Core Optimize Step (cpu=0:00:33.6 real=0:00:11.0 mem=4509.4M) ***
[03/23 22:26:28   3069s] Active Path Group: default 
[03/23 22:26:28   3069s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:26:28   3069s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:26:28   3069s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:26:28   3069s] |  -2.302|   -2.302|-319.613| -350.069|   29.08%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:28   3070s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:28   3070s] |  -2.261|   -2.261|-317.597| -348.246|   29.08%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:28   3070s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:28   3070s] |  -2.236|   -2.236|-309.013| -339.696|   29.08%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:28   3070s] |  -2.010|   -2.010|-276.867| -308.177|   29.09%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:28   3070s] |  -1.833|   -1.833|-262.662| -294.287|   29.10%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:28   3070s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:28   3070s] |  -1.762|   -1.762|-255.969| -287.594|   29.10%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:28   3070s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:28   3070s] |  -1.733|   -1.733|-253.281| -284.906|   29.10%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:28   3070s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:28   3070s] |  -1.722|   -1.722|-249.072| -280.697|   29.11%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:28   3070s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:28   3070s] |  -1.708|   -1.708|-247.500| -279.125|   29.11%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:28   3071s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:28   3071s] |  -1.540|   -1.540|-242.187| -273.810|   29.12%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:28   3071s] |  -1.350|   -1.350|-239.678| -271.397|   29.12%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:28   3071s] |        |         |        |         |         |            |        |             |         | _r_REG509_S1/D                                     |
[03/23 22:26:28   3071s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:28   3071s] |  -1.326|   -1.326|-187.375| -219.094|   29.12%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:28   3071s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:28   3071s] |  -1.312|   -1.312|-186.364| -218.350|   29.13%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:28   3071s] |        |         |        |         |         |            |        |             |         | _r_REG497_S1/D                                     |
[03/23 22:26:29   3071s] |  -1.298|   -1.298|-187.549| -219.535|   29.13%|   0:00:01.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3071s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:29   3071s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:29   3071s] |  -1.258|   -1.258|-183.274| -215.260|   29.13%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3071s] |        |         |        |         |         |            |        |             |         | _r_REG497_S1/D                                     |
[03/23 22:26:29   3072s] |  -1.184|   -1.184|-167.329| -199.308|   29.14%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3072s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:29   3072s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:29   3072s] |  -1.184|   -1.184|-162.638| -194.643|   29.16%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3072s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:29   3072s] |  -1.158|   -1.158|-161.797| -193.802|   29.16%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3072s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:29   3073s] |  -1.139|   -1.139|-160.149| -192.154|   29.17%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3073s] |        |         |        |         |         |            |        |             |         | _r_REG509_S1/D                                     |
[03/23 22:26:29   3073s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:29   3073s] |  -1.084|   -1.084|-139.251| -171.251|   29.17%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3073s] |        |         |        |         |         |            |        |             |         | _r_REG502_S1/D                                     |
[03/23 22:26:29   3073s] |  -1.051|   -1.051|-136.267| -168.268|   29.18%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3073s] |        |         |        |         |         |            |        |             |         | _r_REG509_S1/D                                     |
[03/23 22:26:29   3073s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:29   3073s] |  -0.985|   -0.985|-112.884| -144.885|   29.18%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3073s] |        |         |        |         |         |            |        |             |         | _r_REG509_S1/D                                     |
[03/23 22:26:29   3073s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:29   3073s] |  -0.960|   -0.960|-108.645| -140.644|   29.19%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3073s] |        |         |        |         |         |            |        |             |         | _r_REG509_S1/D                                     |
[03/23 22:26:29   3073s] |  -0.930|   -0.930|-107.160| -139.159|   29.18%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3073s] |        |         |        |         |         |            |        |             |         | _r_REG509_S1/D                                     |
[03/23 22:26:29   3074s] |  -0.910|   -0.910| -92.262| -124.261|   29.20%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:29   3074s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:30   3074s] |  -0.880|   -0.880| -90.082| -122.062|   29.20%|   0:00:01.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:30   3074s] |  -0.867|   -0.867| -88.716| -120.901|   29.21%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:30   3074s] |        |         |        |         |         |            |        |             |         | _r_REG699_S1/D                                     |
[03/23 22:26:30   3075s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:30   3075s] |  -0.850|   -0.850| -80.564| -112.741|   29.21%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:30   3075s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:30   3075s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:30   3075s] |  -0.799|   -0.799| -80.273| -112.449|   29.22%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:30   3075s] |        |         |        |         |         |            |        |             |         | _r_REG719_S1/D                                     |
[03/23 22:26:30   3075s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:30   3075s] |  -0.780|   -0.780| -79.099| -111.275|   29.22%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:30   3075s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:30   3075s] |  -0.764|   -0.764| -78.638| -110.842|   29.24%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:30   3075s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:30   3075s] |  -0.743|   -0.743| -76.411| -108.615|   29.24%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:30   3076s] |  -0.722|   -0.722| -75.834| -108.096|   29.26%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:30   3076s] |        |         |        |         |         |            |        |             |         | _r_REG719_S1/D                                     |
[03/23 22:26:30   3076s] |  -0.701|   -0.701| -75.636| -107.938|   29.27%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:30   3076s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:30   3077s] |  -0.699|   -0.699| -74.463| -106.877|   29.30%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:30   3077s] |        |         |        |         |         |            |        |             |         | _r_REG719_S1/D                                     |
[03/23 22:26:31   3077s] |  -0.685|   -0.685| -74.190| -106.603|   29.30%|   0:00:01.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:31   3077s] |        |         |        |         |         |            |        |             |         | _r_REG719_S1/D                                     |
[03/23 22:26:31   3077s] |  -0.676|   -0.676| -74.075| -106.489|   29.30%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:31   3077s] |        |         |        |         |         |            |        |             |         | _r_REG724_S1/D                                     |
[03/23 22:26:31   3077s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:31   3077s] |  -0.651|   -0.651| -69.012| -101.426|   29.32%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:31   3077s] |        |         |        |         |         |            |        |             |         | _r_REG502_S1/D                                     |
[03/23 22:26:31   3078s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:31   3078s] |  -0.674|   -0.674| -66.765|  -99.363|   29.34%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:31   3078s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:26:31   3078s] |  -0.638|   -0.638| -65.477|  -98.075|   29.35%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:31   3078s] |        |         |        |         |         |            |        |             |         | _r_REG509_S1/D                                     |
[03/23 22:26:31   3078s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:31   3078s] |  -0.627|   -0.627| -63.613|  -96.211|   29.36%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:31   3078s] |        |         |        |         |         |            |        |             |         | _r_REG509_S1/D                                     |
[03/23 22:26:31   3079s] |  -0.608|   -0.608| -61.011|  -93.609|   29.37%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:31   3079s] |        |         |        |         |         |            |        |             |         | _r_REG659_S1/D                                     |
[03/23 22:26:31   3079s] |  -0.608|   -0.608| -58.293|  -90.892|   29.39%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:31   3079s] |        |         |        |         |         |            |        |             |         | _r_REG500_S1/D                                     |
[03/23 22:26:31   3079s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:31   3079s] |  -0.592|   -0.592| -58.260|  -90.858|   29.40%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:31   3079s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:31   3080s] |  -0.580|   -0.580| -57.959|  -90.557|   29.41%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:31   3080s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:32   3080s] |  -0.559|   -0.559| -57.464|  -90.057|   29.42%|   0:00:01.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:32   3080s] |  -0.545|   -0.545| -55.829|  -88.476|   29.44%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:32   3080s] |        |         |        |         |         |            |        |             |         | _r_REG509_S1/D                                     |
[03/23 22:26:32   3081s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:32   3081s] |  -0.533|   -0.533| -54.931|  -87.580|   29.46%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:32   3081s] |  -0.520|   -0.520| -54.706|  -87.382|   29.49%|   0:00:00.0| 4509.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:32   3081s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:32   3081s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:32   3081s] |  -0.508|   -0.508| -53.645|  -86.320|   29.52%|   0:00:00.0| 4509.4M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:32   3081s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:32   3081s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:33   3086s] |  -0.504|   -0.504| -50.774|  -83.464|   29.53%|   0:00:01.0| 4592.2M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:34   3088s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:34   3088s] |  -0.495|   -0.495| -48.810|  -81.547|   29.54%|   0:00:01.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:34   3088s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:34   3088s] |  -0.490|   -0.490| -48.867|  -81.604|   29.54%|   0:00:00.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:34   3088s] |        |         |        |         |         |            |        |             |         | _r_REG732_S1/D                                     |
[03/23 22:26:34   3088s] |  -0.483|   -0.483| -48.713|  -81.450|   29.55%|   0:00:00.0| 4592.2M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:35   3092s] |  -0.467|   -0.467| -47.753|  -80.573|   29.56%|   0:00:01.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:35   3092s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:35   3092s] |  -0.460|   -0.460| -47.090|  -79.991|   29.57%|   0:00:00.0| 4592.2M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:36   3096s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:36   3096s] |  -0.454|   -0.454| -45.008|  -78.277|   29.58%|   0:00:01.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:36   3096s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:37   3098s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:37   3098s] |  -0.442|   -0.442| -44.826|  -78.095|   29.58%|   0:00:01.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:37   3098s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:38   3100s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:38   3100s] |  -0.430|   -0.437| -45.074|  -78.339|   29.61%|   0:00:01.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:38   3100s] |        |         |        |         |         |            |        |             |         | _r_REG509_S1/D                                     |
[03/23 22:26:39   3101s] |  -0.412|   -0.437| -44.163|  -77.428|   29.61%|   0:00:01.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:39   3101s] |        |         |        |         |         |            |        |             |         | _r_REG501_S1/D                                     |
[03/23 22:26:39   3102s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:39   3102s] |  -0.389|   -0.437| -43.313|  -76.576|   29.63%|   0:00:00.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:39   3102s] |        |         |        |         |         |            |        |             |         | _r_REG720_S1/D                                     |
[03/23 22:26:39   3102s] |  -0.369|   -0.437| -38.860|  -72.123|   29.66%|   0:00:00.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:39   3102s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:26:39   3103s] |  -0.346|   -0.437| -35.018|  -68.281|   29.68%|   0:00:00.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:39   3103s] |        |         |        |         |         |            |        |             |         | _r_REG497_S1/D                                     |
[03/23 22:26:39   3103s] |  -0.327|   -0.437| -34.694|  -68.113|   29.69%|   0:00:00.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:39   3103s] |        |         |        |         |         |            |        |             |         | _r_REG659_S1/D                                     |
[03/23 22:26:39   3104s] |  -0.314|   -0.437| -33.022|  -66.441|   29.70%|   0:00:00.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:39   3104s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:26:39   3104s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:39   3104s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:40   3105s] |  -0.301|   -0.436| -32.550|  -66.137|   29.76%|   0:00:01.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:40   3105s] |        |         |        |         |         |            |        |             |         | _r_REG704_S1/D                                     |
[03/23 22:26:40   3106s] |  -0.289|   -0.436| -31.893|  -65.479|   29.79%|   0:00:00.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:40   3106s] |        |         |        |         |         |            |        |             |         | _r_REG678_S1/D                                     |
[03/23 22:26:40   3106s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:40   3106s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:40   3107s] |  -0.275|   -0.436| -29.623|  -63.226|   29.84%|   0:00:00.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:40   3107s] |        |         |        |         |         |            |        |             |         | _r_REG724_S1/D                                     |
[03/23 22:26:40   3107s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:40   3107s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:41   3108s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:41   3108s] |  -0.273|   -0.436| -29.896|  -63.625|   29.90%|   0:00:01.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:41   3108s] |        |         |        |         |         |            |        |             |         | _r_REG580_S1/D                                     |
[03/23 22:26:41   3109s] |  -0.257|   -0.436| -29.239|  -63.068|   29.92%|   0:00:00.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:41   3109s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:41   3109s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:41   3109s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:41   3110s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:41   3110s] |  -0.240|   -0.436| -27.415|  -61.244|   29.94%|   0:00:00.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:41   3110s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:42   3111s] |  -0.227|   -0.436| -27.128|  -60.915|   29.97%|   0:00:01.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:42   3111s] |        |         |        |         |         |            |        |             |         | _r_REG499_S1/D                                     |
[03/23 22:26:42   3111s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:42   3111s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:42   3113s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:42   3113s] |  -0.219|   -0.435| -23.874|  -57.860|   30.05%|   0:00:00.0| 4592.2M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:43   3114s] |  -0.213|   -0.435| -23.453|  -57.464|   30.07%|   0:00:01.0| 4592.2M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:43   3116s] |  -0.201|   -0.435| -22.586|  -56.716|   30.10%|   0:00:00.0| 4592.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:43   3116s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:43   3116s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:43   3116s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:44   3123s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:44   3123s] |  -0.193|   -0.435| -19.581|  -53.713|   30.20%|   0:00:01.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:45   3125s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:45   3127s] |  -0.182|   -0.435| -19.728|  -53.747|   30.20%|   0:00:01.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:45   3127s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:45   3127s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:46   3131s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:46   3131s] |  -0.168|   -0.435| -17.093|  -51.151|   30.25%|   0:00:01.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:46   3131s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:46   3131s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:46   3131s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:47   3133s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:47   3133s] |  -0.155|   -0.435| -13.228|  -47.286|   30.28%|   0:00:01.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG60_S2/D                     |
[03/23 22:26:47   3133s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:47   3133s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:47   3137s] |  -0.152|   -0.435| -13.050|  -47.165|   30.33%|   0:00:00.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:47   3137s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:26:48   3139s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:48   3139s] |  -0.147|   -0.435| -12.521|  -46.683|   30.33%|   0:00:01.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:49   3144s] |  -0.144|   -0.435| -10.219|  -44.504|   30.33%|   0:00:01.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:50   3148s] |  -0.135|   -0.435| -10.290|  -44.634|   30.36%|   0:00:01.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:50   3148s] |        |         |        |         |         |            |        |             |         | _r_REG580_S1/D                                     |
[03/23 22:26:50   3148s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:50   3148s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:51   3155s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:51   3155s] |  -0.132|   -0.435|  -8.928|  -43.412|   30.35%|   0:00:01.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:52   3158s] |  -0.127|   -0.435|  -8.338|  -42.868|   30.37%|   0:00:01.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:52   3158s] |        |         |        |         |         |            |        |             |         | _r_REG682_S1/D                                     |
[03/23 22:26:52   3158s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:52   3158s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:53   3164s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:53   3164s] |  -0.126|   -0.435|  -7.336|  -41.865|   30.40%|   0:00:01.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:53   3168s] |  -0.126|   -0.435|  -7.185|  -41.714|   30.44%|   0:00:00.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:54   3171s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:26:54   3171s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:55   3174s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:55   3174s] |  -0.126|   -0.434|  -5.569|  -40.207|   30.52%|   0:00:02.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:55   3175s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:55   3175s] |  -0.127|   -0.434|  -5.219|  -39.876|   30.55%|   0:00:00.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:55   3176s] |  -0.127|   -0.434|  -5.219|  -39.877|   30.55%|   0:00:00.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:55   3176s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:26:55   3176s] 
[03/23 22:26:55   3176s] *** Finish Core Optimize Step (cpu=0:01:46 real=0:00:27.0 mem=4630.3M) ***
[03/23 22:26:55   3176s] 
[03/23 22:26:55   3176s] *** Finished Optimize Step Cumulative (cpu=0:02:20 real=0:00:38.0 mem=4630.3M) ***
[03/23 22:26:55   3176s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.127| -5.219|
|reg2reg   |-0.434|-35.218|
|HEPG      |-0.434|-35.218|
|All Paths |-0.434|-39.877|
+----------+------+-------+

[03/23 22:26:55   3176s] ** GigaOpt Optimizer WNS Slack -0.434 TNS Slack -39.877 Density 30.55
[03/23 22:26:55   3176s] Update Timing Windows (Threshold 0.023) ...
[03/23 22:26:55   3176s] Re Calculate Delays on 494 Nets
[03/23 22:26:55   3176s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:55   3176s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4630.3M, EPOCH TIME: 1679624815.775757
[03/23 22:26:55   3176s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4630.3M, EPOCH TIME: 1679624815.775959
[03/23 22:26:55   3176s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:26:55   3176s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:26:55   3176s] Active Path Group: reg2reg  
[03/23 22:26:55   3176s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:26:55   3176s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:26:55   3176s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:26:55   3176s] |  -0.459|   -0.459| -36.944|  -42.498|   30.55%|   0:00:00.0| 4630.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:55   3177s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:55   3177s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:56   3179s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:56   3179s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:56   3179s] |  -0.442|   -0.442| -36.674|  -42.228|   30.61%|   0:00:01.0| 4630.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:26:56   3179s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:26:56   3179s] 
[03/23 22:26:56   3179s] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:01.0 mem=4630.3M) ***
[03/23 22:26:56   3179s] Active Path Group: default 
[03/23 22:26:56   3179s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:26:56   3179s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:26:56   3179s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:26:56   3179s] |  -0.148|   -0.442|  -6.152|  -42.228|   30.61%|   0:00:00.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:56   3179s] |        |         |        |         |         |            |        |             |         | _r_REG667_S2/D                                     |
[03/23 22:26:57   3183s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:57   3183s] |  -0.114|   -0.442|  -4.384|  -40.582|   30.63%|   0:00:01.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:57   3183s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:26:57   3184s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:57   3184s] |  -0.103|   -0.442|  -4.268|  -40.519|   30.65%|   0:00:00.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:26:57   3184s] |        |         |        |         |         |            |        |             |         | _r_REG511_S1/D                                     |
[03/23 22:26:57   3184s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:57   3184s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:57   3184s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:57   3184s] |  -0.097|   -0.442|  -3.522|  -39.841|   30.66%|   0:00:00.0| 4630.3M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 22:26:58   3188s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:58   3188s] |  -0.087|   -0.442|  -4.261|  -40.615|   30.67%|   0:00:01.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:58   3188s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:26:58   3188s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:26:58   3188s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:26:59   3194s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:26:59   3194s] |  -0.088|   -0.442|  -3.237|  -39.636|   30.69%|   0:00:01.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:26:59   3194s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:27:00   3195s] |  -0.088|   -0.442|  -3.179|  -39.583|   30.69%|   0:00:01.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:00   3195s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:27:00   3196s] |  -0.088|   -0.442|  -3.161|  -39.582|   30.69%|   0:00:00.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:00   3196s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:27:00   3196s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:00   3196s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:01   3199s] |  -0.088|   -0.442|  -3.067|  -39.521|   30.71%|   0:00:01.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:01   3199s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:27:01   3199s] |  -0.089|   -0.442|  -2.987|  -39.441|   30.73%|   0:00:00.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:01   3199s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:27:01   3200s] |  -0.088|   -0.442|  -2.988|  -39.442|   30.73%|   0:00:00.0| 4630.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:01   3200s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:27:01   3200s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:27:01   3200s] 
[03/23 22:27:01   3200s] *** Finish Core Optimize Step (cpu=0:00:21.2 real=0:00:05.0 mem=4630.3M) ***
[03/23 22:27:01   3200s] 
[03/23 22:27:01   3200s] *** Finished Optimize Step Cumulative (cpu=0:00:23.9 real=0:00:06.0 mem=4630.3M) ***
[03/23 22:27:01   3200s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.088| -2.988|
|reg2reg   |-0.442|-36.675|
|HEPG      |-0.442|-36.675|
|All Paths |-0.442|-39.442|
+----------+------+-------+

[03/23 22:27:01   3200s] 
[03/23 22:27:01   3200s] *** Finish Post Route Setup Fixing (cpu=0:02:45 real=0:00:44.0 mem=4630.3M) ***
[03/23 22:27:01   3200s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.2
[03/23 22:27:01   3200s] Total-nets :: 3014, Stn-nets :: 499, ratio :: 16.5561 %, Total-len 319815, Stn-len 131492
[03/23 22:27:01   3200s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4469.0M, EPOCH TIME: 1679624821.886705
[03/23 22:27:01   3200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2947).
[03/23 22:27:01   3200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:01   3200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:01   3200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:01   3200s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.066, REAL:0.054, MEM:4058.8M, EPOCH TIME: 1679624821.940206
[03/23 22:27:01   3200s] TotalInstCnt at PhyDesignMc Destruction: 2947
[03/23 22:27:01   3200s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.24
[03/23 22:27:01   3200s] *** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:02:46.1/0:00:46.1 (3.6), totSession cpu/real = 0:53:20.9/0:24:16.6 (2.2), mem = 4058.8M
[03/23 22:27:01   3200s] 
[03/23 22:27:01   3200s] =============================================================================================
[03/23 22:27:01   3200s]  Step TAT Report : WnsOpt #1 / optDesign #3                                     21.14-s109_1
[03/23 22:27:01   3200s] =============================================================================================
[03/23 22:27:01   3200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:27:01   3200s] ---------------------------------------------------------------------------------------------
[03/23 22:27:01   3200s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:27:01   3200s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:27:01   3200s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:27:01   3200s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 22:27:01   3200s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:27:01   3200s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:27:01   3200s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:27:01   3200s] [ TransformInit          ]      1   0:00:00.4  (   0.9 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 22:27:01   3200s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:27:01   3200s] [ OptimizationStep       ]      4   0:00:00.1  (   0.3 % )     0:00:44.4 /  0:02:43.6    3.7
[03/23 22:27:01   3200s] [ OptSingleIteration     ]    203   0:00:00.7  (   1.5 % )     0:00:44.3 /  0:02:43.5    3.7
[03/23 22:27:01   3200s] [ OptGetWeight           ]    203   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:27:01   3200s] [ OptEval                ]    203   0:00:38.0  (  82.3 % )     0:00:38.0 /  0:02:30.9    4.0
[03/23 22:27:01   3200s] [ OptCommit              ]    203   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:27:01   3200s] [ PostCommitDelayUpdate  ]    204   0:00:00.3  (   0.6 % )     0:00:02.7 /  0:00:07.6    2.8
[03/23 22:27:01   3200s] [ IncrDelayCalc          ]    965   0:00:02.4  (   5.3 % )     0:00:02.4 /  0:00:07.3    3.0
[03/23 22:27:01   3200s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.6    3.8
[03/23 22:27:01   3200s] [ SetupOptGetWorkingSet  ]    603   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:01.0    1.6
[03/23 22:27:01   3200s] [ SetupOptGetActiveNode  ]    603   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.9
[03/23 22:27:01   3200s] [ SetupOptSlackGraph     ]    203   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 22:27:01   3200s] [ IncrTimingUpdate       ]    201   0:00:01.5  (   3.2 % )     0:00:01.5 /  0:00:02.9    1.9
[03/23 22:27:01   3200s] [ MISC                   ]          0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.6    2.0
[03/23 22:27:01   3200s] ---------------------------------------------------------------------------------------------
[03/23 22:27:01   3200s]  WnsOpt #1 TOTAL                    0:00:46.1  ( 100.0 % )     0:00:46.1 /  0:02:46.1    3.6
[03/23 22:27:01   3200s] ---------------------------------------------------------------------------------------------
[03/23 22:27:01   3200s] 
[03/23 22:27:01   3200s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:27:01   3200s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4058.8M, EPOCH TIME: 1679624821.943575
[03/23 22:27:01   3200s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4058.8M, EPOCH TIME: 1679624821.943749
[03/23 22:27:01   3200s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4058.8M, EPOCH TIME: 1679624821.943950
[03/23 22:27:01   3200s] Processing tracks to init pin-track alignment.
[03/23 22:27:01   3200s] z: 2, totalTracks: 1
[03/23 22:27:01   3200s] z: 4, totalTracks: 1
[03/23 22:27:01   3200s] z: 6, totalTracks: 1
[03/23 22:27:01   3200s] z: 8, totalTracks: 1
[03/23 22:27:01   3200s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:27:01   3200s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4058.8M, EPOCH TIME: 1679624821.947518
[03/23 22:27:01   3200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:01   3200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:01   3200s] 
[03/23 22:27:01   3200s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:27:01   3200s] 
[03/23 22:27:01   3200s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:27:01   3200s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.024, REAL:0.024, MEM:4059.5M, EPOCH TIME: 1679624821.971247
[03/23 22:27:01   3200s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4059.5M, EPOCH TIME: 1679624821.971419
[03/23 22:27:01   3200s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:4059.5M, EPOCH TIME: 1679624821.973965
[03/23 22:27:01   3200s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4059.5MB).
[03/23 22:27:01   3200s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.032, REAL:0.031, MEM:4059.5M, EPOCH TIME: 1679624821.974800
[03/23 22:27:01   3200s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.032, REAL:0.031, MEM:4059.5M, EPOCH TIME: 1679624821.974892
[03/23 22:27:01   3200s] TDRefine: refinePlace mode is spiral
[03/23 22:27:01   3200s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.15
[03/23 22:27:01   3200s] OPERPROF:   Starting RefinePlace at level 2, MEM:4059.5M, EPOCH TIME: 1679624821.975032
[03/23 22:27:01   3200s] *** Starting refinePlace (0:53:21 mem=4059.5M) ***
[03/23 22:27:01   3200s] Total net bbox length = 1.224e+05 (3.753e+04 8.487e+04) (ext = 3.881e+03)
[03/23 22:27:01   3200s] 
[03/23 22:27:01   3200s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:27:01   3200s] (I)      Default pattern map key = PE_top_default.
[03/23 22:27:01   3200s] (I)      Default pattern map key = PE_top_default.
[03/23 22:27:01   3200s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4059.5M, EPOCH TIME: 1679624821.983246
[03/23 22:27:01   3200s] Starting refinePlace ...
[03/23 22:27:01   3200s] (I)      Default pattern map key = PE_top_default.
[03/23 22:27:01   3200s] One DDP V2 for no tweak run.
[03/23 22:27:01   3200s] (I)      Default pattern map key = PE_top_default.
[03/23 22:27:01   3200s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4123.5M, EPOCH TIME: 1679624821.998514
[03/23 22:27:01   3200s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:27:01   3200s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4123.5M, EPOCH TIME: 1679624821.998679
[03/23 22:27:01   3200s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4123.5M, EPOCH TIME: 1679624821.998978
[03/23 22:27:01   3200s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4123.5M, EPOCH TIME: 1679624821.999072
[03/23 22:27:01   3200s] DDP markSite nrRow 135 nrJob 135
[03/23 22:27:01   3200s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4123.5M, EPOCH TIME: 1679624821.999326
[03/23 22:27:01   3200s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4123.5M, EPOCH TIME: 1679624821.999422
[03/23 22:27:02   3200s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:27:02   3200s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=4059.5MB) @(0:53:21 - 0:53:21).
[03/23 22:27:02   3200s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:27:02   3200s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:27:02   3200s] 
[03/23 22:27:02   3200s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:27:02   3201s] Move report: legalization moves 10 insts, mean move: 3.04 um, max move: 4.40 um spiral
[03/23 22:27:02   3201s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U122): (119.80, 291.40) --> (119.00, 287.80)
[03/23 22:27:02   3201s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:27:02   3201s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:27:02   3201s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4068.7MB) @(0:53:21 - 0:53:21).
[03/23 22:27:02   3201s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:27:02   3201s] Move report: Detail placement moves 10 insts, mean move: 3.04 um, max move: 4.40 um 
[03/23 22:27:02   3201s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U122): (119.80, 291.40) --> (119.00, 287.80)
[03/23 22:27:02   3201s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 4068.7MB
[03/23 22:27:02   3201s] Statistics of distance of Instance movement in refine placement:
[03/23 22:27:02   3201s]   maximum (X+Y) =         4.40 um
[03/23 22:27:02   3201s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U122) with max move: (119.8, 291.4) -> (119, 287.8)
[03/23 22:27:02   3201s]   mean    (X+Y) =         3.04 um
[03/23 22:27:02   3201s] Summary Report:
[03/23 22:27:02   3201s] Instances move: 10 (out of 2918 movable)
[03/23 22:27:02   3201s] Instances flipped: 0
[03/23 22:27:02   3201s] Mean displacement: 3.04 um
[03/23 22:27:02   3201s] Max displacement: 4.40 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U122) (119.8, 291.4) -> (119, 287.8)
[03/23 22:27:02   3201s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX2TR
[03/23 22:27:02   3201s] Total instances moved : 10
[03/23 22:27:02   3201s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.190, REAL:0.117, MEM:4068.7M, EPOCH TIME: 1679624822.100513
[03/23 22:27:02   3201s] Total net bbox length = 1.224e+05 (3.754e+04 8.489e+04) (ext = 3.881e+03)
[03/23 22:27:02   3201s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 4068.7MB
[03/23 22:27:02   3201s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=4068.7MB) @(0:53:21 - 0:53:21).
[03/23 22:27:02   3201s] *** Finished refinePlace (0:53:21 mem=4068.7M) ***
[03/23 22:27:02   3201s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.15
[03/23 22:27:02   3201s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.199, REAL:0.127, MEM:4068.7M, EPOCH TIME: 1679624822.101638
[03/23 22:27:02   3201s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4068.7M, EPOCH TIME: 1679624822.101733
[03/23 22:27:02   3201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2947).
[03/23 22:27:02   3201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:02   3201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:02   3201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:02   3201s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.036, REAL:0.022, MEM:4059.7M, EPOCH TIME: 1679624822.124141
[03/23 22:27:02   3201s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.267, REAL:0.181, MEM:4059.7M, EPOCH TIME: 1679624822.124333
[03/23 22:27:02   3201s] End: GigaOpt Optimization in WNS mode
[03/23 22:27:02   3201s] Skipping post route harden opt
[03/23 22:27:02   3201s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:27:02   3201s] Deleting Lib Analyzer.
[03/23 22:27:02   3201s] Begin: GigaOpt Optimization in TNS mode
[03/23 22:27:02   3201s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 6 -nativePathGroupFlow
[03/23 22:27:02   3201s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:27:02   3201s] End AAE Lib Interpolated Model. (MEM=4057.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:27:02   3201s] *** TnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:53:21.2/0:24:16.8 (2.2), mem = 4057.7M
[03/23 22:27:02   3201s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.25
[03/23 22:27:02   3201s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:27:02   3201s] ### Creating PhyDesignMc. totSessionCpu=0:53:21 mem=4057.7M
[03/23 22:27:02   3201s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:27:02   3201s] OPERPROF: Starting DPlace-Init at level 1, MEM:4057.7M, EPOCH TIME: 1679624822.161536
[03/23 22:27:02   3201s] Processing tracks to init pin-track alignment.
[03/23 22:27:02   3201s] z: 2, totalTracks: 1
[03/23 22:27:02   3201s] z: 4, totalTracks: 1
[03/23 22:27:02   3201s] z: 6, totalTracks: 1
[03/23 22:27:02   3201s] z: 8, totalTracks: 1
[03/23 22:27:02   3201s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:27:02   3201s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4057.7M, EPOCH TIME: 1679624822.164831
[03/23 22:27:02   3201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:02   3201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:02   3201s] 
[03/23 22:27:02   3201s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:27:02   3201s] 
[03/23 22:27:02   3201s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:27:02   3201s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.028, MEM:4057.7M, EPOCH TIME: 1679624822.192728
[03/23 22:27:02   3201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4057.7M, EPOCH TIME: 1679624822.192881
[03/23 22:27:02   3201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:4057.7M, EPOCH TIME: 1679624822.195246
[03/23 22:27:02   3201s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4057.7MB).
[03/23 22:27:02   3201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.034, MEM:4057.7M, EPOCH TIME: 1679624822.195918
[03/23 22:27:02   3201s] TotalInstCnt at PhyDesignMc Initialization: 2947
[03/23 22:27:02   3201s] ### Creating PhyDesignMc, finished. totSessionCpu=0:53:21 mem=4057.7M
[03/23 22:27:02   3201s] ### Creating RouteCongInterface, started
[03/23 22:27:02   3201s] ### Creating RouteCongInterface, finished
[03/23 22:27:02   3201s] 
[03/23 22:27:02   3201s] Creating Lib Analyzer ...
[03/23 22:27:02   3201s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:27:02   3201s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:27:02   3201s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:27:02   3201s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:27:02   3201s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:27:02   3201s] 
[03/23 22:27:02   3201s] {RT rc-typ 0 4 4 0}
[03/23 22:27:02   3201s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:53:22 mem=4061.7M
[03/23 22:27:02   3201s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:53:22 mem=4061.7M
[03/23 22:27:02   3201s] Creating Lib Analyzer, finished. 
[03/23 22:27:03   3202s] *info: 31 clock nets excluded
[03/23 22:27:03   3202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.3
[03/23 22:27:03   3202s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 22:27:03   3202s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:27:03   3202s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:27:03   3202s] ** GigaOpt Optimizer WNS Slack -0.442 TNS Slack -39.442 Density 30.73
[03/23 22:27:03   3202s] Optimizer TNS Opt
[03/23 22:27:03   3202s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.088| -2.988|
|reg2reg   |-0.442|-36.675|
|HEPG      |-0.442|-36.675|
|All Paths |-0.442|-39.442|
+----------+------+-------+

[03/23 22:27:03   3202s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4355.1M, EPOCH TIME: 1679624823.211166
[03/23 22:27:03   3202s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4355.1M, EPOCH TIME: 1679624823.211322
[03/23 22:27:03   3202s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:27:03   3202s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:27:03   3202s] Active Path Group: reg2reg  
[03/23 22:27:03   3202s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:27:03   3202s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:27:03   3202s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:27:03   3202s] |  -0.442|   -0.442| -36.675|  -39.442|   30.73%|   0:00:00.0| 4355.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:27:03   3202s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 22:27:03   3202s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:03   3203s] |  -0.442|   -0.442| -35.844|  -38.610|   30.76%|   0:00:00.0| 4511.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:27:03   3203s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:03   3203s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:03   3203s] |  -0.442|   -0.442| -35.780|  -38.546|   30.77%|   0:00:00.0| 4515.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:27:03   3203s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:03   3203s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:03   3203s] |  -0.442|   -0.442| -35.762|  -38.528|   30.77%|   0:00:00.0| 4515.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:27:03   3203s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:03   3203s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:03   3204s] |  -0.442|   -0.442| -33.882|  -36.648|   30.81%|   0:00:00.0| 4515.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:27:03   3204s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:03   3204s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:03   3204s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:03   3204s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:03   3204s] |  -0.442|   -0.442| -33.814|  -36.580|   30.81%|   0:00:00.0| 4515.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:27:03   3204s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:03   3204s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:03   3204s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:03   3204s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:03   3204s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:03   3204s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:04   3205s] |  -0.443|   -0.443| -30.567|  -33.333|   30.85%|   0:00:01.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:04   3205s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG635_S2/D                                |
[03/23 22:27:04   3205s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 22:27:04   3205s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:04   3206s] |  -0.440|   -0.440| -26.776|  -29.542|   30.96%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG64_S2/D                     |
[03/23 22:27:04   3206s] |  -0.440|   -0.440| -26.726|  -29.492|   30.97%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG64_S2/D                     |
[03/23 22:27:04   3206s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:04   3206s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:04   3207s] |  -0.440|   -0.440| -26.524|  -29.290|   31.02%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 22:27:04   3207s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:04   3207s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:04   3207s] |  -0.440|   -0.440| -26.508|  -29.274|   31.02%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 22:27:04   3207s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:04   3207s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:04   3207s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 22:27:04   3207s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:04   3207s] |  -0.441|   -0.441| -26.026|  -28.792|   31.06%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 22:27:04   3207s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG470_S2/D                                |
[03/23 22:27:04   3207s] |  -0.440|   -0.440| -25.689|  -28.455|   31.07%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:04   3207s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG651_S2/D                                |
[03/23 22:27:04   3207s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:04   3207s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:04   3207s] |  -0.440|   -0.440| -25.629|  -28.395|   31.07%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:04   3207s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG651_S2/D                                |
[03/23 22:27:04   3207s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:04   3207s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:04   3207s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 6 threads.
[03/23 22:27:04   3207s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3209s] |  -0.440|   -0.440| -22.102|  -24.868|   31.16%|   0:00:01.0| 4535.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/D        |
[03/23 22:27:05   3209s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:05   3209s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3209s] |  -0.440|   -0.440| -22.053|  -24.819|   31.16%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/D        |
[03/23 22:27:05   3209s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:05   3209s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3209s] |  -0.440|   -0.440| -21.889|  -24.655|   31.17%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/D        |
[03/23 22:27:05   3209s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:05   3209s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3209s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:05   3209s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3209s] |  -0.440|   -0.440| -21.814|  -24.580|   31.18%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/D        |
[03/23 22:27:05   3209s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:05   3209s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3209s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:05   3209s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3210s] |  -0.440|   -0.440| -21.174|  -23.940|   31.20%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:05   3210s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG633_S2/D                                |
[03/23 22:27:05   3210s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:05   3210s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3210s] |  -0.440|   -0.440| -20.713|  -23.479|   31.23%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:05   3210s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG633_S2/D                                |
[03/23 22:27:05   3210s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:05   3210s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3210s] |  -0.440|   -0.440| -20.706|  -23.472|   31.24%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:05   3210s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG633_S2/D                                |
[03/23 22:27:05   3210s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:05   3210s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3210s] |  -0.440|   -0.440| -19.808|  -22.574|   31.28%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG90_S4/D        |
[03/23 22:27:05   3210s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:05   3210s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3211s] |  -0.440|   -0.440| -19.790|  -22.556|   31.28%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG90_S4/D        |
[03/23 22:27:05   3211s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:05   3211s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3211s] |  -0.440|   -0.440| -19.524|  -22.290|   31.29%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG90_S4/D        |
[03/23 22:27:05   3211s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:05   3211s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3211s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:05   3211s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:05   3211s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:05   3211s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3211s] |  -0.440|   -0.440| -18.184|  -20.947|   31.33%|   0:00:01.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:06   3211s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 22:27:06   3212s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:06   3212s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3212s] |  -0.440|   -0.440| -17.973|  -20.736|   31.34%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:06   3212s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 22:27:06   3212s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:06   3212s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3212s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:06   3212s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3212s] |  -0.440|   -0.440| -16.884|  -19.644|   31.38%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4/D        |
[03/23 22:27:06   3212s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:06   3212s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3212s] |  -0.440|   -0.440| -15.993|  -18.753|   31.40%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:06   3212s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG603_S3/D                                |
[03/23 22:27:06   3213s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:06   3213s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3213s] |  -0.440|   -0.440| -15.290|  -18.098|   31.44%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:06   3213s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG648_S2/D                                |
[03/23 22:27:06   3213s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:06   3213s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3213s] |  -0.440|   -0.440| -15.257|  -18.065|   31.44%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:06   3213s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG648_S2/D                                |
[03/23 22:27:06   3213s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:06   3213s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3213s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 22:27:06   3213s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3214s] |  -0.440|   -0.440| -14.837|  -17.645|   31.47%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG57_S3/D                     |
[03/23 22:27:06   3214s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:06   3214s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3214s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:06   3214s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3214s] |  -0.440|   -0.440| -14.815|  -17.623|   31.47%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG57_S3/D                     |
[03/23 22:27:06   3214s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:06   3214s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3214s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:06   3214s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:06   3214s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 22:27:06   3214s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:07   3214s] |  -0.440|   -0.440| -13.236|  -16.044|   31.58%|   0:00:01.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:07   3214s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG637_S2/D                                |
[03/23 22:27:07   3214s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:07   3214s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:07   3215s] |  -0.440|   -0.440| -12.506|  -15.314|   31.60%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 22:27:07   3215s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG457_S2/D                                |
[03/23 22:27:07   3215s] |  -0.440|   -0.440| -12.312|  -15.120|   31.61%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:07   3215s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG637_S2/D                                |
[03/23 22:27:07   3215s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:07   3215s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:07   3215s] |  -0.440|   -0.440| -12.094|  -14.903|   31.61%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:07   3215s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG637_S2/D                                |
[03/23 22:27:07   3215s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:07   3215s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:07   3216s] |  -0.440|   -0.440| -11.507|  -14.315|   31.64%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 22:27:07   3216s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG481_S2/D                                |
[03/23 22:27:07   3216s] |  -0.440|   -0.440| -11.499|  -14.305|   31.64%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 22:27:07   3216s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG481_S2/D                                |
[03/23 22:27:07   3216s] |  -0.440|   -0.440| -11.455|  -14.262|   31.66%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:07   3216s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG630_S2/D                                |
[03/23 22:27:07   3216s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:07   3216s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:07   3216s] |  -0.440|   -0.440| -10.859|  -13.665|   31.72%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:07   3216s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG630_S2/D                                |
[03/23 22:27:07   3216s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:07   3216s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:07   3216s] |  -0.440|   -0.440| -10.772|  -13.578|   31.75%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:07   3216s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG630_S2/D                                |
[03/23 22:27:07   3216s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:07   3216s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:07   3217s] |  -0.440|   -0.440| -10.453|  -13.262|   31.81%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:07   3217s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG650_S2/D                                |
[03/23 22:27:07   3217s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:07   3217s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:08   3217s] |  -0.440|   -0.440| -10.240|  -13.050|   31.85%|   0:00:01.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:08   3217s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG650_S2/D                                |
[03/23 22:27:08   3217s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:08   3217s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:08   3218s] |  -0.440|   -0.440|  -9.900|  -12.741|   31.92%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG59_S3/D                     |
[03/23 22:27:08   3218s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:08   3218s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:08   3218s] |  -0.440|   -0.440|  -9.839|  -12.680|   31.95%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG59_S3/D                     |
[03/23 22:27:08   3218s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:08   3218s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:08   3219s] |  -0.440|   -0.440|  -9.825|  -12.681|   32.03%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:27:08   3219s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG609_S3/D                                |
[03/23 22:27:08   3219s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:08   3219s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:08   3220s] |  -0.440|   -0.440|  -9.771|  -12.596|   32.08%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 22:27:08   3220s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG431_S3/D                                |
[03/23 22:27:08   3220s] |  -0.440|   -0.440|  -9.750|  -12.575|   32.09%|   0:00:00.0| 4535.6M|           NA|       NA| NA                                                 |
[03/23 22:27:08   3220s] |  -0.440|   -0.440|  -9.750|  -12.575|   32.09%|   0:00:00.0| 4535.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:27:08   3220s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:27:08   3220s] 
[03/23 22:27:08   3220s] *** Finish Core Optimize Step (cpu=0:00:17.7 real=0:00:05.0 mem=4535.6M) ***
[03/23 22:27:08   3220s] Active Path Group: default 
[03/23 22:27:08   3220s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:27:08   3220s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:27:08   3220s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:27:08   3220s] |  -0.088|   -0.440|  -2.947|  -12.575|   32.09%|   0:00:00.0| 4535.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:08   3220s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:27:08   3220s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:08   3220s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:08   3220s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 5 threads.
[03/23 22:27:08   3220s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:09   3222s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:27:09   3222s] |  -0.089|   -0.440|  -0.685|  -10.349|   32.18%|   0:00:01.0| 4554.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:09   3222s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:27:09   3222s] |  -0.089|   -0.440|  -0.549|  -10.213|   32.19%|   0:00:00.0| 4554.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:09   3222s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:27:09   3222s] |  -0.089|   -0.440|  -0.472|  -10.136|   32.21%|   0:00:00.0| 4554.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:09   3222s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:27:09   3222s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 5 threads.
[03/23 22:27:09   3222s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:09   3223s] |  -0.089|   -0.440|  -0.446|  -10.112|   32.28%|   0:00:00.0| 4554.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:09   3223s] |        |         |        |         |         |            |        |             |         | _r_REG687_S1/D                                     |
[03/23 22:27:09   3223s] |  -0.089|   -0.440|  -0.421|  -10.087|   32.28%|   0:00:00.0| 4554.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:09   3223s] |        |         |        |         |         |            |        |             |         | _r_REG742_S1/D                                     |
[03/23 22:27:09   3224s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:09   3224s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:09   3224s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:27:09   3224s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 22:27:09   3224s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:09   3225s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:27:09   3225s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:09   3225s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:09   3225s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:27:09   3225s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:10   3225s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:27:10   3225s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:10   3225s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:10   3225s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:10   3225s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:10   3225s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 22:27:10   3225s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:10   3225s] |  -0.089|   -0.440|  -0.425|  -10.090|   32.44%|   0:00:01.0| 4554.7M|setupAnalysis|  default| accumulation0/clk_r_REG54_S2/D                     |
[03/23 22:27:10   3225s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:10   3225s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:10   3226s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:27:10   3226s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:27:10   3226s] |  -0.088|   -0.440|  -0.425|  -10.090|   32.48%|   0:00:00.0| 4554.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:27:10   3226s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 22:27:10   3226s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s] *** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:02.0 mem=4554.7M) ***
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s] *** Finished Optimize Step Cumulative (cpu=0:00:23.7 real=0:00:07.0 mem=4554.7M) ***
[03/23 22:27:10   3226s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.088| -0.425|
|reg2reg   |-0.440| -9.750|
|HEPG      |-0.440| -9.750|
|All Paths |-0.440|-10.090|
+----------+------+-------+

[03/23 22:27:10   3226s] Update Timing Windows (Threshold 0.023) ...
[03/23 22:27:10   3226s] Re Calculate Delays on 256 Nets
[03/23 22:27:10   3226s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:27:10   3226s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.094| -0.462|
|reg2reg   |-0.440| -9.952|
|HEPG      |-0.440| -9.952|
|All Paths |-0.440|-10.328|
+----------+------+-------+

[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s] *** Finish Post Route Setup Fixing (cpu=0:00:24.2 real=0:00:07.0 mem=4554.7M) ***
[03/23 22:27:10   3226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.3
[03/23 22:27:10   3226s] Total-nets :: 3052, Stn-nets :: 577, ratio :: 18.9056 %, Total-len 319815, Stn-len 157046
[03/23 22:27:10   3226s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4393.4M, EPOCH TIME: 1679624830.451217
[03/23 22:27:10   3226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2985).
[03/23 22:27:10   3226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:10   3226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:10   3226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:10   3226s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.047, REAL:0.038, MEM:4059.1M, EPOCH TIME: 1679624830.489591
[03/23 22:27:10   3226s] TotalInstCnt at PhyDesignMc Destruction: 2985
[03/23 22:27:10   3226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.25
[03/23 22:27:10   3226s] *** TnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:25.3/0:00:08.3 (3.0), totSession cpu/real = 0:53:46.5/0:24:25.1 (2.2), mem = 4059.1M
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s] =============================================================================================
[03/23 22:27:10   3226s]  Step TAT Report : TnsOpt #1 / optDesign #3                                     21.14-s109_1
[03/23 22:27:10   3226s] =============================================================================================
[03/23 22:27:10   3226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:27:10   3226s] ---------------------------------------------------------------------------------------------
[03/23 22:27:10   3226s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[03/23 22:27:10   3226s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   7.7 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 22:27:10   3226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:27:10   3226s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    1.0
[03/23 22:27:10   3226s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:27:10   3226s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:27:10   3226s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:27:10   3226s] [ TransformInit          ]      1   0:00:00.3  (   3.6 % )     0:00:00.9 /  0:00:00.9    1.0
[03/23 22:27:10   3226s] [ OptimizationStep       ]      2   0:00:00.1  (   0.9 % )     0:00:07.0 /  0:00:23.7    3.4
[03/23 22:27:10   3226s] [ OptSingleIteration     ]    112   0:00:00.3  (   3.3 % )     0:00:06.9 /  0:00:23.5    3.4
[03/23 22:27:10   3226s] [ OptGetWeight           ]    112   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.8
[03/23 22:27:10   3226s] [ OptEval                ]    112   0:00:04.2  (  50.4 % )     0:00:04.2 /  0:00:17.9    4.3
[03/23 22:27:10   3226s] [ OptCommit              ]    112   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 22:27:10   3226s] [ PostCommitDelayUpdate  ]    113   0:00:00.1  (   1.5 % )     0:00:01.2 /  0:00:03.9    3.2
[03/23 22:27:10   3226s] [ IncrDelayCalc          ]    312   0:00:01.1  (  13.2 % )     0:00:01.1 /  0:00:03.7    3.3
[03/23 22:27:10   3226s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.4    3.0
[03/23 22:27:10   3226s] [ SetupOptGetWorkingSet  ]    228   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.4    1.5
[03/23 22:27:10   3226s] [ SetupOptGetActiveNode  ]    228   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:27:10   3226s] [ SetupOptSlackGraph     ]    112   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 22:27:10   3226s] [ IncrTimingUpdate       ]     92   0:00:00.5  (   6.2 % )     0:00:00.5 /  0:00:01.0    2.0
[03/23 22:27:10   3226s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.2    1.8
[03/23 22:27:10   3226s] ---------------------------------------------------------------------------------------------
[03/23 22:27:10   3226s]  TnsOpt #1 TOTAL                    0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:25.3    3.0
[03/23 22:27:10   3226s] ---------------------------------------------------------------------------------------------
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:27:10   3226s] End: GigaOpt Optimization in TNS mode
[03/23 22:27:10   3226s]   Timing Snapshot: (REF)
[03/23 22:27:10   3226s]      Weighted WNS: -0.490
[03/23 22:27:10   3226s]       All  PG WNS: -0.490
[03/23 22:27:10   3226s]       High PG WNS: -0.490
[03/23 22:27:10   3226s]       All  PG TNS: -10.328
[03/23 22:27:10   3226s]       High PG TNS: -9.952
[03/23 22:27:10   3226s]       Low  PG TNS: -0.462
[03/23 22:27:10   3226s]    Category Slack: { [L, -0.490] [H, -0.490] }
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s] **INFO: flowCheckPoint #3 OptimizationPreEco
[03/23 22:27:10   3226s] Running postRoute recovery in preEcoRoute mode
[03/23 22:27:10   3226s] **optDesign ... cpu = 0:03:48, real = 0:01:09, mem = 3004.0M, totSessionCpu=0:53:47 **
[03/23 22:27:10   3226s]   DRV Snapshot: (TGT)
[03/23 22:27:10   3226s]          Tran DRV: 0 (0)
[03/23 22:27:10   3226s]           Cap DRV: 0 (0)
[03/23 22:27:10   3226s]        Fanout DRV: 0 (18)
[03/23 22:27:10   3226s]            Glitch: 0 (0)
[03/23 22:27:10   3226s] Checking DRV degradation...
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s] Recovery Manager:
[03/23 22:27:10   3226s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:27:10   3226s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:27:10   3226s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:27:10   3226s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:27:10   3226s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4058.91M, totSessionCpu=0:53:47).
[03/23 22:27:10   3226s] **optDesign ... cpu = 0:03:48, real = 0:01:09, mem = 3003.5M, totSessionCpu=0:53:47 **
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s]   DRV Snapshot: (REF)
[03/23 22:27:10   3226s]          Tran DRV: 0 (0)
[03/23 22:27:10   3226s]           Cap DRV: 0 (0)
[03/23 22:27:10   3226s]        Fanout DRV: 0 (18)
[03/23 22:27:10   3226s]            Glitch: 0 (0)
[03/23 22:27:10   3226s] Skipping post route harden opt
[03/23 22:27:10   3226s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:27:10   3226s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4192.5M, EPOCH TIME: 1679624830.612061
[03/23 22:27:10   3226s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4192.5M, EPOCH TIME: 1679624830.612140
[03/23 22:27:10   3226s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4192.5M, EPOCH TIME: 1679624830.612256
[03/23 22:27:10   3226s] Processing tracks to init pin-track alignment.
[03/23 22:27:10   3226s] z: 2, totalTracks: 1
[03/23 22:27:10   3226s] z: 4, totalTracks: 1
[03/23 22:27:10   3226s] z: 6, totalTracks: 1
[03/23 22:27:10   3226s] z: 8, totalTracks: 1
[03/23 22:27:10   3226s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:27:10   3226s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4192.5M, EPOCH TIME: 1679624830.615988
[03/23 22:27:10   3226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:10   3226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:27:10   3226s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.021, REAL:0.022, MEM:4193.9M, EPOCH TIME: 1679624830.637597
[03/23 22:27:10   3226s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4193.9M, EPOCH TIME: 1679624830.637761
[03/23 22:27:10   3226s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:4193.9M, EPOCH TIME: 1679624830.640757
[03/23 22:27:10   3226s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4193.9MB).
[03/23 22:27:10   3226s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.029, REAL:0.030, MEM:4193.9M, EPOCH TIME: 1679624830.641803
[03/23 22:27:10   3226s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.029, REAL:0.030, MEM:4193.9M, EPOCH TIME: 1679624830.641887
[03/23 22:27:10   3226s] TDRefine: refinePlace mode is spiral
[03/23 22:27:10   3226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.16
[03/23 22:27:10   3226s] OPERPROF:   Starting RefinePlace at level 2, MEM:4193.9M, EPOCH TIME: 1679624830.642020
[03/23 22:27:10   3226s] *** Starting refinePlace (0:53:47 mem=4193.9M) ***
[03/23 22:27:10   3226s] Total net bbox length = 1.276e+05 (3.796e+04 8.965e+04) (ext = 3.881e+03)
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:27:10   3226s] (I)      Default pattern map key = PE_top_default.
[03/23 22:27:10   3226s] (I)      Default pattern map key = PE_top_default.
[03/23 22:27:10   3226s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4193.9M, EPOCH TIME: 1679624830.651037
[03/23 22:27:10   3226s] Starting refinePlace ...
[03/23 22:27:10   3226s] (I)      Default pattern map key = PE_top_default.
[03/23 22:27:10   3226s] One DDP V2 for no tweak run.
[03/23 22:27:10   3226s] (I)      Default pattern map key = PE_top_default.
[03/23 22:27:10   3226s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4257.9M, EPOCH TIME: 1679624830.666168
[03/23 22:27:10   3226s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:27:10   3226s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4257.9M, EPOCH TIME: 1679624830.666321
[03/23 22:27:10   3226s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4257.9M, EPOCH TIME: 1679624830.666556
[03/23 22:27:10   3226s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4257.9M, EPOCH TIME: 1679624830.666653
[03/23 22:27:10   3226s] DDP markSite nrRow 135 nrJob 135
[03/23 22:27:10   3226s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4257.9M, EPOCH TIME: 1679624830.666872
[03/23 22:27:10   3226s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4257.9M, EPOCH TIME: 1679624830.666968
[03/23 22:27:10   3226s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:27:10   3226s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4193.9MB) @(0:53:47 - 0:53:47).
[03/23 22:27:10   3226s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:27:10   3226s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:27:10   3226s] 
[03/23 22:27:10   3226s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:27:10   3226s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:27:10   3226s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:27:10   3226s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:27:10   3226s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4193.9MB) @(0:53:47 - 0:53:47).
[03/23 22:27:10   3226s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:27:10   3226s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:27:10   3226s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4193.9MB
[03/23 22:27:10   3226s] Statistics of distance of Instance movement in refine placement:
[03/23 22:27:10   3226s]   maximum (X+Y) =         0.00 um
[03/23 22:27:10   3226s]   mean    (X+Y) =         0.00 um
[03/23 22:27:10   3226s] Summary Report:
[03/23 22:27:10   3226s] Instances move: 0 (out of 2956 movable)
[03/23 22:27:10   3226s] Instances flipped: 0
[03/23 22:27:10   3226s] Mean displacement: 0.00 um
[03/23 22:27:10   3226s] Max displacement: 0.00 um 
[03/23 22:27:10   3226s] Total instances moved : 0
[03/23 22:27:10   3226s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.181, REAL:0.114, MEM:4193.9M, EPOCH TIME: 1679624830.765064
[03/23 22:27:10   3226s] Total net bbox length = 1.276e+05 (3.796e+04 8.965e+04) (ext = 3.881e+03)
[03/23 22:27:10   3226s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4193.9MB
[03/23 22:27:10   3226s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4193.9MB) @(0:53:47 - 0:53:47).
[03/23 22:27:10   3226s] *** Finished refinePlace (0:53:47 mem=4193.9M) ***
[03/23 22:27:10   3226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.16
[03/23 22:27:10   3226s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.192, REAL:0.125, MEM:4193.9M, EPOCH TIME: 1679624830.766658
[03/23 22:27:10   3226s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4193.9M, EPOCH TIME: 1679624830.766754
[03/23 22:27:10   3226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2985).
[03/23 22:27:10   3226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:10   3226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:10   3226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:10   3226s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.027, REAL:0.017, MEM:4060.9M, EPOCH TIME: 1679624830.783918
[03/23 22:27:10   3226s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.248, REAL:0.172, MEM:4060.9M, EPOCH TIME: 1679624830.784039
[03/23 22:27:10   3226s] {MMLU 0 31 3052}
[03/23 22:27:10   3226s] ### Creating LA Mngr. totSessionCpu=0:53:47 mem=4060.9M
[03/23 22:27:10   3226s] ### Creating LA Mngr, finished. totSessionCpu=0:53:47 mem=4060.9M
[03/23 22:27:10   3227s] Default Rule : ""
[03/23 22:27:10   3227s] Non Default Rules :
[03/23 22:27:10   3227s] Worst Slack : -0.490 ns
[03/23 22:27:10   3227s] 
[03/23 22:27:10   3227s] Start Layer Assignment ...
[03/23 22:27:10   3227s] WNS(-0.490ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 22:27:10   3227s] 
[03/23 22:27:10   3227s] Select 341 cadidates out of 3054.
[03/23 22:27:10   3227s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 22:27:10   3227s] GigaOpt: setting up router preferences
[03/23 22:27:10   3227s] GigaOpt: 139 nets assigned router directives
[03/23 22:27:10   3227s] 
[03/23 22:27:10   3227s] Start Assign Priority Nets ...
[03/23 22:27:10   3227s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:27:10   3227s] Existing Priority Nets 0 (0.0%)
[03/23 22:27:10   3227s] Total Assign Priority Nets 90 (3.0%)
[03/23 22:27:10   3227s] 
[03/23 22:27:10   3227s] Set Prefer Layer Routing Effort ...
[03/23 22:27:10   3227s] Total Net(3052) IPOed(100) PreferLayer(0) -> MediumEffort(0)
[03/23 22:27:10   3227s] 
[03/23 22:27:10   3227s] {MMLU 0 31 3052}
[03/23 22:27:10   3227s] ### Creating LA Mngr. totSessionCpu=0:53:47 mem=4080.0M
[03/23 22:27:10   3227s] ### Creating LA Mngr, finished. totSessionCpu=0:53:47 mem=4080.0M
[03/23 22:27:10   3227s] #optDebug: Start CG creation (mem=4080.0M)
[03/23 22:27:10   3227s]  ...initializing CG  maxDriveDist 1648.410000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 164.841000 
[03/23 22:27:11   3227s] (cpu=0:00:00.1, mem=4111.3M)
[03/23 22:27:11   3227s]  ...processing cgPrt (cpu=0:00:00.1, mem=4111.3M)
[03/23 22:27:11   3227s]  ...processing cgEgp (cpu=0:00:00.1, mem=4111.3M)
[03/23 22:27:11   3227s]  ...processing cgPbk (cpu=0:00:00.1, mem=4111.3M)
[03/23 22:27:11   3227s]  ...processing cgNrb(cpu=0:00:00.1, mem=4111.3M)
[03/23 22:27:11   3227s]  ...processing cgObs (cpu=0:00:00.1, mem=4111.3M)
[03/23 22:27:11   3227s]  ...processing cgCon (cpu=0:00:00.1, mem=4111.3M)
[03/23 22:27:11   3227s]  ...processing cgPdm (cpu=0:00:00.1, mem=4111.3M)
[03/23 22:27:11   3227s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4111.3M)
[03/23 22:27:11   3227s] Default Rule : ""
[03/23 22:27:11   3227s] Non Default Rules :
[03/23 22:27:11   3227s] Worst Slack : -0.490 ns
[03/23 22:27:11   3227s] 
[03/23 22:27:11   3227s] Start Layer Assignment ...
[03/23 22:27:11   3227s] WNS(-0.490ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 22:27:11   3227s] 
[03/23 22:27:11   3227s] Select 538 cadidates out of 3054.
[03/23 22:27:11   3227s] Total Assign Layers on 0 Nets (cpu 0:00:00.3).
[03/23 22:27:11   3227s] GigaOpt: setting up router preferences
[03/23 22:27:11   3227s] GigaOpt: 0 nets assigned router directives
[03/23 22:27:11   3227s] 
[03/23 22:27:11   3227s] Start Assign Priority Nets ...
[03/23 22:27:11   3227s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:27:11   3227s] Existing Priority Nets 0 (0.0%)
[03/23 22:27:11   3227s] Total Assign Priority Nets 90 (3.0%)
[03/23 22:27:11   3227s] {MMLU 0 31 3052}
[03/23 22:27:11   3227s] ### Creating LA Mngr. totSessionCpu=0:53:47 mem=4111.3M
[03/23 22:27:11   3227s] ### Creating LA Mngr, finished. totSessionCpu=0:53:47 mem=4111.3M
[03/23 22:27:11   3227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4111.3M, EPOCH TIME: 1679624831.268153
[03/23 22:27:11   3227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:11   3227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:11   3227s] 
[03/23 22:27:11   3227s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:27:11   3227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.017, MEM:4111.3M, EPOCH TIME: 1679624831.285217
[03/23 22:27:11   3227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:27:11   3227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:11   3227s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.440  | -0.440  | -0.094  |
|           TNS (ns):| -10.328 | -9.952  | -0.461  |
|    Violating Paths:|   58    |   47    |   13    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:27:11   3227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4216.6M, EPOCH TIME: 1679624831.400624
[03/23 22:27:11   3227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:11   3227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:11   3227s] 
[03/23 22:27:11   3227s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:27:11   3227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.019, MEM:4218.1M, EPOCH TIME: 1679624831.419401
[03/23 22:27:11   3227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:27:11   3227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:27:11   3227s] Density: 32.483%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:50, real = 0:01:10, mem = 2955.0M, totSessionCpu=0:53:48 **
[03/23 22:27:11   3227s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[03/23 22:27:11   3227s] -routeWithEco false                       # bool, default=false
[03/23 22:27:11   3227s] -routeSelectedNetOnly false               # bool, default=false
[03/23 22:27:11   3227s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 22:27:11   3227s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 22:27:11   3227s] Existing Dirty Nets : 577
[03/23 22:27:11   3227s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 22:27:11   3227s] Reset Dirty Nets : 577
[03/23 22:27:11   3227s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:53:47.7/0:24:26.1 (2.2), mem = 4027.6M
[03/23 22:27:11   3227s] 
[03/23 22:27:11   3227s] globalDetailRoute
[03/23 22:27:11   3227s] 
[03/23 22:27:11   3227s] #Start globalDetailRoute on Thu Mar 23 22:27:11 2023
[03/23 22:27:11   3227s] #
[03/23 22:27:11   3227s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:27:11   3227s] ### Time Record (Pre Callback) is installed.
[03/23 22:27:11   3227s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_0lQx0y.rcdb.d/PE_top.rcdb.d': 12403 access done (mem: 4027.555M)
[03/23 22:27:11   3227s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:27:11   3227s] ### Time Record (DB Import) is installed.
[03/23 22:27:11   3227s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:27:11   3227s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:27:11   3227s] ### Net info: total nets: 3054
[03/23 22:27:11   3227s] ### Net info: dirty nets: 0
[03/23 22:27:11   3227s] ### Net info: marked as disconnected nets: 0
[03/23 22:27:11   3227s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:27:11   3228s] #num needed restored net=0
[03/23 22:27:11   3228s] #need_extraction net=0 (total=3054)
[03/23 22:27:11   3228s] ### Net info: fully routed nets: 2992
[03/23 22:27:11   3228s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:27:11   3228s] ### Net info: unrouted nets: 60
[03/23 22:27:11   3228s] ### Net info: re-extraction nets: 0
[03/23 22:27:11   3228s] ### Net info: ignored nets: 0
[03/23 22:27:11   3228s] ### Net info: skip routing nets: 0
[03/23 22:27:11   3228s] ### import design signature (273): route=941880226 fixed_route=592441140 flt_obj=0 vio=942792919 swire=282492057 shield_wire=1 net_attr=1944954794 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=1295684739 pin_access=1682476602 inst_pattern=1
[03/23 22:27:11   3228s] ### Time Record (DB Import) is uninstalled.
[03/23 22:27:11   3228s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:27:11   3228s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/23 22:27:11   3228s] #       85b6bfbe9b160a29c9aef1b8fbf8ceecb3a38be5fb660b8c30c4643562a472846c4b1471
[03/23 22:27:11   3228s] #       922be4a49e0873bbf5f6ccee17cb97d71d260855d18c1a827ddf378f308d7a80511b5377
[03/23 22:27:11   3228s] #       c7875f86143f67cacfae68eb0394ba2aa6c6fcc3792cc00c932b91cb0458d7779a41309a
[03/23 22:27:11   3228s] #       c16e5cc44484c07e2a7bb838f65514b629d6eab29e5a7796140a129428642220a83ba38f
[03/23 22:27:11   3228s] #       7ab8482a91021b0e79db97ba09f775e70e564a794d23d2b93bb7693cddde4df84de9a988
[03/23 22:27:11   3228s] #       812814d1e981a06afac25c6e9bdb7defd938f219909861494802b6ce769b2c5befb66eed
[03/23 22:27:11   3228s] #       281402b96fd2327cde749c06c3376a28a54d1b4dd195c550da3cdd4ded3552fc7d070e4a
[03/23 22:27:11   3228s] #       45de9a8a4b1f4311a29f91a997418aacade2c3ad8a902790b8c5138a19e5ac4e2f6315b1
[03/23 22:27:11   3228s] #       13e4e989c8fe514253b7762dafea46e794629c72bb5485c7afab6fdf7d03bc45a653
[03/23 22:27:11   3228s] #
[03/23 22:27:11   3228s] #Skip comparing routing design signature in db-snapshot flow
[03/23 22:27:11   3228s] ### Time Record (Data Preparation) is installed.
[03/23 22:27:11   3228s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/23 22:27:11   3228s] #       8903db7efddc0d061dad9dfa683d7e25bf92bd58be6fb6c008434c5623462a47c8b64411
[03/23 22:27:11   3228s] #       27b9424eea8930b7a1b76776bf58bebcee3041a88a66d410ecfbbe798469d4038cda98ba
[03/23 22:27:11   3228s] #       3b3efc32a4f839537e76455b1fa0d4553135e61fce630166985c8a5c26c0babed30c82d1
[03/23 22:27:11   3228s] #       0c367011131102fbc9ece1e2d89751d8a258abcb7a6add5a52284850a2908980a0ee8c3e
[03/23 22:27:11   3228s] #       eae122a9440a6c38e46d5fea26dcd79d5b5829e5751a91cebd733b8da7eedd84dfa49e8a
[03/23 22:27:11   3228s] #       188842119d160455d317e672d9dcc6bd77e3c8674062864b4212b075b6db64d97ab775db
[03/23 22:27:11   3228s] #       8e422190bb9396e1f3a6e33418be514329adda688aae2c86d2eae96e6aaf91e2ef1d3828
[03/23 22:27:11   3228s] #       1579732a92b39e0a2a2e7d621421fa19997a19a4c8da5a7cb84b22e40924ee0e118a19e9
[03/23 22:27:11   3228s] #       acef5ec67ac94e90a72622fbf584a66eed5e5ed58dce29c538e576ab0a8f5f574fdf7d03
[03/23 22:27:11   3228s] #       6616b30b
[03/23 22:27:11   3228s] #
[03/23 22:27:11   3228s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:27:11   3228s] ### Time Record (Global Routing) is installed.
[03/23 22:27:11   3228s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:27:11   3228s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:27:11   3228s] #Total number of routable nets = 3052.
[03/23 22:27:11   3228s] #Total number of nets in the design = 3054.
[03/23 22:27:11   3228s] #1319 routable nets do not have any wires.
[03/23 22:27:11   3228s] #1733 routable nets have routed wires.
[03/23 22:27:11   3228s] #1319 nets will be global routed.
[03/23 22:27:11   3228s] #188 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:27:11   3228s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:27:11   3228s] #Using multithreading with 6 threads.
[03/23 22:27:11   3228s] ### Time Record (Data Preparation) is installed.
[03/23 22:27:11   3228s] #Start routing data preparation on Thu Mar 23 22:27:11 2023
[03/23 22:27:11   3228s] #
[03/23 22:27:11   3228s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:27:11   3228s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:27:11   3228s] #Voltage range [0.000 - 1.200] has 3052 nets.
[03/23 22:27:11   3228s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:27:11   3228s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:27:11   3228s] #Build and mark too close pins for the same net.
[03/23 22:27:11   3228s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:27:11   3228s] #Initial pin access analysis.
[03/23 22:27:11   3228s] #Detail pin access analysis.
[03/23 22:27:11   3228s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:27:11   3228s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:27:11   3228s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:27:11   3228s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:27:11   3228s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:27:11   3228s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:27:11   3228s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:27:11   3228s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:27:11   3228s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:27:11   3228s] #Processed 1114/0 dirty instances, 951/1936 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(939 insts marked dirty, reset pre-exisiting dirty flag on 943 insts, 0 nets marked need extraction)
[03/23 22:27:11   3228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2962.95 (MB), peak = 3527.60 (MB)
[03/23 22:27:11   3228s] #Regenerating Ggrids automatically.
[03/23 22:27:11   3228s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:27:11   3228s] #Using automatically generated G-grids.
[03/23 22:27:11   3228s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:27:11   3229s] #Done routing data preparation.
[03/23 22:27:11   3229s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2964.75 (MB), peak = 3527.60 (MB)
[03/23 22:27:11   3229s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:27:11   3229s] #
[03/23 22:27:11   3229s] #Finished routing data preparation on Thu Mar 23 22:27:11 2023
[03/23 22:27:11   3229s] #
[03/23 22:27:11   3229s] #Cpu time = 00:00:01
[03/23 22:27:11   3229s] #Elapsed time = 00:00:00
[03/23 22:27:11   3229s] #Increased memory = 6.74 (MB)
[03/23 22:27:11   3229s] #Total memory = 2964.75 (MB)
[03/23 22:27:11   3229s] #Peak memory = 3527.60 (MB)
[03/23 22:27:11   3229s] #
[03/23 22:27:11   3229s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:27:11   3229s] ### Time Record (Global Routing) is installed.
[03/23 22:27:11   3229s] #
[03/23 22:27:11   3229s] #Start global routing on Thu Mar 23 22:27:11 2023
[03/23 22:27:11   3229s] #
[03/23 22:27:11   3229s] #
[03/23 22:27:11   3229s] #Start global routing initialization on Thu Mar 23 22:27:11 2023
[03/23 22:27:11   3229s] #
[03/23 22:27:11   3229s] #Number of eco nets is 1259
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #Start global routing data preparation on Thu Mar 23 22:27:12 2023
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 22:27:12 2023 with memory = 2964.75 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.03 [6]--
[03/23 22:27:12   3229s] #Start routing resource analysis on Thu Mar 23 22:27:12 2023
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] ### init_is_bin_blocked starts on Thu Mar 23 22:27:12 2023 with memory = 2964.75 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 22:27:12 2023 with memory = 2965.01 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --4.42 [6]--
[03/23 22:27:12   3229s] ### adjust_flow_cap starts on Thu Mar 23 22:27:12 2023 with memory = 2964.41 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.19 [6]--
[03/23 22:27:12   3229s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:27:12 2023 with memory = 2965.03 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### set_via_blocked starts on Thu Mar 23 22:27:12 2023 with memory = 2965.03 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.17 [6]--
[03/23 22:27:12   3229s] ### copy_flow starts on Thu Mar 23 22:27:12 2023 with memory = 2965.04 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.30 [6]--
[03/23 22:27:12   3229s] #Routing resource analysis is done on Thu Mar 23 22:27:12 2023
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] ### report_flow_cap starts on Thu Mar 23 22:27:12 2023 with memory = 2965.03 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #  Resource Analysis:
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 22:27:12   3229s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 22:27:12   3229s] #  --------------------------------------------------------------
[03/23 22:27:12   3229s] #  M2             V         432         317        2294     3.05%
[03/23 22:27:12   3229s] #  M3             H         370         879        2294    57.59%
[03/23 22:27:12   3229s] #  M4             V         319         430        2294    44.25%
[03/23 22:27:12   3229s] #  --------------------------------------------------------------
[03/23 22:27:12   3229s] #  Total                   1121      56.69%        6882    34.96%
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #  174 nets (5.70%) with 1 preferred extra spacing.
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.04 [6]--
[03/23 22:27:12   3229s] ### analyze_m2_tracks starts on Thu Mar 23 22:27:12 2023 with memory = 2965.04 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### report_initial_resource starts on Thu Mar 23 22:27:12 2023 with memory = 2965.04 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### mark_pg_pins_accessibility starts on Thu Mar 23 22:27:12 2023 with memory = 2965.04 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### set_net_region starts on Thu Mar 23 22:27:12 2023 with memory = 2965.04 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.03 [6]--
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #Global routing data preparation is done on Thu Mar 23 22:27:12 2023
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2965.04 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] ### prepare_level starts on Thu Mar 23 22:27:12 2023 with memory = 2965.04 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### init level 1 starts on Thu Mar 23 22:27:12 2023 with memory = 2965.04 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### Level 1 hgrid = 37 X 62
[03/23 22:27:12   3229s] ### prepare_level_flow starts on Thu Mar 23 22:27:12 2023 with memory = 2965.04 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.99 [6]--
[03/23 22:27:12   3229s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #Global routing initialization is done on Thu Mar 23 22:27:12 2023
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2965.04 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #start global routing iteration 1...
[03/23 22:27:12   3229s] ### init_flow_edge starts on Thu Mar 23 22:27:12 2023 with memory = 2965.04 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.12 [6]--
[03/23 22:27:12   3229s] ### routing at level 1 (topmost level) iter 0
[03/23 22:27:12   3229s] ### measure_qor starts on Thu Mar 23 22:27:12 2023 with memory = 2965.60 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### measure_congestion starts on Thu Mar 23 22:27:12 2023 with memory = 2965.60 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --4.08 [6]--
[03/23 22:27:12   3229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2960.53 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #start global routing iteration 2...
[03/23 22:27:12   3229s] ### routing at level 1 (topmost level) iter 1
[03/23 22:27:12   3229s] ### measure_qor starts on Thu Mar 23 22:27:12 2023 with memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### measure_congestion starts on Thu Mar 23 22:27:12 2023 with memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --4.61 [6]--
[03/23 22:27:12   3229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #start global routing iteration 3...
[03/23 22:27:12   3229s] ### routing at level 1 (topmost level) iter 2
[03/23 22:27:12   3229s] ### measure_qor starts on Thu Mar 23 22:27:12 2023 with memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### measure_congestion starts on Thu Mar 23 22:27:12 2023 with memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.98 [6]--
[03/23 22:27:12   3229s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --4.07 [6]--
[03/23 22:27:12   3229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #start global routing iteration 4...
[03/23 22:27:12   3229s] ### routing at level 1 (topmost level) iter 3
[03/23 22:27:12   3229s] ### measure_qor starts on Thu Mar 23 22:27:12 2023 with memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### measure_congestion starts on Thu Mar 23 22:27:12 2023 with memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.99 [6]--
[03/23 22:27:12   3229s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --2.32 [6]--
[03/23 22:27:12   3229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] ### route_end starts on Thu Mar 23 22:27:12 2023 with memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:27:12   3229s] #Total number of routable nets = 3052.
[03/23 22:27:12   3229s] #Total number of nets in the design = 3054.
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #3052 routable nets have routed wires.
[03/23 22:27:12   3229s] #188 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:27:12   3229s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #Routed nets constraints summary:
[03/23 22:27:12   3229s] #---------------------------------------------------------------------------------
[03/23 22:27:12   3229s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:27:12   3229s] #---------------------------------------------------------------------------------
[03/23 22:27:12   3229s] #      Default                154                13             30            1131  
[03/23 22:27:12   3229s] #---------------------------------------------------------------------------------
[03/23 22:27:12   3229s] #        Total                154                13             30            1131  
[03/23 22:27:12   3229s] #---------------------------------------------------------------------------------
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #Routing constraints summary of the whole design:
[03/23 22:27:12   3229s] #---------------------------------------------------------------------------------
[03/23 22:27:12   3229s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:27:12   3229s] #---------------------------------------------------------------------------------
[03/23 22:27:12   3229s] #      Default                174                13             30            2844  
[03/23 22:27:12   3229s] #---------------------------------------------------------------------------------
[03/23 22:27:12   3229s] #        Total                174                13             30            2844  
[03/23 22:27:12   3229s] #---------------------------------------------------------------------------------
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:27:12 2023 with memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### cal_base_flow starts on Thu Mar 23 22:27:12 2023 with memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### init_flow_edge starts on Thu Mar 23 22:27:12 2023 with memory = 2960.79 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### cal_flow starts on Thu Mar 23 22:27:12 2023 with memory = 2961.05 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.99 [6]--
[03/23 22:27:12   3229s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.99 [6]--
[03/23 22:27:12   3229s] ### report_overcon starts on Thu Mar 23 22:27:12 2023 with memory = 2961.05 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 22:27:12   3229s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 22:27:12   3229s] #     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon  Flow/Cap
[03/23 22:27:12   3229s] #  ----------------------------------------------------------------------------------------
[03/23 22:27:12   3229s] #  M2          104(4.60%)     40(1.77%)      8(0.35%)      1(0.04%)   (6.77%)     0.51  
[03/23 22:27:12   3229s] #  M3          165(8.80%)      7(0.37%)      1(0.05%)      3(0.16%)   (9.39%)     0.65  
[03/23 22:27:12   3229s] #  M4           58(2.98%)     11(0.57%)      3(0.15%)      0(0.00%)   (3.70%)     0.53  
[03/23 22:27:12   3229s] #  ----------------------------------------------------------------------------------------
[03/23 22:27:12   3229s] #     Total    327(5.38%)     58(0.95%)     12(0.20%)      4(0.07%)   (6.60%)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
[03/23 22:27:12   3229s] #  Overflow after GR: 2.90% H + 3.70% V
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### cal_base_flow starts on Thu Mar 23 22:27:12 2023 with memory = 2961.05 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### init_flow_edge starts on Thu Mar 23 22:27:12 2023 with memory = 2961.05 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.10 [6]--
[03/23 22:27:12   3229s] ### cal_flow starts on Thu Mar 23 22:27:12 2023 with memory = 2961.03 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.02 [6]--
[03/23 22:27:12   3229s] ### generate_cong_map_content starts on Thu Mar 23 22:27:12 2023 with memory = 2961.03 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.11 [6]--
[03/23 22:27:12   3229s] ### update starts on Thu Mar 23 22:27:12 2023 with memory = 2961.05 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #Complete Global Routing.
[03/23 22:27:12   3229s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:27:12   3229s] #Total wire length = 347149 um.
[03/23 22:27:12   3229s] #Total half perimeter of net bounding box = 134932 um.
[03/23 22:27:12   3229s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:27:12   3229s] #Total wire length on LAYER M2 = 180442 um.
[03/23 22:27:12   3229s] #Total wire length on LAYER M3 = 79451 um.
[03/23 22:27:12   3229s] #Total wire length on LAYER M4 = 87256 um.
[03/23 22:27:12   3229s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:27:12   3229s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:27:12   3229s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:27:12   3229s] #Total wire length on LAYER LM = 0 um.
[03/23 22:27:12   3229s] #Total number of vias = 60581
[03/23 22:27:12   3229s] #Total number of multi-cut vias = 2682 (  4.4%)
[03/23 22:27:12   3229s] #Total number of single cut vias = 57899 ( 95.6%)
[03/23 22:27:12   3229s] #Up-Via Summary (total 60581):
[03/23 22:27:12   3229s] #                   single-cut          multi-cut      Total
[03/23 22:27:12   3229s] #-----------------------------------------------------------
[03/23 22:27:12   3229s] # M1              9681 ( 97.6%)       242 (  2.4%)       9923
[03/23 22:27:12   3229s] # M2             24193 ( 95.2%)      1229 (  4.8%)      25422
[03/23 22:27:12   3229s] # M3             24025 ( 95.2%)      1211 (  4.8%)      25236
[03/23 22:27:12   3229s] #-----------------------------------------------------------
[03/23 22:27:12   3229s] #                57899 ( 95.6%)      2682 (  4.4%)      60581 
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #Total number of involved priority nets 18
[03/23 22:27:12   3229s] #Maximum src to sink distance for priority net 945.1
[03/23 22:27:12   3229s] #Average of max src_to_sink distance for priority net 237.7
[03/23 22:27:12   3229s] #Average of ave src_to_sink distance for priority net 107.5
[03/23 22:27:12   3229s] ### update cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --2.08 [6]--
[03/23 22:27:12   3229s] ### report_overcon starts on Thu Mar 23 22:27:12 2023 with memory = 2963.88 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### report_overcon starts on Thu Mar 23 22:27:12 2023 with memory = 2963.88 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #Max overcon = 10 tracks.
[03/23 22:27:12   3229s] #Total overcon = 6.80%.
[03/23 22:27:12   3229s] #Worst layer Gcell overcon rate = 9.39%.
[03/23 22:27:12   3229s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:27:12   3229s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.20 [6]--
[03/23 22:27:12   3229s] ### global_route design signature (276): route=1178756725 net_attr=941520415
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #Global routing statistics:
[03/23 22:27:12   3229s] #Cpu time = 00:00:01
[03/23 22:27:12   3229s] #Elapsed time = 00:00:01
[03/23 22:27:12   3229s] #Increased memory = -3.72 (MB)
[03/23 22:27:12   3229s] #Total memory = 2961.03 (MB)
[03/23 22:27:12   3229s] #Peak memory = 3527.60 (MB)
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #Finished global routing on Thu Mar 23 22:27:12 2023
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] #
[03/23 22:27:12   3229s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:27:12   3229s] ### Time Record (Data Preparation) is installed.
[03/23 22:27:12   3229s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:27:12   3229s] ### track-assign external-init starts on Thu Mar 23 22:27:12 2023 with memory = 2961.02 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### Time Record (Track Assignment) is installed.
[03/23 22:27:12   3229s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:27:12   3229s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.79 [6]--
[03/23 22:27:12   3229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2961.02 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### track-assign engine-init starts on Thu Mar 23 22:27:12 2023 with memory = 2961.02 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] ### Time Record (Track Assignment) is installed.
[03/23 22:27:12   3229s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.91 [6]--
[03/23 22:27:12   3229s] ### track-assign core-engine starts on Thu Mar 23 22:27:12 2023 with memory = 2961.02 (MB), peak = 3527.60 (MB)
[03/23 22:27:12   3229s] #Start Track Assignment.
[03/23 22:27:13   3230s] #Done with 179 horizontal wires in 2 hboxes and 538 vertical wires in 2 hboxes.
[03/23 22:27:13   3230s] #Done with 46 horizontal wires in 2 hboxes and 33 vertical wires in 2 hboxes.
[03/23 22:27:13   3230s] #Complete Track Assignment.
[03/23 22:27:13   3230s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:27:13   3230s] #Total wire length = 347319 um.
[03/23 22:27:13   3230s] #Total half perimeter of net bounding box = 134932 um.
[03/23 22:27:13   3230s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:27:13   3230s] #Total wire length on LAYER M2 = 180706 um.
[03/23 22:27:13   3230s] #Total wire length on LAYER M3 = 79356 um.
[03/23 22:27:13   3230s] #Total wire length on LAYER M4 = 87256 um.
[03/23 22:27:13   3230s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:27:13   3230s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:27:13   3230s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:27:13   3230s] #Total wire length on LAYER LM = 0 um.
[03/23 22:27:13   3230s] #Total number of vias = 60581
[03/23 22:27:13   3230s] #Total number of multi-cut vias = 2682 (  4.4%)
[03/23 22:27:13   3230s] #Total number of single cut vias = 57899 ( 95.6%)
[03/23 22:27:13   3230s] #Up-Via Summary (total 60581):
[03/23 22:27:13   3230s] #                   single-cut          multi-cut      Total
[03/23 22:27:13   3230s] #-----------------------------------------------------------
[03/23 22:27:13   3230s] # M1              9681 ( 97.6%)       242 (  2.4%)       9923
[03/23 22:27:13   3230s] # M2             24193 ( 95.2%)      1229 (  4.8%)      25422
[03/23 22:27:13   3230s] # M3             24025 ( 95.2%)      1211 (  4.8%)      25236
[03/23 22:27:13   3230s] #-----------------------------------------------------------
[03/23 22:27:13   3230s] #                57899 ( 95.6%)      2682 (  4.4%)      60581 
[03/23 22:27:13   3230s] #
[03/23 22:27:13   3230s] ### track_assign design signature (279): route=779291229
[03/23 22:27:13   3230s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:3.4 GB --1.09 [6]--
[03/23 22:27:13   3230s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:27:13   3230s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2960.43 (MB), peak = 3527.60 (MB)
[03/23 22:27:13   3230s] #
[03/23 22:27:13   3230s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 22:27:13   3230s] #Cpu time = 00:00:03
[03/23 22:27:13   3230s] #Elapsed time = 00:00:02
[03/23 22:27:13   3230s] #Increased memory = 2.43 (MB)
[03/23 22:27:13   3230s] #Total memory = 2960.43 (MB)
[03/23 22:27:13   3230s] #Peak memory = 3527.60 (MB)
[03/23 22:27:13   3230s] #Using multithreading with 6 threads.
[03/23 22:27:13   3230s] ### Time Record (Detail Routing) is installed.
[03/23 22:27:13   3230s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:27:13   3231s] #
[03/23 22:27:13   3231s] #Start Detail Routing..
[03/23 22:27:13   3231s] #start initial detail routing ...
[03/23 22:27:13   3231s] ### Design has 0 dirty nets, 12086 dirty-areas)
[03/23 22:27:21   3271s] # ECO: 1.7% of the total area was rechecked for DRC, and 96.7% required routing.
[03/23 22:27:21   3271s] #   number of violations = 5564
[03/23 22:27:21   3271s] #
[03/23 22:27:21   3271s] #    By Layer and Type :
[03/23 22:27:21   3271s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Totals
[03/23 22:27:21   3271s] #	M1            0        0        0       11        0        0       11
[03/23 22:27:21   3271s] #	M2            0     1530        0       87        0       61     1678
[03/23 22:27:21   3271s] #	M3            2     2029        1      275        1        5     2313
[03/23 22:27:21   3271s] #	M4            0     1562        0        0        0        0     1562
[03/23 22:27:21   3271s] #	Totals        2     5121        1      373        1       66     5564
[03/23 22:27:21   3271s] #939 out of 2985 instances (31.5%) need to be verified(marked ipoed), dirty area = 13.4%.
[03/23 22:27:21   3271s] #0.0% of the total area is being checked for drcs
[03/23 22:27:21   3271s] #0.0% of the total area was checked
[03/23 22:27:21   3271s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:27:21   3271s] #   number of violations = 426
[03/23 22:27:21   3271s] #
[03/23 22:27:21   3271s] #    By Layer and Type :
[03/23 22:27:21   3271s] #	          Short     Loop   CutSpc   CShort      Mar   Totals
[03/23 22:27:21   3271s] #	M1            0        0        0        0        0        0
[03/23 22:27:21   3271s] #	M2           87        0        7        0        5       99
[03/23 22:27:21   3271s] #	M3          124        1       20        1        0      146
[03/23 22:27:21   3271s] #	M4          181        0        0        0        0      181
[03/23 22:27:21   3271s] #	Totals      392        1       27        1        5      426
[03/23 22:27:21   3271s] #cpu time = 00:00:40, elapsed time = 00:00:08, memory = 2960.87 (MB), peak = 3527.60 (MB)
[03/23 22:27:21   3271s] #start 1st optimization iteration ...
[03/23 22:27:43   3379s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:27:43   3379s] #   number of violations = 143
[03/23 22:27:43   3379s] #
[03/23 22:27:43   3379s] #    By Layer and Type :
[03/23 22:27:43   3379s] #	          Short   CutSpc   Totals
[03/23 22:27:43   3379s] #	M1            0        0        0
[03/23 22:27:43   3379s] #	M2            6        0        6
[03/23 22:27:43   3379s] #	M3           46        9       55
[03/23 22:27:43   3379s] #	M4           82        0       82
[03/23 22:27:43   3379s] #	Totals      134        9      143
[03/23 22:27:43   3379s] #    number of process antenna violations = 295
[03/23 22:27:43   3379s] #cpu time = 00:01:47, elapsed time = 00:00:23, memory = 3006.22 (MB), peak = 3527.60 (MB)
[03/23 22:27:44   3379s] #start 2nd optimization iteration ...
[03/23 22:27:57   3423s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:27:57   3423s] #   number of violations = 92
[03/23 22:27:57   3423s] #
[03/23 22:27:57   3423s] #    By Layer and Type :
[03/23 22:27:57   3423s] #	          Short   CutSpc   Totals
[03/23 22:27:57   3423s] #	M1            0        0        0
[03/23 22:27:57   3423s] #	M2            4        0        4
[03/23 22:27:57   3423s] #	M3           31        8       39
[03/23 22:27:57   3423s] #	M4           49        0       49
[03/23 22:27:57   3423s] #	Totals       84        8       92
[03/23 22:27:57   3423s] #    number of process antenna violations = 290
[03/23 22:27:57   3423s] #cpu time = 00:00:44, elapsed time = 00:00:14, memory = 3003.48 (MB), peak = 3527.60 (MB)
[03/23 22:27:58   3423s] #start 3rd optimization iteration ...
[03/23 22:28:07   3446s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:28:07   3446s] #   number of violations = 75
[03/23 22:28:07   3446s] #
[03/23 22:28:07   3446s] #    By Layer and Type :
[03/23 22:28:07   3446s] #	          Short   CutSpc   Totals
[03/23 22:28:07   3446s] #	M1            0        0        0
[03/23 22:28:07   3446s] #	M2            4        0        4
[03/23 22:28:07   3446s] #	M3           24        2       26
[03/23 22:28:07   3446s] #	M4           45        0       45
[03/23 22:28:07   3446s] #	Totals       73        2       75
[03/23 22:28:07   3446s] #    number of process antenna violations = 276
[03/23 22:28:07   3446s] #cpu time = 00:00:22, elapsed time = 00:00:09, memory = 2998.64 (MB), peak = 3527.60 (MB)
[03/23 22:28:07   3446s] #start 4th optimization iteration ...
[03/23 22:28:15   3466s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:28:15   3466s] #   number of violations = 48
[03/23 22:28:15   3466s] #
[03/23 22:28:15   3466s] #    By Layer and Type :
[03/23 22:28:15   3466s] #	          Short   Totals
[03/23 22:28:15   3466s] #	M1            0        0
[03/23 22:28:15   3466s] #	M2            3        3
[03/23 22:28:15   3466s] #	M3           16       16
[03/23 22:28:15   3466s] #	M4           29       29
[03/23 22:28:15   3466s] #	Totals       48       48
[03/23 22:28:15   3466s] #    number of process antenna violations = 266
[03/23 22:28:15   3466s] #cpu time = 00:00:20, elapsed time = 00:00:08, memory = 2993.24 (MB), peak = 3527.60 (MB)
[03/23 22:28:15   3466s] #start 5th optimization iteration ...
[03/23 22:28:21   3481s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:28:21   3481s] #   number of violations = 43
[03/23 22:28:21   3481s] #
[03/23 22:28:21   3481s] #    By Layer and Type :
[03/23 22:28:21   3481s] #	          Short   Totals
[03/23 22:28:21   3481s] #	M1            0        0
[03/23 22:28:21   3481s] #	M2            2        2
[03/23 22:28:21   3481s] #	M3           16       16
[03/23 22:28:21   3481s] #	M4           25       25
[03/23 22:28:21   3481s] #	Totals       43       43
[03/23 22:28:21   3481s] #    number of process antenna violations = 268
[03/23 22:28:21   3481s] #cpu time = 00:00:14, elapsed time = 00:00:06, memory = 2989.62 (MB), peak = 3527.60 (MB)
[03/23 22:28:21   3481s] #start 6th optimization iteration ...
[03/23 22:28:32   3502s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:28:32   3502s] #   number of violations = 43
[03/23 22:28:32   3502s] #
[03/23 22:28:32   3502s] #    By Layer and Type :
[03/23 22:28:32   3502s] #	          Short   CutSpc   Totals
[03/23 22:28:32   3502s] #	M1            0        0        0
[03/23 22:28:32   3502s] #	M2            2        0        2
[03/23 22:28:32   3502s] #	M3           14        1       15
[03/23 22:28:32   3502s] #	M4           26        0       26
[03/23 22:28:32   3502s] #	Totals       42        1       43
[03/23 22:28:32   3502s] #    number of process antenna violations = 267
[03/23 22:28:32   3502s] #cpu time = 00:00:21, elapsed time = 00:00:10, memory = 2988.82 (MB), peak = 3527.60 (MB)
[03/23 22:28:32   3502s] #start 7th optimization iteration ...
[03/23 22:28:40   3522s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:28:40   3522s] #   number of violations = 46
[03/23 22:28:40   3522s] #
[03/23 22:28:40   3522s] #    By Layer and Type :
[03/23 22:28:40   3522s] #	          Short   Totals
[03/23 22:28:40   3522s] #	M1            0        0
[03/23 22:28:40   3522s] #	M2            2        2
[03/23 22:28:40   3522s] #	M3           15       15
[03/23 22:28:40   3522s] #	M4           29       29
[03/23 22:28:40   3522s] #	Totals       46       46
[03/23 22:28:40   3522s] #    number of process antenna violations = 274
[03/23 22:28:40   3522s] #cpu time = 00:00:19, elapsed time = 00:00:09, memory = 2988.91 (MB), peak = 3527.60 (MB)
[03/23 22:28:41   3522s] #start 8th optimization iteration ...
[03/23 22:28:49   3540s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:28:49   3540s] #   number of violations = 52
[03/23 22:28:49   3540s] #
[03/23 22:28:49   3540s] #    By Layer and Type :
[03/23 22:28:49   3540s] #	          Short   CutSpc   Totals
[03/23 22:28:49   3540s] #	M1            0        0        0
[03/23 22:28:49   3540s] #	M2            4        0        4
[03/23 22:28:49   3540s] #	M3           16        2       18
[03/23 22:28:49   3540s] #	M4           30        0       30
[03/23 22:28:49   3540s] #	Totals       50        2       52
[03/23 22:28:49   3540s] #    number of process antenna violations = 274
[03/23 22:28:49   3540s] #cpu time = 00:00:18, elapsed time = 00:00:08, memory = 2987.65 (MB), peak = 3527.60 (MB)
[03/23 22:28:49   3541s] #start 9th optimization iteration ...
[03/23 22:28:53   3551s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:28:53   3551s] #   number of violations = 41
[03/23 22:28:53   3551s] #
[03/23 22:28:53   3551s] #    By Layer and Type :
[03/23 22:28:53   3551s] #	          Short   CutSpc   Totals
[03/23 22:28:53   3551s] #	M1            0        0        0
[03/23 22:28:53   3551s] #	M2            4        0        4
[03/23 22:28:53   3551s] #	M3           13        1       14
[03/23 22:28:53   3551s] #	M4           23        0       23
[03/23 22:28:53   3551s] #	Totals       40        1       41
[03/23 22:28:53   3551s] #    number of process antenna violations = 271
[03/23 22:28:53   3551s] #cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2987.02 (MB), peak = 3527.60 (MB)
[03/23 22:28:53   3551s] #start 10th optimization iteration ...
[03/23 22:28:58   3559s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:28:58   3559s] #   number of violations = 37
[03/23 22:28:58   3559s] #
[03/23 22:28:58   3559s] #    By Layer and Type :
[03/23 22:28:58   3559s] #	          Short   Totals
[03/23 22:28:58   3559s] #	M1            0        0
[03/23 22:28:58   3559s] #	M2            3        3
[03/23 22:28:58   3559s] #	M3           11       11
[03/23 22:28:58   3559s] #	M4           23       23
[03/23 22:28:58   3559s] #	Totals       37       37
[03/23 22:28:58   3559s] #    number of process antenna violations = 271
[03/23 22:28:58   3559s] #cpu time = 00:00:08, elapsed time = 00:00:04, memory = 2984.75 (MB), peak = 3527.60 (MB)
[03/23 22:28:58   3560s] #start 11th optimization iteration ...
[03/23 22:29:09   3580s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:29:09   3580s] #   number of violations = 35
[03/23 22:29:09   3580s] #
[03/23 22:29:09   3580s] #    By Layer and Type :
[03/23 22:29:09   3580s] #	          Short   CutSpc   Totals
[03/23 22:29:09   3580s] #	M1            0        0        0
[03/23 22:29:09   3580s] #	M2            3        0        3
[03/23 22:29:09   3580s] #	M3           10        1       11
[03/23 22:29:09   3580s] #	M4           21        0       21
[03/23 22:29:09   3580s] #	Totals       34        1       35
[03/23 22:29:09   3580s] #    number of process antenna violations = 270
[03/23 22:29:09   3580s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2982.62 (MB), peak = 3527.60 (MB)
[03/23 22:29:09   3580s] #start 12th optimization iteration ...
[03/23 22:29:16   3594s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:29:16   3594s] #   number of violations = 34
[03/23 22:29:16   3594s] #
[03/23 22:29:16   3594s] #    By Layer and Type :
[03/23 22:29:16   3594s] #	          Short   CutSpc   Totals
[03/23 22:29:16   3594s] #	M1            0        0        0
[03/23 22:29:16   3594s] #	M2            1        0        1
[03/23 22:29:16   3594s] #	M3           11        1       12
[03/23 22:29:16   3594s] #	M4           21        0       21
[03/23 22:29:16   3594s] #	Totals       33        1       34
[03/23 22:29:16   3594s] #    number of process antenna violations = 273
[03/23 22:29:16   3594s] #cpu time = 00:00:14, elapsed time = 00:00:07, memory = 2982.64 (MB), peak = 3527.60 (MB)
[03/23 22:29:16   3594s] #start 13th optimization iteration ...
[03/23 22:29:30   3625s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:29:30   3625s] #   number of violations = 24
[03/23 22:29:30   3625s] #
[03/23 22:29:30   3625s] #    By Layer and Type :
[03/23 22:29:30   3625s] #	         MetSpc    Short   Totals
[03/23 22:29:30   3625s] #	M1            0        0        0
[03/23 22:29:30   3625s] #	M2            0        1        1
[03/23 22:29:30   3625s] #	M3            1        8        9
[03/23 22:29:30   3625s] #	M4            0       14       14
[03/23 22:29:30   3625s] #	Totals        1       23       24
[03/23 22:29:30   3625s] #    number of process antenna violations = 267
[03/23 22:29:30   3625s] #cpu time = 00:00:31, elapsed time = 00:00:14, memory = 3008.17 (MB), peak = 3527.60 (MB)
[03/23 22:29:30   3625s] #start 14th optimization iteration ...
[03/23 22:29:36   3640s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:29:36   3640s] #   number of violations = 30
[03/23 22:29:36   3640s] #
[03/23 22:29:36   3640s] #    By Layer and Type :
[03/23 22:29:36   3640s] #	          Short   Totals
[03/23 22:29:36   3640s] #	M1            0        0
[03/23 22:29:36   3640s] #	M2            0        0
[03/23 22:29:36   3640s] #	M3           13       13
[03/23 22:29:36   3640s] #	M4           17       17
[03/23 22:29:36   3640s] #	Totals       30       30
[03/23 22:29:36   3640s] #    number of process antenna violations = 276
[03/23 22:29:36   3640s] #cpu time = 00:00:15, elapsed time = 00:00:05, memory = 3007.80 (MB), peak = 3527.60 (MB)
[03/23 22:29:36   3640s] #start 15th optimization iteration ...
[03/23 22:29:41   3653s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:29:41   3653s] #   number of violations = 25
[03/23 22:29:41   3653s] #
[03/23 22:29:41   3653s] #    By Layer and Type :
[03/23 22:29:41   3653s] #	          Short   CutSpc   Totals
[03/23 22:29:41   3653s] #	M1            0        0        0
[03/23 22:29:41   3653s] #	M2            0        0        0
[03/23 22:29:41   3653s] #	M3            7        2        9
[03/23 22:29:41   3653s] #	M4           16        0       16
[03/23 22:29:41   3653s] #	Totals       23        2       25
[03/23 22:29:41   3653s] #    number of process antenna violations = 273
[03/23 22:29:41   3653s] #cpu time = 00:00:13, elapsed time = 00:00:05, memory = 3004.59 (MB), peak = 3527.60 (MB)
[03/23 22:29:41   3653s] #start 16th optimization iteration ...
[03/23 22:29:51   3669s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:29:51   3669s] #   number of violations = 21
[03/23 22:29:51   3669s] #
[03/23 22:29:51   3669s] #    By Layer and Type :
[03/23 22:29:51   3669s] #	          Short   Totals
[03/23 22:29:51   3669s] #	M1            0        0
[03/23 22:29:51   3669s] #	M2            0        0
[03/23 22:29:51   3669s] #	M3            3        3
[03/23 22:29:51   3669s] #	M4           18       18
[03/23 22:29:51   3669s] #	Totals       21       21
[03/23 22:29:51   3669s] #    number of process antenna violations = 277
[03/23 22:29:51   3669s] #cpu time = 00:00:16, elapsed time = 00:00:10, memory = 3003.24 (MB), peak = 3527.60 (MB)
[03/23 22:29:51   3669s] #start 17th optimization iteration ...
[03/23 22:29:55   3677s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:29:55   3677s] #   number of violations = 26
[03/23 22:29:55   3677s] #
[03/23 22:29:55   3677s] #    By Layer and Type :
[03/23 22:29:55   3677s] #	          Short   Totals
[03/23 22:29:55   3677s] #	M1            0        0
[03/23 22:29:55   3677s] #	M2            0        0
[03/23 22:29:55   3677s] #	M3            4        4
[03/23 22:29:55   3677s] #	M4           22       22
[03/23 22:29:55   3677s] #	Totals       26       26
[03/23 22:29:55   3677s] #cpu time = 00:00:08, elapsed time = 00:00:04, memory = 3000.24 (MB), peak = 3527.60 (MB)
[03/23 22:29:55   3677s] #start 18th optimization iteration ...
[03/23 22:30:01   3689s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:01   3689s] #   number of violations = 24
[03/23 22:30:01   3689s] #
[03/23 22:30:01   3689s] #    By Layer and Type :
[03/23 22:30:01   3689s] #	          Short   Totals
[03/23 22:30:01   3689s] #	M1            0        0
[03/23 22:30:01   3689s] #	M2            0        0
[03/23 22:30:01   3689s] #	M3            3        3
[03/23 22:30:01   3689s] #	M4           21       21
[03/23 22:30:01   3689s] #	Totals       24       24
[03/23 22:30:01   3689s] #cpu time = 00:00:12, elapsed time = 00:00:07, memory = 2999.22 (MB), peak = 3527.60 (MB)
[03/23 22:30:01   3689s] #start 19th optimization iteration ...
[03/23 22:30:07   3698s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:07   3698s] #   number of violations = 29
[03/23 22:30:07   3698s] #
[03/23 22:30:07   3698s] #    By Layer and Type :
[03/23 22:30:07   3698s] #	          Short   CutSpc   Totals
[03/23 22:30:07   3698s] #	M1            0        0        0
[03/23 22:30:07   3698s] #	M2            0        0        0
[03/23 22:30:07   3698s] #	M3            3        1        4
[03/23 22:30:07   3698s] #	M4           25        0       25
[03/23 22:30:07   3698s] #	Totals       28        1       29
[03/23 22:30:07   3698s] #cpu time = 00:00:10, elapsed time = 00:00:06, memory = 2998.87 (MB), peak = 3527.60 (MB)
[03/23 22:30:07   3698s] #start 20th optimization iteration ...
[03/23 22:30:09   3702s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:09   3702s] #   number of violations = 18
[03/23 22:30:09   3702s] #
[03/23 22:30:09   3702s] #    By Layer and Type :
[03/23 22:30:09   3702s] #	          Short   CutSpc   Totals
[03/23 22:30:09   3702s] #	M1            0        0        0
[03/23 22:30:09   3702s] #	M2            0        0        0
[03/23 22:30:09   3702s] #	M3            1        1        2
[03/23 22:30:09   3702s] #	M4           16        0       16
[03/23 22:30:09   3702s] #	Totals       17        1       18
[03/23 22:30:09   3702s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2997.40 (MB), peak = 3527.60 (MB)
[03/23 22:30:09   3702s] #start 21th optimization iteration ...
[03/23 22:30:17   3714s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:17   3714s] #   number of violations = 20
[03/23 22:30:17   3714s] #
[03/23 22:30:17   3714s] #    By Layer and Type :
[03/23 22:30:17   3714s] #	          Short   Totals
[03/23 22:30:17   3714s] #	M1            0        0
[03/23 22:30:17   3714s] #	M2            0        0
[03/23 22:30:17   3714s] #	M3            3        3
[03/23 22:30:17   3714s] #	M4           17       17
[03/23 22:30:17   3714s] #	Totals       20       20
[03/23 22:30:17   3714s] #cpu time = 00:00:12, elapsed time = 00:00:08, memory = 2997.09 (MB), peak = 3527.60 (MB)
[03/23 22:30:17   3714s] #start 22th optimization iteration ...
[03/23 22:30:23   3725s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:23   3725s] #   number of violations = 19
[03/23 22:30:23   3725s] #
[03/23 22:30:23   3725s] #    By Layer and Type :
[03/23 22:30:23   3725s] #	          Short   CutSpc   Totals
[03/23 22:30:23   3725s] #	M1            0        0        0
[03/23 22:30:23   3725s] #	M2            0        0        0
[03/23 22:30:23   3725s] #	M3            1        2        3
[03/23 22:30:23   3725s] #	M4           16        0       16
[03/23 22:30:23   3725s] #	Totals       17        2       19
[03/23 22:30:23   3725s] #cpu time = 00:00:11, elapsed time = 00:00:06, memory = 2996.32 (MB), peak = 3527.60 (MB)
[03/23 22:30:23   3725s] #start 23th optimization iteration ...
[03/23 22:30:31   3738s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:31   3738s] #   number of violations = 19
[03/23 22:30:31   3738s] #
[03/23 22:30:31   3738s] #    By Layer and Type :
[03/23 22:30:31   3738s] #	          Short   CutSpc   Totals
[03/23 22:30:31   3738s] #	M1            0        0        0
[03/23 22:30:31   3738s] #	M2            0        0        0
[03/23 22:30:31   3738s] #	M3            4        3        7
[03/23 22:30:31   3738s] #	M4           12        0       12
[03/23 22:30:31   3738s] #	Totals       16        3       19
[03/23 22:30:31   3738s] #cpu time = 00:00:13, elapsed time = 00:00:08, memory = 2997.71 (MB), peak = 3527.60 (MB)
[03/23 22:30:31   3738s] #start 24th optimization iteration ...
[03/23 22:30:36   3745s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:36   3745s] #   number of violations = 17
[03/23 22:30:36   3745s] #
[03/23 22:30:36   3745s] #    By Layer and Type :
[03/23 22:30:36   3745s] #	          Short   CutSpc   Totals
[03/23 22:30:36   3745s] #	M1            0        0        0
[03/23 22:30:36   3745s] #	M2            0        0        0
[03/23 22:30:36   3745s] #	M3            5        1        6
[03/23 22:30:36   3745s] #	M4           11        0       11
[03/23 22:30:36   3745s] #	Totals       16        1       17
[03/23 22:30:36   3745s] #cpu time = 00:00:07, elapsed time = 00:00:04, memory = 2997.26 (MB), peak = 3527.60 (MB)
[03/23 22:30:36   3745s] #start 25th optimization iteration ...
[03/23 22:30:37   3748s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:37   3748s] #   number of violations = 13
[03/23 22:30:37   3748s] #
[03/23 22:30:37   3748s] #    By Layer and Type :
[03/23 22:30:37   3748s] #	          Short   CutSpc   Totals
[03/23 22:30:37   3748s] #	M1            0        0        0
[03/23 22:30:37   3748s] #	M2            0        0        0
[03/23 22:30:37   3748s] #	M3            1        1        2
[03/23 22:30:37   3748s] #	M4           11        0       11
[03/23 22:30:37   3748s] #	Totals       12        1       13
[03/23 22:30:37   3748s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2996.25 (MB), peak = 3527.60 (MB)
[03/23 22:30:37   3748s] #start 26th optimization iteration ...
[03/23 22:30:40   3754s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:40   3754s] #   number of violations = 11
[03/23 22:30:40   3754s] #
[03/23 22:30:40   3754s] #    By Layer and Type :
[03/23 22:30:40   3754s] #	          Short   Totals
[03/23 22:30:40   3754s] #	M1            0        0
[03/23 22:30:40   3754s] #	M2            0        0
[03/23 22:30:40   3754s] #	M3            2        2
[03/23 22:30:40   3754s] #	M4            9        9
[03/23 22:30:40   3754s] #	Totals       11       11
[03/23 22:30:40   3754s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 2995.27 (MB), peak = 3527.60 (MB)
[03/23 22:30:40   3754s] #start 27th optimization iteration ...
[03/23 22:30:44   3760s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:44   3760s] #   number of violations = 13
[03/23 22:30:44   3760s] #
[03/23 22:30:44   3760s] #    By Layer and Type :
[03/23 22:30:44   3760s] #	          Short   Totals
[03/23 22:30:44   3760s] #	M1            0        0
[03/23 22:30:44   3760s] #	M2            0        0
[03/23 22:30:44   3760s] #	M3            2        2
[03/23 22:30:44   3760s] #	M4           11       11
[03/23 22:30:44   3760s] #	Totals       13       13
[03/23 22:30:44   3760s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2993.32 (MB), peak = 3527.60 (MB)
[03/23 22:30:44   3760s] #start 28th optimization iteration ...
[03/23 22:30:47   3766s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:47   3766s] #   number of violations = 11
[03/23 22:30:47   3766s] #
[03/23 22:30:47   3766s] #    By Layer and Type :
[03/23 22:30:47   3766s] #	          Short   Totals
[03/23 22:30:47   3766s] #	M1            0        0
[03/23 22:30:47   3766s] #	M2            0        0
[03/23 22:30:47   3766s] #	M3            1        1
[03/23 22:30:47   3766s] #	M4           10       10
[03/23 22:30:47   3766s] #	Totals       11       11
[03/23 22:30:47   3766s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 2993.03 (MB), peak = 3527.60 (MB)
[03/23 22:30:47   3766s] #start 29th optimization iteration ...
[03/23 22:30:49   3769s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:49   3769s] #   number of violations = 11
[03/23 22:30:49   3769s] #
[03/23 22:30:49   3769s] #    By Layer and Type :
[03/23 22:30:49   3769s] #	          Short   Totals
[03/23 22:30:49   3769s] #	M1            0        0
[03/23 22:30:49   3769s] #	M2            0        0
[03/23 22:30:49   3769s] #	M3            1        1
[03/23 22:30:49   3769s] #	M4           10       10
[03/23 22:30:49   3769s] #	Totals       11       11
[03/23 22:30:49   3769s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2992.26 (MB), peak = 3527.60 (MB)
[03/23 22:30:49   3769s] #start 30th optimization iteration ...
[03/23 22:30:51   3772s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:51   3772s] #   number of violations = 12
[03/23 22:30:51   3772s] #
[03/23 22:30:51   3772s] #    By Layer and Type :
[03/23 22:30:51   3772s] #	          Short   Totals
[03/23 22:30:51   3772s] #	M1            0        0
[03/23 22:30:51   3772s] #	M2            0        0
[03/23 22:30:51   3772s] #	M3            1        1
[03/23 22:30:51   3772s] #	M4           11       11
[03/23 22:30:51   3772s] #	Totals       12       12
[03/23 22:30:51   3772s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2989.55 (MB), peak = 3527.60 (MB)
[03/23 22:30:51   3772s] #start 31th optimization iteration ...
[03/23 22:30:53   3776s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:53   3776s] #   number of violations = 13
[03/23 22:30:53   3776s] #
[03/23 22:30:53   3776s] #    By Layer and Type :
[03/23 22:30:53   3776s] #	          Short   Totals
[03/23 22:30:53   3776s] #	M1            0        0
[03/23 22:30:53   3776s] #	M2            0        0
[03/23 22:30:53   3776s] #	M3            1        1
[03/23 22:30:53   3776s] #	M4           12       12
[03/23 22:30:53   3776s] #	Totals       13       13
[03/23 22:30:53   3776s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2988.99 (MB), peak = 3527.60 (MB)
[03/23 22:30:53   3776s] #start 32th optimization iteration ...
[03/23 22:30:55   3779s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:55   3779s] #   number of violations = 15
[03/23 22:30:55   3779s] #
[03/23 22:30:55   3779s] #    By Layer and Type :
[03/23 22:30:55   3779s] #	          Short   Totals
[03/23 22:30:55   3779s] #	M1            0        0
[03/23 22:30:55   3779s] #	M2            0        0
[03/23 22:30:55   3779s] #	M3            1        1
[03/23 22:30:55   3779s] #	M4           14       14
[03/23 22:30:55   3779s] #	Totals       15       15
[03/23 22:30:55   3779s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2987.08 (MB), peak = 3527.60 (MB)
[03/23 22:30:55   3779s] #start 33th optimization iteration ...
[03/23 22:30:57   3783s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:57   3783s] #   number of violations = 12
[03/23 22:30:57   3783s] #
[03/23 22:30:57   3783s] #    By Layer and Type :
[03/23 22:30:57   3783s] #	          Short   Totals
[03/23 22:30:57   3783s] #	M1            0        0
[03/23 22:30:57   3783s] #	M2            0        0
[03/23 22:30:57   3783s] #	M3            2        2
[03/23 22:30:57   3783s] #	M4           10       10
[03/23 22:30:57   3783s] #	Totals       12       12
[03/23 22:30:57   3783s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2987.64 (MB), peak = 3527.60 (MB)
[03/23 22:30:57   3783s] #start 34th optimization iteration ...
[03/23 22:30:58   3785s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:58   3785s] #   number of violations = 12
[03/23 22:30:58   3785s] #
[03/23 22:30:58   3785s] #    By Layer and Type :
[03/23 22:30:58   3785s] #	          Short   Totals
[03/23 22:30:58   3785s] #	M1            0        0
[03/23 22:30:58   3785s] #	M2            0        0
[03/23 22:30:58   3785s] #	M3            2        2
[03/23 22:30:58   3785s] #	M4           10       10
[03/23 22:30:58   3785s] #	Totals       12       12
[03/23 22:30:58   3785s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2986.80 (MB), peak = 3527.60 (MB)
[03/23 22:30:58   3785s] #start 35th optimization iteration ...
[03/23 22:30:59   3787s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:30:59   3787s] #   number of violations = 10
[03/23 22:30:59   3787s] #
[03/23 22:30:59   3787s] #    By Layer and Type :
[03/23 22:30:59   3787s] #	          Short   Totals
[03/23 22:30:59   3787s] #	M1            0        0
[03/23 22:30:59   3787s] #	M2            0        0
[03/23 22:30:59   3787s] #	M3            0        0
[03/23 22:30:59   3787s] #	M4           10       10
[03/23 22:30:59   3787s] #	Totals       10       10
[03/23 22:30:59   3787s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2986.21 (MB), peak = 3527.60 (MB)
[03/23 22:30:59   3787s] #start 36th optimization iteration ...
[03/23 22:31:00   3788s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:00   3788s] #   number of violations = 10
[03/23 22:31:00   3788s] #
[03/23 22:31:00   3788s] #    By Layer and Type :
[03/23 22:31:00   3788s] #	          Short   Totals
[03/23 22:31:00   3788s] #	M1            0        0
[03/23 22:31:00   3788s] #	M2            0        0
[03/23 22:31:00   3788s] #	M3            1        1
[03/23 22:31:00   3788s] #	M4            9        9
[03/23 22:31:00   3788s] #	Totals       10       10
[03/23 22:31:00   3788s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2985.14 (MB), peak = 3527.60 (MB)
[03/23 22:31:00   3788s] #start 37th optimization iteration ...
[03/23 22:31:00   3790s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:00   3790s] #   number of violations = 11
[03/23 22:31:00   3790s] #
[03/23 22:31:00   3790s] #    By Layer and Type :
[03/23 22:31:00   3790s] #	          Short   Totals
[03/23 22:31:00   3790s] #	M1            0        0
[03/23 22:31:00   3790s] #	M2            0        0
[03/23 22:31:00   3790s] #	M3            1        1
[03/23 22:31:00   3790s] #	M4           10       10
[03/23 22:31:00   3790s] #	Totals       11       11
[03/23 22:31:01   3790s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2982.67 (MB), peak = 3527.60 (MB)
[03/23 22:31:01   3790s] #start 38th optimization iteration ...
[03/23 22:31:01   3791s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:01   3791s] #   number of violations = 9
[03/23 22:31:01   3791s] #
[03/23 22:31:01   3791s] #    By Layer and Type :
[03/23 22:31:01   3791s] #	          Short   Totals
[03/23 22:31:01   3791s] #	M1            0        0
[03/23 22:31:01   3791s] #	M2            0        0
[03/23 22:31:01   3791s] #	M3            0        0
[03/23 22:31:01   3791s] #	M4            9        9
[03/23 22:31:01   3791s] #	Totals        9        9
[03/23 22:31:01   3791s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2982.07 (MB), peak = 3527.60 (MB)
[03/23 22:31:01   3791s] #start 39th optimization iteration ...
[03/23 22:31:01   3792s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:01   3792s] #   number of violations = 10
[03/23 22:31:01   3792s] #
[03/23 22:31:01   3792s] #    By Layer and Type :
[03/23 22:31:01   3792s] #	          Short   Totals
[03/23 22:31:01   3792s] #	M1            0        0
[03/23 22:31:01   3792s] #	M2            0        0
[03/23 22:31:01   3792s] #	M3            1        1
[03/23 22:31:01   3792s] #	M4            9        9
[03/23 22:31:01   3792s] #	Totals       10       10
[03/23 22:31:01   3792s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2981.84 (MB), peak = 3527.60 (MB)
[03/23 22:31:01   3792s] #start 40th optimization iteration ...
[03/23 22:31:02   3792s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:02   3792s] #   number of violations = 11
[03/23 22:31:02   3792s] #
[03/23 22:31:02   3792s] #    By Layer and Type :
[03/23 22:31:02   3792s] #	          Short   Totals
[03/23 22:31:02   3792s] #	M1            0        0
[03/23 22:31:02   3792s] #	M2            0        0
[03/23 22:31:02   3792s] #	M3            0        0
[03/23 22:31:02   3792s] #	M4           11       11
[03/23 22:31:02   3792s] #	Totals       11       11
[03/23 22:31:02   3793s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2982.04 (MB), peak = 3527.60 (MB)
[03/23 22:31:02   3793s] #start 41th optimization iteration ...
[03/23 22:31:02   3794s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:02   3794s] #   number of violations = 11
[03/23 22:31:02   3794s] #
[03/23 22:31:02   3794s] #    By Layer and Type :
[03/23 22:31:02   3794s] #	          Short   Totals
[03/23 22:31:02   3794s] #	M1            0        0
[03/23 22:31:02   3794s] #	M2            0        0
[03/23 22:31:02   3794s] #	M3            0        0
[03/23 22:31:02   3794s] #	M4           11       11
[03/23 22:31:02   3794s] #	Totals       11       11
[03/23 22:31:02   3794s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2981.12 (MB), peak = 3527.60 (MB)
[03/23 22:31:02   3794s] #start 42th optimization iteration ...
[03/23 22:31:03   3795s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:03   3795s] #   number of violations = 11
[03/23 22:31:03   3795s] #
[03/23 22:31:03   3795s] #    By Layer and Type :
[03/23 22:31:03   3795s] #	          Short   Totals
[03/23 22:31:03   3795s] #	M1            0        0
[03/23 22:31:03   3795s] #	M2            0        0
[03/23 22:31:03   3795s] #	M3            0        0
[03/23 22:31:03   3795s] #	M4           11       11
[03/23 22:31:03   3795s] #	Totals       11       11
[03/23 22:31:03   3795s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2980.83 (MB), peak = 3527.60 (MB)
[03/23 22:31:03   3795s] #start 43th optimization iteration ...
[03/23 22:31:03   3796s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:03   3796s] #   number of violations = 11
[03/23 22:31:03   3796s] #
[03/23 22:31:03   3796s] #    By Layer and Type :
[03/23 22:31:03   3796s] #	          Short   Totals
[03/23 22:31:03   3796s] #	M1            0        0
[03/23 22:31:03   3796s] #	M2            0        0
[03/23 22:31:03   3796s] #	M3            0        0
[03/23 22:31:03   3796s] #	M4           11       11
[03/23 22:31:03   3796s] #	Totals       11       11
[03/23 22:31:03   3796s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2980.77 (MB), peak = 3527.60 (MB)
[03/23 22:31:03   3796s] #start 44th optimization iteration ...
[03/23 22:31:04   3797s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:04   3797s] #   number of violations = 11
[03/23 22:31:04   3797s] #
[03/23 22:31:04   3797s] #    By Layer and Type :
[03/23 22:31:04   3797s] #	          Short   Totals
[03/23 22:31:04   3797s] #	M1            0        0
[03/23 22:31:04   3797s] #	M2            0        0
[03/23 22:31:04   3797s] #	M3            0        0
[03/23 22:31:04   3797s] #	M4           11       11
[03/23 22:31:04   3797s] #	Totals       11       11
[03/23 22:31:04   3797s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2980.30 (MB), peak = 3527.60 (MB)
[03/23 22:31:04   3797s] #start 45th optimization iteration ...
[03/23 22:31:05   3798s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:05   3798s] #   number of violations = 10
[03/23 22:31:05   3798s] #
[03/23 22:31:05   3798s] #    By Layer and Type :
[03/23 22:31:05   3798s] #	          Short   Totals
[03/23 22:31:05   3798s] #	M1            0        0
[03/23 22:31:05   3798s] #	M2            0        0
[03/23 22:31:05   3798s] #	M3            0        0
[03/23 22:31:05   3798s] #	M4           10       10
[03/23 22:31:05   3798s] #	Totals       10       10
[03/23 22:31:05   3798s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2980.01 (MB), peak = 3527.60 (MB)
[03/23 22:31:05   3798s] #start 46th optimization iteration ...
[03/23 22:31:06   3800s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:06   3800s] #   number of violations = 10
[03/23 22:31:06   3800s] #
[03/23 22:31:06   3800s] #    By Layer and Type :
[03/23 22:31:06   3800s] #	          Short   Totals
[03/23 22:31:06   3800s] #	M1            0        0
[03/23 22:31:06   3800s] #	M2            0        0
[03/23 22:31:06   3800s] #	M3            0        0
[03/23 22:31:06   3800s] #	M4           10       10
[03/23 22:31:06   3800s] #	Totals       10       10
[03/23 22:31:06   3800s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2980.82 (MB), peak = 3527.60 (MB)
[03/23 22:31:06   3800s] #start 47th optimization iteration ...
[03/23 22:31:06   3802s] ### Routing stats: routing = 97.38% drc-check-only = 1.31% dirty-area = 82.91%
[03/23 22:31:06   3802s] #   number of violations = 10
[03/23 22:31:06   3802s] #
[03/23 22:31:06   3802s] #    By Layer and Type :
[03/23 22:31:06   3802s] #	          Short   Totals
[03/23 22:31:06   3802s] #	M1            0        0
[03/23 22:31:06   3802s] #	M2            0        0
[03/23 22:31:06   3802s] #	M3            0        0
[03/23 22:31:06   3802s] #	M4           10       10
[03/23 22:31:06   3802s] #	Totals       10       10
[03/23 22:31:06   3802s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2980.57 (MB), peak = 3527.60 (MB)
[03/23 22:31:07   3802s] #Complete Detail Routing.
[03/23 22:31:07   3802s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:31:07   3802s] #Total wire length = 336230 um.
[03/23 22:31:07   3802s] #Total half perimeter of net bounding box = 134932 um.
[03/23 22:31:07   3802s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:31:07   3802s] #Total wire length on LAYER M2 = 158235 um.
[03/23 22:31:07   3802s] #Total wire length on LAYER M3 = 85400 um.
[03/23 22:31:07   3802s] #Total wire length on LAYER M4 = 92594 um.
[03/23 22:31:07   3802s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:31:07   3802s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:31:07   3802s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:31:07   3802s] #Total wire length on LAYER LM = 0 um.
[03/23 22:31:07   3802s] #Total number of vias = 66164
[03/23 22:31:07   3802s] #Total number of multi-cut vias = 2124 (  3.2%)
[03/23 22:31:07   3802s] #Total number of single cut vias = 64040 ( 96.8%)
[03/23 22:31:07   3802s] #Up-Via Summary (total 66164):
[03/23 22:31:07   3802s] #                   single-cut          multi-cut      Total
[03/23 22:31:07   3802s] #-----------------------------------------------------------
[03/23 22:31:07   3802s] # M1              9954 ( 97.4%)       270 (  2.6%)      10224
[03/23 22:31:07   3802s] # M2             26905 ( 96.4%)       997 (  3.6%)      27902
[03/23 22:31:07   3802s] # M3             27181 ( 96.9%)       857 (  3.1%)      28038
[03/23 22:31:07   3802s] #-----------------------------------------------------------
[03/23 22:31:07   3802s] #                64040 ( 96.8%)      2124 (  3.2%)      66164 
[03/23 22:31:07   3802s] #
[03/23 22:31:07   3802s] #Total number of DRC violations = 10
[03/23 22:31:07   3802s] #Total number of violations on LAYER M1 = 0
[03/23 22:31:07   3802s] #Total number of violations on LAYER M2 = 0
[03/23 22:31:07   3802s] #Total number of violations on LAYER M3 = 0
[03/23 22:31:07   3802s] #Total number of violations on LAYER M4 = 10
[03/23 22:31:07   3802s] #Total number of violations on LAYER M5 = 0
[03/23 22:31:07   3802s] #Total number of violations on LAYER M6 = 0
[03/23 22:31:07   3802s] #Total number of violations on LAYER MQ = 0
[03/23 22:31:07   3802s] #Total number of violations on LAYER LM = 0
[03/23 22:31:07   3802s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:31:07   3802s] #Cpu time = 00:09:32
[03/23 22:31:07   3802s] #Elapsed time = 00:03:54
[03/23 22:31:07   3802s] #Increased memory = 19.64 (MB)
[03/23 22:31:07   3802s] #Total memory = 2980.07 (MB)
[03/23 22:31:07   3802s] #Peak memory = 3527.60 (MB)
[03/23 22:31:07   3802s] ### Time Record (Antenna Fixing) is installed.
[03/23 22:31:07   3802s] #
[03/23 22:31:07   3802s] #start routing for process antenna violation fix ...
[03/23 22:31:07   3802s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:31:07   3803s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:31:07   3803s] #
[03/23 22:31:07   3803s] #    By Layer and Type :
[03/23 22:31:07   3803s] #	          Short   CutSpc   Totals
[03/23 22:31:07   3803s] #	M1            0        0        0
[03/23 22:31:07   3803s] #	M2            4        0        4
[03/23 22:31:07   3803s] #	M3            1        1        2
[03/23 22:31:07   3803s] #	M4           10        0       10
[03/23 22:31:07   3803s] #	Totals       15        1       16
[03/23 22:31:07   3803s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2982.64 (MB), peak = 3527.60 (MB)
[03/23 22:31:07   3803s] #
[03/23 22:31:07   3803s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:31:07   3803s] #Total wire length = 336233 um.
[03/23 22:31:07   3803s] #Total half perimeter of net bounding box = 134932 um.
[03/23 22:31:07   3803s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:31:07   3803s] #Total wire length on LAYER M2 = 158216 um.
[03/23 22:31:07   3803s] #Total wire length on LAYER M3 = 85407 um.
[03/23 22:31:07   3803s] #Total wire length on LAYER M4 = 92610 um.
[03/23 22:31:07   3803s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:31:07   3803s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:31:07   3803s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:31:07   3803s] #Total wire length on LAYER LM = 0 um.
[03/23 22:31:07   3803s] #Total number of vias = 66200
[03/23 22:31:07   3803s] #Total number of multi-cut vias = 2124 (  3.2%)
[03/23 22:31:07   3803s] #Total number of single cut vias = 64076 ( 96.8%)
[03/23 22:31:07   3803s] #Up-Via Summary (total 66200):
[03/23 22:31:07   3803s] #                   single-cut          multi-cut      Total
[03/23 22:31:07   3803s] #-----------------------------------------------------------
[03/23 22:31:07   3803s] # M1              9954 ( 97.4%)       270 (  2.6%)      10224
[03/23 22:31:07   3803s] # M2             26935 ( 96.4%)       997 (  3.6%)      27932
[03/23 22:31:07   3803s] # M3             27187 ( 96.9%)       857 (  3.1%)      28044
[03/23 22:31:07   3803s] #-----------------------------------------------------------
[03/23 22:31:07   3803s] #                64076 ( 96.8%)      2124 (  3.2%)      66200 
[03/23 22:31:07   3803s] #
[03/23 22:31:07   3803s] #Total number of DRC violations = 16
[03/23 22:31:07   3803s] #Total number of process antenna violations = 73
[03/23 22:31:07   3803s] #Total number of net violated process antenna rule = 62
[03/23 22:31:07   3803s] #Total number of violations on LAYER M1 = 0
[03/23 22:31:07   3803s] #Total number of violations on LAYER M2 = 4
[03/23 22:31:07   3803s] #Total number of violations on LAYER M3 = 2
[03/23 22:31:07   3803s] #Total number of violations on LAYER M4 = 10
[03/23 22:31:07   3803s] #Total number of violations on LAYER M5 = 0
[03/23 22:31:07   3803s] #Total number of violations on LAYER M6 = 0
[03/23 22:31:07   3803s] #Total number of violations on LAYER MQ = 0
[03/23 22:31:07   3803s] #Total number of violations on LAYER LM = 0
[03/23 22:31:07   3803s] #
[03/23 22:31:07   3803s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:31:07   3804s] #
[03/23 22:31:07   3804s] # start diode insertion for process antenna violation fix ...
[03/23 22:31:07   3804s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:31:07   3804s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2982.57 (MB), peak = 3527.60 (MB)
[03/23 22:31:07   3804s] #
[03/23 22:31:07   3804s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:31:07   3804s] #Total wire length = 336233 um.
[03/23 22:31:07   3804s] #Total half perimeter of net bounding box = 134932 um.
[03/23 22:31:07   3804s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:31:07   3804s] #Total wire length on LAYER M2 = 158216 um.
[03/23 22:31:07   3804s] #Total wire length on LAYER M3 = 85407 um.
[03/23 22:31:07   3804s] #Total wire length on LAYER M4 = 92610 um.
[03/23 22:31:07   3804s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:31:07   3804s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:31:07   3804s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:31:07   3804s] #Total wire length on LAYER LM = 0 um.
[03/23 22:31:07   3804s] #Total number of vias = 66200
[03/23 22:31:07   3804s] #Total number of multi-cut vias = 2124 (  3.2%)
[03/23 22:31:07   3804s] #Total number of single cut vias = 64076 ( 96.8%)
[03/23 22:31:07   3804s] #Up-Via Summary (total 66200):
[03/23 22:31:07   3804s] #                   single-cut          multi-cut      Total
[03/23 22:31:07   3804s] #-----------------------------------------------------------
[03/23 22:31:07   3804s] # M1              9954 ( 97.4%)       270 (  2.6%)      10224
[03/23 22:31:07   3804s] # M2             26935 ( 96.4%)       997 (  3.6%)      27932
[03/23 22:31:07   3804s] # M3             27187 ( 96.9%)       857 (  3.1%)      28044
[03/23 22:31:07   3804s] #-----------------------------------------------------------
[03/23 22:31:07   3804s] #                64076 ( 96.8%)      2124 (  3.2%)      66200 
[03/23 22:31:07   3804s] #
[03/23 22:31:07   3804s] #Total number of DRC violations = 16
[03/23 22:31:07   3804s] #Total number of process antenna violations = 73
[03/23 22:31:07   3804s] #Total number of net violated process antenna rule = 62
[03/23 22:31:07   3804s] #Total number of violations on LAYER M1 = 0
[03/23 22:31:07   3804s] #Total number of violations on LAYER M2 = 4
[03/23 22:31:07   3804s] #Total number of violations on LAYER M3 = 2
[03/23 22:31:07   3804s] #Total number of violations on LAYER M4 = 10
[03/23 22:31:07   3804s] #Total number of violations on LAYER M5 = 0
[03/23 22:31:07   3804s] #Total number of violations on LAYER M6 = 0
[03/23 22:31:07   3804s] #Total number of violations on LAYER MQ = 0
[03/23 22:31:07   3804s] #Total number of violations on LAYER LM = 0
[03/23 22:31:07   3804s] #
[03/23 22:31:07   3804s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:31:07   3805s] #
[03/23 22:31:07   3805s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:31:07   3805s] #Total wire length = 336233 um.
[03/23 22:31:07   3805s] #Total half perimeter of net bounding box = 134932 um.
[03/23 22:31:07   3805s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:31:07   3805s] #Total wire length on LAYER M2 = 158216 um.
[03/23 22:31:07   3805s] #Total wire length on LAYER M3 = 85407 um.
[03/23 22:31:07   3805s] #Total wire length on LAYER M4 = 92610 um.
[03/23 22:31:07   3805s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:31:07   3805s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:31:07   3805s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:31:07   3805s] #Total wire length on LAYER LM = 0 um.
[03/23 22:31:07   3805s] #Total number of vias = 66200
[03/23 22:31:07   3805s] #Total number of multi-cut vias = 2124 (  3.2%)
[03/23 22:31:07   3805s] #Total number of single cut vias = 64076 ( 96.8%)
[03/23 22:31:07   3805s] #Up-Via Summary (total 66200):
[03/23 22:31:07   3805s] #                   single-cut          multi-cut      Total
[03/23 22:31:07   3805s] #-----------------------------------------------------------
[03/23 22:31:07   3805s] # M1              9954 ( 97.4%)       270 (  2.6%)      10224
[03/23 22:31:07   3805s] # M2             26935 ( 96.4%)       997 (  3.6%)      27932
[03/23 22:31:07   3805s] # M3             27187 ( 96.9%)       857 (  3.1%)      28044
[03/23 22:31:07   3805s] #-----------------------------------------------------------
[03/23 22:31:07   3805s] #                64076 ( 96.8%)      2124 (  3.2%)      66200 
[03/23 22:31:07   3805s] #
[03/23 22:31:07   3805s] #Total number of DRC violations = 16
[03/23 22:31:07   3805s] #Total number of process antenna violations = 73
[03/23 22:31:07   3805s] #Total number of net violated process antenna rule = 62
[03/23 22:31:07   3805s] #Total number of violations on LAYER M1 = 0
[03/23 22:31:07   3805s] #Total number of violations on LAYER M2 = 4
[03/23 22:31:07   3805s] #Total number of violations on LAYER M3 = 2
[03/23 22:31:07   3805s] #Total number of violations on LAYER M4 = 10
[03/23 22:31:07   3805s] #Total number of violations on LAYER M5 = 0
[03/23 22:31:07   3805s] #Total number of violations on LAYER M6 = 0
[03/23 22:31:07   3805s] #Total number of violations on LAYER MQ = 0
[03/23 22:31:07   3805s] #Total number of violations on LAYER LM = 0
[03/23 22:31:07   3805s] #
[03/23 22:31:07   3805s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 22:31:07   3805s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 22:31:07   3805s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:31:07   3805s] #
[03/23 22:31:07   3805s] #Start Post Route via swapping..
[03/23 22:31:07   3805s] #97.34% of area are rerouted by ECO routing.
[03/23 22:31:08   3807s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:31:08   3808s] #   number of violations = 10
[03/23 22:31:08   3808s] #
[03/23 22:31:08   3808s] #    By Layer and Type :
[03/23 22:31:08   3808s] #	          Short   Totals
[03/23 22:31:08   3808s] #	M1            0        0
[03/23 22:31:08   3808s] #	M2            0        0
[03/23 22:31:08   3808s] #	M3            0        0
[03/23 22:31:08   3808s] #	M4           10       10
[03/23 22:31:08   3808s] #	Totals       10       10
[03/23 22:31:08   3808s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2982.51 (MB), peak = 3527.60 (MB)
[03/23 22:31:08   3808s] #CELL_VIEW PE_top,init has 10 DRC violations
[03/23 22:31:08   3808s] #Total number of DRC violations = 10
[03/23 22:31:08   3808s] #Total number of process antenna violations = 73
[03/23 22:31:08   3808s] #Total number of net violated process antenna rule = 62
[03/23 22:31:08   3808s] #Total number of violations on LAYER M1 = 0
[03/23 22:31:08   3808s] #Total number of violations on LAYER M2 = 0
[03/23 22:31:08   3808s] #Total number of violations on LAYER M3 = 0
[03/23 22:31:08   3808s] #Total number of violations on LAYER M4 = 10
[03/23 22:31:08   3808s] #Total number of violations on LAYER M5 = 0
[03/23 22:31:08   3808s] #Total number of violations on LAYER M6 = 0
[03/23 22:31:08   3808s] #Total number of violations on LAYER MQ = 0
[03/23 22:31:08   3808s] #Total number of violations on LAYER LM = 0
[03/23 22:31:08   3808s] #Post Route via swapping is done.
[03/23 22:31:08   3808s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 22:31:08   3808s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:31:08   3808s] #Total wire length = 336233 um.
[03/23 22:31:08   3808s] #Total half perimeter of net bounding box = 134932 um.
[03/23 22:31:08   3808s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:31:08   3808s] #Total wire length on LAYER M2 = 158216 um.
[03/23 22:31:08   3808s] #Total wire length on LAYER M3 = 85407 um.
[03/23 22:31:08   3808s] #Total wire length on LAYER M4 = 92610 um.
[03/23 22:31:08   3808s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:31:08   3808s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:31:08   3808s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:31:08   3808s] #Total wire length on LAYER LM = 0 um.
[03/23 22:31:08   3808s] #Total number of vias = 66200
[03/23 22:31:08   3808s] #Total number of multi-cut vias = 2942 (  4.4%)
[03/23 22:31:08   3808s] #Total number of single cut vias = 63258 ( 95.6%)
[03/23 22:31:08   3808s] #Up-Via Summary (total 66200):
[03/23 22:31:08   3808s] #                   single-cut          multi-cut      Total
[03/23 22:31:08   3808s] #-----------------------------------------------------------
[03/23 22:31:08   3808s] # M1              9947 ( 97.3%)       277 (  2.7%)      10224
[03/23 22:31:08   3808s] # M2             26702 ( 95.6%)      1230 (  4.4%)      27932
[03/23 22:31:08   3808s] # M3             26609 ( 94.9%)      1435 (  5.1%)      28044
[03/23 22:31:08   3808s] #-----------------------------------------------------------
[03/23 22:31:08   3808s] #                63258 ( 95.6%)      2942 (  4.4%)      66200 
[03/23 22:31:08   3808s] #
[03/23 22:31:08   3808s] #detailRoute Statistics:
[03/23 22:31:08   3808s] #Cpu time = 00:09:38
[03/23 22:31:08   3808s] #Elapsed time = 00:03:55
[03/23 22:31:08   3808s] #Increased memory = 22.07 (MB)
[03/23 22:31:08   3808s] #Total memory = 2982.51 (MB)
[03/23 22:31:08   3808s] #Peak memory = 3527.60 (MB)
[03/23 22:31:08   3808s] #Skip updating routing design signature in db-snapshot flow
[03/23 22:31:08   3808s] ### global_detail_route design signature (388): route=1410614943 flt_obj=0 vio=1932662451 shield_wire=1
[03/23 22:31:08   3808s] ### Time Record (DB Export) is installed.
[03/23 22:31:08   3808s] ### export design design signature (389): route=1410614943 fixed_route=592441140 flt_obj=0 vio=1932662451 swire=282492057 shield_wire=1 net_attr=1591653963 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=1295684739 pin_access=1008152404 inst_pattern=1
[03/23 22:31:08   3808s] #	no debugging net set
[03/23 22:31:08   3808s] ### Time Record (DB Export) is uninstalled.
[03/23 22:31:08   3808s] ### Time Record (Post Callback) is installed.
[03/23 22:31:08   3808s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:31:08   3808s] #
[03/23 22:31:08   3808s] #globalDetailRoute statistics:
[03/23 22:31:08   3808s] #Cpu time = 00:09:41
[03/23 22:31:08   3808s] #Elapsed time = 00:03:57
[03/23 22:31:08   3808s] #Increased memory = -210.04 (MB)
[03/23 22:31:08   3808s] #Total memory = 2745.00 (MB)
[03/23 22:31:08   3808s] #Peak memory = 3527.60 (MB)
[03/23 22:31:08   3808s] #Number of warnings = 5
[03/23 22:31:08   3808s] #Total number of warnings = 32
[03/23 22:31:08   3808s] #Number of fails = 0
[03/23 22:31:08   3808s] #Total number of fails = 0
[03/23 22:31:08   3808s] #Complete globalDetailRoute on Thu Mar 23 22:31:08 2023
[03/23 22:31:08   3808s] #
[03/23 22:31:08   3808s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:31:08   3808s] ### 
[03/23 22:31:08   3808s] ###   Scalability Statistics
[03/23 22:31:08   3808s] ### 
[03/23 22:31:08   3808s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:31:08   3808s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 22:31:08   3808s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:31:08   3808s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:31:08   3808s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:31:08   3808s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:31:08   3808s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:31:08   3808s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:31:08   3808s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/23 22:31:08   3808s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:31:08   3808s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[03/23 22:31:08   3808s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 22:31:08   3808s] ###   Detail Routing                |        00:09:32|        00:03:54|             2.4|
[03/23 22:31:08   3808s] ###   Antenna Fixing                |        00:00:02|        00:00:01|             1.0|
[03/23 22:31:08   3808s] ###   Post Route Via Swapping       |        00:00:03|        00:00:01|             1.0|
[03/23 22:31:08   3808s] ###   Entire Command                |        00:09:41|        00:03:57|             2.5|
[03/23 22:31:08   3808s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:31:08   3808s] ### 
[03/23 22:31:08   3808s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:09:41.1/0:03:57.1 (2.5), totSession cpu/real = 1:03:28.9/0:28:23.2 (2.2), mem = 3858.0M
[03/23 22:31:08   3808s] 
[03/23 22:31:08   3808s] =============================================================================================
[03/23 22:31:08   3808s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   21.14-s109_1
[03/23 22:31:08   3808s] =============================================================================================
[03/23 22:31:08   3808s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:31:08   3808s] ---------------------------------------------------------------------------------------------
[03/23 22:31:08   3808s] [ GlobalRoute            ]      1   0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:00.8    1.5
[03/23 22:31:08   3808s] [ DetailRoute            ]      1   0:03:53.5  (  98.5 % )     0:03:53.5 /  0:09:31.7    2.4
[03/23 22:31:08   3808s] [ MISC                   ]          0:00:03.0  (   1.3 % )     0:00:03.0 /  0:00:08.6    2.8
[03/23 22:31:08   3808s] ---------------------------------------------------------------------------------------------
[03/23 22:31:08   3808s]  EcoRoute #1 TOTAL                  0:03:57.1  ( 100.0 % )     0:03:57.1 /  0:09:41.1    2.5
[03/23 22:31:08   3808s] ---------------------------------------------------------------------------------------------
[03/23 22:31:08   3808s] 
[03/23 22:31:08   3808s] **optDesign ... cpu = 0:13:31, real = 0:05:07, mem = 2736.1M, totSessionCpu=1:03:29 **
[03/23 22:31:08   3808s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 22:31:08   3808s] **INFO: flowCheckPoint #5 PostEcoSummary
[03/23 22:31:08   3808s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:31:08   3808s] 
[03/23 22:31:08   3808s] Trim Metal Layers:
[03/23 22:31:08   3808s] LayerId::1 widthSet size::1
[03/23 22:31:08   3808s] LayerId::2 widthSet size::1
[03/23 22:31:08   3808s] LayerId::3 widthSet size::1
[03/23 22:31:08   3808s] LayerId::4 widthSet size::1
[03/23 22:31:08   3808s] LayerId::5 widthSet size::1
[03/23 22:31:08   3808s] LayerId::6 widthSet size::1
[03/23 22:31:08   3808s] LayerId::7 widthSet size::1
[03/23 22:31:08   3808s] LayerId::8 widthSet size::1
[03/23 22:31:08   3808s] eee: pegSigSF::1.070000
[03/23 22:31:08   3808s] Initializing multi-corner resistance tables ...
[03/23 22:31:08   3808s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:31:08   3808s] eee: l::2 avDens::0.409260 usedTrk::4530.513081 availTrk::11070.000000 sigTrk::4530.513081
[03/23 22:31:08   3808s] eee: l::3 avDens::0.212899 usedTrk::2414.274439 availTrk::11340.000000 sigTrk::2414.274439
[03/23 22:31:08   3808s] eee: l::4 avDens::0.233378 usedTrk::2604.501384 availTrk::11160.000000 sigTrk::2604.501384
[03/23 22:31:08   3808s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:31:08   3808s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:31:08   3808s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:31:08   3808s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:31:08   3808s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.395362 uaWl=1.000000 uaWlH=0.266920 aWlH=0.000000 lMod=0 pMax=0.872200 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:31:08   3809s] ### Net info: total nets: 3054
[03/23 22:31:08   3809s] ### Net info: dirty nets: 0
[03/23 22:31:08   3809s] ### Net info: marked as disconnected nets: 0
[03/23 22:31:08   3809s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:31:08   3809s] #num needed restored net=0
[03/23 22:31:08   3809s] #need_extraction net=0 (total=3054)
[03/23 22:31:08   3809s] ### Net info: fully routed nets: 3052
[03/23 22:31:08   3809s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:31:08   3809s] ### Net info: unrouted nets: 0
[03/23 22:31:08   3809s] ### Net info: re-extraction nets: 0
[03/23 22:31:08   3809s] ### Net info: ignored nets: 0
[03/23 22:31:08   3809s] ### Net info: skip routing nets: 0
[03/23 22:31:08   3809s] ### import design signature (390): route=1677650335 fixed_route=1677650335 flt_obj=0 vio=1047817074 swire=282492057 shield_wire=1 net_attr=1665239217 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=1295684739 pin_access=1008152404 inst_pattern=1
[03/23 22:31:08   3809s] #Extract in post route mode
[03/23 22:31:08   3809s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:31:08   3809s] #Fast data preparation for tQuantus.
[03/23 22:31:08   3809s] #Start routing data preparation on Thu Mar 23 22:31:08 2023
[03/23 22:31:08   3809s] #
[03/23 22:31:08   3809s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:31:08   3809s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:31:08   3809s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:31:08   3809s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:31:08   3809s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:31:08   3809s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:31:08   3809s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:31:08   3809s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:31:08   3809s] #Regenerating Ggrids automatically.
[03/23 22:31:08   3809s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:31:08   3809s] #Using automatically generated G-grids.
[03/23 22:31:08   3809s] #Done routing data preparation.
[03/23 22:31:08   3809s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2743.81 (MB), peak = 3527.60 (MB)
[03/23 22:31:08   3809s] #Start routing data preparation on Thu Mar 23 22:31:08 2023
[03/23 22:31:08   3809s] #
[03/23 22:31:08   3809s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:31:08   3809s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:31:08   3809s] #Voltage range [0.000 - 1.200] has 3052 nets.
[03/23 22:31:08   3809s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:31:08   3809s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:31:08   3809s] #Build and mark too close pins for the same net.
[03/23 22:31:09   3809s] #Regenerating Ggrids automatically.
[03/23 22:31:09   3809s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:31:09   3809s] #Using automatically generated G-grids.
[03/23 22:31:09   3809s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:31:09   3809s] #Done routing data preparation.
[03/23 22:31:09   3809s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2749.38 (MB), peak = 3527.60 (MB)
[03/23 22:31:09   3809s] #
[03/23 22:31:09   3809s] #Start tQuantus RC extraction...
[03/23 22:31:09   3809s] #Start building rc corner(s)...
[03/23 22:31:09   3809s] #Number of RC Corner = 1
[03/23 22:31:09   3809s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:31:09   3809s] #M1 -> M1 (1)
[03/23 22:31:09   3809s] #M2 -> M2 (2)
[03/23 22:31:09   3809s] #M3 -> M3 (3)
[03/23 22:31:09   3809s] #M4 -> M4 (4)
[03/23 22:31:09   3809s] #M5 -> M5 (5)
[03/23 22:31:09   3809s] #M6 -> M6 (6)
[03/23 22:31:09   3809s] #MQ -> MQ (7)
[03/23 22:31:09   3809s] #LM -> LM (8)
[03/23 22:31:09   3809s] #SADV-On
[03/23 22:31:09   3809s] # Corner(s) : 
[03/23 22:31:09   3809s] #rc-typ [25.00]
[03/23 22:31:09   3810s] # Corner id: 0
[03/23 22:31:09   3810s] # Layout Scale: 1.000000
[03/23 22:31:09   3810s] # Has Metal Fill model: yes
[03/23 22:31:09   3810s] # Temperature was set
[03/23 22:31:09   3810s] # Temperature : 25.000000
[03/23 22:31:09   3810s] # Ref. Temp   : 25.000000
[03/23 22:31:09   3810s] #SADV-Off
[03/23 22:31:09   3810s] #total pattern=120 [8, 324]
[03/23 22:31:09   3810s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:31:09   3810s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:31:09   3810s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:31:09   3810s] #number model r/c [1,1] [8,324] read
[03/23 22:31:09   3810s] #0 rcmodel(s) requires rebuild
[03/23 22:31:09   3810s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2750.21 (MB), peak = 3527.60 (MB)
[03/23 22:31:09   3810s] #Start building rc corner(s)...
[03/23 22:31:09   3810s] #Number of RC Corner = 1
[03/23 22:31:09   3810s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:31:09   3810s] #M1 -> M1 (1)
[03/23 22:31:09   3810s] #M2 -> M2 (2)
[03/23 22:31:09   3810s] #M3 -> M3 (3)
[03/23 22:31:09   3810s] #M4 -> M4 (4)
[03/23 22:31:09   3810s] #M5 -> M5 (5)
[03/23 22:31:09   3810s] #M6 -> M6 (6)
[03/23 22:31:09   3810s] #MQ -> MQ (7)
[03/23 22:31:09   3810s] #LM -> LM (8)
[03/23 22:31:09   3810s] #SADV-On
[03/23 22:31:09   3810s] # Corner(s) : 
[03/23 22:31:09   3810s] #rc-typ [25.00]
[03/23 22:31:10   3810s] # Corner id: 0
[03/23 22:31:10   3810s] # Layout Scale: 1.000000
[03/23 22:31:10   3810s] # Has Metal Fill model: yes
[03/23 22:31:10   3810s] # Temperature was set
[03/23 22:31:10   3810s] # Temperature : 25.000000
[03/23 22:31:10   3810s] # Ref. Temp   : 25.000000
[03/23 22:31:10   3810s] #SADV-Off
[03/23 22:31:10   3810s] #total pattern=120 [8, 324]
[03/23 22:31:10   3810s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:31:10   3810s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:31:10   3810s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:31:10   3810s] #number model r/c [1,1] [8,324] read
[03/23 22:31:10   3810s] #0 rcmodel(s) requires rebuild
[03/23 22:31:10   3810s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2749.98 (MB), peak = 3527.60 (MB)
[03/23 22:31:10   3810s] #Finish check_net_pin_list step Enter extract
[03/23 22:31:10   3810s] #Start init net ripin tree building
[03/23 22:31:10   3810s] #Finish init net ripin tree building
[03/23 22:31:10   3810s] #Cpu time = 00:00:00
[03/23 22:31:10   3810s] #Elapsed time = 00:00:00
[03/23 22:31:10   3810s] #Increased memory = 0.00 (MB)
[03/23 22:31:10   3810s] #Total memory = 2749.98 (MB)
[03/23 22:31:10   3810s] #Peak memory = 3527.60 (MB)
[03/23 22:31:10   3810s] #Using multithreading with 6 threads.
[03/23 22:31:10   3810s] #begin processing metal fill model file
[03/23 22:31:10   3810s] #end processing metal fill model file
[03/23 22:31:10   3810s] #Length limit = 200 pitches
[03/23 22:31:10   3810s] #opt mode = 2
[03/23 22:31:10   3810s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:31:10   3810s] #Start generate extraction boxes.
[03/23 22:31:10   3810s] #
[03/23 22:31:10   3810s] #Extract using 30 x 30 Hboxes
[03/23 22:31:10   3810s] #3x4 initial hboxes
[03/23 22:31:10   3810s] #Use area based hbox pruning.
[03/23 22:31:10   3810s] #0/0 hboxes pruned.
[03/23 22:31:10   3810s] #Complete generating extraction boxes.
[03/23 22:31:10   3810s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.13GHz 12288KB Cache 12CPU...
[03/23 22:31:10   3810s] #Process 0 special clock nets for rc extraction
[03/23 22:31:10   3810s] #Total 3052 nets were built. 2349 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:31:11   3813s] #Run Statistics for Extraction:
[03/23 22:31:11   3813s] #   Cpu time = 00:00:03, elapsed time = 00:00:02 .
[03/23 22:31:11   3813s] #   Increased memory =    29.96 (MB), total memory =  2780.55 (MB), peak memory =  3527.60 (MB)
[03/23 22:31:12   3813s] #Register nets and terms for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d
[03/23 22:31:12   3813s] #Finish registering nets and terms for rcdb.
[03/23 22:31:12   3814s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2760.55 (MB), peak = 3527.60 (MB)
[03/23 22:31:12   3814s] #RC Statistics: 20287 Res, 13096 Ground Cap, 45580 XCap (Edge to Edge)
[03/23 22:31:12   3814s] #RC V/H edge ratio: 0.05, Avg V/H Edge Length: 1152.57 (8453), Avg L-Edge Length: 21697.71 (9177)
[03/23 22:31:12   3814s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d.
[03/23 22:31:12   3814s] #Start writing RC data.
[03/23 22:31:12   3814s] #Finish writing RC data
[03/23 22:31:12   3814s] #Finish writing rcdb with 23340 nodes, 20288 edges, and 133870 xcaps
[03/23 22:31:12   3814s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2755.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:12   3814s] Restoring parasitic data from file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d' ...
[03/23 22:31:12   3814s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d' for reading (mem: 3909.785M)
[03/23 22:31:12   3814s] Reading RCDB with compressed RC data.
[03/23 22:31:12   3814s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d' for content verification (mem: 3909.785M)
[03/23 22:31:12   3814s] Reading RCDB with compressed RC data.
[03/23 22:31:12   3814s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d': 0 access done (mem: 3909.785M)
[03/23 22:31:12   3814s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d': 0 access done (mem: 3909.785M)
[03/23 22:31:12   3814s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3909.785M)
[03/23 22:31:12   3814s] Following multi-corner parasitics specified:
[03/23 22:31:12   3814s] 	/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d (rcdb)
[03/23 22:31:12   3814s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d' for reading (mem: 3909.785M)
[03/23 22:31:12   3814s] Reading RCDB with compressed RC data.
[03/23 22:31:12   3814s] 		Cell PE_top has rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d specified
[03/23 22:31:12   3814s] Cell PE_top, hinst 
[03/23 22:31:12   3814s] processing rcdb (/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:31:12   3814s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_dGgCKC.rcdb.d': 0 access done (mem: 3925.785M)
[03/23 22:31:12   3814s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3909.785M)
[03/23 22:31:12   3814s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_Jic2Hs.rcdb.d/PE_top.rcdb.d' for reading (mem: 3909.785M)
[03/23 22:31:12   3814s] Reading RCDB with compressed RC data.
[03/23 22:31:13   3814s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_Jic2Hs.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3909.785M)
[03/23 22:31:13   3814s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3909.785M)
[03/23 22:31:13   3814s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3909.785M)
[03/23 22:31:13   3814s] #
[03/23 22:31:13   3814s] #Restore RCDB.
[03/23 22:31:13   3814s] #
[03/23 22:31:13   3814s] #Complete tQuantus RC extraction.
[03/23 22:31:13   3814s] #Cpu time = 00:00:05
[03/23 22:31:13   3814s] #Elapsed time = 00:00:04
[03/23 22:31:13   3814s] #Increased memory = 6.54 (MB)
[03/23 22:31:13   3814s] #Total memory = 2755.91 (MB)
[03/23 22:31:13   3814s] #Peak memory = 3527.60 (MB)
[03/23 22:31:13   3814s] #
[03/23 22:31:13   3814s] #2349 inserted nodes are removed
[03/23 22:31:13   3814s] ### export design design signature (392): route=1556713628 fixed_route=1556713628 flt_obj=0 vio=1047817074 swire=282492057 shield_wire=1 net_attr=999417438 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=1295684739 pin_access=1008152404 inst_pattern=1
[03/23 22:31:13   3815s] #	no debugging net set
[03/23 22:31:13   3815s] #Start Inst Signature in MT(0)
[03/23 22:31:13   3815s] #Start Net Signature in MT(18556443)
[03/23 22:31:13   3815s] #Calculate SNet Signature in MT (85177234)
[03/23 22:31:13   3815s] #Run time and memory report for RC extraction:
[03/23 22:31:13   3815s] #RC extraction running on  Xeon 4.09GHz 12288KB Cache 12CPU.
[03/23 22:31:13   3815s] #Run Statistics for snet signature:
[03/23 22:31:13   3815s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.21/6, scale score = 0.20.
[03/23 22:31:13   3815s] #    Increased memory =     0.03 (MB), total memory =  2742.50 (MB), peak memory =  3527.60 (MB)
[03/23 22:31:13   3815s] #Run Statistics for Net Final Signature:
[03/23 22:31:13   3815s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:31:13   3815s] #   Increased memory =     0.00 (MB), total memory =  2742.46 (MB), peak memory =  3527.60 (MB)
[03/23 22:31:13   3815s] #Run Statistics for Net launch:
[03/23 22:31:13   3815s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.14/6, scale score = 0.69.
[03/23 22:31:13   3815s] #    Increased memory =    -0.03 (MB), total memory =  2742.46 (MB), peak memory =  3527.60 (MB)
[03/23 22:31:13   3815s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:31:13   3815s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:31:13   3815s] #   Increased memory =     0.00 (MB), total memory =  2742.50 (MB), peak memory =  3527.60 (MB)
[03/23 22:31:13   3815s] #Run Statistics for net signature:
[03/23 22:31:13   3815s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.44/6, scale score = 0.57.
[03/23 22:31:13   3815s] #    Increased memory =    -0.03 (MB), total memory =  2742.46 (MB), peak memory =  3527.60 (MB)
[03/23 22:31:13   3815s] #Run Statistics for inst signature:
[03/23 22:31:13   3815s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.55/6, scale score = 0.26.
[03/23 22:31:13   3815s] #    Increased memory =    -0.32 (MB), total memory =  2742.50 (MB), peak memory =  3527.60 (MB)
[03/23 22:31:13   3815s] **optDesign ... cpu = 0:13:37, real = 0:05:12, mem = 2742.5M, totSessionCpu=1:03:35 **
[03/23 22:31:13   3815s] Starting delay calculation for Setup views
[03/23 22:31:13   3815s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:31:13   3815s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:31:13   3815s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:31:13   3815s] #################################################################################
[03/23 22:31:13   3815s] # Design Stage: PostRoute
[03/23 22:31:13   3815s] # Design Name: PE_top
[03/23 22:31:13   3815s] # Design Mode: 130nm
[03/23 22:31:13   3815s] # Analysis Mode: MMMC OCV 
[03/23 22:31:13   3815s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:31:13   3815s] # Signoff Settings: SI On 
[03/23 22:31:13   3815s] #################################################################################
[03/23 22:31:13   3815s] Topological Sorting (REAL = 0:00:00.0, MEM = 3828.4M, InitMEM = 3828.4M)
[03/23 22:31:13   3815s] Setting infinite Tws ...
[03/23 22:31:13   3815s] First Iteration Infinite Tw... 
[03/23 22:31:13   3815s] Calculate early delays in OCV mode...
[03/23 22:31:13   3815s] Calculate late delays in OCV mode...
[03/23 22:31:13   3815s] Start delay calculation (fullDC) (6 T). (MEM=3828.38)
[03/23 22:31:13   3815s] End AAE Lib Interpolated Model. (MEM=3839.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:31:13   3815s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_Jic2Hs.rcdb.d/PE_top.rcdb.d' for reading (mem: 3839.988M)
[03/23 22:31:13   3815s] Reading RCDB with compressed RC data.
[03/23 22:31:13   3815s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3840.0M)
[03/23 22:31:13   3815s] AAE_INFO: 6 threads acquired from CTE.
[03/23 22:31:13   3816s] Total number of fetched objects 3052
[03/23 22:31:13   3816s] AAE_INFO-618: Total number of nets in the design is 3054,  100.0 percent of the nets selected for SI analysis
[03/23 22:31:13   3816s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:31:13   3816s] End delay calculation. (MEM=4103.16 CPU=0:00:01.3 REAL=0:00:00.0)
[03/23 22:31:13   3816s] End delay calculation (fullDC). (MEM=4103.16 CPU=0:00:01.4 REAL=0:00:00.0)
[03/23 22:31:13   3816s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 4103.2M) ***
[03/23 22:31:14   3817s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4095.2M)
[03/23 22:31:14   3817s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:31:14   3817s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4095.2M)
[03/23 22:31:14   3817s] Starting SI iteration 2
[03/23 22:31:14   3817s] Calculate early delays in OCV mode...
[03/23 22:31:14   3817s] Calculate late delays in OCV mode...
[03/23 22:31:14   3817s] Start delay calculation (fullDC) (6 T). (MEM=3935.32)
[03/23 22:31:14   3817s] End AAE Lib Interpolated Model. (MEM=3935.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:31:14   3818s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 22:31:14   3818s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 3052. 
[03/23 22:31:14   3818s] Total number of fetched objects 3052
[03/23 22:31:14   3818s] AAE_INFO-618: Total number of nets in the design is 3054,  36.5 percent of the nets selected for SI analysis
[03/23 22:31:14   3818s] End delay calculation. (MEM=4201.54 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 22:31:14   3818s] End delay calculation (fullDC). (MEM=4201.54 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 22:31:14   3818s] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 4201.5M) ***
[03/23 22:31:14   3818s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:01.0 totSessionCpu=1:03:39 mem=4207.5M)
[03/23 22:31:14   3818s] End AAE Lib Interpolated Model. (MEM=4207.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:31:14   3818s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4207.5M, EPOCH TIME: 1679625074.581726
[03/23 22:31:14   3818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:14   3818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:14   3819s] 
[03/23 22:31:14   3819s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:14   3819s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.028, MEM:4239.5M, EPOCH TIME: 1679625074.609639
[03/23 22:31:14   3819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:31:14   3819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:14   3819s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.790  | -3.790  | -2.632  |
|           TNS (ns):|-108.829 | -68.422 | -51.672 |
|    Violating Paths:|   104   |   76    |   44    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     24 (24)      |   -0.181   |     24 (24)      |
|   max_tran     |     26 (58)      |   -2.784   |     26 (58)      |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4238.1M, EPOCH TIME: 1679625074.727663
[03/23 22:31:14   3819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:14   3819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:14   3819s] 
[03/23 22:31:14   3819s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:14   3819s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.027, MEM:4239.5M, EPOCH TIME: 1679625074.754518
[03/23 22:31:14   3819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:31:14   3819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:14   3819s] Density: 32.483%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:13:41, real = 0:05:13, mem = 2954.4M, totSessionCpu=1:03:39 **
[03/23 22:31:14   3819s] Executing marking Critical Nets1
[03/23 22:31:14   3819s] **INFO: flowCheckPoint #6 OptimizationRecovery
[03/23 22:31:14   3819s] *** Timing NOT met, worst failing slack is -3.790
[03/23 22:31:14   3819s] *** Check timing (0:00:00.0)
[03/23 22:31:14   3819s] VT info 8.01024641873 5
[03/23 22:31:14   3819s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 22:31:14   3819s] Running postRoute recovery in postEcoRoute mode
[03/23 22:31:14   3819s] **optDesign ... cpu = 0:13:41, real = 0:05:13, mem = 2954.4M, totSessionCpu=1:03:39 **
[03/23 22:31:14   3819s]   Timing/DRV Snapshot: (TGT)
[03/23 22:31:14   3819s]      Weighted WNS: -3.840
[03/23 22:31:14   3819s]       All  PG WNS: -3.840
[03/23 22:31:14   3819s]       High PG WNS: -3.840
[03/23 22:31:14   3819s]       All  PG TNS: -108.829
[03/23 22:31:14   3819s]       High PG TNS: -68.422
[03/23 22:31:14   3819s]       Low  PG TNS: -51.672
[03/23 22:31:14   3819s]          Tran DRV: 26 (26)
[03/23 22:31:14   3819s]           Cap DRV: 24 (24)
[03/23 22:31:14   3819s]        Fanout DRV: 0 (18)
[03/23 22:31:14   3819s]            Glitch: 0 (0)
[03/23 22:31:14   3819s]    Category Slack: { [L, -3.840] [H, -3.840] }
[03/23 22:31:14   3819s] 
[03/23 22:31:14   3819s] Checking setup slack degradation ...
[03/23 22:31:14   3819s] 
[03/23 22:31:14   3819s] Recovery Manager:
[03/23 22:31:14   3819s]   Low  Effort WNS Jump: 3.350 (REF: -0.490, TGT: -3.840, Threshold: 0.150) - Trigger
[03/23 22:31:14   3819s]   High Effort WNS Jump: 3.350 (REF: -0.490, TGT: -3.840, Threshold: 0.075) - Trigger
[03/23 22:31:14   3819s]   Low  Effort TNS Jump: 98.501 (REF: -10.328, TGT: -108.829, Threshold: 10.000) - Trigger
[03/23 22:31:14   3819s]   High Effort TNS Jump: 58.470 (REF: -9.952, TGT: -68.422, Threshold: 5.000) - Trigger
[03/23 22:31:14   3819s] 
[03/23 22:31:14   3819s] Checking DRV degradation...
[03/23 22:31:14   3819s] 
[03/23 22:31:14   3819s] Recovery Manager:
[03/23 22:31:14   3819s]     Tran DRV degradation : 26 (0 -> 26, Margin 10) - Trigger
[03/23 22:31:14   3819s]      Cap DRV degradation : 24 (0 -> 24, Margin 10) - Trigger
[03/23 22:31:14   3819s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:31:14   3819s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:31:14   3819s] 
[03/23 22:31:14   3819s] **INFO: Triggering Lef-safe DRV recovery as drv degraded beyond margin
[03/23 22:31:14   3819s] Begin: GigaOpt DRV Optimization
[03/23 22:31:14   3819s] Glitch fixing enabled
[03/23 22:31:14   3819s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -legalOnly -postEcoLefSafe -isRecovery -maxLocalDensity 1.0 -numThreads 6  -glitch -max_len -useAllActiveSetupViews -noTimingDegradeAllowed
[03/23 22:31:14   3819s] *** DrvOpt #2 [begin] (optDesign #3) : totSession cpu/real = 1:03:39.3/0:28:29.5 (2.2), mem = 4139.2M
[03/23 22:31:14   3819s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:31:14   3819s] End AAE Lib Interpolated Model. (MEM=4139.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:31:14   3819s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.26
[03/23 22:31:14   3819s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:31:14   3819s] ### Creating PhyDesignMc. totSessionCpu=1:03:39 mem=4139.2M
[03/23 22:31:14   3819s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:31:14   3819s] OPERPROF: Starting DPlace-Init at level 1, MEM:4139.2M, EPOCH TIME: 1679625074.872653
[03/23 22:31:14   3819s] Processing tracks to init pin-track alignment.
[03/23 22:31:14   3819s] z: 2, totalTracks: 1
[03/23 22:31:14   3819s] z: 4, totalTracks: 1
[03/23 22:31:14   3819s] z: 6, totalTracks: 1
[03/23 22:31:14   3819s] z: 8, totalTracks: 1
[03/23 22:31:14   3819s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:31:14   3819s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4139.2M, EPOCH TIME: 1679625074.876343
[03/23 22:31:14   3819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:14   3819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:14   3819s] 
[03/23 22:31:14   3819s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:14   3819s] 
[03/23 22:31:14   3819s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:31:14   3819s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.019, MEM:4140.7M, EPOCH TIME: 1679625074.895718
[03/23 22:31:14   3819s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4140.7M, EPOCH TIME: 1679625074.895854
[03/23 22:31:14   3819s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4140.7M, EPOCH TIME: 1679625074.898366
[03/23 22:31:14   3819s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4140.7MB).
[03/23 22:31:14   3819s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.027, MEM:4140.7M, EPOCH TIME: 1679625074.899289
[03/23 22:31:14   3819s] TotalInstCnt at PhyDesignMc Initialization: 2985
[03/23 22:31:14   3819s] ### Creating PhyDesignMc, finished. totSessionCpu=1:03:39 mem=4140.7M
[03/23 22:31:14   3819s] #optDebug: Start CG creation (mem=4140.7M)
[03/23 22:31:14   3819s]  ...initializing CG  maxDriveDist 1648.410000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 164.841000 
[03/23 22:31:14   3819s] (cpu=0:00:00.1, mem=4140.7M)
[03/23 22:31:14   3819s]  ...processing cgPrt (cpu=0:00:00.1, mem=4140.7M)
[03/23 22:31:14   3819s]  ...processing cgEgp (cpu=0:00:00.1, mem=4140.7M)
[03/23 22:31:14   3819s]  ...processing cgPbk (cpu=0:00:00.1, mem=4140.7M)
[03/23 22:31:14   3819s]  ...processing cgNrb(cpu=0:00:00.1, mem=4140.7M)
[03/23 22:31:14   3819s]  ...processing cgObs (cpu=0:00:00.1, mem=4140.7M)
[03/23 22:31:14   3819s]  ...processing cgCon (cpu=0:00:00.1, mem=4140.7M)
[03/23 22:31:14   3819s]  ...processing cgPdm (cpu=0:00:00.1, mem=4140.7M)
[03/23 22:31:14   3819s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4140.7M)
[03/23 22:31:14   3819s] ### Creating RouteCongInterface, started
[03/23 22:31:15   3819s] ### Creating RouteCongInterface, finished
[03/23 22:31:15   3819s] DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 10.00%
[03/23 22:31:15   3819s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 22:31:15   3819s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 22:31:15   3819s] [GPS-DRV] maxDensity (design): 0.95
[03/23 22:31:15   3819s] [GPS-DRV] maxLocalDensity: 1
[03/23 22:31:15   3819s] [GPS-DRV] isLegalOnly: 1
[03/23 22:31:15   3819s] [GPS-DRV] isLegalOnly: 1
[03/23 22:31:15   3819s] [GPS-DRV] useAllActiveSetupViews: 1
[03/23 22:31:15   3819s] [GPS-DRV] MaintainWNS: 1
[03/23 22:31:15   3819s] [GPS-DRV] All active and enabled setup views
[03/23 22:31:15   3819s] [GPS-DRV]     setupAnalysis
[03/23 22:31:15   3819s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:31:15   3819s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:31:15   3819s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 22:31:15   3819s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 22:31:15   3819s] [GPS-DRV] timing-driven DRV settings
[03/23 22:31:15   3819s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 22:31:15   3819s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4337.2M, EPOCH TIME: 1679625075.270172
[03/23 22:31:15   3819s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4337.2M, EPOCH TIME: 1679625075.270292
[03/23 22:31:15   3819s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:31:15   3819s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:31:15   3819s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:31:15   3819s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 22:31:15   3819s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:31:15   3819s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 22:31:15   3819s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:31:15   3819s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:31:15   3819s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:31:15   3819s] Info: violation cost 145.172806 (cap = 35.400581, tran = 109.772217, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:31:15   3819s] |    27|    61|    -2.89|    26|    26|    -0.19|     0|     0|     0|     0|     0|     0|    -3.79|  -108.83|       0|       0|       0| 32.48%|          |         |
[03/23 22:31:15   3820s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:31:15   3820s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:31:15   3820s] Info: violation cost 145.172806 (cap = 35.400581, tran = 109.772217, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:31:15   3820s] |    27|    61|    -2.89|    26|    26|    -0.19|     0|     0|     0|     0|     0|     0|    -3.79|  -108.83|       0|       0|       0| 32.48%| 0:00:00.0|  4337.2M|
[03/23 22:31:15   3820s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] ###############################################################################
[03/23 22:31:15   3820s] #
[03/23 22:31:15   3820s] #  Large fanout net report:  
[03/23 22:31:15   3820s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[03/23 22:31:15   3820s] #     - current density: 32.48
[03/23 22:31:15   3820s] #
[03/23 22:31:15   3820s] #  List of high fanout nets:
[03/23 22:31:15   3820s] #
[03/23 22:31:15   3820s] ###############################################################################
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] =======================================================================
[03/23 22:31:15   3820s]                 Reasons for remaining drv violations
[03/23 22:31:15   3820s] =======================================================================
[03/23 22:31:15   3820s] *info: Total 29 net(s) have violations which can't be fixed by DRV optimization.
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4337.2M) ***
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] Begin: glitch net info
[03/23 22:31:15   3820s] glitch slack range: number of glitch nets
[03/23 22:31:15   3820s] glitch slack < -0.32 : 0
[03/23 22:31:15   3820s] -0.32 < glitch slack < -0.28 : 0
[03/23 22:31:15   3820s] -0.28 < glitch slack < -0.24 : 0
[03/23 22:31:15   3820s] -0.24 < glitch slack < -0.2 : 0
[03/23 22:31:15   3820s] -0.2 < glitch slack < -0.16 : 0
[03/23 22:31:15   3820s] -0.16 < glitch slack < -0.12 : 0
[03/23 22:31:15   3820s] -0.12 < glitch slack < -0.08 : 0
[03/23 22:31:15   3820s] -0.08 < glitch slack < -0.04 : 0
[03/23 22:31:15   3820s] -0.04 < glitch slack : 0
[03/23 22:31:15   3820s] End: glitch net info
[03/23 22:31:15   3820s] Total-nets :: 3052, Stn-nets :: 0, ratio :: 0 %, Total-len 336234, Stn-len 0
[03/23 22:31:15   3820s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4177.4M, EPOCH TIME: 1679625075.498793
[03/23 22:31:15   3820s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2985).
[03/23 22:31:15   3820s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:15   3820s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:15   3820s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:15   3820s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.037, REAL:0.023, MEM:4044.1M, EPOCH TIME: 1679625075.522050
[03/23 22:31:15   3820s] TotalInstCnt at PhyDesignMc Destruction: 2985
[03/23 22:31:15   3820s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.26
[03/23 22:31:15   3820s] *** DrvOpt #2 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.7 (1.2), totSession cpu/real = 1:03:40.1/0:28:30.2 (2.2), mem = 4044.1M
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] =============================================================================================
[03/23 22:31:15   3820s]  Step TAT Report : DrvOpt #2 / optDesign #3                                     21.14-s109_1
[03/23 22:31:15   3820s] =============================================================================================
[03/23 22:31:15   3820s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:31:15   3820s] ---------------------------------------------------------------------------------------------
[03/23 22:31:15   3820s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:31:15   3820s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:15   3820s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:31:15   3820s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:15   3820s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.3 % )     0:00:00.0 /  0:00:00.1    1.2
[03/23 22:31:15   3820s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  11.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 22:31:15   3820s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.5
[03/23 22:31:15   3820s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:15   3820s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:15   3820s] [ OptEval                ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:15   3820s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:15   3820s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:15   3820s] [ DrvFindVioNets         ]      2   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.1    4.1
[03/23 22:31:15   3820s] [ DrvComputeSummary      ]      2   0:00:00.1  (  21.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:31:15   3820s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:15   3820s] [ MISC                   ]          0:00:00.3  (  45.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:31:15   3820s] ---------------------------------------------------------------------------------------------
[03/23 22:31:15   3820s]  DrvOpt #2 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.2
[03/23 22:31:15   3820s] ---------------------------------------------------------------------------------------------
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] drv optimizer changes nothing and skips refinePlace
[03/23 22:31:15   3820s] End: GigaOpt DRV Optimization
[03/23 22:31:15   3820s] **optDesign ... cpu = 0:13:42, real = 0:05:14, mem = 2992.8M, totSessionCpu=1:03:40 **
[03/23 22:31:15   3820s]   Timing/DRV Snapshot: (TGT)
[03/23 22:31:15   3820s]      Weighted WNS: -3.840
[03/23 22:31:15   3820s]       All  PG WNS: -3.840
[03/23 22:31:15   3820s]       High PG WNS: -3.840
[03/23 22:31:15   3820s]       All  PG TNS: -108.829
[03/23 22:31:15   3820s]       High PG TNS: -68.422
[03/23 22:31:15   3820s]       Low  PG TNS: -51.672
[03/23 22:31:15   3820s]          Tran DRV: 26 (26)
[03/23 22:31:15   3820s]           Cap DRV: 24 (24)
[03/23 22:31:15   3820s]        Fanout DRV: 0 (18)
[03/23 22:31:15   3820s]            Glitch: 0 (0)
[03/23 22:31:15   3820s]    Category Slack: { [L, -3.840] [H, -3.840] }
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] Checking setup slack degradation ...
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] Recovery Manager:
[03/23 22:31:15   3820s]   Low  Effort WNS Jump: 3.350 (REF: -0.490, TGT: -3.840, Threshold: 0.150) - Trigger
[03/23 22:31:15   3820s]   High Effort WNS Jump: 3.350 (REF: -0.490, TGT: -3.840, Threshold: 0.075) - Trigger
[03/23 22:31:15   3820s]   Low  Effort TNS Jump: 98.501 (REF: -10.328, TGT: -108.829, Threshold: 10.000) - Trigger
[03/23 22:31:15   3820s]   High Effort TNS Jump: 58.470 (REF: -9.952, TGT: -68.422, Threshold: 5.000) - Trigger
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] Checking DRV degradation...
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] Recovery Manager:
[03/23 22:31:15   3820s]     Tran DRV degradation : 26 (0 -> 26, Margin 10) - Trigger
[03/23 22:31:15   3820s]      Cap DRV degradation : 24 (0 -> 24, Margin 10) - Trigger
[03/23 22:31:15   3820s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:31:15   3820s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s] **INFO: Triggering DRV recovery as drv degraded beyond margin
[03/23 22:31:15   3820s] Begin: GigaOpt DRV Optimization
[03/23 22:31:15   3820s] Glitch fixing enabled
[03/23 22:31:15   3820s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -legalOnly -isRecovery -maxLocalDensity 1.0 -numThreads 6  -glitch -max_len -useAllActiveSetupViews -noTimingDegradeAllowed
[03/23 22:31:15   3820s] *** DrvOpt #3 [begin] (optDesign #3) : totSession cpu/real = 1:03:40.2/0:28:30.2 (2.2), mem = 4176.9M
[03/23 22:31:15   3820s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:31:15   3820s] End AAE Lib Interpolated Model. (MEM=4176.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:31:15   3820s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.27
[03/23 22:31:15   3820s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:31:15   3820s] ### Creating PhyDesignMc. totSessionCpu=1:03:40 mem=4176.9M
[03/23 22:31:15   3820s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:31:15   3820s] OPERPROF: Starting DPlace-Init at level 1, MEM:4176.9M, EPOCH TIME: 1679625075.604784
[03/23 22:31:15   3820s] Processing tracks to init pin-track alignment.
[03/23 22:31:15   3820s] z: 2, totalTracks: 1
[03/23 22:31:15   3820s] z: 4, totalTracks: 1
[03/23 22:31:15   3820s] z: 6, totalTracks: 1
[03/23 22:31:15   3820s] z: 8, totalTracks: 1
[03/23 22:31:15   3820s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:31:15   3820s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4176.9M, EPOCH TIME: 1679625075.609623
[03/23 22:31:15   3820s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:15   3820s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:15   3820s] 
[03/23 22:31:15   3820s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:31:15   3820s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.017, MEM:4178.4M, EPOCH TIME: 1679625075.626179
[03/23 22:31:15   3820s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4178.4M, EPOCH TIME: 1679625075.626278
[03/23 22:31:15   3820s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:4178.4M, EPOCH TIME: 1679625075.628401
[03/23 22:31:15   3820s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4178.4MB).
[03/23 22:31:15   3820s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.024, MEM:4178.4M, EPOCH TIME: 1679625075.629066
[03/23 22:31:15   3820s] TotalInstCnt at PhyDesignMc Initialization: 2985
[03/23 22:31:15   3820s] ### Creating PhyDesignMc, finished. totSessionCpu=1:03:40 mem=4178.4M
[03/23 22:31:15   3820s] ### Creating RouteCongInterface, started
[03/23 22:31:15   3820s] ### Creating RouteCongInterface, finished
[03/23 22:31:16   3820s] DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 10.00%
[03/23 22:31:16   3820s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 22:31:16   3820s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 22:31:16   3820s] [GPS-DRV] maxDensity (design): 0.95
[03/23 22:31:16   3820s] [GPS-DRV] maxLocalDensity: 1
[03/23 22:31:16   3820s] [GPS-DRV] isLegalOnly: 1
[03/23 22:31:16   3820s] [GPS-DRV] useAllActiveSetupViews: 1
[03/23 22:31:16   3820s] [GPS-DRV] MaintainWNS: 1
[03/23 22:31:16   3820s] [GPS-DRV] All active and enabled setup views
[03/23 22:31:16   3820s] [GPS-DRV]     setupAnalysis
[03/23 22:31:16   3820s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:31:16   3820s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:31:16   3820s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 22:31:16   3820s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 22:31:16   3820s] [GPS-DRV] timing-driven DRV settings
[03/23 22:31:16   3820s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 22:31:16   3820s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4336.7M, EPOCH TIME: 1679625076.018066
[03/23 22:31:16   3820s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4336.7M, EPOCH TIME: 1679625076.018186
[03/23 22:31:16   3820s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:31:16   3820s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:31:16   3820s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:31:16   3820s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 22:31:16   3820s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:31:16   3820s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 22:31:16   3820s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:31:16   3820s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:31:16   3820s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:31:16   3820s] Info: violation cost 145.172806 (cap = 35.400581, tran = 109.772217, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:31:16   3820s] |    27|    61|    -2.89|    26|    26|    -0.19|     0|     0|     0|     0|     0|     0|    -3.79|  -108.83|       0|       0|       0| 32.48%|          |         |
[03/23 22:31:16   3823s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:31:16   3823s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:31:16   3823s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:31:16   3823s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:31:16   3823s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.29|   -21.11|      11|      12|      19| 32.78%| 0:00:00.0|  4540.4M|
[03/23 22:31:16   3823s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:31:16   3823s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:31:16   3823s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:31:16   3823s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.29|   -21.11|       0|       0|       0| 32.78%| 0:00:00.0|  4540.4M|
[03/23 22:31:16   3823s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:31:16   3823s] 
[03/23 22:31:16   3823s] *** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:00.0 mem=4540.4M) ***
[03/23 22:31:16   3823s] 
[03/23 22:31:16   3823s] Begin: glitch net info
[03/23 22:31:16   3823s] glitch slack range: number of glitch nets
[03/23 22:31:16   3823s] glitch slack < -0.32 : 0
[03/23 22:31:16   3823s] -0.32 < glitch slack < -0.28 : 0
[03/23 22:31:16   3823s] -0.28 < glitch slack < -0.24 : 0
[03/23 22:31:16   3823s] -0.24 < glitch slack < -0.2 : 0
[03/23 22:31:16   3823s] -0.2 < glitch slack < -0.16 : 0
[03/23 22:31:16   3823s] -0.16 < glitch slack < -0.12 : 0
[03/23 22:31:16   3823s] -0.12 < glitch slack < -0.08 : 0
[03/23 22:31:16   3823s] -0.08 < glitch slack < -0.04 : 0
[03/23 22:31:16   3823s] -0.04 < glitch slack : 0
[03/23 22:31:16   3823s] End: glitch net info
[03/23 22:31:16   3823s] Total-nets :: 3075, Stn-nets :: 39, ratio :: 1.26829 %, Total-len 336234, Stn-len 13541.1
[03/23 22:31:16   3823s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4380.6M, EPOCH TIME: 1679625076.920494
[03/23 22:31:16   3823s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3008).
[03/23 22:31:16   3823s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:16   3823s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:16   3823s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:16   3823s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.051, REAL:0.037, MEM:4083.3M, EPOCH TIME: 1679625076.957478
[03/23 22:31:16   3823s] TotalInstCnt at PhyDesignMc Destruction: 3008
[03/23 22:31:16   3823s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.27
[03/23 22:31:16   3823s] *** DrvOpt #3 [finish] (optDesign #3) : cpu/real = 0:00:03.4/0:00:01.4 (2.5), totSession cpu/real = 1:03:43.7/0:28:31.6 (2.2), mem = 4083.3M
[03/23 22:31:16   3823s] 
[03/23 22:31:16   3823s] =============================================================================================
[03/23 22:31:16   3823s]  Step TAT Report : DrvOpt #3 / optDesign #3                                     21.14-s109_1
[03/23 22:31:16   3823s] =============================================================================================
[03/23 22:31:16   3823s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:31:16   3823s] ---------------------------------------------------------------------------------------------
[03/23 22:31:16   3823s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 22:31:16   3823s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:16   3823s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 22:31:16   3823s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:16   3823s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:31:16   3823s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:16   3823s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:02.9    3.4
[03/23 22:31:16   3823s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:02.5    4.1
[03/23 22:31:16   3823s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:16   3823s] [ OptEval                ]      3   0:00:00.5  (  37.9 % )     0:00:00.5 /  0:00:02.3    4.3
[03/23 22:31:16   3823s] [ OptCommit              ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:31:16   3823s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.3    3.8
[03/23 22:31:16   3823s] [ IncrDelayCalc          ]     21   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.2    4.2
[03/23 22:31:16   3823s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    3.1
[03/23 22:31:16   3823s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    4.2
[03/23 22:31:16   3823s] [ DrvComputeSummary      ]      3   0:00:00.2  (  13.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 22:31:16   3823s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:16   3823s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    2.6
[03/23 22:31:16   3823s] [ MISC                   ]          0:00:00.4  (  29.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 22:31:16   3823s] ---------------------------------------------------------------------------------------------
[03/23 22:31:16   3823s]  DrvOpt #3 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:03.4    2.5
[03/23 22:31:16   3823s] ---------------------------------------------------------------------------------------------
[03/23 22:31:16   3823s] 
[03/23 22:31:16   3823s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:31:16   3823s] End: GigaOpt DRV Optimization
[03/23 22:31:16   3823s] **optDesign ... cpu = 0:13:46, real = 0:05:15, mem = 3010.3M, totSessionCpu=1:03:44 **
[03/23 22:31:17   3823s]   Timing/DRV Snapshot: (TGT)
[03/23 22:31:17   3823s]      Weighted WNS: -1.342
[03/23 22:31:17   3823s]       All  PG WNS: -1.342
[03/23 22:31:17   3823s]       High PG WNS: -1.342
[03/23 22:31:17   3823s]       All  PG TNS: -21.105
[03/23 22:31:17   3823s]       High PG TNS: -15.388
[03/23 22:31:17   3823s]       Low  PG TNS: -6.983
[03/23 22:31:17   3823s]          Tran DRV: 0 (0)
[03/23 22:31:17   3823s]           Cap DRV: 0 (0)
[03/23 22:31:17   3823s]        Fanout DRV: 0 (18)
[03/23 22:31:17   3823s]            Glitch: 0 (0)
[03/23 22:31:17   3823s]    Category Slack: { [L, -1.342] [H, -1.342] }
[03/23 22:31:17   3823s] 
[03/23 22:31:17   3823s] Checking setup slack degradation ...
[03/23 22:31:17   3823s] 
[03/23 22:31:17   3823s] Recovery Manager:
[03/23 22:31:17   3823s]   Low  Effort WNS Jump: 0.852 (REF: -0.490, TGT: -1.342, Threshold: 0.150) - Trigger
[03/23 22:31:17   3823s]   High Effort WNS Jump: 0.852 (REF: -0.490, TGT: -1.342, Threshold: 0.075) - Trigger
[03/23 22:31:17   3823s]   Low  Effort TNS Jump: 10.777 (REF: -10.328, TGT: -21.105, Threshold: 10.000) - Trigger
[03/23 22:31:17   3823s]   High Effort TNS Jump: 5.436 (REF: -9.952, TGT: -15.388, Threshold: 5.000) - Skip
[03/23 22:31:17   3823s] 
[03/23 22:31:17   3823s] Begin: GigaOpt WNS recovery
[03/23 22:31:17   3823s] Begin: GigaOpt Optimization in WNS mode (Recovery)
[03/23 22:31:17   3823s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -postEco -nativePathGroupFlow -categoryTargetSlacks {  0 -4899 1 -4899 }
[03/23 22:31:17   3823s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:31:17   3823s] End AAE Lib Interpolated Model. (MEM=4208.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:31:17   3823s] *** WnsOpt #2 [begin] (optDesign #3) : totSession cpu/real = 1:03:43.8/0:28:31.7 (2.2), mem = 4208.1M
[03/23 22:31:17   3823s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.28
[03/23 22:31:17   3823s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:31:17   3823s] ### Creating PhyDesignMc. totSessionCpu=1:03:44 mem=4208.1M
[03/23 22:31:17   3823s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:31:17   3823s] OPERPROF: Starting DPlace-Init at level 1, MEM:4208.1M, EPOCH TIME: 1679625077.053588
[03/23 22:31:17   3823s] Processing tracks to init pin-track alignment.
[03/23 22:31:17   3823s] z: 2, totalTracks: 1
[03/23 22:31:17   3823s] z: 4, totalTracks: 1
[03/23 22:31:17   3823s] z: 6, totalTracks: 1
[03/23 22:31:17   3823s] z: 8, totalTracks: 1
[03/23 22:31:17   3823s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:31:17   3823s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4208.1M, EPOCH TIME: 1679625077.058851
[03/23 22:31:17   3823s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:17   3823s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:17   3823s] 
[03/23 22:31:17   3823s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:17   3823s] 
[03/23 22:31:17   3823s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:31:17   3823s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:4209.6M, EPOCH TIME: 1679625077.081956
[03/23 22:31:17   3823s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4209.6M, EPOCH TIME: 1679625077.082096
[03/23 22:31:17   3823s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:4209.6M, EPOCH TIME: 1679625077.084480
[03/23 22:31:17   3823s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4209.6MB).
[03/23 22:31:17   3823s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.032, MEM:4209.6M, EPOCH TIME: 1679625077.085339
[03/23 22:31:17   3823s] TotalInstCnt at PhyDesignMc Initialization: 3008
[03/23 22:31:17   3823s] ### Creating PhyDesignMc, finished. totSessionCpu=1:03:44 mem=4209.6M
[03/23 22:31:17   3823s] ### Creating RouteCongInterface, started
[03/23 22:31:17   3823s] ### Creating RouteCongInterface, finished
[03/23 22:31:17   3824s] *info: 31 clock nets excluded
[03/23 22:31:17   3824s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.4
[03/23 22:31:17   3824s] PathGroup :  reg2reg  TargetSlack : -0.4399 
[03/23 22:31:17   3824s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:31:17   3824s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:31:17   3824s] ** GigaOpt Optimizer WNS Slack -1.292 TNS Slack -21.105 Density 32.78
[03/23 22:31:17   3824s] Optimizer WNS Pass 0
[03/23 22:31:17   3824s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.599| -6.983|
|reg2reg   |-1.292|-15.388|
|HEPG      |-1.292|-15.388|
|All Paths |-1.292|-21.105|
+----------+------+-------+

[03/23 22:31:17   3824s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4387.0M, EPOCH TIME: 1679625077.701152
[03/23 22:31:17   3824s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4387.0M, EPOCH TIME: 1679625077.701277
[03/23 22:31:17   3824s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:31:17   3824s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:31:17   3824s] Active Path Group: reg2reg  
[03/23 22:31:17   3824s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:31:17   3824s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:31:17   3824s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:31:17   3824s] |  -1.292|   -1.292| -15.388|  -21.105|   32.78%|   0:00:00.0| 4387.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:17   3824s] |  -0.871|   -0.871| -13.747|  -19.465|   32.79%|   0:00:00.0| 4516.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:17   3824s] |  -0.841|   -0.841| -13.667|  -19.385|   32.80%|   0:00:00.0| 4516.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:17   3825s] |  -0.807|   -0.807| -13.541|  -19.259|   32.81%|   0:00:00.0| 4518.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:18   3825s] |  -0.784|   -0.784| -13.349|  -19.067|   32.81%|   0:00:01.0| 4520.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:18   3825s] |  -0.761|   -0.761| -13.082|  -18.800|   32.84%|   0:00:00.0| 4561.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:18   3826s] |  -0.748|   -0.748| -13.001|  -18.719|   32.84%|   0:00:00.0| 4561.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:18   3827s] |  -0.742|   -0.742| -12.964|  -18.682|   32.84%|   0:00:00.0| 4562.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:19   3829s] |  -0.721|   -0.721| -12.924|  -18.642|   32.84%|   0:00:01.0| 4562.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:19   3830s] |  -0.703|   -0.703| -12.867|  -18.585|   32.85%|   0:00:00.0| 4562.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:20   3833s] |  -0.696|   -0.696| -12.789|  -18.507|   32.85%|   0:00:01.0| 4562.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:20   3834s] |  -0.694|   -0.694| -12.783|  -18.501|   32.85%|   0:00:00.0| 4562.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:20   3835s] |  -0.694|   -0.694| -12.783|  -18.501|   32.85%|   0:00:00.0| 4562.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:20   3835s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s] *** Finish Core Optimize Step (cpu=0:00:10.5 real=0:00:03.0 mem=4562.6M) ***
[03/23 22:31:20   3835s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:31:20   3835s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:31:20   3835s]   Timing Snapshot: (TGT)
[03/23 22:31:20   3835s]      Weighted WNS: -0.744
[03/23 22:31:20   3835s]       All  PG WNS: -0.744
[03/23 22:31:20   3835s]       High PG WNS: -0.744
[03/23 22:31:20   3835s]       All  PG TNS: -18.501
[03/23 22:31:20   3835s]       High PG TNS: -12.783
[03/23 22:31:20   3835s]       Low  PG TNS: -6.983
[03/23 22:31:20   3835s]    Category Slack: { [L, -0.744] [H, -0.744] }
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s] Checking setup slack degradation ...
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s] Recovery Manager:
[03/23 22:31:20   3835s]   Low  Effort WNS Jump: 0.255 (REF: -0.490, TGT: -0.744, Threshold: 0.150) - Trigger
[03/23 22:31:20   3835s]   High Effort WNS Jump: 0.255 (REF: -0.490, TGT: -0.744, Threshold: 0.075) - Trigger
[03/23 22:31:20   3835s]   Low  Effort TNS Jump: 8.173 (REF: -10.328, TGT: -18.501, Threshold: 10.000) - Skip
[03/23 22:31:20   3835s]   High Effort TNS Jump: 2.831 (REF: -9.952, TGT: -12.783, Threshold: 5.000) - Skip
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s] Active Path Group: default 
[03/23 22:31:20   3835s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:31:20   3835s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:31:20   3835s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:31:20   3835s] |  -0.599|   -0.694|  -6.983|  -18.501|   32.85%|   0:00:00.0| 4562.6M|setupAnalysis|  default| accumulation0/clk_r_REG66_S2/D                     |
[03/23 22:31:20   3835s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:31:20   3835s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:31:20   3835s] |  -0.414|   -0.694|  -6.914|  -18.344|   32.86%|   0:00:00.0| 4562.6M|setupAnalysis|  default| accumulation0/clk_r_REG66_S2/D                     |
[03/23 22:31:20   3835s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4562.6M) ***
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s] *** Finished Optimize Step Cumulative (cpu=0:00:11.0 real=0:00:03.0 mem=4562.6M) ***
[03/23 22:31:20   3835s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.414| -6.914|
|reg2reg   |-0.694|-12.196|
|HEPG      |-0.694|-12.196|
|All Paths |-0.694|-18.344|
+----------+------+-------+

[03/23 22:31:20   3835s] ** GigaOpt Optimizer WNS Slack -0.694 TNS Slack -18.344 Density 32.86
[03/23 22:31:20   3835s] Update Timing Windows (Threshold 0.023) ...
[03/23 22:31:20   3835s] Re Calculate Delays on 25 Nets
[03/23 22:31:20   3835s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.414| -6.921|
|reg2reg   |-0.694|-12.199|
|HEPG      |-0.694|-12.199|
|All Paths |-0.694|-18.354|
+----------+------+-------+

[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s] *** Finish Post Route Setup Fixing (cpu=0:00:11.3 real=0:00:03.0 mem=4562.6M) ***
[03/23 22:31:20   3835s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.4
[03/23 22:31:20   3835s] Total-nets :: 3078, Stn-nets :: 49, ratio :: 1.59194 %, Total-len 336240, Stn-len 16250.6
[03/23 22:31:20   3835s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4402.7M, EPOCH TIME: 1679625080.758104
[03/23 22:31:20   3835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3011).
[03/23 22:31:20   3835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:20   3835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:20   3835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:20   3835s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.035, REAL:0.025, MEM:4098.5M, EPOCH TIME: 1679625080.783029
[03/23 22:31:20   3835s] TotalInstCnt at PhyDesignMc Destruction: 3011
[03/23 22:31:20   3835s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.28
[03/23 22:31:20   3835s] *** WnsOpt #2 [finish] (optDesign #3) : cpu/real = 0:00:11.9/0:00:03.7 (3.2), totSession cpu/real = 1:03:55.7/0:28:35.4 (2.2), mem = 4098.5M
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s] =============================================================================================
[03/23 22:31:20   3835s]  Step TAT Report : WnsOpt #2 / optDesign #3                                     21.14-s109_1
[03/23 22:31:20   3835s] =============================================================================================
[03/23 22:31:20   3835s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:31:20   3835s] ---------------------------------------------------------------------------------------------
[03/23 22:31:20   3835s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 22:31:20   3835s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:20   3835s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 22:31:20   3835s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:20   3835s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:31:20   3835s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:20   3835s] [ TransformInit          ]      1   0:00:00.6  (  14.8 % )     0:00:00.6 /  0:00:00.5    1.0
[03/23 22:31:20   3835s] [ OptimizationStep       ]      2   0:00:00.1  (   1.5 % )     0:00:02.9 /  0:00:10.9    3.8
[03/23 22:31:20   3835s] [ OptSingleIteration     ]     16   0:00:00.0  (   0.7 % )     0:00:02.9 /  0:00:10.9    3.8
[03/23 22:31:20   3835s] [ OptGetWeight           ]     16   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.0
[03/23 22:31:20   3835s] [ OptEval                ]     16   0:00:02.5  (  67.5 % )     0:00:02.5 /  0:00:10.4    4.1
[03/23 22:31:20   3835s] [ OptCommit              ]     16   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 22:31:20   3835s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.7
[03/23 22:31:20   3835s] [ IncrDelayCalc          ]     72   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.2    1.9
[03/23 22:31:20   3835s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.2
[03/23 22:31:20   3835s] [ SetupOptGetWorkingSet  ]     44   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.0    0.8
[03/23 22:31:20   3835s] [ SetupOptGetActiveNode  ]     44   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:20   3835s] [ SetupOptSlackGraph     ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:20   3835s] [ IncrTimingUpdate       ]     21   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 22:31:20   3835s] [ MISC                   ]          0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.3    2.1
[03/23 22:31:20   3835s] ---------------------------------------------------------------------------------------------
[03/23 22:31:20   3835s]  WnsOpt #2 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:11.9    3.2
[03/23 22:31:20   3835s] ---------------------------------------------------------------------------------------------
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:31:20   3835s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4098.5M, EPOCH TIME: 1679625080.785206
[03/23 22:31:20   3835s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4098.5M, EPOCH TIME: 1679625080.785301
[03/23 22:31:20   3835s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4098.5M, EPOCH TIME: 1679625080.785425
[03/23 22:31:20   3835s] Processing tracks to init pin-track alignment.
[03/23 22:31:20   3835s] z: 2, totalTracks: 1
[03/23 22:31:20   3835s] z: 4, totalTracks: 1
[03/23 22:31:20   3835s] z: 6, totalTracks: 1
[03/23 22:31:20   3835s] z: 8, totalTracks: 1
[03/23 22:31:20   3835s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:31:20   3835s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4098.5M, EPOCH TIME: 1679625080.788727
[03/23 22:31:20   3835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:20   3835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:31:20   3835s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.023, REAL:0.023, MEM:4091.2M, EPOCH TIME: 1679625080.811687
[03/23 22:31:20   3835s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4091.2M, EPOCH TIME: 1679625080.811838
[03/23 22:31:20   3835s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.002, REAL:0.002, MEM:4091.2M, EPOCH TIME: 1679625080.814034
[03/23 22:31:20   3835s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4091.2MB).
[03/23 22:31:20   3835s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.030, MEM:4091.2M, EPOCH TIME: 1679625080.814945
[03/23 22:31:20   3835s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.030, MEM:4091.2M, EPOCH TIME: 1679625080.815037
[03/23 22:31:20   3835s] TDRefine: refinePlace mode is spiral
[03/23 22:31:20   3835s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.17
[03/23 22:31:20   3835s] OPERPROF:   Starting RefinePlace at level 2, MEM:4091.2M, EPOCH TIME: 1679625080.815170
[03/23 22:31:20   3835s] *** Starting refinePlace (1:03:56 mem=4091.2M) ***
[03/23 22:31:20   3835s] Total net bbox length = 1.302e+05 (3.814e+04 9.204e+04) (ext = 3.881e+03)
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:20   3835s] (I)      Default pattern map key = PE_top_default.
[03/23 22:31:20   3835s] (I)      Default pattern map key = PE_top_default.
[03/23 22:31:20   3835s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4091.2M, EPOCH TIME: 1679625080.824420
[03/23 22:31:20   3835s] Starting refinePlace ...
[03/23 22:31:20   3835s] (I)      Default pattern map key = PE_top_default.
[03/23 22:31:20   3835s] One DDP V2 for no tweak run.
[03/23 22:31:20   3835s] (I)      Default pattern map key = PE_top_default.
[03/23 22:31:20   3835s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4155.2M, EPOCH TIME: 1679625080.838866
[03/23 22:31:20   3835s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:31:20   3835s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4155.2M, EPOCH TIME: 1679625080.839005
[03/23 22:31:20   3835s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4155.2M, EPOCH TIME: 1679625080.839132
[03/23 22:31:20   3835s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4155.2M, EPOCH TIME: 1679625080.839242
[03/23 22:31:20   3835s] DDP markSite nrRow 135 nrJob 135
[03/23 22:31:20   3835s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4155.2M, EPOCH TIME: 1679625080.839457
[03/23 22:31:20   3835s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4155.2M, EPOCH TIME: 1679625080.839542
[03/23 22:31:20   3835s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:31:20   3835s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4091.2MB) @(1:03:56 - 1:03:56).
[03/23 22:31:20   3835s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:31:20   3835s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:31:20   3835s] 
[03/23 22:31:20   3835s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:31:20   3835s] Move report: legalization moves 5 insts, mean move: 2.88 um, max move: 3.60 um spiral
[03/23 22:31:20   3835s] 	Max move on inst (accumulation0/U7): (146.20, 35.80) --> (146.20, 32.20)
[03/23 22:31:20   3835s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:31:20   3835s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:31:20   3835s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4097.3MB) @(1:03:56 - 1:03:56).
[03/23 22:31:20   3835s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:31:20   3835s] Move report: Detail placement moves 5 insts, mean move: 2.88 um, max move: 3.60 um 
[03/23 22:31:20   3835s] 	Max move on inst (accumulation0/U7): (146.20, 35.80) --> (146.20, 32.20)
[03/23 22:31:20   3835s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4097.3MB
[03/23 22:31:20   3835s] Statistics of distance of Instance movement in refine placement:
[03/23 22:31:20   3835s]   maximum (X+Y) =         3.60 um
[03/23 22:31:20   3835s]   inst (accumulation0/U7) with max move: (146.2, 35.8) -> (146.2, 32.2)
[03/23 22:31:20   3835s]   mean    (X+Y) =         2.88 um
[03/23 22:31:20   3835s] Summary Report:
[03/23 22:31:20   3835s] Instances move: 5 (out of 2982 movable)
[03/23 22:31:20   3835s] Instances flipped: 0
[03/23 22:31:20   3835s] Mean displacement: 2.88 um
[03/23 22:31:20   3835s] Max displacement: 3.60 um (Instance: accumulation0/U7) (146.2, 35.8) -> (146.2, 32.2)
[03/23 22:31:20   3835s] 	Length: 12 sites, height: 1 rows, site name: IBM13SITE, cell type: OAI21X4TR
[03/23 22:31:20   3835s] Total instances moved : 5
[03/23 22:31:20   3835s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.181, REAL:0.109, MEM:4097.3M, EPOCH TIME: 1679625080.933214
[03/23 22:31:20   3835s] Total net bbox length = 1.302e+05 (3.815e+04 9.206e+04) (ext = 3.881e+03)
[03/23 22:31:20   3835s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4097.3MB
[03/23 22:31:20   3835s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4097.3MB) @(1:03:56 - 1:03:56).
[03/23 22:31:20   3835s] *** Finished refinePlace (1:03:56 mem=4097.3M) ***
[03/23 22:31:20   3835s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.17
[03/23 22:31:20   3835s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.192, REAL:0.120, MEM:4097.3M, EPOCH TIME: 1679625080.934765
[03/23 22:31:20   3835s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4097.3M, EPOCH TIME: 1679625080.934851
[03/23 22:31:20   3835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3011).
[03/23 22:31:20   3835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:20   3835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:20   3835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:20   3835s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.031, REAL:0.020, MEM:4091.3M, EPOCH TIME: 1679625080.954961
[03/23 22:31:20   3835s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.254, REAL:0.170, MEM:4091.3M, EPOCH TIME: 1679625080.955103
[03/23 22:31:20   3835s] End: GigaOpt Optimization in WNS mode
[03/23 22:31:20   3835s] End: GigaOpt WNS recovery
[03/23 22:31:20   3835s] Running post route harden opt
[03/23 22:31:20   3835s] Begin: GigaOpt harden opt (Recovery)
[03/23 22:31:20   3835s] GigaOpt Checkpoint: Internal hardenOpt -maxLocalDensity 1.0 -numThreads 6 -postRoute -nativePathGroupFlow -skipLowEffortCategoryOptimization
[03/23 22:31:20   3835s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:31:20   3835s] End AAE Lib Interpolated Model. (MEM=4091.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:31:20   3835s] *** HardenOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:03:56.0/0:28:35.6 (2.2), mem = 4091.3M
[03/23 22:31:20   3835s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.29
[03/23 22:31:20   3835s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:31:20   3835s] ### Creating PhyDesignMc. totSessionCpu=1:03:56 mem=4091.3M
[03/23 22:31:20   3835s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:31:20   3835s] OPERPROF: Starting DPlace-Init at level 1, MEM:4091.3M, EPOCH TIME: 1679625080.979604
[03/23 22:31:20   3835s] Processing tracks to init pin-track alignment.
[03/23 22:31:20   3835s] z: 2, totalTracks: 1
[03/23 22:31:20   3835s] z: 4, totalTracks: 1
[03/23 22:31:20   3835s] z: 6, totalTracks: 1
[03/23 22:31:20   3835s] z: 8, totalTracks: 1
[03/23 22:31:20   3835s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:31:20   3835s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4091.3M, EPOCH TIME: 1679625080.984893
[03/23 22:31:20   3836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:20   3836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:21   3836s] 
[03/23 22:31:21   3836s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:21   3836s] 
[03/23 22:31:21   3836s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:31:21   3836s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.024, MEM:4091.3M, EPOCH TIME: 1679625081.008644
[03/23 22:31:21   3836s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4091.3M, EPOCH TIME: 1679625081.008745
[03/23 22:31:21   3836s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:4091.3M, EPOCH TIME: 1679625081.011141
[03/23 22:31:21   3836s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=4091.3MB).
[03/23 22:31:21   3836s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.032, MEM:4091.3M, EPOCH TIME: 1679625081.011803
[03/23 22:31:21   3836s] TotalInstCnt at PhyDesignMc Initialization: 3011
[03/23 22:31:21   3836s] ### Creating PhyDesignMc, finished. totSessionCpu=1:03:56 mem=4091.3M
[03/23 22:31:21   3836s] ### Creating RouteCongInterface, started
[03/23 22:31:21   3836s] ### Creating RouteCongInterface, finished
[03/23 22:31:21   3836s] *info: 31 clock nets excluded
[03/23 22:31:21   3836s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4385.2M, EPOCH TIME: 1679625081.397280
[03/23 22:31:21   3836s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4385.2M, EPOCH TIME: 1679625081.397437
[03/23 22:31:21   3836s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:31:21   3836s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:31:21   3836s] Active Path Group: reg2reg  
[03/23 22:31:21   3836s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:31:21   3836s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:31:21   3836s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:31:21   3836s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:31:21   3836s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:31:21   3836s] |  -0.694|   -0.694| -12.199|  -18.354|   32.86%|   0:00:00.0| 4385.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:21   3836s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:31:21   3836s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:31:21   3836s] |  -0.694|   -0.694| -11.984|  -18.139|   32.92%|   0:00:00.0| 4576.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:21   3836s] |  -0.694|   -0.694| -11.967|  -18.122|   32.92%|   0:00:00.0| 4576.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:21   3836s] |  -0.694|   -0.694| -11.935|  -18.090|   32.93%|   0:00:00.0| 4576.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:31:21   3836s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:31:21   3836s] 
[03/23 22:31:21   3836s] *** Finish post-Route Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4576.3M) ***
[03/23 22:31:21   3836s] 
[03/23 22:31:21   3836s] *** Finish post-Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4576.3M) ***
[03/23 22:31:21   3836s] Total-nets :: 3081, Stn-nets :: 55, ratio :: 1.78513 %, Total-len 336240, Stn-len 18699.7
[03/23 22:31:21   3836s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4416.5M, EPOCH TIME: 1679625081.601647
[03/23 22:31:21   3836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3014).
[03/23 22:31:21   3836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:21   3836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:21   3836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:21   3836s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.023, MEM:4109.2M, EPOCH TIME: 1679625081.624983
[03/23 22:31:21   3836s] TotalInstCnt at PhyDesignMc Destruction: 3014
[03/23 22:31:21   3836s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.29
[03/23 22:31:21   3836s] *** HardenOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.9/0:00:00.6 (1.3), totSession cpu/real = 1:03:56.9/0:28:36.3 (2.2), mem = 4109.2M
[03/23 22:31:21   3836s] 
[03/23 22:31:21   3836s] =============================================================================================
[03/23 22:31:21   3836s]  Step TAT Report : HardenOpt #1 / optDesign #3                                  21.14-s109_1
[03/23 22:31:21   3836s] =============================================================================================
[03/23 22:31:21   3836s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:31:21   3836s] ---------------------------------------------------------------------------------------------
[03/23 22:31:21   3836s] [ SlackTraversorInit     ]      2   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:31:21   3836s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:21   3836s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 22:31:21   3836s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:21   3836s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:31:21   3836s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:21   3836s] [ TransformInit          ]      1   0:00:00.3  (  50.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:31:21   3836s] [ OptimizationStep       ]      1   0:00:00.0  (   3.1 % )     0:00:00.2 /  0:00:00.4    2.1
[03/23 22:31:21   3836s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.3    2.4
[03/23 22:31:21   3836s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:21   3836s] [ OptEval                ]      5   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.2    3.3
[03/23 22:31:21   3836s] [ OptCommit              ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:21   3836s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.1
[03/23 22:31:21   3836s] [ IncrDelayCalc          ]     13   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    2.4
[03/23 22:31:21   3836s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:21   3836s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:21   3836s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:31:21   3836s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.5
[03/23 22:31:21   3836s] [ MISC                   ]          0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 22:31:21   3836s] ---------------------------------------------------------------------------------------------
[03/23 22:31:21   3836s]  HardenOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.9    1.3
[03/23 22:31:21   3836s] ---------------------------------------------------------------------------------------------
[03/23 22:31:21   3836s] 
[03/23 22:31:21   3836s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:31:21   3836s] End: GigaOpt harden opt
[03/23 22:31:21   3836s] GigaOpt: Skipping TNS recovery
[03/23 22:31:21   3836s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:31:21   3836s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4109.2M, EPOCH TIME: 1679625081.628610
[03/23 22:31:21   3836s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4109.2M, EPOCH TIME: 1679625081.628681
[03/23 22:31:21   3836s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4109.2M, EPOCH TIME: 1679625081.628804
[03/23 22:31:21   3836s] Processing tracks to init pin-track alignment.
[03/23 22:31:21   3836s] z: 2, totalTracks: 1
[03/23 22:31:21   3836s] z: 4, totalTracks: 1
[03/23 22:31:21   3836s] z: 6, totalTracks: 1
[03/23 22:31:21   3836s] z: 8, totalTracks: 1
[03/23 22:31:21   3836s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:31:21   3836s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4109.2M, EPOCH TIME: 1679625081.633598
[03/23 22:31:21   3836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:21   3836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:21   3836s] 
[03/23 22:31:21   3836s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:21   3836s] 
[03/23 22:31:21   3836s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:31:21   3836s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.025, REAL:0.024, MEM:4102.0M, EPOCH TIME: 1679625081.657842
[03/23 22:31:21   3836s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4102.0M, EPOCH TIME: 1679625081.657942
[03/23 22:31:21   3836s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:4102.0M, EPOCH TIME: 1679625081.660170
[03/23 22:31:21   3836s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4102.0MB).
[03/23 22:31:21   3836s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.033, REAL:0.032, MEM:4102.0M, EPOCH TIME: 1679625081.660957
[03/23 22:31:21   3836s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.034, REAL:0.032, MEM:4102.0M, EPOCH TIME: 1679625081.661013
[03/23 22:31:21   3836s] TDRefine: refinePlace mode is spiral
[03/23 22:31:21   3836s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.18
[03/23 22:31:21   3836s] OPERPROF:   Starting RefinePlace at level 2, MEM:4102.0M, EPOCH TIME: 1679625081.661135
[03/23 22:31:21   3836s] *** Starting refinePlace (1:03:57 mem=4102.0M) ***
[03/23 22:31:21   3836s] Total net bbox length = 1.315e+05 (3.819e+04 9.332e+04) (ext = 3.881e+03)
[03/23 22:31:21   3836s] 
[03/23 22:31:21   3836s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:21   3836s] (I)      Default pattern map key = PE_top_default.
[03/23 22:31:21   3836s] (I)      Default pattern map key = PE_top_default.
[03/23 22:31:21   3836s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4102.0M, EPOCH TIME: 1679625081.667350
[03/23 22:31:21   3836s] Starting refinePlace ...
[03/23 22:31:21   3836s] (I)      Default pattern map key = PE_top_default.
[03/23 22:31:21   3836s] One DDP V2 for no tweak run.
[03/23 22:31:21   3836s] (I)      Default pattern map key = PE_top_default.
[03/23 22:31:21   3836s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4166.0M, EPOCH TIME: 1679625081.681104
[03/23 22:31:21   3836s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:31:21   3836s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4166.0M, EPOCH TIME: 1679625081.681245
[03/23 22:31:21   3836s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4166.0M, EPOCH TIME: 1679625081.681374
[03/23 22:31:21   3836s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4166.0M, EPOCH TIME: 1679625081.681480
[03/23 22:31:21   3836s] DDP markSite nrRow 135 nrJob 135
[03/23 22:31:21   3836s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4166.0M, EPOCH TIME: 1679625081.681723
[03/23 22:31:21   3836s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.001, MEM:4166.0M, EPOCH TIME: 1679625081.681782
[03/23 22:31:21   3836s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:31:21   3836s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4102.0MB) @(1:03:57 - 1:03:57).
[03/23 22:31:21   3836s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:31:21   3836s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:31:21   3836s] 
[03/23 22:31:21   3836s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:31:21   3837s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:31:21   3837s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:31:21   3837s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:31:21   3837s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4102.0MB) @(1:03:57 - 1:03:57).
[03/23 22:31:21   3837s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:31:21   3837s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:31:21   3837s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4102.0MB
[03/23 22:31:21   3837s] Statistics of distance of Instance movement in refine placement:
[03/23 22:31:21   3837s]   maximum (X+Y) =         0.00 um
[03/23 22:31:21   3837s]   mean    (X+Y) =         0.00 um
[03/23 22:31:21   3837s] Summary Report:
[03/23 22:31:21   3837s] Instances move: 0 (out of 2985 movable)
[03/23 22:31:21   3837s] Instances flipped: 0
[03/23 22:31:21   3837s] Mean displacement: 0.00 um
[03/23 22:31:21   3837s] Max displacement: 0.00 um 
[03/23 22:31:21   3837s] Total instances moved : 0
[03/23 22:31:21   3837s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.173, REAL:0.105, MEM:4102.0M, EPOCH TIME: 1679625081.772441
[03/23 22:31:21   3837s] Total net bbox length = 1.315e+05 (3.819e+04 9.332e+04) (ext = 3.881e+03)
[03/23 22:31:21   3837s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4102.0MB
[03/23 22:31:21   3837s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4102.0MB) @(1:03:57 - 1:03:57).
[03/23 22:31:21   3837s] *** Finished refinePlace (1:03:57 mem=4102.0M) ***
[03/23 22:31:21   3837s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.18
[03/23 22:31:21   3837s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.180, REAL:0.113, MEM:4102.0M, EPOCH TIME: 1679625081.773761
[03/23 22:31:21   3837s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4102.0M, EPOCH TIME: 1679625081.773850
[03/23 22:31:21   3837s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3014).
[03/23 22:31:21   3837s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:21   3837s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:21   3837s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:21   3837s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.037, REAL:0.023, MEM:4102.0M, EPOCH TIME: 1679625081.796638
[03/23 22:31:21   3837s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.251, REAL:0.168, MEM:4102.0M, EPOCH TIME: 1679625081.796788
[03/23 22:31:21   3837s] {MMLU 0 31 3081}
[03/23 22:31:21   3837s] ### Creating LA Mngr. totSessionCpu=1:03:57 mem=4102.0M
[03/23 22:31:21   3837s] ### Creating LA Mngr, finished. totSessionCpu=1:03:57 mem=4102.0M
[03/23 22:31:21   3837s] Default Rule : ""
[03/23 22:31:21   3837s] Non Default Rules :
[03/23 22:31:21   3837s] Worst Slack : -0.744 ns
[03/23 22:31:21   3837s] 
[03/23 22:31:21   3837s] Start Assign Priority Nets ...
[03/23 22:31:21   3837s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:31:21   3837s] Existing Priority Nets 0 (0.0%)
[03/23 22:31:21   3837s] Total Assign Priority Nets 91 (3.0%)
[03/23 22:31:21   3837s] 
[03/23 22:31:21   3837s] Set Prefer Layer Routing Effort ...
[03/23 22:31:21   3837s] Total Net(3081) IPOed(6) PreferLayer(0) -> MediumEffort(0)
[03/23 22:31:21   3837s] 
[03/23 22:31:21   3837s] {MMLU 0 31 3081}
[03/23 22:31:21   3837s] ### Creating LA Mngr. totSessionCpu=1:03:57 mem=4121.1M
[03/23 22:31:21   3837s] ### Creating LA Mngr, finished. totSessionCpu=1:03:57 mem=4121.1M
[03/23 22:31:21   3837s] #optDebug: Start CG creation (mem=4121.1M)
[03/23 22:31:21   3837s]  ...initializing CG  maxDriveDist 1648.410000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 164.841000 
[03/23 22:31:21   3837s] (cpu=0:00:00.1, mem=4152.3M)
[03/23 22:31:21   3837s]  ...processing cgPrt (cpu=0:00:00.1, mem=4152.3M)
[03/23 22:31:21   3837s]  ...processing cgEgp (cpu=0:00:00.1, mem=4152.3M)
[03/23 22:31:21   3837s]  ...processing cgPbk (cpu=0:00:00.1, mem=4152.3M)
[03/23 22:31:21   3837s]  ...processing cgNrb(cpu=0:00:00.1, mem=4152.3M)
[03/23 22:31:21   3837s]  ...processing cgObs (cpu=0:00:00.1, mem=4152.3M)
[03/23 22:31:21   3837s]  ...processing cgCon (cpu=0:00:00.1, mem=4152.3M)
[03/23 22:31:21   3837s]  ...processing cgPdm (cpu=0:00:00.1, mem=4152.3M)
[03/23 22:31:21   3837s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4152.3M)
[03/23 22:31:21   3837s] Default Rule : ""
[03/23 22:31:21   3837s] Non Default Rules :
[03/23 22:31:21   3837s] Worst Slack : -0.744 ns
[03/23 22:31:21   3837s] 
[03/23 22:31:21   3837s] Start Assign Priority Nets ...
[03/23 22:31:21   3837s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:31:21   3837s] Existing Priority Nets 0 (0.0%)
[03/23 22:31:21   3837s] Total Assign Priority Nets 91 (3.0%)
[03/23 22:31:21   3837s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4152.3M, EPOCH TIME: 1679625081.970709
[03/23 22:31:21   3837s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:21   3837s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:21   3837s] 
[03/23 22:31:21   3837s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:21   3837s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:4152.3M, EPOCH TIME: 1679625081.993771
[03/23 22:31:21   3837s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:31:21   3837s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:22   3837s] 
------------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.694  | -0.694  | -0.414  |
|           TNS (ns):| -18.090 | -11.935 | -6.921  |
|    Violating Paths:|   81    |   52    |   35    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:31:22   3837s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4246.2M, EPOCH TIME: 1679625082.122337
[03/23 22:31:22   3837s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:22   3837s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:22   3837s] 
[03/23 22:31:22   3837s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:31:22   3837s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:4247.7M, EPOCH TIME: 1679625082.137341
[03/23 22:31:22   3837s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:31:22   3837s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:31:22   3837s] Density: 32.928%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:13:59, real = 0:05:21, mem = 2975.6M, totSessionCpu=1:03:58 **
[03/23 22:31:22   3837s] **INFO: flowCheckPoint #7 GlobalDetailRoute
[03/23 22:31:22   3837s] {MMLU 0 31 3081}
[03/23 22:31:22   3837s] ### Creating LA Mngr. totSessionCpu=1:03:58 mem=4055.2M
[03/23 22:31:22   3837s] ### Creating LA Mngr, finished. totSessionCpu=1:03:58 mem=4055.2M
[03/23 22:31:22   3837s] -routeWithEco false                       # bool, default=false
[03/23 22:31:22   3837s] -routeSelectedNetOnly false               # bool, default=false
[03/23 22:31:22   3837s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 22:31:22   3837s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 22:31:22   3837s] Existing Dirty Nets : 55
[03/23 22:31:22   3837s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 22:31:22   3837s] Reset Dirty Nets : 55
[03/23 22:31:22   3837s] *** EcoRoute #2 [begin] (optDesign #3) : totSession cpu/real = 1:03:57.5/0:28:36.8 (2.2), mem = 4055.2M
[03/23 22:31:22   3837s] 
[03/23 22:31:22   3837s] globalDetailRoute
[03/23 22:31:22   3837s] 
[03/23 22:31:22   3837s] #Start globalDetailRoute on Thu Mar 23 22:31:22 2023
[03/23 22:31:22   3837s] #
[03/23 22:31:22   3837s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:31:22   3837s] ### Time Record (Pre Callback) is installed.
[03/23 22:31:22   3837s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_Jic2Hs.rcdb.d/PE_top.rcdb.d': 3684 access done (mem: 4055.164M)
[03/23 22:31:22   3837s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:31:22   3837s] ### Time Record (DB Import) is installed.
[03/23 22:31:22   3837s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:31:22   3837s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:31:22   3837s] ### Net info: total nets: 3083
[03/23 22:31:22   3837s] ### Net info: dirty nets: 0
[03/23 22:31:22   3837s] ### Net info: marked as disconnected nets: 0
[03/23 22:31:22   3837s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:31:22   3837s] #num needed restored net=0
[03/23 22:31:22   3837s] #need_extraction net=0 (total=3083)
[03/23 22:31:22   3837s] ### Net info: fully routed nets: 3070
[03/23 22:31:22   3837s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:31:22   3837s] ### Net info: unrouted nets: 11
[03/23 22:31:22   3837s] ### Net info: re-extraction nets: 0
[03/23 22:31:22   3837s] ### Net info: ignored nets: 0
[03/23 22:31:22   3837s] ### Net info: skip routing nets: 0
[03/23 22:31:22   3837s] ### import design signature (393): route=2064606414 fixed_route=1874458814 flt_obj=0 vio=736972302 swire=282492057 shield_wire=1 net_attr=2015020280 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=1134956150 pin_access=1008152404 inst_pattern=1
[03/23 22:31:22   3837s] ### Time Record (DB Import) is uninstalled.
[03/23 22:31:22   3837s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:31:22   3837s] #RTESIG:78da9594cb6ac3301045bbee570c4a162934ae666cebb14c21dbb484b45be3c47230f801
[03/23 22:31:22   3837s] #       b60c6dbfbe4a2885945472bcd41cdf918fc69acddfd75b60841126cb01b9ce10365b222e
[03/23 22:31:22   3837s] #       482d51907e22cc5ce9ed99ddcfe62faf3b8c53c0889f1f58947597db471807d3c360acad
[03/23 22:31:22   3837s] #       dae3c30f972094793d1858ecbbaebeca9016974cf1d9e64d7580c294f958db3fb88825d8
[03/23 22:31:22   3837s] #       7ef4250a95006bbbd630580cb67785ab98e408ecdc39c0c571a8a3749b628d29aab1f167
[03/23 22:31:22   3837s] #       29a9410bc9b9448445d55a7334fd5552cb14587fc89aae3075b4af5a7fb0d63a681a912e
[03/23 22:31:22   3837s] #       ddf94de3e9f46ec26f4a4f650c44910c0f9170f5e0b70914132039c19254046cb5d9ad37
[03/23 22:31:22   3837s] #       9bd56eebd78e522390ff241d23a64d072a0c0e372ae5d2069bb745de172ecfb463f31f29
[03/23 22:31:22   3837s] #       7fff030fa579b0a7162ac410470c332a0d3248dcd9ca3ffcaa084502895f3ca19cd0cee9
[03/23 22:31:22   3837s] #       0c324e113b41813d11b91b25b255e3d6b2b2aa4d46a9bb2a855b2aa3e3d7bf6fdf7d03b3
[03/23 22:31:22   3837s] #       43b176
[03/23 22:31:22   3837s] #
[03/23 22:31:22   3837s] #Skip comparing routing design signature in db-snapshot flow
[03/23 22:31:22   3837s] ### Time Record (Data Preparation) is installed.
[03/23 22:31:22   3837s] #RTESIG:78da95944d6bc3300c8677deaf106e0f1dac99a524fe3876d06b374ab76b481ba704f201
[03/23 22:31:22   3837s] #       8903db7efddc32061d9d9dfa683d7e25bf923d9bbfafb7c008234c9603729d216cb6445c
[03/23 22:31:22   3837s] #       905aa220fd4498b9d0db33bb9fcd5f5e7718a780113f2f58947597db471807d3c360acad
[03/23 22:31:22   3837s] #       dae3c30f972094793d1858ecbbaebeca9016974cf1d9e64d7580c294f958db3fb88825d8
[03/23 22:31:22   3837s] #       7ef4290a95006bbbd630580cb67781ab98e408ec9c39c0c57128a37445b1c614d5d8f8b5
[03/23 22:31:22   3837s] #       94d4a085e45c22c2a26aad399afe2aa9650aac3f644d57983ada57ad5f586b1d741a912e
[03/23 22:31:22   3837s] #       bdf33b8da7eedd84dfa49eca188822191e22e1e2c1bb0914132039c125a908d86ab35b6f
[03/23 22:31:22   3837s] #       36abddd66f3b4a8d40fe4e3a464c9b0e54181c6e54caa90d366f8bbc2f9c9e69c7e63f52
[03/23 22:31:22   3837s] #       febe030fa57930a72635e9a9a0162a24461c31cca834c82071676bfee12f89502490f83b
[03/23 22:31:22   3837s] #       442827a473be0719e7253b41819a88dcd713d9aa717b5959d526a3d4fda9c26d95d1f1eb
[03/23 22:31:22   3837s] #       dfd377df25cdbe2e
[03/23 22:31:22   3837s] #
[03/23 22:31:22   3837s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:31:22   3837s] ### Time Record (Global Routing) is installed.
[03/23 22:31:22   3837s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:31:22   3838s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:31:22   3838s] #Total number of routable nets = 3081.
[03/23 22:31:22   3838s] #Total number of nets in the design = 3083.
[03/23 22:31:22   3838s] #127 routable nets do not have any wires.
[03/23 22:31:22   3838s] #2954 routable nets have routed wires.
[03/23 22:31:22   3838s] #127 nets will be global routed.
[03/23 22:31:22   3838s] #16 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:31:22   3838s] #192 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:31:22   3838s] #Using multithreading with 6 threads.
[03/23 22:31:22   3838s] ### Time Record (Data Preparation) is installed.
[03/23 22:31:22   3838s] #Start routing data preparation on Thu Mar 23 22:31:22 2023
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:31:22   3838s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:31:22   3838s] #Voltage range [0.000 - 1.200] has 3081 nets.
[03/23 22:31:22   3838s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:31:22   3838s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:31:22   3838s] #Build and mark too close pins for the same net.
[03/23 22:31:22   3838s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:31:22   3838s] #Initial pin access analysis.
[03/23 22:31:22   3838s] #Detail pin access analysis.
[03/23 22:31:22   3838s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:31:22   3838s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:31:22   3838s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:31:22   3838s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:31:22   3838s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:31:22   3838s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:31:22   3838s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:31:22   3838s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:31:22   3838s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:31:22   3838s] #Processed 85/0 dirty instances, 52/3 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(69 insts marked dirty, reset pre-exisiting dirty flag on 72 insts, 0 nets marked need extraction)
[03/23 22:31:22   3838s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2982.43 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] #Regenerating Ggrids automatically.
[03/23 22:31:22   3838s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:31:22   3838s] #Using automatically generated G-grids.
[03/23 22:31:22   3838s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:31:22   3838s] #Done routing data preparation.
[03/23 22:31:22   3838s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2984.32 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #Finished routing data preparation on Thu Mar 23 22:31:22 2023
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #Cpu time = 00:00:00
[03/23 22:31:22   3838s] #Elapsed time = 00:00:00
[03/23 22:31:22   3838s] #Increased memory = 6.16 (MB)
[03/23 22:31:22   3838s] #Total memory = 2984.32 (MB)
[03/23 22:31:22   3838s] #Peak memory = 3527.60 (MB)
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:31:22   3838s] ### Time Record (Global Routing) is installed.
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #Start global routing on Thu Mar 23 22:31:22 2023
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #Start global routing initialization on Thu Mar 23 22:31:22 2023
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #Number of eco nets is 116
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #Start global routing data preparation on Thu Mar 23 22:31:22 2023
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 22:31:22 2023 with memory = 2984.32 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.04 [6]--
[03/23 22:31:22   3838s] #Start routing resource analysis on Thu Mar 23 22:31:22 2023
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] ### init_is_bin_blocked starts on Thu Mar 23 22:31:22 2023 with memory = 2984.32 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3838s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 22:31:22 2023 with memory = 2984.32 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --4.40 [6]--
[03/23 22:31:22   3838s] ### adjust_flow_cap starts on Thu Mar 23 22:31:22 2023 with memory = 2983.25 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.10 [6]--
[03/23 22:31:22   3838s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3838s] ### set_via_blocked starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.08 [6]--
[03/23 22:31:22   3838s] ### copy_flow starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.11 [6]--
[03/23 22:31:22   3838s] #Routing resource analysis is done on Thu Mar 23 22:31:22 2023
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] ### report_flow_cap starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] #  Resource Analysis:
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 22:31:22   3838s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 22:31:22   3838s] #  --------------------------------------------------------------
[03/23 22:31:22   3838s] #  M2             V         191         558        2294     3.05%
[03/23 22:31:22   3838s] #  M3             H         216        1033        2294    57.59%
[03/23 22:31:22   3838s] #  M4             V         192         557        2294    44.25%
[03/23 22:31:22   3838s] #  --------------------------------------------------------------
[03/23 22:31:22   3838s] #  Total                    599      77.17%        6882    34.96%
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #  174 nets (5.64%) with 1 preferred extra spacing.
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.94 [6]--
[03/23 22:31:22   3838s] ### analyze_m2_tracks starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3838s] ### report_initial_resource starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3838s] ### mark_pg_pins_accessibility starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.97 [6]--
[03/23 22:31:22   3838s] ### set_net_region starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #Global routing data preparation is done on Thu Mar 23 22:31:22 2023
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] ### prepare_level starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### init level 1 starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3838s] ### Level 1 hgrid = 37 X 62
[03/23 22:31:22   3838s] ### prepare_level_flow starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3838s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #Global routing initialization is done on Thu Mar 23 22:31:22 2023
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #start global routing iteration 1...
[03/23 22:31:22   3838s] ### init_flow_edge starts on Thu Mar 23 22:31:22 2023 with memory = 2983.86 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.53 [6]--
[03/23 22:31:22   3838s] ### routing at level 1 (topmost level) iter 0
[03/23 22:31:22   3838s] ### measure_qor starts on Thu Mar 23 22:31:22 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### measure_congestion starts on Thu Mar 23 22:31:22 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3838s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --4.73 [6]--
[03/23 22:31:22   3838s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #start global routing iteration 2...
[03/23 22:31:22   3838s] ### routing at level 1 (topmost level) iter 1
[03/23 22:31:22   3838s] ### measure_qor starts on Thu Mar 23 22:31:22 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### measure_congestion starts on Thu Mar 23 22:31:22 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3838s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --3.49 [6]--
[03/23 22:31:22   3838s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #start global routing iteration 3...
[03/23 22:31:22   3838s] ### routing at level 1 (topmost level) iter 2
[03/23 22:31:22   3838s] ### measure_qor starts on Thu Mar 23 22:31:22 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### measure_congestion starts on Thu Mar 23 22:31:22 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3838s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --5.04 [6]--
[03/23 22:31:22   3838s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3838s] #
[03/23 22:31:22   3838s] #start global routing iteration 4...
[03/23 22:31:22   3839s] ### routing at level 1 (topmost level) iter 3
[03/23 22:31:22   3839s] ### measure_qor starts on Thu Mar 23 22:31:22 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3839s] ### measure_congestion starts on Thu Mar 23 22:31:22 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3839s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:22   3839s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --2.73 [6]--
[03/23 22:31:22   3839s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:22   3839s] #
[03/23 22:31:22   3839s] ### route_end starts on Thu Mar 23 22:31:22 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:31:23   3839s] #Total number of routable nets = 3081.
[03/23 22:31:23   3839s] #Total number of nets in the design = 3083.
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] #3081 routable nets have routed wires.
[03/23 22:31:23   3839s] #16 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:31:23   3839s] #192 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] #Routed nets constraints summary:
[03/23 22:31:23   3839s] #------------------------------------------------------------------
[03/23 22:31:23   3839s] #        Rules   Pref Extra Space   Expansion Ratio   Unconstrained  
[03/23 22:31:23   3839s] #------------------------------------------------------------------
[03/23 22:31:23   3839s] #      Default                 15                 1             111  
[03/23 22:31:23   3839s] #------------------------------------------------------------------
[03/23 22:31:23   3839s] #        Total                 15                 1             111  
[03/23 22:31:23   3839s] #------------------------------------------------------------------
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] #Routing constraints summary of the whole design:
[03/23 22:31:23   3839s] #---------------------------------------------------------------------------------
[03/23 22:31:23   3839s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:31:23   3839s] #---------------------------------------------------------------------------------
[03/23 22:31:23   3839s] #      Default                174                14             29            2873  
[03/23 22:31:23   3839s] #---------------------------------------------------------------------------------
[03/23 22:31:23   3839s] #        Total                174                14             29            2873  
[03/23 22:31:23   3839s] #---------------------------------------------------------------------------------
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:31:23 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.01 [6]--
[03/23 22:31:23   3839s] ### cal_base_flow starts on Thu Mar 23 22:31:23 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### init_flow_edge starts on Thu Mar 23 22:31:23 2023 with memory = 2983.93 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.12 [6]--
[03/23 22:31:23   3839s] ### cal_flow starts on Thu Mar 23 22:31:23 2023 with memory = 2984.05 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:23   3839s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.01 [6]--
[03/23 22:31:23   3839s] ### report_overcon starts on Thu Mar 23 22:31:23 2023 with memory = 2984.05 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] #                 OverCon       OverCon       OverCon          
[03/23 22:31:23   3839s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/23 22:31:23   3839s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[03/23 22:31:23   3839s] #  --------------------------------------------------------------------------
[03/23 22:31:23   3839s] #  M2          144(6.37%)     33(1.46%)      2(0.09%)   (7.92%)     0.76  
[03/23 22:31:23   3839s] #  M3           23(1.23%)      2(0.11%)      2(0.11%)   (1.44%)     0.79  
[03/23 22:31:23   3839s] #  M4           14(0.72%)      0(0.00%)      0(0.00%)   (0.72%)     0.70  
[03/23 22:31:23   3839s] #  --------------------------------------------------------------------------
[03/23 22:31:23   3839s] #     Total    181(2.98%)     35(0.58%)      4(0.07%)   (3.62%)
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/23 22:31:23   3839s] #  Overflow after GR: 0.44% H + 3.18% V
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:23   3839s] ### cal_base_flow starts on Thu Mar 23 22:31:23 2023 with memory = 2984.05 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### init_flow_edge starts on Thu Mar 23 22:31:23 2023 with memory = 2984.05 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.12 [6]--
[03/23 22:31:23   3839s] ### cal_flow starts on Thu Mar 23 22:31:23 2023 with memory = 2984.05 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:23   3839s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.01 [6]--
[03/23 22:31:23   3839s] ### generate_cong_map_content starts on Thu Mar 23 22:31:23 2023 with memory = 2984.05 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.17 [6]--
[03/23 22:31:23   3839s] ### update starts on Thu Mar 23 22:31:23 2023 with memory = 2984.05 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] #Complete Global Routing.
[03/23 22:31:23   3839s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:31:23   3839s] #Total wire length = 340348 um.
[03/23 22:31:23   3839s] #Total half perimeter of net bounding box = 138966 um.
[03/23 22:31:23   3839s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:31:23   3839s] #Total wire length on LAYER M2 = 162255 um.
[03/23 22:31:23   3839s] #Total wire length on LAYER M3 = 85103 um.
[03/23 22:31:23   3839s] #Total wire length on LAYER M4 = 92990 um.
[03/23 22:31:23   3839s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:31:23   3839s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:31:23   3839s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:31:23   3839s] #Total wire length on LAYER LM = 0 um.
[03/23 22:31:23   3839s] #Total number of vias = 65884
[03/23 22:31:23   3839s] #Total number of multi-cut vias = 2931 (  4.4%)
[03/23 22:31:23   3839s] #Total number of single cut vias = 62953 ( 95.6%)
[03/23 22:31:23   3839s] #Up-Via Summary (total 65884):
[03/23 22:31:23   3839s] #                   single-cut          multi-cut      Total
[03/23 22:31:23   3839s] #-----------------------------------------------------------
[03/23 22:31:23   3839s] # M1              9985 ( 97.3%)       275 (  2.7%)      10260
[03/23 22:31:23   3839s] # M2             26578 ( 95.6%)      1224 (  4.4%)      27802
[03/23 22:31:23   3839s] # M3             26390 ( 94.9%)      1432 (  5.1%)      27822
[03/23 22:31:23   3839s] #-----------------------------------------------------------
[03/23 22:31:23   3839s] #                62953 ( 95.6%)      2931 (  4.4%)      65884 
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] #Total number of involved priority nets 2
[03/23 22:31:23   3839s] #Maximum src to sink distance for priority net 969.3
[03/23 22:31:23   3839s] #Average of max src_to_sink distance for priority net 559.6
[03/23 22:31:23   3839s] #Average of ave src_to_sink distance for priority net 95.5
[03/23 22:31:23   3839s] ### update cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.76 [6]--
[03/23 22:31:23   3839s] ### report_overcon starts on Thu Mar 23 22:31:23 2023 with memory = 2986.88 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.98 [6]--
[03/23 22:31:23   3839s] ### report_overcon starts on Thu Mar 23 22:31:23 2023 with memory = 2986.88 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] #Max overcon = 3 tracks.
[03/23 22:31:23   3839s] #Total overcon = 3.62%.
[03/23 22:31:23   3839s] #Worst layer Gcell overcon rate = 1.44%.
[03/23 22:31:23   3839s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:31:23   3839s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.17 [6]--
[03/23 22:31:23   3839s] ### global_route design signature (396): route=869194209 net_attr=2015474763
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] #Global routing statistics:
[03/23 22:31:23   3839s] #Cpu time = 00:00:01
[03/23 22:31:23   3839s] #Elapsed time = 00:00:00
[03/23 22:31:23   3839s] #Increased memory = -0.27 (MB)
[03/23 22:31:23   3839s] #Total memory = 2984.05 (MB)
[03/23 22:31:23   3839s] #Peak memory = 3527.60 (MB)
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] #Finished global routing on Thu Mar 23 22:31:23 2023
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] #
[03/23 22:31:23   3839s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:31:23   3839s] ### Time Record (Data Preparation) is installed.
[03/23 22:31:23   3839s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:31:23   3839s] ### track-assign external-init starts on Thu Mar 23 22:31:23 2023 with memory = 2984.05 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### Time Record (Track Assignment) is installed.
[03/23 22:31:23   3839s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:31:23   3839s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.79 [6]--
[03/23 22:31:23   3839s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2984.05 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### track-assign engine-init starts on Thu Mar 23 22:31:23 2023 with memory = 2984.05 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] ### Time Record (Track Assignment) is installed.
[03/23 22:31:23   3839s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.96 [6]--
[03/23 22:31:23   3839s] ### track-assign core-engine starts on Thu Mar 23 22:31:23 2023 with memory = 2984.05 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3839s] #Start Track Assignment.
[03/23 22:31:23   3839s] #Done with 19 horizontal wires in 2 hboxes and 51 vertical wires in 2 hboxes.
[03/23 22:31:23   3839s] #Done with 5 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
[03/23 22:31:23   3839s] #Complete Track Assignment.
[03/23 22:31:23   3840s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:31:23   3840s] #Total wire length = 340378 um.
[03/23 22:31:23   3840s] #Total half perimeter of net bounding box = 138966 um.
[03/23 22:31:23   3840s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:31:23   3840s] #Total wire length on LAYER M2 = 162283 um.
[03/23 22:31:23   3840s] #Total wire length on LAYER M3 = 85090 um.
[03/23 22:31:23   3840s] #Total wire length on LAYER M4 = 93004 um.
[03/23 22:31:23   3840s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:31:23   3840s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:31:23   3840s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:31:23   3840s] #Total wire length on LAYER LM = 0 um.
[03/23 22:31:23   3840s] #Total number of vias = 65884
[03/23 22:31:23   3840s] #Total number of multi-cut vias = 2931 (  4.4%)
[03/23 22:31:23   3840s] #Total number of single cut vias = 62953 ( 95.6%)
[03/23 22:31:23   3840s] #Up-Via Summary (total 65884):
[03/23 22:31:23   3840s] #                   single-cut          multi-cut      Total
[03/23 22:31:23   3840s] #-----------------------------------------------------------
[03/23 22:31:23   3840s] # M1              9985 ( 97.3%)       275 (  2.7%)      10260
[03/23 22:31:23   3840s] # M2             26578 ( 95.6%)      1224 (  4.4%)      27802
[03/23 22:31:23   3840s] # M3             26390 ( 94.9%)      1432 (  5.1%)      27822
[03/23 22:31:23   3840s] #-----------------------------------------------------------
[03/23 22:31:23   3840s] #                62953 ( 95.6%)      2931 (  4.4%)      65884 
[03/23 22:31:23   3840s] #
[03/23 22:31:23   3840s] ### track_assign design signature (399): route=582109566
[03/23 22:31:23   3840s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:3.4 GB --1.14 [6]--
[03/23 22:31:23   3840s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:31:23   3840s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2983.44 (MB), peak = 3527.60 (MB)
[03/23 22:31:23   3840s] #
[03/23 22:31:23   3840s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 22:31:23   3840s] #Cpu time = 00:00:02
[03/23 22:31:23   3840s] #Elapsed time = 00:00:02
[03/23 22:31:23   3840s] #Increased memory = 5.28 (MB)
[03/23 22:31:23   3840s] #Total memory = 2983.44 (MB)
[03/23 22:31:23   3840s] #Peak memory = 3527.60 (MB)
[03/23 22:31:23   3840s] #Using multithreading with 6 threads.
[03/23 22:31:23   3840s] ### Time Record (Detail Routing) is installed.
[03/23 22:31:23   3840s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:31:23   3840s] #
[03/23 22:31:23   3840s] #Start Detail Routing..
[03/23 22:31:23   3840s] #start initial detail routing ...
[03/23 22:31:23   3840s] ### Design has 0 dirty nets, 2046 dirty-areas)
[03/23 22:31:25   3849s] # ECO: 15.0% of the total area was rechecked for DRC, and 70.0% required routing.
[03/23 22:31:25   3849s] #   number of violations = 1715
[03/23 22:31:25   3849s] #
[03/23 22:31:25   3849s] #    By Layer and Type :
[03/23 22:31:25   3849s] #	         MetSpc    Short     Loop   CutSpc      Mar   Totals
[03/23 22:31:25   3849s] #	M1            0        0        0        3        0        3
[03/23 22:31:25   3849s] #	M2            0      392        0       12        4      408
[03/23 22:31:25   3849s] #	M3            1      716        1       88        0      806
[03/23 22:31:25   3849s] #	M4            0      498        0        0        0      498
[03/23 22:31:25   3849s] #	Totals        1     1606        1      103        4     1715
[03/23 22:31:25   3849s] #69 out of 3014 instances (2.3%) need to be verified(marked ipoed), dirty area = 0.9%.
[03/23 22:31:25   3849s] #0.0% of the total area is being checked for drcs
[03/23 22:31:25   3849s] #0.0% of the total area was checked
[03/23 22:31:25   3849s] ### Routing stats: routing = 74.41% drc-check-only = 11.20% dirty-area = 37.01%
[03/23 22:31:25   3849s] #   number of violations = 65
[03/23 22:31:25   3849s] #
[03/23 22:31:25   3849s] #    By Layer and Type :
[03/23 22:31:25   3849s] #	          Short   CutSpc   Totals
[03/23 22:31:25   3849s] #	M1            0        0        0
[03/23 22:31:25   3849s] #	M2            4        0        4
[03/23 22:31:25   3849s] #	M3           18        7       25
[03/23 22:31:25   3849s] #	M4           36        0       36
[03/23 22:31:25   3849s] #	Totals       58        7       65
[03/23 22:31:25   3849s] #cpu time = 00:00:10, elapsed time = 00:00:02, memory = 2985.52 (MB), peak = 3527.60 (MB)
[03/23 22:31:25   3850s] #start 1st optimization iteration ...
[03/23 22:31:29   3868s] ### Routing stats: routing = 77.94% drc-check-only = 7.67% dirty-area = 37.01%
[03/23 22:31:29   3868s] #   number of violations = 63
[03/23 22:31:29   3868s] #
[03/23 22:31:29   3868s] #    By Layer and Type :
[03/23 22:31:29   3868s] #	         MetSpc    Short   Totals
[03/23 22:31:29   3868s] #	M1            0        0        0
[03/23 22:31:29   3868s] #	M2            1        0        1
[03/23 22:31:29   3868s] #	M3            0       24       24
[03/23 22:31:29   3868s] #	M4            0       38       38
[03/23 22:31:29   3868s] #	Totals        1       62       63
[03/23 22:31:29   3868s] #    number of process antenna violations = 277
[03/23 22:31:29   3868s] #cpu time = 00:00:18, elapsed time = 00:00:04, memory = 2985.49 (MB), peak = 3527.60 (MB)
[03/23 22:31:29   3868s] #start 2nd optimization iteration ...
[03/23 22:31:34   3888s] ### Routing stats: routing = 78.60% drc-check-only = 7.02% dirty-area = 37.01%
[03/23 22:31:34   3888s] #   number of violations = 51
[03/23 22:31:34   3888s] #
[03/23 22:31:34   3888s] #    By Layer and Type :
[03/23 22:31:34   3888s] #	          Short   CutSpc   Totals
[03/23 22:31:34   3888s] #	M1            0        0        0
[03/23 22:31:34   3888s] #	M2            1        0        1
[03/23 22:31:34   3888s] #	M3           15        1       16
[03/23 22:31:34   3888s] #	M4           34        0       34
[03/23 22:31:34   3888s] #	Totals       50        1       51
[03/23 22:31:34   3888s] #    number of process antenna violations = 292
[03/23 22:31:34   3888s] #cpu time = 00:00:20, elapsed time = 00:00:05, memory = 2984.92 (MB), peak = 3527.60 (MB)
[03/23 22:31:34   3888s] #start 3rd optimization iteration ...
[03/23 22:31:37   3901s] ### Routing stats: routing = 78.68% drc-check-only = 6.93% dirty-area = 37.01%
[03/23 22:31:37   3901s] #   number of violations = 35
[03/23 22:31:37   3901s] #
[03/23 22:31:37   3901s] #    By Layer and Type :
[03/23 22:31:37   3901s] #	          Short   CutSpc   Totals
[03/23 22:31:37   3901s] #	M1            0        0        0
[03/23 22:31:37   3901s] #	M2            0        0        0
[03/23 22:31:37   3901s] #	M3            9        1       10
[03/23 22:31:37   3901s] #	M4           25        0       25
[03/23 22:31:37   3901s] #	Totals       34        1       35
[03/23 22:31:37   3901s] #    number of process antenna violations = 289
[03/23 22:31:37   3901s] #cpu time = 00:00:13, elapsed time = 00:00:03, memory = 2984.23 (MB), peak = 3527.60 (MB)
[03/23 22:31:37   3901s] #start 4th optimization iteration ...
[03/23 22:31:41   3917s] ### Routing stats: routing = 79.42% drc-check-only = 6.19% dirty-area = 37.01%
[03/23 22:31:41   3917s] #   number of violations = 37
[03/23 22:31:41   3917s] #
[03/23 22:31:41   3917s] #    By Layer and Type :
[03/23 22:31:41   3917s] #	          Short   CutSpc   Totals
[03/23 22:31:41   3917s] #	M1            0        0        0
[03/23 22:31:41   3917s] #	M2            1        0        1
[03/23 22:31:41   3917s] #	M3           14        1       15
[03/23 22:31:41   3917s] #	M4           21        0       21
[03/23 22:31:41   3917s] #	Totals       36        1       37
[03/23 22:31:41   3917s] #    number of process antenna violations = 285
[03/23 22:31:41   3917s] #cpu time = 00:00:16, elapsed time = 00:00:03, memory = 2983.57 (MB), peak = 3527.60 (MB)
[03/23 22:31:41   3917s] #start 5th optimization iteration ...
[03/23 22:31:44   3930s] ### Routing stats: routing = 79.47% drc-check-only = 6.15% dirty-area = 37.01%
[03/23 22:31:44   3930s] #   number of violations = 29
[03/23 22:31:44   3930s] #
[03/23 22:31:44   3930s] #    By Layer and Type :
[03/23 22:31:44   3930s] #	          Short   Totals
[03/23 22:31:44   3930s] #	M1            0        0
[03/23 22:31:44   3930s] #	M2            0        0
[03/23 22:31:44   3930s] #	M3            9        9
[03/23 22:31:44   3930s] #	M4           20       20
[03/23 22:31:44   3930s] #	Totals       29       29
[03/23 22:31:44   3930s] #    number of process antenna violations = 282
[03/23 22:31:44   3930s] #cpu time = 00:00:12, elapsed time = 00:00:03, memory = 2983.85 (MB), peak = 3527.60 (MB)
[03/23 22:31:44   3930s] #start 6th optimization iteration ...
[03/23 22:31:51   3950s] ### Routing stats: routing = 80.08% drc-check-only = 5.54% dirty-area = 37.01%
[03/23 22:31:51   3950s] #   number of violations = 33
[03/23 22:31:51   3950s] #
[03/23 22:31:51   3950s] #    By Layer and Type :
[03/23 22:31:51   3950s] #	          Short   Totals
[03/23 22:31:51   3950s] #	M1            0        0
[03/23 22:31:51   3950s] #	M2            1        1
[03/23 22:31:51   3950s] #	M3            8        8
[03/23 22:31:51   3950s] #	M4           24       24
[03/23 22:31:51   3950s] #	Totals       33       33
[03/23 22:31:51   3950s] #    number of process antenna violations = 285
[03/23 22:31:51   3950s] #cpu time = 00:00:20, elapsed time = 00:00:07, memory = 2990.32 (MB), peak = 3527.60 (MB)
[03/23 22:31:51   3951s] #start 7th optimization iteration ...
[03/23 22:31:55   3960s] ### Routing stats: routing = 80.08% drc-check-only = 5.54% dirty-area = 37.01%
[03/23 22:31:55   3960s] #   number of violations = 23
[03/23 22:31:55   3960s] #
[03/23 22:31:55   3960s] #    By Layer and Type :
[03/23 22:31:55   3960s] #	          Short   Totals
[03/23 22:31:55   3960s] #	M1            0        0
[03/23 22:31:55   3960s] #	M2            1        1
[03/23 22:31:55   3960s] #	M3            6        6
[03/23 22:31:55   3960s] #	M4           16       16
[03/23 22:31:55   3960s] #	Totals       23       23
[03/23 22:31:55   3960s] #    number of process antenna violations = 289
[03/23 22:31:55   3960s] #cpu time = 00:00:09, elapsed time = 00:00:04, memory = 2989.55 (MB), peak = 3527.60 (MB)
[03/23 22:31:55   3960s] #start 8th optimization iteration ...
[03/23 22:31:59   3969s] ### Routing stats: routing = 80.08% drc-check-only = 5.54% dirty-area = 37.01%
[03/23 22:31:59   3969s] #   number of violations = 19
[03/23 22:31:59   3969s] #
[03/23 22:31:59   3969s] #    By Layer and Type :
[03/23 22:31:59   3969s] #	          Short   Totals
[03/23 22:31:59   3969s] #	M1            0        0
[03/23 22:31:59   3969s] #	M2            1        1
[03/23 22:31:59   3969s] #	M3            4        4
[03/23 22:31:59   3969s] #	M4           14       14
[03/23 22:31:59   3969s] #	Totals       19       19
[03/23 22:32:00   3969s] #cpu time = 00:00:09, elapsed time = 00:00:04, memory = 2989.21 (MB), peak = 3527.60 (MB)
[03/23 22:32:00   3969s] #start 9th optimization iteration ...
[03/23 22:32:01   3973s] ### Routing stats: routing = 80.08% drc-check-only = 5.54% dirty-area = 37.01%
[03/23 22:32:01   3973s] #   number of violations = 18
[03/23 22:32:01   3973s] #
[03/23 22:32:01   3973s] #    By Layer and Type :
[03/23 22:32:01   3973s] #	          Short   Totals
[03/23 22:32:01   3973s] #	M1            0        0
[03/23 22:32:01   3973s] #	M2            0        0
[03/23 22:32:01   3973s] #	M3            6        6
[03/23 22:32:01   3973s] #	M4           12       12
[03/23 22:32:01   3973s] #	Totals       18       18
[03/23 22:32:01   3973s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2987.43 (MB), peak = 3527.60 (MB)
[03/23 22:32:01   3973s] #start 10th optimization iteration ...
[03/23 22:32:03   3977s] ### Routing stats: routing = 80.08% drc-check-only = 5.54% dirty-area = 37.01%
[03/23 22:32:03   3977s] #   number of violations = 23
[03/23 22:32:03   3977s] #
[03/23 22:32:03   3977s] #    By Layer and Type :
[03/23 22:32:03   3977s] #	          Short   CutSpc   Totals
[03/23 22:32:03   3977s] #	M1            0        0        0
[03/23 22:32:03   3977s] #	M2            0        0        0
[03/23 22:32:03   3977s] #	M3            7        1        8
[03/23 22:32:03   3977s] #	M4           15        0       15
[03/23 22:32:03   3977s] #	Totals       22        1       23
[03/23 22:32:03   3977s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2986.12 (MB), peak = 3527.60 (MB)
[03/23 22:32:03   3977s] #start 11th optimization iteration ...
[03/23 22:32:07   3985s] ### Routing stats: routing = 80.08% drc-check-only = 5.54% dirty-area = 37.01%
[03/23 22:32:07   3985s] #   number of violations = 22
[03/23 22:32:07   3985s] #
[03/23 22:32:07   3985s] #    By Layer and Type :
[03/23 22:32:07   3985s] #	          Short   Totals
[03/23 22:32:07   3985s] #	M1            0        0
[03/23 22:32:07   3985s] #	M2            0        0
[03/23 22:32:07   3985s] #	M3            6        6
[03/23 22:32:07   3985s] #	M4           16       16
[03/23 22:32:07   3985s] #	Totals       22       22
[03/23 22:32:07   3985s] #cpu time = 00:00:08, elapsed time = 00:00:05, memory = 2985.80 (MB), peak = 3527.60 (MB)
[03/23 22:32:07   3985s] #start 12th optimization iteration ...
[03/23 22:32:11   3991s] ### Routing stats: routing = 80.08% drc-check-only = 5.54% dirty-area = 37.01%
[03/23 22:32:11   3991s] #   number of violations = 25
[03/23 22:32:11   3991s] #
[03/23 22:32:11   3991s] #    By Layer and Type :
[03/23 22:32:11   3991s] #	          Short   Totals
[03/23 22:32:11   3991s] #	M1            0        0
[03/23 22:32:11   3991s] #	M2            1        1
[03/23 22:32:11   3991s] #	M3            9        9
[03/23 22:32:11   3991s] #	M4           15       15
[03/23 22:32:11   3991s] #	Totals       25       25
[03/23 22:32:11   3991s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 2985.36 (MB), peak = 3527.60 (MB)
[03/23 22:32:11   3991s] #start 13th optimization iteration ...
[03/23 22:32:15   4000s] ### Routing stats: routing = 80.08% drc-check-only = 5.54% dirty-area = 37.01%
[03/23 22:32:15   4000s] #   number of violations = 21
[03/23 22:32:15   4000s] #
[03/23 22:32:15   4000s] #    By Layer and Type :
[03/23 22:32:15   4000s] #	          Short   CutSpc   Totals
[03/23 22:32:15   4000s] #	M1            0        0        0
[03/23 22:32:15   4000s] #	M2            0        0        0
[03/23 22:32:15   4000s] #	M3            5        1        6
[03/23 22:32:15   4000s] #	M4           15        0       15
[03/23 22:32:15   4000s] #	Totals       20        1       21
[03/23 22:32:15   4000s] #cpu time = 00:00:09, elapsed time = 00:00:05, memory = 2985.88 (MB), peak = 3527.60 (MB)
[03/23 22:32:15   4000s] #start 14th optimization iteration ...
[03/23 22:32:18   4005s] ### Routing stats: routing = 80.08% drc-check-only = 5.54% dirty-area = 37.01%
[03/23 22:32:18   4005s] #   number of violations = 19
[03/23 22:32:18   4005s] #
[03/23 22:32:18   4005s] #    By Layer and Type :
[03/23 22:32:18   4005s] #	          Short   Totals
[03/23 22:32:18   4005s] #	M1            0        0
[03/23 22:32:18   4005s] #	M2            1        1
[03/23 22:32:18   4005s] #	M3            2        2
[03/23 22:32:18   4005s] #	M4           16       16
[03/23 22:32:18   4005s] #	Totals       19       19
[03/23 22:32:18   4005s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2985.80 (MB), peak = 3527.60 (MB)
[03/23 22:32:18   4005s] #start 15th optimization iteration ...
[03/23 22:32:21   4011s] ### Routing stats: routing = 80.08% drc-check-only = 5.54% dirty-area = 37.01%
[03/23 22:32:21   4011s] #   number of violations = 17
[03/23 22:32:21   4011s] #
[03/23 22:32:21   4011s] #    By Layer and Type :
[03/23 22:32:21   4011s] #	          Short   Totals
[03/23 22:32:21   4011s] #	M1            0        0
[03/23 22:32:21   4011s] #	M2            1        1
[03/23 22:32:21   4011s] #	M3            3        3
[03/23 22:32:21   4011s] #	M4           13       13
[03/23 22:32:21   4011s] #	Totals       17       17
[03/23 22:32:21   4011s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 2985.26 (MB), peak = 3527.60 (MB)
[03/23 22:32:21   4011s] #start 16th optimization iteration ...
[03/23 22:32:31   4025s] ### Routing stats: routing = 80.60% drc-check-only = 5.01% dirty-area = 37.01%
[03/23 22:32:31   4025s] #   number of violations = 21
[03/23 22:32:31   4025s] #
[03/23 22:32:31   4025s] #    By Layer and Type :
[03/23 22:32:31   4025s] #	          Short   Totals
[03/23 22:32:31   4025s] #	M1            0        0
[03/23 22:32:31   4025s] #	M2            0        0
[03/23 22:32:31   4025s] #	M3            8        8
[03/23 22:32:31   4025s] #	M4           13       13
[03/23 22:32:31   4025s] #	Totals       21       21
[03/23 22:32:31   4025s] #cpu time = 00:00:15, elapsed time = 00:00:10, memory = 2986.02 (MB), peak = 3527.60 (MB)
[03/23 22:32:31   4025s] #start 17th optimization iteration ...
[03/23 22:32:43   4041s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:32:43   4041s] #   number of violations = 18
[03/23 22:32:43   4041s] #
[03/23 22:32:43   4041s] #    By Layer and Type :
[03/23 22:32:43   4041s] #	          Short   Totals
[03/23 22:32:43   4041s] #	M1            0        0
[03/23 22:32:43   4041s] #	M2            0        0
[03/23 22:32:43   4041s] #	M3            6        6
[03/23 22:32:43   4041s] #	M4           12       12
[03/23 22:32:43   4041s] #	Totals       18       18
[03/23 22:32:43   4041s] #cpu time = 00:00:16, elapsed time = 00:00:12, memory = 2987.20 (MB), peak = 3527.60 (MB)
[03/23 22:32:43   4041s] #start 18th optimization iteration ...
[03/23 22:32:48   4051s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:32:48   4051s] #   number of violations = 23
[03/23 22:32:48   4051s] #
[03/23 22:32:48   4051s] #    By Layer and Type :
[03/23 22:32:48   4051s] #	          Short   Totals
[03/23 22:32:48   4051s] #	M1            0        0
[03/23 22:32:48   4051s] #	M2            0        0
[03/23 22:32:48   4051s] #	M3            4        4
[03/23 22:32:48   4051s] #	M4           19       19
[03/23 22:32:48   4051s] #	Totals       23       23
[03/23 22:32:48   4051s] #cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2987.96 (MB), peak = 3527.60 (MB)
[03/23 22:32:48   4051s] #start 19th optimization iteration ...
[03/23 22:32:52   4058s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:32:52   4058s] #   number of violations = 18
[03/23 22:32:52   4058s] #
[03/23 22:32:52   4058s] #    By Layer and Type :
[03/23 22:32:52   4058s] #	          Short   Totals
[03/23 22:32:52   4058s] #	M1            0        0
[03/23 22:32:52   4058s] #	M2            0        0
[03/23 22:32:52   4058s] #	M3            4        4
[03/23 22:32:52   4058s] #	M4           14       14
[03/23 22:32:52   4058s] #	Totals       18       18
[03/23 22:32:52   4058s] #cpu time = 00:00:07, elapsed time = 00:00:04, memory = 2987.98 (MB), peak = 3527.60 (MB)
[03/23 22:32:52   4058s] #start 20th optimization iteration ...
[03/23 22:32:53   4061s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:32:53   4061s] #   number of violations = 12
[03/23 22:32:53   4061s] #
[03/23 22:32:53   4061s] #    By Layer and Type :
[03/23 22:32:53   4061s] #	          Short   Totals
[03/23 22:32:53   4061s] #	M1            0        0
[03/23 22:32:53   4061s] #	M2            0        0
[03/23 22:32:53   4061s] #	M3            3        3
[03/23 22:32:53   4061s] #	M4            9        9
[03/23 22:32:53   4061s] #	Totals       12       12
[03/23 22:32:53   4061s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2985.41 (MB), peak = 3527.60 (MB)
[03/23 22:32:53   4061s] #start 21th optimization iteration ...
[03/23 22:32:58   4069s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:32:58   4069s] #   number of violations = 18
[03/23 22:32:58   4069s] #
[03/23 22:32:58   4069s] #    By Layer and Type :
[03/23 22:32:58   4069s] #	          Short   Totals
[03/23 22:32:58   4069s] #	M1            0        0
[03/23 22:32:58   4069s] #	M2            0        0
[03/23 22:32:58   4069s] #	M3            2        2
[03/23 22:32:58   4069s] #	M4           16       16
[03/23 22:32:58   4069s] #	Totals       18       18
[03/23 22:32:58   4069s] #cpu time = 00:00:07, elapsed time = 00:00:05, memory = 2984.91 (MB), peak = 3527.60 (MB)
[03/23 22:32:58   4069s] #start 22th optimization iteration ...
[03/23 22:33:00   4072s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:00   4072s] #   number of violations = 16
[03/23 22:33:00   4072s] #
[03/23 22:33:00   4072s] #    By Layer and Type :
[03/23 22:33:00   4072s] #	          Short   Totals
[03/23 22:33:00   4072s] #	M1            0        0
[03/23 22:33:00   4072s] #	M2            0        0
[03/23 22:33:00   4072s] #	M3            1        1
[03/23 22:33:00   4072s] #	M4           15       15
[03/23 22:33:00   4072s] #	Totals       16       16
[03/23 22:33:00   4072s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2985.88 (MB), peak = 3527.60 (MB)
[03/23 22:33:00   4072s] #start 23th optimization iteration ...
[03/23 22:33:04   4078s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:04   4078s] #   number of violations = 13
[03/23 22:33:04   4078s] #
[03/23 22:33:04   4078s] #    By Layer and Type :
[03/23 22:33:04   4078s] #	          Short   Totals
[03/23 22:33:04   4078s] #	M1            0        0
[03/23 22:33:04   4078s] #	M2            0        0
[03/23 22:33:04   4078s] #	M3            1        1
[03/23 22:33:04   4078s] #	M4           12       12
[03/23 22:33:04   4078s] #	Totals       13       13
[03/23 22:33:04   4078s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 2986.05 (MB), peak = 3527.60 (MB)
[03/23 22:33:04   4078s] #start 24th optimization iteration ...
[03/23 22:33:06   4082s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:06   4082s] #   number of violations = 13
[03/23 22:33:06   4082s] #
[03/23 22:33:06   4082s] #    By Layer and Type :
[03/23 22:33:06   4082s] #	          Short   Totals
[03/23 22:33:06   4082s] #	M1            0        0
[03/23 22:33:06   4082s] #	M2            0        0
[03/23 22:33:06   4082s] #	M3            1        1
[03/23 22:33:06   4082s] #	M4           12       12
[03/23 22:33:06   4082s] #	Totals       13       13
[03/23 22:33:06   4082s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2985.91 (MB), peak = 3527.60 (MB)
[03/23 22:33:06   4082s] #start 25th optimization iteration ...
[03/23 22:33:07   4085s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:07   4085s] #   number of violations = 14
[03/23 22:33:07   4085s] #
[03/23 22:33:07   4085s] #    By Layer and Type :
[03/23 22:33:07   4085s] #	          Short   Totals
[03/23 22:33:07   4085s] #	M1            0        0
[03/23 22:33:07   4085s] #	M2            0        0
[03/23 22:33:07   4085s] #	M3            1        1
[03/23 22:33:07   4085s] #	M4           13       13
[03/23 22:33:07   4085s] #	Totals       14       14
[03/23 22:33:07   4085s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2985.05 (MB), peak = 3527.60 (MB)
[03/23 22:33:07   4085s] #start 26th optimization iteration ...
[03/23 22:33:10   4090s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:10   4090s] #   number of violations = 18
[03/23 22:33:10   4090s] #
[03/23 22:33:10   4090s] #    By Layer and Type :
[03/23 22:33:10   4090s] #	          Short   Totals
[03/23 22:33:10   4090s] #	M1            0        0
[03/23 22:33:10   4090s] #	M2            0        0
[03/23 22:33:10   4090s] #	M3            2        2
[03/23 22:33:10   4090s] #	M4           16       16
[03/23 22:33:10   4090s] #	Totals       18       18
[03/23 22:33:10   4090s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2985.00 (MB), peak = 3527.60 (MB)
[03/23 22:33:10   4090s] #start 27th optimization iteration ...
[03/23 22:33:14   4096s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:14   4096s] #   number of violations = 18
[03/23 22:33:14   4096s] #
[03/23 22:33:14   4096s] #    By Layer and Type :
[03/23 22:33:14   4096s] #	          Short   Totals
[03/23 22:33:14   4096s] #	M1            0        0
[03/23 22:33:14   4096s] #	M2            0        0
[03/23 22:33:14   4096s] #	M3            2        2
[03/23 22:33:14   4096s] #	M4           16       16
[03/23 22:33:14   4096s] #	Totals       18       18
[03/23 22:33:14   4096s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2984.82 (MB), peak = 3527.60 (MB)
[03/23 22:33:14   4096s] #start 28th optimization iteration ...
[03/23 22:33:17   4101s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:17   4101s] #   number of violations = 17
[03/23 22:33:17   4101s] #
[03/23 22:33:17   4101s] #    By Layer and Type :
[03/23 22:33:17   4101s] #	          Short   Totals
[03/23 22:33:17   4101s] #	M1            0        0
[03/23 22:33:17   4101s] #	M2            0        0
[03/23 22:33:17   4101s] #	M3            2        2
[03/23 22:33:17   4101s] #	M4           15       15
[03/23 22:33:17   4101s] #	Totals       17       17
[03/23 22:33:17   4101s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2984.44 (MB), peak = 3527.60 (MB)
[03/23 22:33:17   4101s] #start 29th optimization iteration ...
[03/23 22:33:19   4104s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:19   4104s] #   number of violations = 16
[03/23 22:33:19   4104s] #
[03/23 22:33:19   4104s] #    By Layer and Type :
[03/23 22:33:19   4104s] #	          Short   Totals
[03/23 22:33:19   4104s] #	M1            0        0
[03/23 22:33:19   4104s] #	M2            0        0
[03/23 22:33:19   4104s] #	M3            2        2
[03/23 22:33:19   4104s] #	M4           14       14
[03/23 22:33:19   4104s] #	Totals       16       16
[03/23 22:33:19   4104s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2984.37 (MB), peak = 3527.60 (MB)
[03/23 22:33:19   4104s] #start 30th optimization iteration ...
[03/23 22:33:20   4107s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:20   4107s] #   number of violations = 13
[03/23 22:33:20   4107s] #
[03/23 22:33:20   4107s] #    By Layer and Type :
[03/23 22:33:20   4107s] #	          Short   Totals
[03/23 22:33:20   4107s] #	M1            0        0
[03/23 22:33:20   4107s] #	M2            0        0
[03/23 22:33:20   4107s] #	M3            1        1
[03/23 22:33:20   4107s] #	M4           12       12
[03/23 22:33:20   4107s] #	Totals       13       13
[03/23 22:33:20   4107s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2984.63 (MB), peak = 3527.60 (MB)
[03/23 22:33:20   4107s] #start 31th optimization iteration ...
[03/23 22:33:22   4111s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:22   4111s] #   number of violations = 14
[03/23 22:33:22   4111s] #
[03/23 22:33:22   4111s] #    By Layer and Type :
[03/23 22:33:22   4111s] #	          Short   Totals
[03/23 22:33:22   4111s] #	M1            0        0
[03/23 22:33:22   4111s] #	M2            0        0
[03/23 22:33:22   4111s] #	M3            0        0
[03/23 22:33:22   4111s] #	M4           14       14
[03/23 22:33:22   4111s] #	Totals       14       14
[03/23 22:33:22   4111s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2984.36 (MB), peak = 3527.60 (MB)
[03/23 22:33:22   4111s] #start 32th optimization iteration ...
[03/23 22:33:23   4113s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:23   4113s] #   number of violations = 12
[03/23 22:33:23   4113s] #
[03/23 22:33:23   4113s] #    By Layer and Type :
[03/23 22:33:23   4113s] #	          Short   Totals
[03/23 22:33:23   4113s] #	M1            0        0
[03/23 22:33:23   4113s] #	M2            0        0
[03/23 22:33:23   4113s] #	M3            0        0
[03/23 22:33:23   4113s] #	M4           12       12
[03/23 22:33:23   4113s] #	Totals       12       12
[03/23 22:33:23   4113s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2983.68 (MB), peak = 3527.60 (MB)
[03/23 22:33:23   4113s] #start 33th optimization iteration ...
[03/23 22:33:26   4117s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:26   4117s] #   number of violations = 13
[03/23 22:33:26   4117s] #
[03/23 22:33:26   4117s] #    By Layer and Type :
[03/23 22:33:26   4117s] #	          Short   Totals
[03/23 22:33:26   4117s] #	M1            0        0
[03/23 22:33:26   4117s] #	M2            0        0
[03/23 22:33:26   4117s] #	M3            1        1
[03/23 22:33:26   4117s] #	M4           12       12
[03/23 22:33:26   4117s] #	Totals       13       13
[03/23 22:33:26   4117s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2983.12 (MB), peak = 3527.60 (MB)
[03/23 22:33:26   4117s] #start 34th optimization iteration ...
[03/23 22:33:26   4118s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:26   4118s] #   number of violations = 14
[03/23 22:33:26   4118s] #
[03/23 22:33:26   4118s] #    By Layer and Type :
[03/23 22:33:26   4118s] #	          Short   CutSpc   Totals
[03/23 22:33:26   4118s] #	M1            0        0        0
[03/23 22:33:26   4118s] #	M2            0        0        0
[03/23 22:33:26   4118s] #	M3            2        1        3
[03/23 22:33:26   4118s] #	M4           11        0       11
[03/23 22:33:26   4118s] #	Totals       13        1       14
[03/23 22:33:26   4118s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2983.02 (MB), peak = 3527.60 (MB)
[03/23 22:33:26   4118s] #start 35th optimization iteration ...
[03/23 22:33:28   4120s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:28   4120s] #   number of violations = 19
[03/23 22:33:28   4120s] #
[03/23 22:33:28   4120s] #    By Layer and Type :
[03/23 22:33:28   4120s] #	          Short   Totals
[03/23 22:33:28   4120s] #	M1            0        0
[03/23 22:33:28   4120s] #	M2            0        0
[03/23 22:33:28   4120s] #	M3            1        1
[03/23 22:33:28   4120s] #	M4           18       18
[03/23 22:33:28   4120s] #	Totals       19       19
[03/23 22:33:28   4120s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2983.32 (MB), peak = 3527.60 (MB)
[03/23 22:33:28   4120s] #start 36th optimization iteration ...
[03/23 22:33:29   4122s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:29   4122s] #   number of violations = 17
[03/23 22:33:29   4122s] #
[03/23 22:33:29   4122s] #    By Layer and Type :
[03/23 22:33:29   4122s] #	          Short   Totals
[03/23 22:33:29   4122s] #	M1            0        0
[03/23 22:33:29   4122s] #	M2            0        0
[03/23 22:33:29   4122s] #	M3            1        1
[03/23 22:33:29   4122s] #	M4           16       16
[03/23 22:33:29   4122s] #	Totals       17       17
[03/23 22:33:29   4122s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2982.31 (MB), peak = 3527.60 (MB)
[03/23 22:33:29   4122s] #start 37th optimization iteration ...
[03/23 22:33:30   4124s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:30   4124s] #   number of violations = 15
[03/23 22:33:30   4124s] #
[03/23 22:33:30   4124s] #    By Layer and Type :
[03/23 22:33:30   4124s] #	          Short   CutSpc   Totals
[03/23 22:33:30   4124s] #	M1            0        0        0
[03/23 22:33:30   4124s] #	M2            0        0        0
[03/23 22:33:30   4124s] #	M3            0        1        1
[03/23 22:33:30   4124s] #	M4           14        0       14
[03/23 22:33:30   4124s] #	Totals       14        1       15
[03/23 22:33:30   4124s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2981.38 (MB), peak = 3527.60 (MB)
[03/23 22:33:30   4124s] #start 38th optimization iteration ...
[03/23 22:33:31   4125s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:31   4125s] #   number of violations = 16
[03/23 22:33:31   4125s] #
[03/23 22:33:31   4125s] #    By Layer and Type :
[03/23 22:33:31   4125s] #	          Short   Totals
[03/23 22:33:31   4125s] #	M1            0        0
[03/23 22:33:31   4125s] #	M2            0        0
[03/23 22:33:31   4125s] #	M3            1        1
[03/23 22:33:31   4125s] #	M4           15       15
[03/23 22:33:31   4125s] #	Totals       16       16
[03/23 22:33:31   4125s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2983.18 (MB), peak = 3527.60 (MB)
[03/23 22:33:31   4125s] #start 39th optimization iteration ...
[03/23 22:33:31   4126s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:31   4126s] #   number of violations = 15
[03/23 22:33:31   4126s] #
[03/23 22:33:31   4126s] #    By Layer and Type :
[03/23 22:33:31   4126s] #	          Short   Totals
[03/23 22:33:31   4126s] #	M1            0        0
[03/23 22:33:31   4126s] #	M2            0        0
[03/23 22:33:31   4126s] #	M3            1        1
[03/23 22:33:31   4126s] #	M4           14       14
[03/23 22:33:31   4126s] #	Totals       15       15
[03/23 22:33:31   4126s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2982.41 (MB), peak = 3527.60 (MB)
[03/23 22:33:31   4126s] #start 40th optimization iteration ...
[03/23 22:33:32   4128s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:32   4128s] #   number of violations = 15
[03/23 22:33:32   4128s] #
[03/23 22:33:32   4128s] #    By Layer and Type :
[03/23 22:33:32   4128s] #	          Short   Totals
[03/23 22:33:32   4128s] #	M1            0        0
[03/23 22:33:32   4128s] #	M2            0        0
[03/23 22:33:32   4128s] #	M3            0        0
[03/23 22:33:32   4128s] #	M4           15       15
[03/23 22:33:32   4128s] #	Totals       15       15
[03/23 22:33:32   4128s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2982.96 (MB), peak = 3527.60 (MB)
[03/23 22:33:32   4128s] #start 41th optimization iteration ...
[03/23 22:33:33   4129s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:33   4129s] #   number of violations = 15
[03/23 22:33:33   4129s] #
[03/23 22:33:33   4129s] #    By Layer and Type :
[03/23 22:33:33   4129s] #	          Short   Totals
[03/23 22:33:33   4129s] #	M1            0        0
[03/23 22:33:33   4129s] #	M2            0        0
[03/23 22:33:33   4129s] #	M3            0        0
[03/23 22:33:33   4129s] #	M4           15       15
[03/23 22:33:33   4129s] #	Totals       15       15
[03/23 22:33:33   4129s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2982.02 (MB), peak = 3527.60 (MB)
[03/23 22:33:33   4129s] #start 42th optimization iteration ...
[03/23 22:33:34   4131s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:34   4131s] #   number of violations = 16
[03/23 22:33:34   4131s] #
[03/23 22:33:34   4131s] #    By Layer and Type :
[03/23 22:33:34   4131s] #	          Short   Totals
[03/23 22:33:34   4131s] #	M1            0        0
[03/23 22:33:34   4131s] #	M2            0        0
[03/23 22:33:34   4131s] #	M3            1        1
[03/23 22:33:34   4131s] #	M4           15       15
[03/23 22:33:34   4131s] #	Totals       16       16
[03/23 22:33:34   4131s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2981.90 (MB), peak = 3527.60 (MB)
[03/23 22:33:34   4131s] #start 43th optimization iteration ...
[03/23 22:33:35   4133s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:35   4133s] #   number of violations = 15
[03/23 22:33:35   4133s] #
[03/23 22:33:35   4133s] #    By Layer and Type :
[03/23 22:33:35   4133s] #	          Short   Totals
[03/23 22:33:35   4133s] #	M1            0        0
[03/23 22:33:35   4133s] #	M2            0        0
[03/23 22:33:35   4133s] #	M3            0        0
[03/23 22:33:35   4133s] #	M4           15       15
[03/23 22:33:35   4133s] #	Totals       15       15
[03/23 22:33:35   4133s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2982.25 (MB), peak = 3527.60 (MB)
[03/23 22:33:35   4133s] #start 44th optimization iteration ...
[03/23 22:33:36   4135s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:36   4135s] #   number of violations = 16
[03/23 22:33:36   4135s] #
[03/23 22:33:36   4135s] #    By Layer and Type :
[03/23 22:33:36   4135s] #	          Short   Totals
[03/23 22:33:36   4135s] #	M1            0        0
[03/23 22:33:36   4135s] #	M2            0        0
[03/23 22:33:36   4135s] #	M3            1        1
[03/23 22:33:36   4135s] #	M4           15       15
[03/23 22:33:36   4135s] #	Totals       16       16
[03/23 22:33:36   4135s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2980.80 (MB), peak = 3527.60 (MB)
[03/23 22:33:36   4135s] #start 45th optimization iteration ...
[03/23 22:33:37   4136s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:37   4136s] #   number of violations = 17
[03/23 22:33:37   4136s] #
[03/23 22:33:37   4136s] #    By Layer and Type :
[03/23 22:33:37   4136s] #	          Short   Totals
[03/23 22:33:37   4136s] #	M1            0        0
[03/23 22:33:37   4136s] #	M2            0        0
[03/23 22:33:37   4136s] #	M3            1        1
[03/23 22:33:37   4136s] #	M4           16       16
[03/23 22:33:37   4136s] #	Totals       17       17
[03/23 22:33:37   4136s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2980.98 (MB), peak = 3527.60 (MB)
[03/23 22:33:37   4136s] #start 46th optimization iteration ...
[03/23 22:33:39   4139s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:39   4139s] #   number of violations = 14
[03/23 22:33:39   4139s] #
[03/23 22:33:39   4139s] #    By Layer and Type :
[03/23 22:33:39   4139s] #	          Short   CutSpc   Totals
[03/23 22:33:39   4139s] #	M1            0        0        0
[03/23 22:33:39   4139s] #	M2            1        0        1
[03/23 22:33:39   4139s] #	M3            1        1        2
[03/23 22:33:39   4139s] #	M4           11        0       11
[03/23 22:33:39   4139s] #	Totals       13        1       14
[03/23 22:33:39   4139s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2981.36 (MB), peak = 3527.60 (MB)
[03/23 22:33:39   4139s] #start 47th optimization iteration ...
[03/23 22:33:41   4141s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:41   4141s] #   number of violations = 14
[03/23 22:33:41   4141s] #
[03/23 22:33:41   4141s] #    By Layer and Type :
[03/23 22:33:41   4141s] #	          Short   CutSpc   Totals
[03/23 22:33:41   4141s] #	M1            0        0        0
[03/23 22:33:41   4141s] #	M2            1        0        1
[03/23 22:33:41   4141s] #	M3            1        1        2
[03/23 22:33:41   4141s] #	M4           11        0       11
[03/23 22:33:41   4141s] #	Totals       13        1       14
[03/23 22:33:41   4141s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2981.53 (MB), peak = 3527.60 (MB)
[03/23 22:33:41   4141s] #start 48th optimization iteration ...
[03/23 22:33:42   4144s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:42   4144s] #   number of violations = 14
[03/23 22:33:42   4144s] #
[03/23 22:33:42   4144s] #    By Layer and Type :
[03/23 22:33:42   4144s] #	          Short   CutSpc   Totals
[03/23 22:33:42   4144s] #	M1            0        0        0
[03/23 22:33:42   4144s] #	M2            1        0        1
[03/23 22:33:42   4144s] #	M3            1        1        2
[03/23 22:33:42   4144s] #	M4           11        0       11
[03/23 22:33:42   4144s] #	Totals       13        1       14
[03/23 22:33:42   4144s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2981.10 (MB), peak = 3527.60 (MB)
[03/23 22:33:42   4144s] #start 49th optimization iteration ...
[03/23 22:33:43   4146s] ### Routing stats: routing = 80.65% drc-check-only = 4.97% dirty-area = 37.01%
[03/23 22:33:43   4146s] #   number of violations = 14
[03/23 22:33:43   4146s] #
[03/23 22:33:43   4146s] #    By Layer and Type :
[03/23 22:33:43   4146s] #	          Short   CutSpc   Totals
[03/23 22:33:43   4146s] #	M1            0        0        0
[03/23 22:33:43   4146s] #	M2            1        0        1
[03/23 22:33:43   4146s] #	M3            1        1        2
[03/23 22:33:43   4146s] #	M4           11        0       11
[03/23 22:33:43   4146s] #	Totals       13        1       14
[03/23 22:33:43   4146s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2980.88 (MB), peak = 3527.60 (MB)
[03/23 22:33:44   4146s] #Complete Detail Routing.
[03/23 22:33:44   4146s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:33:44   4146s] #Total wire length = 340128 um.
[03/23 22:33:44   4146s] #Total half perimeter of net bounding box = 138966 um.
[03/23 22:33:44   4146s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:33:44   4146s] #Total wire length on LAYER M2 = 159857 um.
[03/23 22:33:44   4146s] #Total wire length on LAYER M3 = 86444 um.
[03/23 22:33:44   4146s] #Total wire length on LAYER M4 = 93826 um.
[03/23 22:33:44   4146s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:33:44   4146s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:33:44   4146s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:33:44   4146s] #Total wire length on LAYER LM = 0 um.
[03/23 22:33:44   4146s] #Total number of vias = 67041
[03/23 22:33:44   4146s] #Total number of multi-cut vias = 2632 (  3.9%)
[03/23 22:33:44   4146s] #Total number of single cut vias = 64409 ( 96.1%)
[03/23 22:33:44   4146s] #Up-Via Summary (total 67041):
[03/23 22:33:44   4146s] #                   single-cut          multi-cut      Total
[03/23 22:33:44   4146s] #-----------------------------------------------------------
[03/23 22:33:44   4146s] # M1             10001 ( 97.3%)       282 (  2.7%)      10283
[03/23 22:33:44   4146s] # M2             27167 ( 95.9%)      1150 (  4.1%)      28317
[03/23 22:33:44   4146s] # M3             27241 ( 95.8%)      1200 (  4.2%)      28441
[03/23 22:33:44   4146s] #-----------------------------------------------------------
[03/23 22:33:44   4146s] #                64409 ( 96.1%)      2632 (  3.9%)      67041 
[03/23 22:33:44   4146s] #
[03/23 22:33:44   4146s] #Total number of DRC violations = 14
[03/23 22:33:44   4146s] #Total number of violations on LAYER M1 = 0
[03/23 22:33:44   4146s] #Total number of violations on LAYER M2 = 1
[03/23 22:33:44   4146s] #Total number of violations on LAYER M3 = 2
[03/23 22:33:44   4146s] #Total number of violations on LAYER M4 = 11
[03/23 22:33:44   4146s] #Total number of violations on LAYER M5 = 0
[03/23 22:33:44   4146s] #Total number of violations on LAYER M6 = 0
[03/23 22:33:44   4146s] #Total number of violations on LAYER MQ = 0
[03/23 22:33:44   4146s] #Total number of violations on LAYER LM = 0
[03/23 22:33:44   4146s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:33:44   4146s] #Cpu time = 00:05:06
[03/23 22:33:44   4146s] #Elapsed time = 00:02:20
[03/23 22:33:44   4146s] #Increased memory = -2.55 (MB)
[03/23 22:33:44   4146s] #Total memory = 2980.88 (MB)
[03/23 22:33:44   4146s] #Peak memory = 3527.60 (MB)
[03/23 22:33:44   4146s] ### Time Record (Antenna Fixing) is installed.
[03/23 22:33:44   4146s] #
[03/23 22:33:44   4146s] #start routing for process antenna violation fix ...
[03/23 22:33:44   4146s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:33:44   4147s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:33:44   4147s] #
[03/23 22:33:44   4147s] #    By Layer and Type :
[03/23 22:33:44   4147s] #	          Short   CutSpc   Totals
[03/23 22:33:44   4147s] #	M1            0        0        0
[03/23 22:33:44   4147s] #	M2            1        0        1
[03/23 22:33:44   4147s] #	M3            1        1        2
[03/23 22:33:44   4147s] #	M4           12        0       12
[03/23 22:33:44   4147s] #	Totals       14        1       15
[03/23 22:33:44   4147s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2980.82 (MB), peak = 3527.60 (MB)
[03/23 22:33:44   4147s] #
[03/23 22:33:44   4147s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:33:44   4147s] #Total wire length = 340128 um.
[03/23 22:33:44   4147s] #Total half perimeter of net bounding box = 138966 um.
[03/23 22:33:44   4147s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:33:44   4147s] #Total wire length on LAYER M2 = 159856 um.
[03/23 22:33:44   4147s] #Total wire length on LAYER M3 = 86445 um.
[03/23 22:33:44   4147s] #Total wire length on LAYER M4 = 93826 um.
[03/23 22:33:44   4147s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:33:44   4147s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:33:44   4147s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:33:44   4147s] #Total wire length on LAYER LM = 0 um.
[03/23 22:33:44   4147s] #Total number of vias = 67043
[03/23 22:33:44   4147s] #Total number of multi-cut vias = 2632 (  3.9%)
[03/23 22:33:44   4147s] #Total number of single cut vias = 64411 ( 96.1%)
[03/23 22:33:44   4147s] #Up-Via Summary (total 67043):
[03/23 22:33:44   4147s] #                   single-cut          multi-cut      Total
[03/23 22:33:44   4147s] #-----------------------------------------------------------
[03/23 22:33:44   4147s] # M1             10001 ( 97.3%)       282 (  2.7%)      10283
[03/23 22:33:44   4147s] # M2             27169 ( 95.9%)      1150 (  4.1%)      28319
[03/23 22:33:44   4147s] # M3             27241 ( 95.8%)      1200 (  4.2%)      28441
[03/23 22:33:44   4147s] #-----------------------------------------------------------
[03/23 22:33:44   4147s] #                64411 ( 96.1%)      2632 (  3.9%)      67043 
[03/23 22:33:44   4147s] #
[03/23 22:33:44   4147s] #Total number of DRC violations = 15
[03/23 22:33:44   4147s] #Total number of process antenna violations = 76
[03/23 22:33:44   4147s] #Total number of net violated process antenna rule = 64
[03/23 22:33:44   4147s] #Total number of violations on LAYER M1 = 0
[03/23 22:33:44   4147s] #Total number of violations on LAYER M2 = 1
[03/23 22:33:44   4147s] #Total number of violations on LAYER M3 = 2
[03/23 22:33:44   4147s] #Total number of violations on LAYER M4 = 12
[03/23 22:33:44   4147s] #Total number of violations on LAYER M5 = 0
[03/23 22:33:44   4147s] #Total number of violations on LAYER M6 = 0
[03/23 22:33:44   4147s] #Total number of violations on LAYER MQ = 0
[03/23 22:33:44   4147s] #Total number of violations on LAYER LM = 0
[03/23 22:33:44   4147s] #
[03/23 22:33:44   4147s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:33:44   4148s] #
[03/23 22:33:44   4148s] # start diode insertion for process antenna violation fix ...
[03/23 22:33:44   4148s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:33:44   4148s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2981.24 (MB), peak = 3527.60 (MB)
[03/23 22:33:44   4148s] #
[03/23 22:33:44   4148s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:33:44   4148s] #Total wire length = 340128 um.
[03/23 22:33:44   4148s] #Total half perimeter of net bounding box = 138966 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M2 = 159856 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M3 = 86445 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M4 = 93826 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER LM = 0 um.
[03/23 22:33:44   4148s] #Total number of vias = 67043
[03/23 22:33:44   4148s] #Total number of multi-cut vias = 2632 (  3.9%)
[03/23 22:33:44   4148s] #Total number of single cut vias = 64411 ( 96.1%)
[03/23 22:33:44   4148s] #Up-Via Summary (total 67043):
[03/23 22:33:44   4148s] #                   single-cut          multi-cut      Total
[03/23 22:33:44   4148s] #-----------------------------------------------------------
[03/23 22:33:44   4148s] # M1             10001 ( 97.3%)       282 (  2.7%)      10283
[03/23 22:33:44   4148s] # M2             27169 ( 95.9%)      1150 (  4.1%)      28319
[03/23 22:33:44   4148s] # M3             27241 ( 95.8%)      1200 (  4.2%)      28441
[03/23 22:33:44   4148s] #-----------------------------------------------------------
[03/23 22:33:44   4148s] #                64411 ( 96.1%)      2632 (  3.9%)      67043 
[03/23 22:33:44   4148s] #
[03/23 22:33:44   4148s] #Total number of DRC violations = 15
[03/23 22:33:44   4148s] #Total number of process antenna violations = 76
[03/23 22:33:44   4148s] #Total number of net violated process antenna rule = 64
[03/23 22:33:44   4148s] #Total number of violations on LAYER M1 = 0
[03/23 22:33:44   4148s] #Total number of violations on LAYER M2 = 1
[03/23 22:33:44   4148s] #Total number of violations on LAYER M3 = 2
[03/23 22:33:44   4148s] #Total number of violations on LAYER M4 = 12
[03/23 22:33:44   4148s] #Total number of violations on LAYER M5 = 0
[03/23 22:33:44   4148s] #Total number of violations on LAYER M6 = 0
[03/23 22:33:44   4148s] #Total number of violations on LAYER MQ = 0
[03/23 22:33:44   4148s] #Total number of violations on LAYER LM = 0
[03/23 22:33:44   4148s] #
[03/23 22:33:44   4148s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:33:44   4148s] #
[03/23 22:33:44   4148s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:33:44   4148s] #Total wire length = 340128 um.
[03/23 22:33:44   4148s] #Total half perimeter of net bounding box = 138966 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M2 = 159856 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M3 = 86445 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M4 = 93826 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:33:44   4148s] #Total wire length on LAYER LM = 0 um.
[03/23 22:33:44   4148s] #Total number of vias = 67043
[03/23 22:33:44   4148s] #Total number of multi-cut vias = 2632 (  3.9%)
[03/23 22:33:44   4148s] #Total number of single cut vias = 64411 ( 96.1%)
[03/23 22:33:44   4148s] #Up-Via Summary (total 67043):
[03/23 22:33:44   4148s] #                   single-cut          multi-cut      Total
[03/23 22:33:44   4148s] #-----------------------------------------------------------
[03/23 22:33:44   4148s] # M1             10001 ( 97.3%)       282 (  2.7%)      10283
[03/23 22:33:44   4148s] # M2             27169 ( 95.9%)      1150 (  4.1%)      28319
[03/23 22:33:44   4148s] # M3             27241 ( 95.8%)      1200 (  4.2%)      28441
[03/23 22:33:44   4148s] #-----------------------------------------------------------
[03/23 22:33:44   4148s] #                64411 ( 96.1%)      2632 (  3.9%)      67043 
[03/23 22:33:44   4148s] #
[03/23 22:33:44   4148s] #Total number of DRC violations = 15
[03/23 22:33:44   4148s] #Total number of process antenna violations = 76
[03/23 22:33:44   4148s] #Total number of net violated process antenna rule = 64
[03/23 22:33:44   4148s] #Total number of violations on LAYER M1 = 0
[03/23 22:33:44   4148s] #Total number of violations on LAYER M2 = 1
[03/23 22:33:44   4148s] #Total number of violations on LAYER M3 = 2
[03/23 22:33:44   4148s] #Total number of violations on LAYER M4 = 12
[03/23 22:33:44   4148s] #Total number of violations on LAYER M5 = 0
[03/23 22:33:44   4148s] #Total number of violations on LAYER M6 = 0
[03/23 22:33:44   4148s] #Total number of violations on LAYER MQ = 0
[03/23 22:33:44   4148s] #Total number of violations on LAYER LM = 0
[03/23 22:33:44   4148s] #
[03/23 22:33:44   4148s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 22:33:44   4149s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 22:33:44   4149s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:33:44   4149s] #
[03/23 22:33:44   4149s] #Start Post Route via swapping..
[03/23 22:33:44   4149s] #80.61% of area are rerouted by ECO routing.
[03/23 22:33:45   4151s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:33:45   4152s] #   number of violations = 14
[03/23 22:33:45   4152s] #
[03/23 22:33:45   4152s] #    By Layer and Type :
[03/23 22:33:45   4152s] #	          Short   CutSpc   Totals
[03/23 22:33:45   4152s] #	M1            0        0        0
[03/23 22:33:45   4152s] #	M2            1        0        1
[03/23 22:33:45   4152s] #	M3            1        1        2
[03/23 22:33:45   4152s] #	M4           11        0       11
[03/23 22:33:45   4152s] #	Totals       13        1       14
[03/23 22:33:45   4152s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2983.26 (MB), peak = 3527.60 (MB)
[03/23 22:33:45   4152s] #CELL_VIEW PE_top,init has 14 DRC violations
[03/23 22:33:45   4152s] #Total number of DRC violations = 14
[03/23 22:33:45   4152s] #Total number of process antenna violations = 76
[03/23 22:33:45   4152s] #Total number of net violated process antenna rule = 64
[03/23 22:33:45   4152s] #Total number of violations on LAYER M1 = 0
[03/23 22:33:45   4152s] #Total number of violations on LAYER M2 = 1
[03/23 22:33:45   4152s] #Total number of violations on LAYER M3 = 2
[03/23 22:33:45   4152s] #Total number of violations on LAYER M4 = 11
[03/23 22:33:45   4152s] #Total number of violations on LAYER M5 = 0
[03/23 22:33:45   4152s] #Total number of violations on LAYER M6 = 0
[03/23 22:33:45   4152s] #Total number of violations on LAYER MQ = 0
[03/23 22:33:45   4152s] #Total number of violations on LAYER LM = 0
[03/23 22:33:45   4152s] #Post Route via swapping is done.
[03/23 22:33:45   4152s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 22:33:45   4152s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:33:45   4152s] #Total wire length = 340128 um.
[03/23 22:33:45   4152s] #Total half perimeter of net bounding box = 138966 um.
[03/23 22:33:45   4152s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:33:45   4152s] #Total wire length on LAYER M2 = 159856 um.
[03/23 22:33:45   4152s] #Total wire length on LAYER M3 = 86445 um.
[03/23 22:33:45   4152s] #Total wire length on LAYER M4 = 93826 um.
[03/23 22:33:45   4152s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:33:45   4152s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:33:45   4152s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:33:45   4152s] #Total wire length on LAYER LM = 0 um.
[03/23 22:33:45   4152s] #Total number of vias = 67043
[03/23 22:33:45   4152s] #Total number of multi-cut vias = 2913 (  4.3%)
[03/23 22:33:45   4152s] #Total number of single cut vias = 64130 ( 95.7%)
[03/23 22:33:45   4152s] #Up-Via Summary (total 67043):
[03/23 22:33:45   4152s] #                   single-cut          multi-cut      Total
[03/23 22:33:45   4152s] #-----------------------------------------------------------
[03/23 22:33:45   4152s] # M1              9999 ( 97.2%)       284 (  2.8%)      10283
[03/23 22:33:45   4152s] # M2             27100 ( 95.7%)      1219 (  4.3%)      28319
[03/23 22:33:45   4152s] # M3             27031 ( 95.0%)      1410 (  5.0%)      28441
[03/23 22:33:45   4152s] #-----------------------------------------------------------
[03/23 22:33:45   4152s] #                64130 ( 95.7%)      2913 (  4.3%)      67043 
[03/23 22:33:45   4152s] #
[03/23 22:33:45   4152s] #detailRoute Statistics:
[03/23 22:33:45   4152s] #Cpu time = 00:05:12
[03/23 22:33:45   4152s] #Elapsed time = 00:02:21
[03/23 22:33:45   4152s] #Increased memory = -0.27 (MB)
[03/23 22:33:45   4152s] #Total memory = 2983.17 (MB)
[03/23 22:33:45   4152s] #Peak memory = 3527.60 (MB)
[03/23 22:33:45   4152s] #Skip updating routing design signature in db-snapshot flow
[03/23 22:33:45   4152s] ### global_detail_route design signature (512): route=1145168401 flt_obj=0 vio=1332438534 shield_wire=1
[03/23 22:33:45   4152s] ### Time Record (DB Export) is installed.
[03/23 22:33:45   4152s] ### export design design signature (513): route=1145168401 fixed_route=1874458814 flt_obj=0 vio=1332438534 swire=282492057 shield_wire=1 net_attr=1134908269 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=1134956150 pin_access=2046513021 inst_pattern=1
[03/23 22:33:45   4152s] #	no debugging net set
[03/23 22:33:45   4152s] ### Time Record (DB Export) is uninstalled.
[03/23 22:33:45   4152s] ### Time Record (Post Callback) is installed.
[03/23 22:33:45   4152s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:33:45   4152s] #
[03/23 22:33:45   4152s] #globalDetailRoute statistics:
[03/23 22:33:45   4152s] #Cpu time = 00:05:15
[03/23 22:33:45   4152s] #Elapsed time = 00:02:23
[03/23 22:33:45   4152s] #Increased memory = -222.26 (MB)
[03/23 22:33:45   4152s] #Total memory = 2753.38 (MB)
[03/23 22:33:45   4152s] #Peak memory = 3527.60 (MB)
[03/23 22:33:45   4152s] #Number of warnings = 5
[03/23 22:33:45   4152s] #Total number of warnings = 37
[03/23 22:33:45   4152s] #Number of fails = 0
[03/23 22:33:45   4152s] #Total number of fails = 0
[03/23 22:33:45   4152s] #Complete globalDetailRoute on Thu Mar 23 22:33:45 2023
[03/23 22:33:45   4152s] #
[03/23 22:33:45   4152s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:33:45   4152s] ### 
[03/23 22:33:45   4152s] ###   Scalability Statistics
[03/23 22:33:45   4152s] ### 
[03/23 22:33:45   4152s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:33:45   4152s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 22:33:45   4152s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:33:45   4152s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:33:45   4152s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:33:45   4152s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:33:45   4152s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:33:45   4152s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:33:45   4152s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 22:33:45   4152s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:33:45   4152s] ###   Global Routing                |        00:00:01|        00:00:00|             1.0|
[03/23 22:33:45   4152s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 22:33:45   4152s] ###   Detail Routing                |        00:05:06|        00:02:20|             2.2|
[03/23 22:33:45   4152s] ###   Antenna Fixing                |        00:00:02|        00:00:01|             1.0|
[03/23 22:33:45   4152s] ###   Post Route Via Swapping       |        00:00:03|        00:00:01|             1.0|
[03/23 22:33:45   4152s] ###   Entire Command                |        00:05:15|        00:02:23|             2.2|
[03/23 22:33:45   4152s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:33:45   4152s] ### 
[03/23 22:33:45   4152s] *** EcoRoute #2 [finish] (optDesign #3) : cpu/real = 0:05:15.2/0:02:23.5 (2.2), totSession cpu/real = 1:09:12.8/0:31:00.3 (2.2), mem = 3879.1M
[03/23 22:33:45   4152s] 
[03/23 22:33:45   4152s] =============================================================================================
[03/23 22:33:45   4152s]  Step TAT Report : EcoRoute #2 / optDesign #3                                   21.14-s109_1
[03/23 22:33:45   4152s] =============================================================================================
[03/23 22:33:45   4152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:33:45   4152s] ---------------------------------------------------------------------------------------------
[03/23 22:33:45   4152s] [ GlobalRoute            ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.9    1.9
[03/23 22:33:45   4152s] [ DetailRoute            ]      1   0:02:20.1  (  97.7 % )     0:02:20.1 /  0:05:06.4    2.2
[03/23 22:33:45   4152s] [ MISC                   ]          0:00:02.9  (   2.0 % )     0:00:02.9 /  0:00:08.0    2.7
[03/23 22:33:45   4152s] ---------------------------------------------------------------------------------------------
[03/23 22:33:45   4152s]  EcoRoute #2 TOTAL                  0:02:23.5  ( 100.0 % )     0:02:23.5 /  0:05:15.2    2.2
[03/23 22:33:45   4152s] ---------------------------------------------------------------------------------------------
[03/23 22:33:45   4152s] 
[03/23 22:33:45   4152s] **optDesign ... cpu = 0:19:15, real = 0:07:44, mem = 2745.0M, totSessionCpu=1:09:13 **
[03/23 22:33:45   4152s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 22:33:45   4152s] **INFO: flowCheckPoint #8 PostEcoSummary
[03/23 22:33:45   4152s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:33:45   4152s] 
[03/23 22:33:45   4152s] Trim Metal Layers:
[03/23 22:33:45   4152s] LayerId::1 widthSet size::1
[03/23 22:33:45   4152s] LayerId::2 widthSet size::1
[03/23 22:33:45   4152s] LayerId::3 widthSet size::1
[03/23 22:33:45   4152s] LayerId::4 widthSet size::1
[03/23 22:33:45   4152s] LayerId::5 widthSet size::1
[03/23 22:33:45   4152s] LayerId::6 widthSet size::1
[03/23 22:33:45   4152s] LayerId::7 widthSet size::1
[03/23 22:33:45   4152s] LayerId::8 widthSet size::1
[03/23 22:33:45   4152s] eee: pegSigSF::1.070000
[03/23 22:33:45   4152s] Initializing multi-corner resistance tables ...
[03/23 22:33:45   4152s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:33:45   4152s] eee: l::2 avDens::0.413377 usedTrk::4576.084477 availTrk::11070.000000 sigTrk::4576.084477
[03/23 22:33:45   4152s] eee: l::3 avDens::0.215442 usedTrk::2443.115001 availTrk::11340.000000 sigTrk::2443.115001
[03/23 22:33:45   4152s] eee: l::4 avDens::0.236420 usedTrk::2638.451395 availTrk::11160.000000 sigTrk::2638.451395
[03/23 22:33:45   4152s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:33:45   4152s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:33:45   4152s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:33:45   4152s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:33:45   4152s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.399708 uaWl=1.000000 uaWlH=0.267470 aWlH=0.000000 lMod=0 pMax=0.872300 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:33:45   4152s] ### Net info: total nets: 3083
[03/23 22:33:45   4152s] ### Net info: dirty nets: 0
[03/23 22:33:45   4152s] ### Net info: marked as disconnected nets: 0
[03/23 22:33:45   4152s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:33:45   4153s] #num needed restored net=0
[03/23 22:33:45   4153s] #need_extraction net=0 (total=3083)
[03/23 22:33:45   4153s] ### Net info: fully routed nets: 3081
[03/23 22:33:45   4153s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:33:45   4153s] ### Net info: unrouted nets: 0
[03/23 22:33:45   4153s] ### Net info: re-extraction nets: 0
[03/23 22:33:45   4153s] ### Net info: ignored nets: 0
[03/23 22:33:45   4153s] ### Net info: skip routing nets: 0
[03/23 22:33:45   4153s] ### import design signature (514): route=1638015195 fixed_route=1638015195 flt_obj=0 vio=1730375773 swire=282492057 shield_wire=1 net_attr=1596271492 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=1134956150 pin_access=2046513021 inst_pattern=1
[03/23 22:33:45   4153s] #Extract in post route mode
[03/23 22:33:45   4153s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:33:45   4153s] #Fast data preparation for tQuantus.
[03/23 22:33:45   4153s] #Start routing data preparation on Thu Mar 23 22:33:45 2023
[03/23 22:33:45   4153s] #
[03/23 22:33:46   4153s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:33:46   4153s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:33:46   4153s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:33:46   4153s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:33:46   4153s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:33:46   4153s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:33:46   4153s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:33:46   4153s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:33:46   4153s] #Regenerating Ggrids automatically.
[03/23 22:33:46   4153s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:33:46   4153s] #Using automatically generated G-grids.
[03/23 22:33:46   4153s] #Done routing data preparation.
[03/23 22:33:46   4153s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2752.09 (MB), peak = 3527.60 (MB)
[03/23 22:33:46   4153s] #Start routing data preparation on Thu Mar 23 22:33:46 2023
[03/23 22:33:46   4153s] #
[03/23 22:33:46   4153s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:33:46   4153s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:33:46   4153s] #Voltage range [0.000 - 1.200] has 3081 nets.
[03/23 22:33:46   4153s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:33:46   4153s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:33:46   4153s] #Build and mark too close pins for the same net.
[03/23 22:33:46   4153s] #Regenerating Ggrids automatically.
[03/23 22:33:46   4153s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:33:46   4153s] #Using automatically generated G-grids.
[03/23 22:33:46   4153s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:33:46   4153s] #Done routing data preparation.
[03/23 22:33:46   4153s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2757.74 (MB), peak = 3527.60 (MB)
[03/23 22:33:46   4153s] #
[03/23 22:33:46   4153s] #Start tQuantus RC extraction...
[03/23 22:33:46   4153s] #Start building rc corner(s)...
[03/23 22:33:46   4153s] #Number of RC Corner = 1
[03/23 22:33:46   4153s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:33:46   4153s] #M1 -> M1 (1)
[03/23 22:33:46   4153s] #M2 -> M2 (2)
[03/23 22:33:46   4153s] #M3 -> M3 (3)
[03/23 22:33:46   4153s] #M4 -> M4 (4)
[03/23 22:33:46   4153s] #M5 -> M5 (5)
[03/23 22:33:46   4153s] #M6 -> M6 (6)
[03/23 22:33:46   4153s] #MQ -> MQ (7)
[03/23 22:33:46   4153s] #LM -> LM (8)
[03/23 22:33:46   4153s] #SADV-On
[03/23 22:33:46   4153s] # Corner(s) : 
[03/23 22:33:46   4153s] #rc-typ [25.00]
[03/23 22:33:46   4154s] # Corner id: 0
[03/23 22:33:46   4154s] # Layout Scale: 1.000000
[03/23 22:33:46   4154s] # Has Metal Fill model: yes
[03/23 22:33:46   4154s] # Temperature was set
[03/23 22:33:46   4154s] # Temperature : 25.000000
[03/23 22:33:46   4154s] # Ref. Temp   : 25.000000
[03/23 22:33:46   4154s] #SADV-Off
[03/23 22:33:46   4154s] #total pattern=120 [8, 324]
[03/23 22:33:46   4154s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:33:46   4154s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:33:46   4154s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:33:46   4154s] #number model r/c [1,1] [8,324] read
[03/23 22:33:46   4154s] #0 rcmodel(s) requires rebuild
[03/23 22:33:46   4154s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2758.30 (MB), peak = 3527.60 (MB)
[03/23 22:33:46   4154s] #Start building rc corner(s)...
[03/23 22:33:46   4154s] #Number of RC Corner = 1
[03/23 22:33:46   4154s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:33:46   4154s] #M1 -> M1 (1)
[03/23 22:33:46   4154s] #M2 -> M2 (2)
[03/23 22:33:46   4154s] #M3 -> M3 (3)
[03/23 22:33:46   4154s] #M4 -> M4 (4)
[03/23 22:33:46   4154s] #M5 -> M5 (5)
[03/23 22:33:46   4154s] #M6 -> M6 (6)
[03/23 22:33:46   4154s] #MQ -> MQ (7)
[03/23 22:33:46   4154s] #LM -> LM (8)
[03/23 22:33:46   4154s] #SADV-On
[03/23 22:33:46   4154s] # Corner(s) : 
[03/23 22:33:46   4154s] #rc-typ [25.00]
[03/23 22:33:47   4154s] # Corner id: 0
[03/23 22:33:47   4154s] # Layout Scale: 1.000000
[03/23 22:33:47   4154s] # Has Metal Fill model: yes
[03/23 22:33:47   4154s] # Temperature was set
[03/23 22:33:47   4154s] # Temperature : 25.000000
[03/23 22:33:47   4154s] # Ref. Temp   : 25.000000
[03/23 22:33:47   4154s] #SADV-Off
[03/23 22:33:47   4154s] #total pattern=120 [8, 324]
[03/23 22:33:47   4154s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:33:47   4154s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:33:47   4154s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:33:47   4154s] #number model r/c [1,1] [8,324] read
[03/23 22:33:47   4154s] #0 rcmodel(s) requires rebuild
[03/23 22:33:47   4154s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2757.72 (MB), peak = 3527.60 (MB)
[03/23 22:33:47   4154s] #Finish check_net_pin_list step Enter extract
[03/23 22:33:47   4154s] #Start init net ripin tree building
[03/23 22:33:47   4154s] #Finish init net ripin tree building
[03/23 22:33:47   4154s] #Cpu time = 00:00:00
[03/23 22:33:47   4154s] #Elapsed time = 00:00:00
[03/23 22:33:47   4154s] #Increased memory = 0.00 (MB)
[03/23 22:33:47   4154s] #Total memory = 2757.72 (MB)
[03/23 22:33:47   4154s] #Peak memory = 3527.60 (MB)
[03/23 22:33:47   4154s] #Using multithreading with 6 threads.
[03/23 22:33:47   4154s] #begin processing metal fill model file
[03/23 22:33:47   4154s] #end processing metal fill model file
[03/23 22:33:47   4154s] #Length limit = 200 pitches
[03/23 22:33:47   4154s] #opt mode = 2
[03/23 22:33:47   4154s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:33:47   4154s] #Start generate extraction boxes.
[03/23 22:33:47   4154s] #
[03/23 22:33:47   4154s] #Extract using 30 x 30 Hboxes
[03/23 22:33:47   4154s] #3x4 initial hboxes
[03/23 22:33:47   4154s] #Use area based hbox pruning.
[03/23 22:33:47   4154s] #0/0 hboxes pruned.
[03/23 22:33:47   4154s] #Complete generating extraction boxes.
[03/23 22:33:47   4154s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.06GHz 12288KB Cache 12CPU...
[03/23 22:33:47   4154s] #Process 0 special clock nets for rc extraction
[03/23 22:33:47   4154s] #Total 3081 nets were built. 2421 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:33:49   4157s] #Run Statistics for Extraction:
[03/23 22:33:49   4157s] #   Cpu time = 00:00:03, elapsed time = 00:00:02 .
[03/23 22:33:49   4157s] #   Increased memory =    50.64 (MB), total memory =  2808.36 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:49   4157s] #Register nets and terms for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d
[03/23 22:33:49   4158s] #Finish registering nets and terms for rcdb.
[03/23 22:33:49   4158s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2767.77 (MB), peak = 3527.60 (MB)
[03/23 22:33:49   4158s] #RC Statistics: 20443 Res, 13222 Ground Cap, 46690 XCap (Edge to Edge)
[03/23 22:33:49   4158s] #RC V/H edge ratio: 0.05, Avg V/H Edge Length: 1161.65 (8494), Avg L-Edge Length: 21913.75 (9233)
[03/23 22:33:49   4158s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d.
[03/23 22:33:49   4158s] #Start writing RC data.
[03/23 22:33:49   4158s] #Finish writing RC data
[03/23 22:33:49   4158s] #Finish writing rcdb with 23524 nodes, 20443 edges, and 137510 xcaps
[03/23 22:33:49   4158s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2763.09 (MB), peak = 3527.60 (MB)
[03/23 22:33:49   4158s] Restoring parasitic data from file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d' ...
[03/23 22:33:49   4158s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d' for reading (mem: 3938.832M)
[03/23 22:33:49   4158s] Reading RCDB with compressed RC data.
[03/23 22:33:49   4158s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d' for content verification (mem: 3938.832M)
[03/23 22:33:49   4158s] Reading RCDB with compressed RC data.
[03/23 22:33:49   4158s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d': 0 access done (mem: 3938.832M)
[03/23 22:33:49   4158s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d': 0 access done (mem: 3938.832M)
[03/23 22:33:49   4158s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3938.832M)
[03/23 22:33:49   4158s] Following multi-corner parasitics specified:
[03/23 22:33:49   4158s] 	/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d (rcdb)
[03/23 22:33:49   4158s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d' for reading (mem: 3938.832M)
[03/23 22:33:49   4158s] Reading RCDB with compressed RC data.
[03/23 22:33:49   4158s] 		Cell PE_top has rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d specified
[03/23 22:33:49   4158s] Cell PE_top, hinst 
[03/23 22:33:49   4158s] processing rcdb (/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:33:49   4158s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_iNi0kh.rcdb.d': 0 access done (mem: 3954.832M)
[03/23 22:33:49   4158s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3938.832M)
[03/23 22:33:49   4158s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_r3KBdZ.rcdb.d/PE_top.rcdb.d' for reading (mem: 3938.832M)
[03/23 22:33:49   4158s] Reading RCDB with compressed RC data.
[03/23 22:33:50   4158s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_r3KBdZ.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3938.832M)
[03/23 22:33:50   4158s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=3938.832M)
[03/23 22:33:50   4158s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3938.832M)
[03/23 22:33:50   4158s] #
[03/23 22:33:50   4158s] #Restore RCDB.
[03/23 22:33:50   4158s] #
[03/23 22:33:50   4158s] #Complete tQuantus RC extraction.
[03/23 22:33:50   4158s] #Cpu time = 00:00:05
[03/23 22:33:50   4158s] #Elapsed time = 00:00:04
[03/23 22:33:50   4158s] #Increased memory = 5.41 (MB)
[03/23 22:33:50   4158s] #Total memory = 2763.16 (MB)
[03/23 22:33:50   4158s] #Peak memory = 3527.60 (MB)
[03/23 22:33:50   4158s] #
[03/23 22:33:50   4158s] #2421 inserted nodes are removed
[03/23 22:33:50   4158s] ### export design design signature (516): route=1850095203 fixed_route=1850095203 flt_obj=0 vio=1730375773 swire=282492057 shield_wire=1 net_attr=1809596749 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=1134956150 pin_access=2046513021 inst_pattern=1
[03/23 22:33:50   4159s] #	no debugging net set
[03/23 22:33:50   4159s] #Start Inst Signature in MT(0)
[03/23 22:33:50   4159s] #Start Net Signature in MT(17626058)
[03/23 22:33:50   4159s] #Calculate SNet Signature in MT (80017781)
[03/23 22:33:50   4159s] #Run time and memory report for RC extraction:
[03/23 22:33:50   4159s] #RC extraction running on  Xeon 4.08GHz 12288KB Cache 12CPU.
[03/23 22:33:50   4159s] #Run Statistics for snet signature:
[03/23 22:33:50   4159s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/6, scale score = 0.20.
[03/23 22:33:50   4159s] #    Increased memory =     0.00 (MB), total memory =  2750.62 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:50   4159s] #Run Statistics for Net Final Signature:
[03/23 22:33:50   4159s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:33:50   4159s] #   Increased memory =     0.00 (MB), total memory =  2750.62 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:50   4159s] #Run Statistics for Net launch:
[03/23 22:33:50   4159s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.15/6, scale score = 0.52.
[03/23 22:33:50   4159s] #    Increased memory =     0.00 (MB), total memory =  2750.62 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:50   4159s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:33:50   4159s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:33:50   4159s] #   Increased memory =     0.00 (MB), total memory =  2750.62 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:50   4159s] #Run Statistics for net signature:
[03/23 22:33:50   4159s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.71/6, scale score = 0.45.
[03/23 22:33:50   4159s] #    Increased memory =     0.00 (MB), total memory =  2750.62 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:50   4159s] #Run Statistics for inst signature:
[03/23 22:33:50   4159s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.39/6, scale score = 0.23.
[03/23 22:33:50   4159s] #    Increased memory =    -0.35 (MB), total memory =  2750.62 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:50   4159s] Starting delay calculation for Setup views
[03/23 22:33:50   4159s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:33:50   4159s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:33:50   4159s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:33:50   4159s] #################################################################################
[03/23 22:33:50   4159s] # Design Stage: PostRoute
[03/23 22:33:50   4159s] # Design Name: PE_top
[03/23 22:33:50   4159s] # Design Mode: 130nm
[03/23 22:33:50   4159s] # Analysis Mode: MMMC OCV 
[03/23 22:33:50   4159s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:33:50   4159s] # Signoff Settings: SI On 
[03/23 22:33:50   4159s] #################################################################################
[03/23 22:33:50   4159s] Topological Sorting (REAL = 0:00:00.0, MEM = 3907.9M, InitMEM = 3907.9M)
[03/23 22:33:50   4159s] Setting infinite Tws ...
[03/23 22:33:50   4159s] First Iteration Infinite Tw... 
[03/23 22:33:50   4159s] Calculate early delays in OCV mode...
[03/23 22:33:50   4159s] Calculate late delays in OCV mode...
[03/23 22:33:50   4159s] Start delay calculation (fullDC) (6 T). (MEM=3907.93)
[03/23 22:33:50   4159s] End AAE Lib Interpolated Model. (MEM=3919.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:33:50   4159s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_r3KBdZ.rcdb.d/PE_top.rcdb.d' for reading (mem: 3919.543M)
[03/23 22:33:50   4159s] Reading RCDB with compressed RC data.
[03/23 22:33:50   4159s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3919.5M)
[03/23 22:33:50   4159s] AAE_INFO: 6 threads acquired from CTE.
[03/23 22:33:51   4161s] Total number of fetched objects 3081
[03/23 22:33:51   4161s] AAE_INFO-618: Total number of nets in the design is 3083,  100.0 percent of the nets selected for SI analysis
[03/23 22:33:51   4161s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:33:51   4161s] End delay calculation. (MEM=4161.64 CPU=0:00:01.4 REAL=0:00:01.0)
[03/23 22:33:51   4161s] End delay calculation (fullDC). (MEM=4161.64 CPU=0:00:01.5 REAL=0:00:01.0)
[03/23 22:33:51   4161s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 4161.6M) ***
[03/23 22:33:51   4161s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4153.6M)
[03/23 22:33:51   4161s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:33:51   4161s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4153.6M)
[03/23 22:33:51   4161s] Starting SI iteration 2
[03/23 22:33:51   4161s] Calculate early delays in OCV mode...
[03/23 22:33:51   4161s] Calculate late delays in OCV mode...
[03/23 22:33:51   4161s] Start delay calculation (fullDC) (6 T). (MEM=4009.79)
[03/23 22:33:51   4161s] End AAE Lib Interpolated Model. (MEM=4009.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:33:51   4162s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 22:33:51   4162s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 3081. 
[03/23 22:33:51   4162s] Total number of fetched objects 3081
[03/23 22:33:51   4162s] AAE_INFO-618: Total number of nets in the design is 3083,  36.6 percent of the nets selected for SI analysis
[03/23 22:33:51   4162s] End delay calculation. (MEM=4275.96 CPU=0:00:01.1 REAL=0:00:00.0)
[03/23 22:33:51   4162s] End delay calculation (fullDC). (MEM=4275.96 CPU=0:00:01.1 REAL=0:00:00.0)
[03/23 22:33:51   4162s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 4276.0M) ***
[03/23 22:33:51   4163s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:01.0 totSessionCpu=1:09:23 mem=4282.0M)
[03/23 22:33:51   4163s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4291.5M, EPOCH TIME: 1679625231.722315
[03/23 22:33:51   4163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:51   4163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:51   4163s] 
[03/23 22:33:51   4163s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:33:51   4163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:4323.5M, EPOCH TIME: 1679625231.741996
[03/23 22:33:51   4163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:33:51   4163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:51   4163s] 
------------------------------------------------------------------
     Post-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.635  | -3.635  | -2.254  |
|           TNS (ns):| -60.198 | -54.322 | -8.654  |
|    Violating Paths:|   86    |   58    |   35    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.216   |      5 (5)       |
|   max_tran     |      5 (14)      |   -3.186   |      5 (14)      |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      3 (3)       |    -84     |      3 (3)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4322.0M, EPOCH TIME: 1679625231.862119
[03/23 22:33:51   4163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:51   4163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:51   4163s] 
[03/23 22:33:51   4163s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:33:51   4163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:4323.5M, EPOCH TIME: 1679625231.878255
[03/23 22:33:51   4163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:33:51   4163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:51   4163s] Density: 32.928%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:19:25, real = 0:07:50, mem = 2971.0M, totSessionCpu=1:09:23 **
[03/23 22:33:51   4163s] **INFO: flowCheckPoint #9 OptimizationRecovery
[03/23 22:33:51   4163s] Running LEF-safe VT swap in recovery
[03/23 22:33:51   4163s] VT info 8.01024641873 5
[03/23 22:33:51   4163s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 22:33:51   4163s] Finish postRoute recovery in postEcoRoute mode (cpu=0:05:44, real=0:02:37, mem=4054.96M, totSessionCpu=1:09:23).
[03/23 22:33:51   4163s] **optDesign ... cpu = 0:19:25, real = 0:07:50, mem = 2968.4M, totSessionCpu=1:09:23 **
[03/23 22:33:51   4163s] 
[03/23 22:33:51   4163s] Latch borrow mode reset to max_borrow
[03/23 22:33:52   4163s] **INFO: flowCheckPoint #10 FinalSummary
[03/23 22:33:52   4163s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
[03/23 22:33:52   4163s] **optDesign ... cpu = 0:19:25, real = 0:07:51, mem = 2967.4M, totSessionCpu=1:09:24 **
[03/23 22:33:52   4163s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4016.0M, EPOCH TIME: 1679625232.074587
[03/23 22:33:52   4163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:52   4163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:52   4163s] 
[03/23 22:33:52   4163s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:33:52   4163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.019, MEM:4048.0M, EPOCH TIME: 1679625232.093995
[03/23 22:33:52   4163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:33:52   4163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:54   4164s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.635  | -3.635  | -2.254  |
|           TNS (ns):| -60.198 | -54.322 | -8.654  |
|    Violating Paths:|   86    |   58    |   35    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.216   |      5 (5)       |
|   max_tran     |      5 (14)      |   -3.186   |      5 (14)      |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      3 (3)       |    -84     |      3 (3)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4054.6M, EPOCH TIME: 1679625234.793400
[03/23 22:33:54   4164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:54   4164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:54   4164s] 
[03/23 22:33:54   4164s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:33:54   4164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.020, MEM:4056.1M, EPOCH TIME: 1679625234.813212
[03/23 22:33:54   4164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:33:54   4164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:54   4164s] Density: 32.928%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4056.1M, EPOCH TIME: 1679625234.822993
[03/23 22:33:54   4164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:54   4164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:54   4164s] 
[03/23 22:33:54   4164s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:33:54   4164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:4056.1M, EPOCH TIME: 1679625234.846703
[03/23 22:33:54   4164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:33:54   4164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:54   4164s] **optDesign ... cpu = 0:19:26, real = 0:07:53, mem = 2968.3M, totSessionCpu=1:09:24 **
[03/23 22:33:54   4164s]  ReSet Options after AAE Based Opt flow 
[03/23 22:33:54   4164s] 
[03/23 22:33:54   4164s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:33:54   4164s] Deleting Lib Analyzer.
[03/23 22:33:54   4164s] 
[03/23 22:33:54   4164s] TimeStamp Deleting Cell Server End ...
[03/23 22:33:54   4164s] *** Finished optDesign ***
[03/23 22:33:54   4164s] 
[03/23 22:33:54   4164s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:19:26 real=  0:07:53)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:12.0 real=0:00:08.9)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.4 real=0:00:01.8)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.9 real=0:00:01.4)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:23.9 real=0:00:05.8)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=  0:03:12 real=0:00:55.0)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:   RouterDirectives (count =  2): (cpu=0:00:01.1 real=0:00:01.0)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:           ecoRoute (count =  2): (cpu=  0:15:07 real=  0:06:27)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.1 real=0:00:01.5)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:17.9 real=0:00:07.0)
[03/23 22:33:54   4164s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:33:54   4164s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:33:54   4164s] Info: Destroy the CCOpt slew target map.
[03/23 22:33:54   4164s] clean pInstBBox. size 0
[03/23 22:33:54   4164s] All LLGs are deleted
[03/23 22:33:54   4164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:54   4164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:54   4164s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4048.1M, EPOCH TIME: 1679625234.920532
[03/23 22:33:54   4164s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4048.1M, EPOCH TIME: 1679625234.920649
[03/23 22:33:54   4164s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:33:54   4164s] *** optDesign #3 [finish] : cpu/real = 0:19:26.4/0:07:52.9 (2.5), totSession cpu/real = 1:09:24.5/0:31:09.6 (2.2), mem = 4048.1M
[03/23 22:33:54   4164s] 
[03/23 22:33:54   4164s] =============================================================================================
[03/23 22:33:54   4164s]  Final TAT Report : optDesign #3                                                21.14-s109_1
[03/23 22:33:54   4164s] =============================================================================================
[03/23 22:33:54   4164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:33:54   4164s] ---------------------------------------------------------------------------------------------
[03/23 22:33:54   4164s] [ InitOpt                ]      1   0:00:00.4  (   0.1 % )     0:00:00.5 /  0:00:00.7    1.4
[03/23 22:33:54   4164s] [ WnsOpt                 ]      2   0:00:49.9  (  10.5 % )     0:00:49.9 /  0:02:58.0    3.6
[03/23 22:33:54   4164s] [ TnsOpt                 ]      1   0:00:08.3  (   1.8 % )     0:00:08.3 /  0:00:25.3    3.0
[03/23 22:33:54   4164s] [ HardenOpt              ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.9    1.3
[03/23 22:33:54   4164s] [ DrvOpt                 ]      3   0:00:07.6  (   1.6 % )     0:00:07.6 /  0:00:27.7    3.6
[03/23 22:33:54   4164s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:33:54   4164s] [ LayerAssignment        ]      4   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:33:54   4164s] [ OptSummaryReport       ]      7   0:00:00.5  (   0.1 % )     0:00:03.8 /  0:00:02.2    0.6
[03/23 22:33:54   4164s] [ DrvReport              ]     13   0:00:03.0  (   0.6 % )     0:00:03.0 /  0:00:01.2    0.4
[03/23 22:33:54   4164s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:33:54   4164s] [ CheckPlace             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 22:33:54   4164s] [ RefinePlace            ]      4   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:01.0    1.5
[03/23 22:33:54   4164s] [ ClockDrv               ]      1   0:00:01.4  (   0.3 % )     0:00:01.4 /  0:00:01.8    1.3
[03/23 22:33:54   4164s] [ EcoRoute               ]      2   0:06:20.6  (  80.5 % )     0:06:20.6 /  0:14:56.4    2.4
[03/23 22:33:54   4164s] [ ExtractRC              ]      3   0:00:13.6  (   2.9 % )     0:00:13.6 /  0:00:18.5    1.4
[03/23 22:33:54   4164s] [ TimingUpdate           ]     24   0:00:02.3  (   0.5 % )     0:00:04.5 /  0:00:12.3    2.8
[03/23 22:33:54   4164s] [ FullDelayCalc          ]      6   0:00:02.1  (   0.4 % )     0:00:02.1 /  0:00:08.4    4.0
[03/23 22:33:54   4164s] [ TimingReport           ]      7   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.5    2.1
[03/23 22:33:54   4164s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 22:33:54   4164s] [ MISC                   ]          0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:33:54   4164s] ---------------------------------------------------------------------------------------------
[03/23 22:33:54   4164s]  optDesign #3 TOTAL                 0:07:52.9  ( 100.0 % )     0:07:52.9 /  0:19:26.4    2.5
[03/23 22:33:54   4164s] ---------------------------------------------------------------------------------------------
[03/23 22:33:54   4164s] 
[03/23 22:33:54   4164s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
[03/23 22:33:54   4164s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2960.5M, totSessionCpu=1:09:25 **
[03/23 22:33:54   4164s] *** optDesign #4 [begin] : totSession cpu/real = 1:09:24.6/0:31:09.6 (2.2), mem = 4044.1M
[03/23 22:33:54   4164s] Info: 6 threads available for lower-level modules during optimization.
[03/23 22:33:54   4164s] GigaOpt running with 6 threads.
[03/23 22:33:54   4164s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 1:09:24.6/0:31:09.6 (2.2), mem = 4044.1M
[03/23 22:33:54   4164s] **INFO: User settings:
[03/23 22:33:54   4164s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 22:33:54   4164s] setNanoRouteMode -drouteAutoStop                                false
[03/23 22:33:54   4164s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 22:33:54   4164s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 22:33:54   4164s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 22:33:54   4164s] setNanoRouteMode -drouteStartIteration                          0
[03/23 22:33:54   4164s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 22:33:54   4164s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 22:33:54   4164s] setNanoRouteMode -extractDesignSignature                        91541258
[03/23 22:33:54   4164s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 22:33:54   4164s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 22:33:54   4164s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 22:33:54   4164s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 22:33:54   4164s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 22:33:54   4164s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 22:33:54   4164s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 22:33:54   4164s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 22:33:54   4164s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 22:33:54   4164s] setNanoRouteMode -routeSiEffort                                 max
[03/23 22:33:54   4164s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 22:33:54   4164s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 22:33:54   4164s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 22:33:54   4164s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 22:33:54   4164s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 22:33:54   4164s] setNanoRouteMode -timingEngine                                  .timing_file_251356.tif.gz
[03/23 22:33:54   4164s] setDesignMode -process                                          130
[03/23 22:33:54   4164s] setExtractRCMode -coupled                                       true
[03/23 22:33:54   4164s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 22:33:54   4164s] setExtractRCMode -effortLevel                                   medium
[03/23 22:33:54   4164s] setExtractRCMode -engine                                        postRoute
[03/23 22:33:54   4164s] setExtractRCMode -noCleanRCDB                                   true
[03/23 22:33:54   4164s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 22:33:54   4164s] setExtractRCMode -relative_c_th                                 1
[03/23 22:33:54   4164s] setExtractRCMode -total_c_th                                    0
[03/23 22:33:54   4164s] setDelayCalMode -enable_high_fanout                             true
[03/23 22:33:54   4164s] setDelayCalMode -engine                                         aae
[03/23 22:33:54   4164s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 22:33:54   4164s] setDelayCalMode -reportOutBound                                 true
[03/23 22:33:54   4164s] setDelayCalMode -SIAware                                        true
[03/23 22:33:54   4164s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 22:33:54   4164s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 22:33:54   4164s] setOptMode -addInst                                             true
[03/23 22:33:54   4164s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 22:33:54   4164s] setOptMode -allEndPoints                                        true
[03/23 22:33:54   4164s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 22:33:54   4164s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 22:33:54   4164s] setOptMode -deleteInst                                          true
[03/23 22:33:54   4164s] setOptMode -drcMargin                                           0.1
[03/23 22:33:54   4164s] setOptMode -effort                                              high
[03/23 22:33:54   4164s] setOptMode -fixDrc                                              true
[03/23 22:33:54   4164s] setOptMode -fixFanoutLoad                                       true
[03/23 22:33:54   4164s] setOptMode -holdTargetSlack                                     0.05
[03/23 22:33:54   4164s] setOptMode -maxLength                                           1000
[03/23 22:33:54   4164s] setOptMode -optimizeFF                                          true
[03/23 22:33:54   4164s] setOptMode -preserveAllSequential                               false
[03/23 22:33:54   4164s] setOptMode -restruct                                            false
[03/23 22:33:54   4164s] setOptMode -setupTargetSlack                                    0.05
[03/23 22:33:54   4164s] setOptMode -usefulSkew                                          false
[03/23 22:33:54   4164s] setOptMode -usefulSkewCTS                                       true
[03/23 22:33:54   4164s] setSIMode -separate_delta_delay_on_data                         true
[03/23 22:33:54   4164s] setPlaceMode -place_global_max_density                          0.8
[03/23 22:33:54   4164s] setPlaceMode -place_global_uniform_density                      true
[03/23 22:33:54   4164s] setPlaceMode -timingDriven                                      true
[03/23 22:33:54   4164s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 22:33:54   4164s] setAnalysisMode -checkType                                      setup
[03/23 22:33:54   4164s] setAnalysisMode -clkSrcPath                                     true
[03/23 22:33:54   4164s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 22:33:54   4164s] setAnalysisMode -cppr                                           both
[03/23 22:33:54   4164s] 
[03/23 22:33:54   4164s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 22:33:54   4164s] 
[03/23 22:33:54   4164s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:33:54   4164s] Summary for sequential cells identification: 
[03/23 22:33:54   4164s]   Identified SBFF number: 112
[03/23 22:33:54   4164s]   Identified MBFF number: 0
[03/23 22:33:54   4164s]   Identified SB Latch number: 0
[03/23 22:33:54   4164s]   Identified MB Latch number: 0
[03/23 22:33:54   4164s]   Not identified SBFF number: 8
[03/23 22:33:54   4164s]   Not identified MBFF number: 0
[03/23 22:33:54   4164s]   Not identified SB Latch number: 0
[03/23 22:33:54   4164s]   Not identified MB Latch number: 0
[03/23 22:33:54   4164s]   Number of sequential cells which are not FFs: 34
[03/23 22:33:54   4164s]  Visiting view : setupAnalysis
[03/23 22:33:54   4164s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:54   4164s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:54   4164s]  Visiting view : holdAnalysis
[03/23 22:33:54   4164s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:54   4164s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:54   4164s] TLC MultiMap info (StdDelay):
[03/23 22:33:54   4164s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:54   4164s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:54   4164s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:54   4164s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:54   4164s]  Setting StdDelay to: 22.7ps
[03/23 22:33:54   4164s] 
[03/23 22:33:54   4164s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:33:54   4164s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 22:33:54   4164s] OPERPROF: Starting DPlace-Init at level 1, MEM:4048.1M, EPOCH TIME: 1679625234.995711
[03/23 22:33:54   4164s] Processing tracks to init pin-track alignment.
[03/23 22:33:54   4164s] z: 2, totalTracks: 1
[03/23 22:33:54   4164s] z: 4, totalTracks: 1
[03/23 22:33:54   4164s] z: 6, totalTracks: 1
[03/23 22:33:54   4164s] z: 8, totalTracks: 1
[03/23 22:33:54   4164s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:33:55   4164s] All LLGs are deleted
[03/23 22:33:55   4164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4048.1M, EPOCH TIME: 1679625235.000299
[03/23 22:33:55   4164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4048.1M, EPOCH TIME: 1679625235.000580
[03/23 22:33:55   4164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4048.1M, EPOCH TIME: 1679625235.001602
[03/23 22:33:55   4164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4164s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4112.1M, EPOCH TIME: 1679625235.004770
[03/23 22:33:55   4164s] Max number of tech site patterns supported in site array is 256.
[03/23 22:33:55   4164s] Core basic site is IBM13SITE
[03/23 22:33:55   4164s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4112.1M, EPOCH TIME: 1679625235.017125
[03/23 22:33:55   4164s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:33:55   4164s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:33:55   4164s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:4144.1M, EPOCH TIME: 1679625235.022846
[03/23 22:33:55   4164s] Fast DP-INIT is on for default
[03/23 22:33:55   4164s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:33:55   4164s] Atter site array init, number of instance map data is 0.
[03/23 22:33:55   4164s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.021, MEM:4144.1M, EPOCH TIME: 1679625235.025331
[03/23 22:33:55   4164s] 
[03/23 22:33:55   4164s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:33:55   4164s] OPERPROF:     Starting CMU at level 3, MEM:4144.1M, EPOCH TIME: 1679625235.026871
[03/23 22:33:55   4164s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.005, MEM:4144.1M, EPOCH TIME: 1679625235.031508
[03/23 22:33:55   4164s] 
[03/23 22:33:55   4164s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:33:55   4164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.032, MEM:4048.1M, EPOCH TIME: 1679625235.033510
[03/23 22:33:55   4164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4048.1M, EPOCH TIME: 1679625235.033640
[03/23 22:33:55   4164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:4048.1M, EPOCH TIME: 1679625235.036535
[03/23 22:33:55   4164s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4048.1MB).
[03/23 22:33:55   4164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:4048.1M, EPOCH TIME: 1679625235.039226
[03/23 22:33:55   4164s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4048.1M, EPOCH TIME: 1679625235.039377
[03/23 22:33:55   4164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:33:55   4164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4164s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.037, REAL:0.023, MEM:4044.1M, EPOCH TIME: 1679625235.062188
[03/23 22:33:55   4164s] 
[03/23 22:33:55   4164s] Creating Lib Analyzer ...
[03/23 22:33:55   4164s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:33:55   4164s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:33:55   4164s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:33:55   4164s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:33:55   4164s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:33:55   4164s] 
[03/23 22:33:55   4164s] {RT rc-typ 0 4 4 0}
[03/23 22:33:55   4165s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:09:25 mem=4050.1M
[03/23 22:33:55   4165s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:09:25 mem=4050.1M
[03/23 22:33:55   4165s] Creating Lib Analyzer, finished. 
[03/23 22:33:55   4165s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2970.3M, totSessionCpu=1:09:25 **
[03/23 22:33:55   4165s] Existing Dirty Nets : 0
[03/23 22:33:55   4165s] New Signature Flow (optDesignCheckOptions) ....
[03/23 22:33:55   4165s] #Taking db snapshot
[03/23 22:33:55   4165s] #Taking db snapshot ... done
[03/23 22:33:55   4165s] OPERPROF: Starting checkPlace at level 1, MEM:4050.1M, EPOCH TIME: 1679625235.732902
[03/23 22:33:55   4165s] Processing tracks to init pin-track alignment.
[03/23 22:33:55   4165s] z: 2, totalTracks: 1
[03/23 22:33:55   4165s] z: 4, totalTracks: 1
[03/23 22:33:55   4165s] z: 6, totalTracks: 1
[03/23 22:33:55   4165s] z: 8, totalTracks: 1
[03/23 22:33:55   4165s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:33:55   4165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4050.1M, EPOCH TIME: 1679625235.735382
[03/23 22:33:55   4165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:33:55   4165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.025, MEM:4050.1M, EPOCH TIME: 1679625235.760004
[03/23 22:33:55   4165s] Begin checking placement ... (start mem=4050.1M, init mem=4050.1M)
[03/23 22:33:55   4165s] Begin checking exclusive groups violation ...
[03/23 22:33:55   4165s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 22:33:55   4165s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] Running CheckPlace using 6 threads!...
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] ...checkPlace MT is done!
[03/23 22:33:55   4165s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4050.1M, EPOCH TIME: 1679625235.779977
[03/23 22:33:55   4165s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:4050.1M, EPOCH TIME: 1679625235.781523
[03/23 22:33:55   4165s] *info: Placed = 3014           (Fixed = 29)
[03/23 22:33:55   4165s] *info: Unplaced = 0           
[03/23 22:33:55   4165s] Placement Density:32.93%(45769/138996)
[03/23 22:33:55   4165s] Placement Density (including fixed std cells):32.93%(45769/138996)
[03/23 22:33:55   4165s] All LLGs are deleted
[03/23 22:33:55   4165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3014).
[03/23 22:33:55   4165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4050.1M, EPOCH TIME: 1679625235.783033
[03/23 22:33:55   4165s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4050.1M, EPOCH TIME: 1679625235.783222
[03/23 22:33:55   4165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4050.1M)
[03/23 22:33:55   4165s] OPERPROF: Finished checkPlace at level 1, CPU:0.079, REAL:0.051, MEM:4050.1M, EPOCH TIME: 1679625235.784104
[03/23 22:33:55   4165s]  Initial DC engine is -> aae
[03/23 22:33:55   4165s]  
[03/23 22:33:55   4165s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 22:33:55   4165s]  
[03/23 22:33:55   4165s]  
[03/23 22:33:55   4165s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 22:33:55   4165s]  
[03/23 22:33:55   4165s] Reset EOS DB
[03/23 22:33:55   4165s] Ignoring AAE DB Resetting ...
[03/23 22:33:55   4165s]  Set Options for AAE Based Opt flow 
[03/23 22:33:55   4165s] *** optDesign -postRoute ***
[03/23 22:33:55   4165s] DRC Margin: user margin 0.1; extra margin 0
[03/23 22:33:55   4165s] Setup Target Slack: user slack 0.05
[03/23 22:33:55   4165s] Hold Target Slack: user slack 0.05
[03/23 22:33:55   4165s] All LLGs are deleted
[03/23 22:33:55   4165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4050.1M, EPOCH TIME: 1679625235.790851
[03/23 22:33:55   4165s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4050.1M, EPOCH TIME: 1679625235.791073
[03/23 22:33:55   4165s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4050.1M, EPOCH TIME: 1679625235.791754
[03/23 22:33:55   4165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4114.1M, EPOCH TIME: 1679625235.793622
[03/23 22:33:55   4165s] Max number of tech site patterns supported in site array is 256.
[03/23 22:33:55   4165s] Core basic site is IBM13SITE
[03/23 22:33:55   4165s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4114.1M, EPOCH TIME: 1679625235.803212
[03/23 22:33:55   4165s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:33:55   4165s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:33:55   4165s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.006, MEM:4146.1M, EPOCH TIME: 1679625235.808981
[03/23 22:33:55   4165s] Fast DP-INIT is on for default
[03/23 22:33:55   4165s] Atter site array init, number of instance map data is 0.
[03/23 22:33:55   4165s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.022, REAL:0.017, MEM:4146.1M, EPOCH TIME: 1679625235.810769
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:33:55   4165s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.021, MEM:4050.1M, EPOCH TIME: 1679625235.812911
[03/23 22:33:55   4165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:33:55   4165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:33:55   4165s] Deleting Lib Analyzer.
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] TimeStamp Deleting Cell Server End ...
[03/23 22:33:55   4165s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:33:55   4165s] Summary for sequential cells identification: 
[03/23 22:33:55   4165s]   Identified SBFF number: 112
[03/23 22:33:55   4165s]   Identified MBFF number: 0
[03/23 22:33:55   4165s]   Identified SB Latch number: 0
[03/23 22:33:55   4165s]   Identified MB Latch number: 0
[03/23 22:33:55   4165s]   Not identified SBFF number: 8
[03/23 22:33:55   4165s]   Not identified MBFF number: 0
[03/23 22:33:55   4165s]   Not identified SB Latch number: 0
[03/23 22:33:55   4165s]   Not identified MB Latch number: 0
[03/23 22:33:55   4165s]   Number of sequential cells which are not FFs: 34
[03/23 22:33:55   4165s]  Visiting view : setupAnalysis
[03/23 22:33:55   4165s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:55   4165s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:55   4165s]  Visiting view : holdAnalysis
[03/23 22:33:55   4165s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:55   4165s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:55   4165s] TLC MultiMap info (StdDelay):
[03/23 22:33:55   4165s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:55   4165s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:55   4165s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:55   4165s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:55   4165s]  Setting StdDelay to: 22.7ps
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] TimeStamp Deleting Cell Server End ...
[03/23 22:33:55   4165s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:00.9 (1.1), totSession cpu/real = 1:09:25.6/0:31:10.5 (2.2), mem = 4050.1M
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] =============================================================================================
[03/23 22:33:55   4165s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.14-s109_1
[03/23 22:33:55   4165s] =============================================================================================
[03/23 22:33:55   4165s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:33:55   4165s] ---------------------------------------------------------------------------------------------
[03/23 22:33:55   4165s] [ CellServerInit         ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:33:55   4165s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  70.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:33:55   4165s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:33:55   4165s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:33:55   4165s] [ CheckPlace             ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 22:33:55   4165s] [ MISC                   ]          0:00:00.2  (  20.2 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 22:33:55   4165s] ---------------------------------------------------------------------------------------------
[03/23 22:33:55   4165s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.0    1.1
[03/23 22:33:55   4165s] ---------------------------------------------------------------------------------------------
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] ** INFO : this run is activating 'postRoute' automaton
[03/23 22:33:55   4165s] **INFO: flowCheckPoint #11 InitialSummary
[03/23 22:33:55   4165s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_r3KBdZ.rcdb.d/PE_top.rcdb.d': 3081 access done (mem: 4050.121M)
[03/23 22:33:55   4165s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 22:33:55   4165s] #Start Inst Signature in MT(0)
[03/23 22:33:55   4165s] #Start Net Signature in MT(17626058)
[03/23 22:33:55   4165s] #Calculate SNet Signature in MT (80017781)
[03/23 22:33:55   4165s] #Run time and memory report for RC extraction:
[03/23 22:33:55   4165s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 22:33:55   4165s] #Run Statistics for snet signature:
[03/23 22:33:55   4165s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/6, scale score = 0.23.
[03/23 22:33:55   4165s] #    Increased memory =     0.02 (MB), total memory =  2963.05 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:55   4165s] #Run Statistics for Net Final Signature:
[03/23 22:33:55   4165s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:33:55   4165s] #   Increased memory =     0.00 (MB), total memory =  2963.04 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:55   4165s] #Run Statistics for Net launch:
[03/23 22:33:55   4165s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.31/6, scale score = 0.72.
[03/23 22:33:55   4165s] #    Increased memory =    -0.02 (MB), total memory =  2963.04 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:55   4165s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:33:55   4165s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:33:55   4165s] #   Increased memory =     0.00 (MB), total memory =  2963.05 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:55   4165s] #Run Statistics for net signature:
[03/23 22:33:55   4165s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.40/6, scale score = 0.57.
[03/23 22:33:55   4165s] #    Increased memory =    -0.02 (MB), total memory =  2963.04 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:55   4165s] #Run Statistics for inst signature:
[03/23 22:33:55   4165s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.49/6, scale score = 0.25.
[03/23 22:33:55   4165s] #    Increased memory =    -6.61 (MB), total memory =  2963.05 (MB), peak memory =  3527.60 (MB)
[03/23 22:33:55   4165s] tQuantus: Original signature = 91541258, new signature = 91541258
[03/23 22:33:55   4165s] tQuantus: Design is clean by design signature
[03/23 22:33:55   4165s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_r3KBdZ.rcdb.d/PE_top.rcdb.d' for reading (mem: 4042.121M)
[03/23 22:33:55   4165s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_r3KBdZ.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4042.121M)
[03/23 22:33:55   4165s] The design is extracted. Skipping TQuantus.
[03/23 22:33:55   4165s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4042.1M, EPOCH TIME: 1679625235.900994
[03/23 22:33:55   4165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:33:55   4165s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.021, MEM:4042.1M, EPOCH TIME: 1679625235.922373
[03/23 22:33:55   4165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:33:55   4165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] **INFO: flowCheckPoint #12 OptimizationHold
[03/23 22:33:55   4165s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4070.7M, EPOCH TIME: 1679625235.935778
[03/23 22:33:55   4165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:33:55   4165s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:4070.7M, EPOCH TIME: 1679625235.957314
[03/23 22:33:55   4165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:33:55   4165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:33:55   4165s] GigaOpt Hold Optimizer is used
[03/23 22:33:55   4165s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_r3KBdZ.rcdb.d/PE_top.rcdb.d' for reading (mem: 4070.738M)
[03/23 22:33:55   4165s] Reading RCDB with compressed RC data.
[03/23 22:33:55   4165s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4072.7M)
[03/23 22:33:55   4165s] End AAE Lib Interpolated Model. (MEM=4072.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] Creating Lib Analyzer ...
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:33:55   4165s] Summary for sequential cells identification: 
[03/23 22:33:55   4165s]   Identified SBFF number: 112
[03/23 22:33:55   4165s]   Identified MBFF number: 0
[03/23 22:33:55   4165s]   Identified SB Latch number: 0
[03/23 22:33:55   4165s]   Identified MB Latch number: 0
[03/23 22:33:55   4165s]   Not identified SBFF number: 8
[03/23 22:33:55   4165s]   Not identified MBFF number: 0
[03/23 22:33:55   4165s]   Not identified SB Latch number: 0
[03/23 22:33:55   4165s]   Not identified MB Latch number: 0
[03/23 22:33:55   4165s]   Number of sequential cells which are not FFs: 34
[03/23 22:33:55   4165s]  Visiting view : setupAnalysis
[03/23 22:33:55   4165s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:55   4165s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:55   4165s]  Visiting view : holdAnalysis
[03/23 22:33:55   4165s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:55   4165s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:55   4165s] TLC MultiMap info (StdDelay):
[03/23 22:33:55   4165s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:55   4165s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:55   4165s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:55   4165s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:55   4165s]  Setting StdDelay to: 22.7ps
[03/23 22:33:55   4165s] 
[03/23 22:33:55   4165s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:33:56   4165s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:33:56   4165s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:33:56   4165s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:33:56   4165s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:33:56   4165s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:33:56   4165s] 
[03/23 22:33:56   4165s] {RT rc-typ 0 4 4 0}
[03/23 22:33:56   4166s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:09:26 mem=4080.8M
[03/23 22:33:56   4166s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:09:26 mem=4080.8M
[03/23 22:33:56   4166s] Creating Lib Analyzer, finished. 
[03/23 22:33:56   4166s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:09:26 mem=4080.8M ***
[03/23 22:33:56   4166s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 1:09:26.4/0:31:11.3 (2.2), mem = 4080.8M
[03/23 22:33:56   4166s] Effort level <high> specified for reg2reg path_group
[03/23 22:33:56   4166s] Saving timing graph ...
[03/23 22:33:57   4167s] Done save timing graph
[03/23 22:33:57   4167s] 
[03/23 22:33:57   4167s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:33:57   4167s] Deleting Lib Analyzer.
[03/23 22:33:57   4167s] 
[03/23 22:33:57   4167s] TimeStamp Deleting Cell Server End ...
[03/23 22:33:57   4167s] Starting delay calculation for Hold views
[03/23 22:33:57   4167s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:33:57   4167s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 22:33:57   4167s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:33:57   4167s] #################################################################################
[03/23 22:33:57   4167s] # Design Stage: PostRoute
[03/23 22:33:57   4167s] # Design Name: PE_top
[03/23 22:33:57   4167s] # Design Mode: 130nm
[03/23 22:33:57   4167s] # Analysis Mode: MMMC OCV 
[03/23 22:33:57   4167s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:33:57   4167s] # Signoff Settings: SI On 
[03/23 22:33:57   4167s] #################################################################################
[03/23 22:33:57   4167s] Topological Sorting (REAL = 0:00:00.0, MEM = 4160.7M, InitMEM = 4160.7M)
[03/23 22:33:57   4167s] Setting infinite Tws ...
[03/23 22:33:57   4167s] First Iteration Infinite Tw... 
[03/23 22:33:57   4167s] Calculate late delays in OCV mode...
[03/23 22:33:57   4167s] Calculate early delays in OCV mode...
[03/23 22:33:57   4167s] Start delay calculation (fullDC) (6 T). (MEM=4160.65)
[03/23 22:33:57   4167s] End AAE Lib Interpolated Model. (MEM=4172.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:33:57   4168s] Total number of fetched objects 3081
[03/23 22:33:57   4168s] AAE_INFO-618: Total number of nets in the design is 3083,  100.0 percent of the nets selected for SI analysis
[03/23 22:33:57   4168s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:33:57   4168s] End delay calculation. (MEM=4275.65 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 22:33:57   4168s] End delay calculation (fullDC). (MEM=4275.65 CPU=0:00:01.3 REAL=0:00:00.0)
[03/23 22:33:57   4168s] *** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 4275.7M) ***
[03/23 22:33:57   4169s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4267.7M)
[03/23 22:33:57   4169s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:33:57   4169s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4267.7M)
[03/23 22:33:57   4169s] 
[03/23 22:33:57   4169s] Executing IPO callback for view pruning ..
[03/23 22:33:57   4169s] Starting SI iteration 2
[03/23 22:33:57   4169s] Calculate late delays in OCV mode...
[03/23 22:33:57   4169s] Calculate early delays in OCV mode...
[03/23 22:33:57   4169s] Start delay calculation (fullDC) (6 T). (MEM=4051.81)
[03/23 22:33:58   4169s] End AAE Lib Interpolated Model. (MEM=4051.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:33:58   4169s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 22:33:58   4169s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 3081. 
[03/23 22:33:58   4169s] Total number of fetched objects 3081
[03/23 22:33:58   4169s] AAE_INFO-618: Total number of nets in the design is 3083,  2.0 percent of the nets selected for SI analysis
[03/23 22:33:58   4169s] End delay calculation. (MEM=4318.93 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:33:58   4169s] End delay calculation (fullDC). (MEM=4318.93 CPU=0:00:00.1 REAL=0:00:01.0)
[03/23 22:33:58   4169s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 4318.9M) ***
[03/23 22:33:58   4169s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:01.0 totSessionCpu=1:09:30 mem=4324.9M)
[03/23 22:33:58   4169s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:33:58   4169s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:33:58   4169s] 
[03/23 22:33:58   4169s] Active hold views:
[03/23 22:33:58   4169s]  holdAnalysis
[03/23 22:33:58   4169s]   Dominating endpoints: 0
[03/23 22:33:58   4169s]   Dominating TNS: -0.000
[03/23 22:33:58   4169s] 
[03/23 22:33:58   4169s] Done building cte hold timing graph (fixHold) cpu=0:00:03.4 real=0:00:02.0 totSessionCpu=1:09:30 mem=4355.5M ***
[03/23 22:33:58   4169s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 6 threads.
[03/23 22:33:58   4169s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:33:58   4170s] Done building hold timer [1174 node(s), 1274 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.6 real=0:00:02.0 totSessionCpu=1:09:30 mem=4355.5M ***
[03/23 22:33:58   4170s] Restoring timing graph ...
[03/23 22:33:58   4170s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 22:33:58   4170s] Done restore timing graph
[03/23 22:33:58   4170s] Done building cte setup timing graph (fixHold) cpu=0:00:04.0 real=0:00:02.0 totSessionCpu=1:09:30 mem=4490.1M ***
[03/23 22:33:58   4170s] *info: category slack lower bound [L -3685.0] default
[03/23 22:33:58   4170s] *info: category slack lower bound [H -3685.0] reg2reg 
[03/23 22:33:58   4170s] --------------------------------------------------- 
[03/23 22:33:58   4170s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 22:33:58   4170s] --------------------------------------------------- 
[03/23 22:33:58   4170s]          WNS    reg2regWNS
[03/23 22:33:58   4170s]    -3.685 ns     -3.685 ns
[03/23 22:33:58   4170s] --------------------------------------------------- 
[03/23 22:33:58   4170s]   Timing/DRV Snapshot: (REF)
[03/23 22:33:58   4170s]      Weighted WNS: -3.685
[03/23 22:33:58   4170s]       All  PG WNS: -3.685
[03/23 22:33:58   4170s]       High PG WNS: -3.685
[03/23 22:33:58   4170s]       All  PG TNS: -60.199
[03/23 22:33:58   4170s]       High PG TNS: -54.322
[03/23 22:33:58   4170s]       Low  PG TNS: -8.654
[03/23 22:33:58   4170s]          Tran DRV: 5 (5)
[03/23 22:33:58   4170s]           Cap DRV: 5 (5)
[03/23 22:33:58   4170s]        Fanout DRV: 0 (18)
[03/23 22:33:58   4170s]            Glitch: 0 (0)
[03/23 22:33:58   4170s]    Category Slack: { [L, -3.685] [H, -3.685] }
[03/23 22:33:58   4170s] 
[03/23 22:33:58   4170s] 
[03/23 22:33:58   4170s] Creating Lib Analyzer ...
[03/23 22:33:58   4170s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:33:58   4170s] 
[03/23 22:33:58   4170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:33:58   4170s] Summary for sequential cells identification: 
[03/23 22:33:58   4170s]   Identified SBFF number: 112
[03/23 22:33:58   4170s]   Identified MBFF number: 0
[03/23 22:33:58   4170s]   Identified SB Latch number: 0
[03/23 22:33:58   4170s]   Identified MB Latch number: 0
[03/23 22:33:58   4170s]   Not identified SBFF number: 8
[03/23 22:33:58   4170s]   Not identified MBFF number: 0
[03/23 22:33:58   4170s]   Not identified SB Latch number: 0
[03/23 22:33:58   4170s]   Not identified MB Latch number: 0
[03/23 22:33:58   4170s]   Number of sequential cells which are not FFs: 34
[03/23 22:33:58   4170s]  Visiting view : setupAnalysis
[03/23 22:33:58   4170s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:58   4170s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:58   4170s]  Visiting view : holdAnalysis
[03/23 22:33:58   4170s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:58   4170s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:58   4170s] TLC MultiMap info (StdDelay):
[03/23 22:33:58   4170s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:58   4170s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:58   4170s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:58   4170s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:58   4170s]  Setting StdDelay to: 22.7ps
[03/23 22:33:58   4170s] 
[03/23 22:33:58   4170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:33:59   4170s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:33:59   4170s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:33:59   4170s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:33:59   4170s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:33:59   4170s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:33:59   4170s] 
[03/23 22:33:59   4170s] {RT rc-typ 0 4 4 0}
[03/23 22:33:59   4171s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:09:31 mem=4499.6M
[03/23 22:33:59   4171s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:09:31 mem=4499.6M
[03/23 22:33:59   4171s] Creating Lib Analyzer, finished. 
[03/23 22:33:59   4171s] OPTC: m1 20.0 20.0
[03/23 22:33:59   4171s] Setting latch borrow mode to budget during optimization.
[03/23 22:33:59   4171s] 
[03/23 22:33:59   4171s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:33:59   4171s] Deleting Lib Analyzer.
[03/23 22:33:59   4171s] 
[03/23 22:33:59   4171s] TimeStamp Deleting Cell Server End ...
[03/23 22:33:59   4171s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:33:59   4171s] 
[03/23 22:33:59   4171s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:33:59   4171s] Summary for sequential cells identification: 
[03/23 22:33:59   4171s]   Identified SBFF number: 112
[03/23 22:33:59   4171s]   Identified MBFF number: 0
[03/23 22:33:59   4171s]   Identified SB Latch number: 0
[03/23 22:33:59   4171s]   Identified MB Latch number: 0
[03/23 22:33:59   4171s]   Not identified SBFF number: 8
[03/23 22:33:59   4171s]   Not identified MBFF number: 0
[03/23 22:33:59   4171s]   Not identified SB Latch number: 0
[03/23 22:33:59   4171s]   Not identified MB Latch number: 0
[03/23 22:33:59   4171s]   Number of sequential cells which are not FFs: 34
[03/23 22:33:59   4171s]  Visiting view : setupAnalysis
[03/23 22:33:59   4171s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:59   4171s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:59   4171s]  Visiting view : holdAnalysis
[03/23 22:33:59   4171s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:59   4171s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:59   4171s] TLC MultiMap info (StdDelay):
[03/23 22:33:59   4171s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:59   4171s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:59   4171s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:59   4171s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:59   4171s]  Setting StdDelay to: 22.7ps
[03/23 22:33:59   4171s] 
[03/23 22:33:59   4171s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:33:59   4171s] 
[03/23 22:33:59   4171s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:33:59   4171s] 
[03/23 22:33:59   4171s] TimeStamp Deleting Cell Server End ...
[03/23 22:33:59   4171s] 
[03/23 22:33:59   4171s] Creating Lib Analyzer ...
[03/23 22:33:59   4171s] 
[03/23 22:33:59   4171s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:33:59   4171s] Summary for sequential cells identification: 
[03/23 22:33:59   4171s]   Identified SBFF number: 112
[03/23 22:33:59   4171s]   Identified MBFF number: 0
[03/23 22:33:59   4171s]   Identified SB Latch number: 0
[03/23 22:33:59   4171s]   Identified MB Latch number: 0
[03/23 22:33:59   4171s]   Not identified SBFF number: 8
[03/23 22:33:59   4171s]   Not identified MBFF number: 0
[03/23 22:33:59   4171s]   Not identified SB Latch number: 0
[03/23 22:33:59   4171s]   Not identified MB Latch number: 0
[03/23 22:33:59   4171s]   Number of sequential cells which are not FFs: 34
[03/23 22:33:59   4171s]  Visiting view : setupAnalysis
[03/23 22:33:59   4171s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:59   4171s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:59   4171s]  Visiting view : holdAnalysis
[03/23 22:33:59   4171s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:33:59   4171s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:33:59   4171s] TLC MultiMap info (StdDelay):
[03/23 22:33:59   4171s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:59   4171s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:59   4171s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:33:59   4171s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:33:59   4171s]  Setting StdDelay to: 22.7ps
[03/23 22:33:59   4171s] 
[03/23 22:33:59   4171s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:33:59   4171s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:33:59   4171s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:33:59   4171s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:33:59   4171s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:33:59   4171s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:33:59   4171s] 
[03/23 22:33:59   4171s] {RT rc-typ 0 4 4 0}
[03/23 22:34:00   4172s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:09:32 mem=4499.6M
[03/23 22:34:00   4172s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:09:32 mem=4499.6M
[03/23 22:34:00   4172s] Creating Lib Analyzer, finished. 
[03/23 22:34:00   4172s] 
[03/23 22:34:00   4172s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 22:34:00   4172s] *Info: worst delay setup view: setupAnalysis
[03/23 22:34:00   4172s] Footprint list for hold buffering (delay unit: ps)
[03/23 22:34:00   4172s] =================================================================
[03/23 22:34:00   4172s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 22:34:00   4172s] ------------------------------------------------------------------
[03/23 22:34:00   4172s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 22:34:00   4172s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 22:34:00   4172s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 22:34:00   4172s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 22:34:00   4172s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 22:34:00   4172s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 22:34:00   4172s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 22:34:00   4172s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 22:34:00   4172s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 22:34:00   4172s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 22:34:00   4172s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 22:34:00   4172s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 22:34:00   4172s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 22:34:00   4172s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 22:34:00   4172s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 22:34:00   4172s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 22:34:00   4172s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 22:34:00   4172s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 22:34:00   4172s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 22:34:00   4172s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 22:34:00   4172s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 22:34:00   4172s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 22:34:00   4172s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 22:34:00   4172s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 22:34:00   4172s] =================================================================
[03/23 22:34:00   4172s] Hold Timer stdDelay = 22.7ps
[03/23 22:34:00   4172s]  Visiting view : holdAnalysis
[03/23 22:34:00   4172s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:34:00   4172s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:34:00   4172s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 22:34:00   4172s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4499.6M, EPOCH TIME: 1679625240.434417
[03/23 22:34:00   4172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:00   4172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:00   4172s] 
[03/23 22:34:00   4172s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:34:00   4172s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.019, MEM:4499.6M, EPOCH TIME: 1679625240.453269
[03/23 22:34:00   4172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:34:00   4172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:00   4172s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.635  | -3.635  | -2.254  |
|           TNS (ns):| -60.198 | -54.322 | -8.654  |
|    Violating Paths:|   86    |   58    |   35    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.093  |  0.153  | -0.093  |
|           TNS (ns):| -0.598  |  0.000  | -0.598  |
|    Violating Paths:|   27    |    0    |   27    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.216   |      5 (5)       |
|   max_tran     |      5 (14)      |   -3.186   |      5 (14)      |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      3 (3)       |    -84     |      3 (3)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4498.1M, EPOCH TIME: 1679625240.555327
[03/23 22:34:00   4172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:00   4172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:00   4172s] 
[03/23 22:34:00   4172s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:34:00   4172s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:4499.6M, EPOCH TIME: 1679625240.576957
[03/23 22:34:00   4172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:34:00   4172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:00   4172s] Density: 32.928%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 3027.3M, totSessionCpu=1:09:33 **
[03/23 22:34:00   4172s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:06.2/0:00:03.9 (1.6), totSession cpu/real = 1:09:32.6/0:31:15.3 (2.2), mem = 4149.6M
[03/23 22:34:00   4172s] 
[03/23 22:34:00   4172s] =============================================================================================
[03/23 22:34:00   4172s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              21.14-s109_1
[03/23 22:34:00   4172s] =============================================================================================
[03/23 22:34:00   4172s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:34:00   4172s] ---------------------------------------------------------------------------------------------
[03/23 22:34:00   4172s] [ ViewPruning            ]      6   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 22:34:00   4172s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.2
[03/23 22:34:00   4172s] [ DrvReport              ]      2   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.2    1.4
[03/23 22:34:00   4172s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 22:34:00   4172s] [ CellServerInit         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:34:00   4172s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  31.9 % )     0:00:01.3 /  0:00:01.3    1.0
[03/23 22:34:00   4172s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:34:00   4172s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 22:34:00   4172s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:34:00   4172s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:34:00   4172s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:34:00   4172s] [ TimingUpdate           ]      8   0:00:00.8  (  19.4 % )     0:00:01.1 /  0:00:02.9    2.5
[03/23 22:34:00   4172s] [ FullDelayCalc          ]      3   0:00:00.4  (   9.7 % )     0:00:00.4 /  0:00:01.5    3.8
[03/23 22:34:00   4172s] [ TimingReport           ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    2.3
[03/23 22:34:00   4172s] [ SaveTimingGraph        ]      1   0:00:00.3  (   6.7 % )     0:00:00.3 /  0:00:00.4    1.4
[03/23 22:34:00   4172s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 22:34:00   4172s] [ MISC                   ]          0:00:00.6  (  14.7 % )     0:00:00.6 /  0:00:00.7    1.3
[03/23 22:34:00   4172s] ---------------------------------------------------------------------------------------------
[03/23 22:34:00   4172s]  BuildHoldData #1 TOTAL             0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:06.2    1.6
[03/23 22:34:00   4172s] ---------------------------------------------------------------------------------------------
[03/23 22:34:00   4172s] 
[03/23 22:34:00   4172s] *** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 1:09:32.6/0:31:15.3 (2.2), mem = 4149.6M
[03/23 22:34:00   4172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.30
[03/23 22:34:00   4172s] #optDebug: Start CG creation (mem=4149.6M)
[03/23 22:34:00   4172s]  ...initializing CG  maxDriveDist 1568.887000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 156.888000 
[03/23 22:34:00   4172s] (cpu=0:00:00.1, mem=4221.4M)
[03/23 22:34:00   4172s]  ...processing cgPrt (cpu=0:00:00.1, mem=4221.4M)
[03/23 22:34:00   4172s]  ...processing cgEgp (cpu=0:00:00.1, mem=4221.4M)
[03/23 22:34:00   4172s]  ...processing cgPbk (cpu=0:00:00.1, mem=4221.4M)
[03/23 22:34:00   4172s]  ...processing cgNrb(cpu=0:00:00.1, mem=4221.4M)
[03/23 22:34:00   4172s]  ...processing cgObs (cpu=0:00:00.1, mem=4221.4M)
[03/23 22:34:00   4172s]  ...processing cgCon (cpu=0:00:00.1, mem=4221.4M)
[03/23 22:34:00   4172s]  ...processing cgPdm (cpu=0:00:00.1, mem=4221.4M)
[03/23 22:34:00   4172s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4221.4M)
[03/23 22:34:00   4172s] HoldSingleBuffer minRootGain=0.000
[03/23 22:34:00   4172s] HoldSingleBuffer minRootGain=0.000
[03/23 22:34:00   4172s] HoldSingleBuffer minRootGain=0.000
[03/23 22:34:00   4172s] HoldSingleBuffer minRootGain=0.000
[03/23 22:34:00   4172s] *info: Run optDesign holdfix with 6 threads.
[03/23 22:34:00   4172s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:34:00   4172s] --------------------------------------------------- 
[03/23 22:34:00   4172s]    Hold Timing Summary  - Initial 
[03/23 22:34:00   4172s] --------------------------------------------------- 
[03/23 22:34:00   4172s]  Target slack:       0.0500 ns
[03/23 22:34:00   4172s]  View: holdAnalysis 
[03/23 22:34:00   4172s]    WNS:      -0.0926  >>>  WNS:      -0.1426 with TargetSlack
[03/23 22:34:00   4172s]    TNS:      -0.5986  >>>  TNS:      -2.2765 with TargetSlack
[03/23 22:34:00   4172s]    VP :           27  >>>  VP:           35  with TargetSlack
[03/23 22:34:00   4172s]    Worst hold path end point: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/D
[03/23 22:34:00   4172s] --------------------------------------------------- 
[03/23 22:34:00   4172s] Info: Done creating the CCOpt slew target map.
[03/23 22:34:00   4172s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:34:00   4172s] ### Creating PhyDesignMc. totSessionCpu=1:09:33 mem=4463.7M
[03/23 22:34:00   4172s] OPERPROF: Starting DPlace-Init at level 1, MEM:4463.7M, EPOCH TIME: 1679625240.750773
[03/23 22:34:00   4172s] Processing tracks to init pin-track alignment.
[03/23 22:34:00   4172s] z: 2, totalTracks: 1
[03/23 22:34:00   4172s] z: 4, totalTracks: 1
[03/23 22:34:00   4172s] z: 6, totalTracks: 1
[03/23 22:34:00   4172s] z: 8, totalTracks: 1
[03/23 22:34:00   4172s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:34:00   4172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4463.7M, EPOCH TIME: 1679625240.754915
[03/23 22:34:00   4172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:00   4172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:00   4172s] 
[03/23 22:34:00   4172s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:34:00   4172s] 
[03/23 22:34:00   4172s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:34:00   4172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:4495.7M, EPOCH TIME: 1679625240.776142
[03/23 22:34:00   4172s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4495.7M, EPOCH TIME: 1679625240.776288
[03/23 22:34:00   4172s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:4495.7M, EPOCH TIME: 1679625240.780254
[03/23 22:34:00   4172s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4495.7MB).
[03/23 22:34:00   4172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.030, MEM:4495.7M, EPOCH TIME: 1679625240.781132
[03/23 22:34:00   4172s] TotalInstCnt at PhyDesignMc Initialization: 3014
[03/23 22:34:00   4172s] ### Creating PhyDesignMc, finished. totSessionCpu=1:09:33 mem=4495.7M
[03/23 22:34:00   4172s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4495.7M, EPOCH TIME: 1679625240.794732
[03/23 22:34:00   4172s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4495.7M, EPOCH TIME: 1679625240.794878
[03/23 22:34:00   4172s] 
[03/23 22:34:00   4172s] *** Starting Core Fixing (fixHold) cpu=0:00:06.4 real=0:00:04.0 totSessionCpu=1:09:33 mem=4495.7M density=32.928% ***
[03/23 22:34:00   4172s] Optimizer Target Slack 0.050 StdDelay is 0.02270  
[03/23 22:34:00   4172s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:34:00   4172s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:34:00   4172s] ### Creating RouteCongInterface, started
[03/23 22:34:00   4172s] {MMLU 0 31 3081}
[03/23 22:34:00   4172s] ### Creating LA Mngr. totSessionCpu=1:09:33 mem=4495.7M
[03/23 22:34:00   4172s] ### Creating LA Mngr, finished. totSessionCpu=1:09:33 mem=4495.7M
[03/23 22:34:00   4172s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.635  | -3.635  | -2.254  |
|           TNS (ns):| -60.198 | -54.322 | -8.654  |
|    Violating Paths:|   86    |   58    |   35    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Density: 32.928%
------------------------------------------------------------------
[03/23 22:34:00   4172s] *info: Hold Batch Commit is enabled
[03/23 22:34:00   4172s] *info: Levelized Batch Commit is enabled
[03/23 22:34:00   4172s] 
[03/23 22:34:00   4172s] Phase I ......
[03/23 22:34:00   4172s] Executing transform: ECO Safe Resize
[03/23 22:34:00   4172s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:34:00   4172s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/23 22:34:00   4172s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:34:00   4172s] Worst hold path end point:
[03/23 22:34:00   4172s]   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/D
[03/23 22:34:00   4172s]     net: buff_mult_arr0/genblk1_0__buffer_mult0/mult_A[7] (nrTerm=2)
[03/23 22:34:00   4172s] |   0|  -0.093|    -0.60|      27|          0|       0(     0)|   32.93%|   0:00:00.0|  4553.1M|
[03/23 22:34:00   4172s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:34:00   4172s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:34:00   4172s] Worst hold path end point:
[03/23 22:34:00   4172s]   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/D
[03/23 22:34:00   4172s]     net: buff_mult_arr0/genblk1_0__buffer_mult0/mult_A[7] (nrTerm=2)
[03/23 22:34:00   4172s] |   1|  -0.093|    -0.60|      27|          0|       0(     0)|   32.93%|   0:00:00.0|  4553.1M|
[03/23 22:34:00   4172s] 
[03/23 22:34:00   4172s] Capturing REF for hold ...
[03/23 22:34:00   4172s]    Hold Timing Snapshot: (REF)
[03/23 22:34:00   4172s]              All PG WNS: -0.093
[03/23 22:34:00   4172s]              All PG TNS: -0.599
[03/23 22:34:00   4172s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:34:00   4172s] Executing transform: AddBuffer + LegalResize
[03/23 22:34:00   4172s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:34:00   4172s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/23 22:34:00   4172s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:34:00   4172s] Worst hold path end point:
[03/23 22:34:00   4172s]   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/D
[03/23 22:34:00   4172s]     net: buff_mult_arr0/genblk1_0__buffer_mult0/mult_A[7] (nrTerm=2)
[03/23 22:34:00   4172s] |   0|  -0.093|    -0.60|      27|          0|       0(     0)|   32.93%|   0:00:00.0|  4553.1M|
[03/23 22:34:00   4172s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:34:00   4172s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U7, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U5, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U5, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U8, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0274 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U8, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0269 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : ANv->Yv because it's outside the characterized table range. The actual slew is 0.0146 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : ANv->Yv because it's outside the characterized table range. The actual slew is 0.0145 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : ANv->Yv because it's outside the characterized table range. The actual slew is 0.0146 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0274 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0269 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] Dumping Information for Job 26 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U7, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 27 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U5, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 29 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : ANv->Yv because it's outside the characterized table range. The actual slew is 0.0146 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : ANv->Yv because it's outside the characterized table range. The actual slew is 0.0145 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : ANv->Yv because it's outside the characterized table range. The actual slew is 0.0146 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 31 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 35 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U8, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 37 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U5, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 40 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 44 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 48 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0274 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0269 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 54 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U8, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 66 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 68 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 78 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 115 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0274 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0269 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] Dumping Information for Job 119 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:34:00   4173s] Dumping Information for Job ...
[03/23 22:34:00   4173s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:34:01   4173s] Worst hold path end point:
[03/23 22:34:01   4173s]   adder0/clk_r_REG49_S1/D
[03/23 22:34:01   4173s]     net: adder0/n94 (nrTerm=2)
[03/23 22:34:01   4173s] |   1|   0.006|     0.00|       0|         34|       0(     0)|   33.10%|   0:00:01.0|  4680.1M|
[03/23 22:34:01   4173s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:34:01   4173s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:34:01   4173s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:34:01   4173s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:34:01   4173s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:34:01   4173s] Worst hold path end point:
[03/23 22:34:01   4173s]   adder0/clk_r_REG67_S1/D
[03/23 22:34:01   4173s]     net: adder0/n95 (nrTerm=2)
[03/23 22:34:01   4173s] |   2|   0.020|     0.00|       0|         15|       0(     0)|   33.16%|   0:00:00.0|  4680.1M|
[03/23 22:34:01   4173s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:34:01   4173s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:34:01   4173s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:34:01   4173s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:34:01   4173s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:34:01   4173s] Worst hold path end point:
[03/23 22:34:01   4173s]   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG429_S1/D
[03/23 22:34:01   4173s]     net: buff_mult_arr0/genblk1_1__buffer_mult0/mult_A[0] (nrTerm=2)
[03/23 22:34:01   4173s] |   3|   0.051|     0.00|       0|          1|       0(     0)|   33.17%|   0:00:00.0|  4680.1M|
[03/23 22:34:01   4173s] 
[03/23 22:34:01   4173s] Capturing REF for hold ...
[03/23 22:34:01   4173s]    Hold Timing Snapshot: (REF)
[03/23 22:34:01   4173s]              All PG WNS: 0.051
[03/23 22:34:01   4173s]              All PG TNS: 0.000
[03/23 22:34:01   4173s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:34:01   4173s] 
[03/23 22:34:01   4173s] *info:    Total 50 cells added for Phase I
[03/23 22:34:01   4173s] *info:        in which 0 is ripple commits (0.000%)
[03/23 22:34:01   4173s] --------------------------------------------------- 
[03/23 22:34:01   4173s]    Hold Timing Summary  - Phase I 
[03/23 22:34:01   4173s] --------------------------------------------------- 
[03/23 22:34:01   4173s]  Target slack:       0.0500 ns
[03/23 22:34:01   4173s]  View: holdAnalysis 
[03/23 22:34:01   4173s]    WNS:       0.0514  >>>  WNS:       0.0014 with TargetSlack
[03/23 22:34:01   4173s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 22:34:01   4173s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 22:34:01   4173s]    Worst hold path end point: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG429_S1/D
[03/23 22:34:01   4173s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.635  | -3.635  | -2.254  |
|           TNS (ns):| -60.209 | -54.322 | -8.665  |
|    Violating Paths:|   86    |   58    |   35    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Density: 33.167%
------------------------------------------------------------------
[03/23 22:34:01   4173s] 
[03/23 22:34:01   4173s] *** Finished Core Fixing (fixHold) cpu=0:00:07.4 real=0:00:05.0 totSessionCpu=1:09:34 mem=4725.9M density=33.167% ***
[03/23 22:34:01   4173s] 
[03/23 22:34:01   4173s] *info:
[03/23 22:34:01   4173s] *info: Added a total of 50 cells to fix/reduce hold violation
[03/23 22:34:01   4173s] *info:          in which 48 termBuffering
[03/23 22:34:01   4173s] *info:          in which 0 dummyBuffering
[03/23 22:34:01   4173s] *info:
[03/23 22:34:01   4173s] *info: Summary: 
[03/23 22:34:01   4173s] *info:           45 cells of type 'CLKBUFX2TR' (4.0, 	25.603) used
[03/23 22:34:01   4173s] *info:            4 cells of type 'DLY1X1TR' (10.0, 	51.328) used
[03/23 22:34:01   4173s] *info:            1 cell  of type 'DLY2X1TR' (10.0, 	51.832) used
[03/23 22:34:01   4173s] 
[03/23 22:34:01   4173s] *** Finish Post Route Hold Fixing (cpu=0:00:07.4 real=0:00:05.0 totSessionCpu=1:09:34 mem=4725.9M density=33.167%) ***
[03/23 22:34:01   4173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.30
[03/23 22:34:01   4173s] **INFO: total 50 insts, 0 nets marked don't touch
[03/23 22:34:01   4173s] **INFO: total 50 insts, 0 nets marked don't touch DB property
[03/23 22:34:01   4173s] **INFO: total 50 insts, 0 nets unmarked don't touch

[03/23 22:34:01   4173s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4564.6M, EPOCH TIME: 1679625241.254235
[03/23 22:34:01   4173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3064).
[03/23 22:34:01   4173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4173s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.053, REAL:0.039, MEM:4182.3M, EPOCH TIME: 1679625241.293284
[03/23 22:34:01   4173s] TotalInstCnt at PhyDesignMc Destruction: 3064
[03/23 22:34:01   4173s] *** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.3/0:00:00.7 (1.9), totSession cpu/real = 1:09:33.9/0:31:15.9 (2.2), mem = 4182.3M
[03/23 22:34:01   4173s] 
[03/23 22:34:01   4173s] =============================================================================================
[03/23 22:34:01   4173s]  Step TAT Report : HoldOpt #1 / optDesign #4                                    21.14-s109_1
[03/23 22:34:01   4173s] =============================================================================================
[03/23 22:34:01   4173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:34:01   4173s] ---------------------------------------------------------------------------------------------
[03/23 22:34:01   4173s] [ OptSummaryReport       ]      2   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.2    1.9
[03/23 22:34:01   4173s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 22:34:01   4173s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:34:01   4173s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 22:34:01   4173s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:34:01   4173s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.1    1.0
[03/23 22:34:01   4173s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  13.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 22:34:01   4173s] [ OptimizationStep       ]      2   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.8    3.0
[03/23 22:34:01   4173s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.8    3.1
[03/23 22:34:01   4173s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:34:01   4173s] [ OptEval                ]      4   0:00:00.1  (  17.5 % )     0:00:00.1 /  0:00:00.5    4.3
[03/23 22:34:01   4173s] [ OptCommit              ]      4   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.2    2.1
[03/23 22:34:01   4173s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    2.4
[03/23 22:34:01   4173s] [ IncrDelayCalc          ]     12   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    2.6
[03/23 22:34:01   4173s] [ HoldReEval             ]      5   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.1    3.0
[03/23 22:34:01   4173s] [ HoldCollectNode        ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:34:01   4173s] [ HoldSortNodeList       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:34:01   4173s] [ HoldBottleneckCount    ]      5   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 22:34:01   4173s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:34:01   4173s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:34:01   4173s] [ HoldDBCommit           ]      5   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.5
[03/23 22:34:01   4173s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:34:01   4173s] [ TimingUpdate           ]      4   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:34:01   4173s] [ TimingReport           ]      2   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    2.2
[03/23 22:34:01   4173s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 22:34:01   4173s] [ MISC                   ]          0:00:00.1  (  17.7 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 22:34:01   4173s] ---------------------------------------------------------------------------------------------
[03/23 22:34:01   4173s]  HoldOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.3    1.9
[03/23 22:34:01   4173s] ---------------------------------------------------------------------------------------------
[03/23 22:34:01   4173s] 
[03/23 22:34:01   4173s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:34:01   4173s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4182.3M, EPOCH TIME: 1679625241.299349
[03/23 22:34:01   4173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4173s] 
[03/23 22:34:01   4173s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:34:01   4173s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:4175.1M, EPOCH TIME: 1679625241.317448
[03/23 22:34:01   4173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:34:01   4173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4173s] Running postRoute recovery in preEcoRoute mode
[03/23 22:34:01   4173s] **optDesign ... cpu = 0:00:09, real = 0:00:07, mem = 3035.9M, totSessionCpu=1:09:34 **
[03/23 22:34:01   4174s]   DRV Snapshot: (TGT)
[03/23 22:34:01   4174s]          Tran DRV: 5 (5)
[03/23 22:34:01   4174s]           Cap DRV: 5 (5)
[03/23 22:34:01   4174s]        Fanout DRV: 0 (18)
[03/23 22:34:01   4174s]            Glitch: 0 (0)
[03/23 22:34:01   4174s] Checking DRV degradation...
[03/23 22:34:01   4174s] 
[03/23 22:34:01   4174s] Recovery Manager:
[03/23 22:34:01   4174s]     Tran DRV degradation : 0 (5 -> 5, Margin 10) - Skip
[03/23 22:34:01   4174s]      Cap DRV degradation : 0 (5 -> 5, Margin 10) - Skip
[03/23 22:34:01   4174s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:34:01   4174s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:34:01   4174s] 
[03/23 22:34:01   4174s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:34:01   4174s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4174.15M, totSessionCpu=1:09:34).
[03/23 22:34:01   4174s] **optDesign ... cpu = 0:00:09, real = 0:00:07, mem = 3036.0M, totSessionCpu=1:09:34 **
[03/23 22:34:01   4174s] 
[03/23 22:34:01   4174s]   DRV Snapshot: (REF)
[03/23 22:34:01   4174s]          Tran DRV: 5 (5)
[03/23 22:34:01   4174s]           Cap DRV: 5 (5)
[03/23 22:34:01   4174s]        Fanout DRV: 0 (18)
[03/23 22:34:01   4174s]            Glitch: 0 (0)
[03/23 22:34:01   4174s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:34:01   4174s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4307.7M, EPOCH TIME: 1679625241.437220
[03/23 22:34:01   4174s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4307.7M, EPOCH TIME: 1679625241.437328
[03/23 22:34:01   4174s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4307.7M, EPOCH TIME: 1679625241.437465
[03/23 22:34:01   4174s] Processing tracks to init pin-track alignment.
[03/23 22:34:01   4174s] z: 2, totalTracks: 1
[03/23 22:34:01   4174s] z: 4, totalTracks: 1
[03/23 22:34:01   4174s] z: 6, totalTracks: 1
[03/23 22:34:01   4174s] z: 8, totalTracks: 1
[03/23 22:34:01   4174s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:34:01   4174s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4307.7M, EPOCH TIME: 1679625241.440921
[03/23 22:34:01   4174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4174s] 
[03/23 22:34:01   4174s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:34:01   4174s] 
[03/23 22:34:01   4174s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:34:01   4174s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:4309.2M, EPOCH TIME: 1679625241.459447
[03/23 22:34:01   4174s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4309.2M, EPOCH TIME: 1679625241.459592
[03/23 22:34:01   4174s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:4309.2M, EPOCH TIME: 1679625241.462786
[03/23 22:34:01   4174s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4309.2MB).
[03/23 22:34:01   4174s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.027, REAL:0.026, MEM:4309.2M, EPOCH TIME: 1679625241.463769
[03/23 22:34:01   4174s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.027, REAL:0.027, MEM:4309.2M, EPOCH TIME: 1679625241.463860
[03/23 22:34:01   4174s] TDRefine: refinePlace mode is spiral
[03/23 22:34:01   4174s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.19
[03/23 22:34:01   4174s] OPERPROF:   Starting RefinePlace at level 2, MEM:4309.2M, EPOCH TIME: 1679625241.464008
[03/23 22:34:01   4174s] *** Starting refinePlace (1:09:34 mem=4309.2M) ***
[03/23 22:34:01   4174s] Total net bbox length = 1.317e+05 (3.836e+04 9.339e+04) (ext = 3.897e+03)
[03/23 22:34:01   4174s] 
[03/23 22:34:01   4174s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:34:01   4174s] (I)      Default pattern map key = PE_top_default.
[03/23 22:34:01   4174s] (I)      Default pattern map key = PE_top_default.
[03/23 22:34:01   4174s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4309.2M, EPOCH TIME: 1679625241.473467
[03/23 22:34:01   4174s] Starting refinePlace ...
[03/23 22:34:01   4174s] (I)      Default pattern map key = PE_top_default.
[03/23 22:34:01   4174s] One DDP V2 for no tweak run.
[03/23 22:34:01   4174s] (I)      Default pattern map key = PE_top_default.
[03/23 22:34:01   4174s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4373.2M, EPOCH TIME: 1679625241.488380
[03/23 22:34:01   4174s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:34:01   4174s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4373.2M, EPOCH TIME: 1679625241.488518
[03/23 22:34:01   4174s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4373.2M, EPOCH TIME: 1679625241.488731
[03/23 22:34:01   4174s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4373.2M, EPOCH TIME: 1679625241.488816
[03/23 22:34:01   4174s] DDP markSite nrRow 135 nrJob 135
[03/23 22:34:01   4174s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4373.2M, EPOCH TIME: 1679625241.489021
[03/23 22:34:01   4174s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4373.2M, EPOCH TIME: 1679625241.489186
[03/23 22:34:01   4174s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:34:01   4174s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4309.2MB) @(1:09:34 - 1:09:34).
[03/23 22:34:01   4174s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:34:01   4174s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:34:01   4174s] 
[03/23 22:34:01   4174s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:34:01   4174s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:34:01   4174s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:34:01   4174s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:34:01   4174s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=4309.2MB) @(1:09:34 - 1:09:34).
[03/23 22:34:01   4174s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:34:01   4174s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:34:01   4174s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4309.2MB
[03/23 22:34:01   4174s] Statistics of distance of Instance movement in refine placement:
[03/23 22:34:01   4174s]   maximum (X+Y) =         0.00 um
[03/23 22:34:01   4174s]   mean    (X+Y) =         0.00 um
[03/23 22:34:01   4174s] Summary Report:
[03/23 22:34:01   4174s] Instances move: 0 (out of 3035 movable)
[03/23 22:34:01   4174s] Instances flipped: 0
[03/23 22:34:01   4174s] Mean displacement: 0.00 um
[03/23 22:34:01   4174s] Max displacement: 0.00 um 
[03/23 22:34:01   4174s] Total instances moved : 0
[03/23 22:34:01   4174s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.180, REAL:0.113, MEM:4309.2M, EPOCH TIME: 1679625241.586098
[03/23 22:34:01   4174s] Total net bbox length = 1.317e+05 (3.836e+04 9.339e+04) (ext = 3.897e+03)
[03/23 22:34:01   4174s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4309.2MB
[03/23 22:34:01   4174s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4309.2MB) @(1:09:34 - 1:09:34).
[03/23 22:34:01   4174s] *** Finished refinePlace (1:09:34 mem=4309.2M) ***
[03/23 22:34:01   4174s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.19
[03/23 22:34:01   4174s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.191, REAL:0.123, MEM:4309.2M, EPOCH TIME: 1679625241.587338
[03/23 22:34:01   4174s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4309.2M, EPOCH TIME: 1679625241.587420
[03/23 22:34:01   4174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3064).
[03/23 22:34:01   4174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4174s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.033, REAL:0.021, MEM:4176.2M, EPOCH TIME: 1679625241.608523
[03/23 22:34:01   4174s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.252, REAL:0.171, MEM:4176.2M, EPOCH TIME: 1679625241.608672
[03/23 22:34:01   4174s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4176.2M, EPOCH TIME: 1679625241.619188
[03/23 22:34:01   4174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4174s] 
[03/23 22:34:01   4174s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:34:01   4174s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:4176.2M, EPOCH TIME: 1679625241.644025
[03/23 22:34:01   4174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:34:01   4174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4174s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.635  | -3.635  | -2.254  |
|           TNS (ns):| -60.209 | -54.322 | -8.665  |
|    Violating Paths:|   86    |   58    |   35    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.216   |      5 (5)       |
|   max_tran     |      5 (14)      |   -3.186   |      5 (14)      |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      3 (3)       |    -84     |      3 (3)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4364.6M, EPOCH TIME: 1679625241.781178
[03/23 22:34:01   4174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4174s] 
[03/23 22:34:01   4174s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:34:01   4174s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:4366.1M, EPOCH TIME: 1679625241.801386
[03/23 22:34:01   4174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:34:01   4174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:34:01   4174s] Density: 33.167%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:07, mem = 3036.1M, totSessionCpu=1:09:35 **
[03/23 22:34:01   4174s] **INFO: flowCheckPoint #13 GlobalDetailRoute
[03/23 22:34:01   4174s] -routeWithEco false                       # bool, default=false
[03/23 22:34:01   4174s] -routeSelectedNetOnly false               # bool, default=false
[03/23 22:34:01   4174s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 22:34:01   4174s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 22:34:01   4174s] Existing Dirty Nets : 85
[03/23 22:34:01   4174s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 22:34:01   4174s] Reset Dirty Nets : 85
[03/23 22:34:01   4174s] *** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 1:09:34.6/0:31:16.5 (2.2), mem = 4167.5M
[03/23 22:34:01   4174s] 
[03/23 22:34:01   4174s] globalDetailRoute
[03/23 22:34:01   4174s] 
[03/23 22:34:01   4174s] #Start globalDetailRoute on Thu Mar 23 22:34:01 2023
[03/23 22:34:01   4174s] #
[03/23 22:34:01   4174s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:34:01   4174s] ### Time Record (Pre Callback) is installed.
[03/23 22:34:01   4174s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_r3KBdZ.rcdb.d/PE_top.rcdb.d': 3175 access done (mem: 4167.531M)
[03/23 22:34:01   4174s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:34:01   4174s] ### Time Record (DB Import) is installed.
[03/23 22:34:01   4174s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:34:01   4174s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:34:01   4174s] ### Net info: total nets: 3133
[03/23 22:34:01   4174s] ### Net info: dirty nets: 0
[03/23 22:34:01   4174s] ### Net info: marked as disconnected nets: 0
[03/23 22:34:01   4174s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:34:02   4175s] #num needed restored net=0
[03/23 22:34:02   4175s] #need_extraction net=0 (total=3133)
[03/23 22:34:02   4175s] ### Net info: fully routed nets: 3083
[03/23 22:34:02   4175s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:34:02   4175s] ### Net info: unrouted nets: 48
[03/23 22:34:02   4175s] ### Net info: re-extraction nets: 0
[03/23 22:34:02   4175s] ### Net info: ignored nets: 0
[03/23 22:34:02   4175s] ### Net info: skip routing nets: 0
[03/23 22:34:02   4175s] ### import design signature (517): route=776478602 fixed_route=1378353112 flt_obj=0 vio=1584802120 swire=282492057 shield_wire=1 net_attr=1725271720 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=117068427 pin_access=2046513021 inst_pattern=1
[03/23 22:34:02   4175s] ### Time Record (DB Import) is uninstalled.
[03/23 22:34:02   4175s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:34:02   4175s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/23 22:34:02   4175s] #       8903db7efddc32061d9d9dfa283d7e65bf92bd58be6fb6c008434c5623462a47c8b64411
[03/23 22:34:02   4175s] #       27b9424eea8930b7a9b76776bf58bebcee304e01c3e8bc20a89abe308f308d7a80511b53
[03/23 22:34:02   4175s] #       77c7871f2e41a88a66d410ecfbbeb9ca90e2974cf9d9156d7d805257c5d4983f388f0598
[03/23 22:34:02   4175s] #       617229729900ebfa4e33084633d8c4554c4408ec5cd9c3c5b1afa2b08762ad2eeba9756b
[03/23 22:34:02   4175s] #       49a140619a20a51282ba33faa887aba41229b0e190b77da99b705f776e61a594d76944ba
[03/23 22:34:02   4175s] #       f4ceed349eba77137e937a2a62200a857f88b8cd7befc691cf80c40c97842460eb6cb7c9
[03/23 22:34:02   4175s] #       b2f56eebb61d85422077272dc3e74d074af40e374a69d5465374653194564f7753fb1f29
[03/23 22:34:02   4175s] #       7edf81835291af2645887e46a65e0629b24e141f6e1b08790289db544231a39cb5cacbd8
[03/23 22:34:02   4175s] #       ebb313e4391391fd2d4253b736965775a3734aed37c86da80a8f5fffeebefb0672efa638
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #Skip comparing routing design signature in db-snapshot flow
[03/23 22:34:02   4175s] ### Time Record (Data Preparation) is installed.
[03/23 22:34:02   4175s] #RTESIG:78da9594cb6ac3301045bbee570c4a162e34ae666cebb14c215bb784b45be3c47230f801
[03/23 22:34:02   4175s] #       b60c6dbfbe4a288594d472b4d41cdd2b5d8db458be6fb6c008438c5703729d21a45b222e
[03/23 22:34:02   4175s] #       48ad50907e22cc5ce9ed99dd2f962faf3b8c12c0909f070465dde5f611c6c1f430186bab
[03/23 22:34:02   4175s] #       f6f8f0c3c508655e0f06827dd7d55719d2e292293edbbca90e5098321f6bfb07179104db
[03/23 22:34:02   4175s] #       8f538a42c5c0daae350c82c1f6ae7015931c819d9d3d5c14f91ca5db146b4c518dcdb496
[03/23 22:34:02   4175s] #       921a34263152a220a85a6b8ea6bf4a6a9900eb0f59d315a60ef7553b2dacb5f6268d4897
[03/23 22:34:02   4175s] #       d94d278da7dbbb09bf493d91111085d2df44c2d5bd671328664072464a5211b075badba4
[03/23 22:34:02   4175s] #       e97ab79d8e1da546a0e99b748c98d71da8d0dbdca894531b6cde16795f383dd38ecd7fa4
[03/23 22:34:02   4175s] #       fc7d071394e65e4f4d6ad653218ee81323ae122f83c45d64f987c70e450cf174fa847286
[03/23 22:34:02   4175s] #       9dcbd4cbb89cd809f2ec89c87d2ba1ad1a379795556d324adc7f29dc54191ebffe5d7df7
[03/23 22:34:02   4175s] #       0d1c1fb2f0
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:34:02   4175s] ### Time Record (Global Routing) is installed.
[03/23 22:34:02   4175s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:34:02   4175s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:34:02   4175s] #Total number of routable nets = 3131.
[03/23 22:34:02   4175s] #Total number of nets in the design = 3133.
[03/23 22:34:02   4175s] #85 routable nets do not have any wires.
[03/23 22:34:02   4175s] #3046 routable nets have routed wires.
[03/23 22:34:02   4175s] #85 nets will be global routed.
[03/23 22:34:02   4175s] #208 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:34:02   4175s] #Using multithreading with 6 threads.
[03/23 22:34:02   4175s] ### Time Record (Data Preparation) is installed.
[03/23 22:34:02   4175s] #Start routing data preparation on Thu Mar 23 22:34:02 2023
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:34:02   4175s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:34:02   4175s] #Voltage range [0.000 - 1.200] has 3131 nets.
[03/23 22:34:02   4175s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:34:02   4175s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:34:02   4175s] #Build and mark too close pins for the same net.
[03/23 22:34:02   4175s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:34:02   4175s] #Initial pin access analysis.
[03/23 22:34:02   4175s] #Detail pin access analysis.
[03/23 22:34:02   4175s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:34:02   4175s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:34:02   4175s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:34:02   4175s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:34:02   4175s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:34:02   4175s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:34:02   4175s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:34:02   4175s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:34:02   4175s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:34:02   4175s] #Processed 50/0 dirty instances, 40/1 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(50 insts marked dirty, reset pre-exisiting dirty flag on 50 insts, 0 nets marked need extraction)
[03/23 22:34:02   4175s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3049.68 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] #Regenerating Ggrids automatically.
[03/23 22:34:02   4175s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:34:02   4175s] #Using automatically generated G-grids.
[03/23 22:34:02   4175s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:34:02   4175s] #Done routing data preparation.
[03/23 22:34:02   4175s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3051.48 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #Finished routing data preparation on Thu Mar 23 22:34:02 2023
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #Cpu time = 00:00:00
[03/23 22:34:02   4175s] #Elapsed time = 00:00:00
[03/23 22:34:02   4175s] #Increased memory = 5.74 (MB)
[03/23 22:34:02   4175s] #Total memory = 3051.48 (MB)
[03/23 22:34:02   4175s] #Peak memory = 3527.60 (MB)
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:34:02   4175s] ### Time Record (Global Routing) is installed.
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #Start global routing on Thu Mar 23 22:34:02 2023
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #Start global routing initialization on Thu Mar 23 22:34:02 2023
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #Number of eco nets is 37
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #Start global routing data preparation on Thu Mar 23 22:34:02 2023
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 22:34:02 2023 with memory = 3051.48 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.02 [6]--
[03/23 22:34:02   4175s] #Start routing resource analysis on Thu Mar 23 22:34:02 2023
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] ### init_is_bin_blocked starts on Thu Mar 23 22:34:02 2023 with memory = 3051.48 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:34:02   4175s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 22:34:02 2023 with memory = 3051.74 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --4.43 [6]--
[03/23 22:34:02   4175s] ### adjust_flow_cap starts on Thu Mar 23 22:34:02 2023 with memory = 3050.49 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.18 [6]--
[03/23 22:34:02   4175s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:34:02 2023 with memory = 3051.14 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --0.98 [6]--
[03/23 22:34:02   4175s] ### set_via_blocked starts on Thu Mar 23 22:34:02 2023 with memory = 3051.14 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.17 [6]--
[03/23 22:34:02   4175s] ### copy_flow starts on Thu Mar 23 22:34:02 2023 with memory = 3051.12 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.15 [6]--
[03/23 22:34:02   4175s] #Routing resource analysis is done on Thu Mar 23 22:34:02 2023
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] ### report_flow_cap starts on Thu Mar 23 22:34:02 2023 with memory = 3051.14 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] #  Resource Analysis:
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 22:34:02   4175s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 22:34:02   4175s] #  --------------------------------------------------------------
[03/23 22:34:02   4175s] #  M2             V         167         582        2294     3.05%
[03/23 22:34:02   4175s] #  M3             H         204        1045        2294    57.59%
[03/23 22:34:02   4175s] #  M4             V         177         572        2294    44.25%
[03/23 22:34:02   4175s] #  --------------------------------------------------------------
[03/23 22:34:02   4175s] #  Total                    548      79.23%        6882    34.96%
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #  174 nets (5.55%) with 1 preferred extra spacing.
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.10 [6]--
[03/23 22:34:02   4175s] ### analyze_m2_tracks starts on Thu Mar 23 22:34:02 2023 with memory = 3051.12 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:34:02   4175s] ### report_initial_resource starts on Thu Mar 23 22:34:02 2023 with memory = 3051.12 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:34:02   4175s] ### mark_pg_pins_accessibility starts on Thu Mar 23 22:34:02 2023 with memory = 3051.12 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --0.98 [6]--
[03/23 22:34:02   4175s] ### set_net_region starts on Thu Mar 23 22:34:02 2023 with memory = 3051.12 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #Global routing data preparation is done on Thu Mar 23 22:34:02 2023
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3051.12 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] ### prepare_level starts on Thu Mar 23 22:34:02 2023 with memory = 3051.12 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### init level 1 starts on Thu Mar 23 22:34:02 2023 with memory = 3051.12 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:34:02   4175s] ### Level 1 hgrid = 37 X 62
[03/23 22:34:02   4175s] ### prepare_level_flow starts on Thu Mar 23 22:34:02 2023 with memory = 3051.12 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --0.98 [6]--
[03/23 22:34:02   4175s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #Global routing initialization is done on Thu Mar 23 22:34:02 2023
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3051.12 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4175s] #
[03/23 22:34:02   4175s] #start global routing iteration 1...
[03/23 22:34:02   4176s] ### init_flow_edge starts on Thu Mar 23 22:34:02 2023 with memory = 3051.12 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.04 [6]--
[03/23 22:34:02   4176s] ### routing at level 1 (topmost level) iter 0
[03/23 22:34:02   4176s] ### measure_qor starts on Thu Mar 23 22:34:02 2023 with memory = 3051.39 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### measure_congestion starts on Thu Mar 23 22:34:02 2023 with memory = 3051.39 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:34:02   4176s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --5.03 [6]--
[03/23 22:34:02   4176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3051.39 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] #start global routing iteration 2...
[03/23 22:34:02   4176s] ### routing at level 1 (topmost level) iter 1
[03/23 22:34:02   4176s] ### measure_qor starts on Thu Mar 23 22:34:02 2023 with memory = 3051.39 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### measure_congestion starts on Thu Mar 23 22:34:02 2023 with memory = 3051.39 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:34:02   4176s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --2.55 [6]--
[03/23 22:34:02   4176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3051.39 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] ### route_end starts on Thu Mar 23 22:34:02 2023 with memory = 3051.39 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:34:02   4176s] #Total number of routable nets = 3131.
[03/23 22:34:02   4176s] #Total number of nets in the design = 3133.
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] #3131 routable nets have routed wires.
[03/23 22:34:02   4176s] #208 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] #Routed nets constraints summary:
[03/23 22:34:02   4176s] #-----------------------------
[03/23 22:34:02   4176s] #        Rules   Unconstrained  
[03/23 22:34:02   4176s] #-----------------------------
[03/23 22:34:02   4176s] #      Default              85  
[03/23 22:34:02   4176s] #-----------------------------
[03/23 22:34:02   4176s] #        Total              85  
[03/23 22:34:02   4176s] #-----------------------------
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] #Routing constraints summary of the whole design:
[03/23 22:34:02   4176s] #---------------------------------------------------------------------------------
[03/23 22:34:02   4176s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:34:02   4176s] #---------------------------------------------------------------------------------
[03/23 22:34:02   4176s] #      Default                174                14             29            2923  
[03/23 22:34:02   4176s] #---------------------------------------------------------------------------------
[03/23 22:34:02   4176s] #        Total                174                14             29            2923  
[03/23 22:34:02   4176s] #---------------------------------------------------------------------------------
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:34:02 2023 with memory = 3051.39 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --0.73 [6]--
[03/23 22:34:02   4176s] ### cal_base_flow starts on Thu Mar 23 22:34:02 2023 with memory = 3051.39 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### init_flow_edge starts on Thu Mar 23 22:34:02 2023 with memory = 3051.39 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.18 [6]--
[03/23 22:34:02   4176s] ### cal_flow starts on Thu Mar 23 22:34:02 2023 with memory = 3051.38 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --0.99 [6]--
[03/23 22:34:02   4176s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.01 [6]--
[03/23 22:34:02   4176s] ### report_overcon starts on Thu Mar 23 22:34:02 2023 with memory = 3051.38 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] #                 OverCon          
[03/23 22:34:02   4176s] #                  #Gcell    %Gcell
[03/23 22:34:02   4176s] #     Layer           (1)   OverCon  Flow/Cap
[03/23 22:34:02   4176s] #  ----------------------------------------------
[03/23 22:34:02   4176s] #  M2           14(0.62%)   (0.62%)     0.77  
[03/23 22:34:02   4176s] #  M3           12(0.64%)   (0.64%)     0.80  
[03/23 22:34:02   4176s] #  M4            1(0.05%)   (0.05%)     0.72  
[03/23 22:34:02   4176s] #  ----------------------------------------------
[03/23 22:34:02   4176s] #     Total     27(0.44%)   (0.44%)
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/23 22:34:02   4176s] #  Overflow after GR: 0.20% H + 0.25% V
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --0.99 [6]--
[03/23 22:34:02   4176s] ### cal_base_flow starts on Thu Mar 23 22:34:02 2023 with memory = 3051.38 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### init_flow_edge starts on Thu Mar 23 22:34:02 2023 with memory = 3051.38 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.08 [6]--
[03/23 22:34:02   4176s] ### cal_flow starts on Thu Mar 23 22:34:02 2023 with memory = 3051.40 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:34:02   4176s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.01 [6]--
[03/23 22:34:02   4176s] ### generate_cong_map_content starts on Thu Mar 23 22:34:02 2023 with memory = 3051.40 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.18 [6]--
[03/23 22:34:02   4176s] ### update starts on Thu Mar 23 22:34:02 2023 with memory = 3051.38 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] #Complete Global Routing.
[03/23 22:34:02   4176s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:34:02   4176s] #Total wire length = 340140 um.
[03/23 22:34:02   4176s] #Total half perimeter of net bounding box = 139289 um.
[03/23 22:34:02   4176s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:34:02   4176s] #Total wire length on LAYER M2 = 159913 um.
[03/23 22:34:02   4176s] #Total wire length on LAYER M3 = 86430 um.
[03/23 22:34:02   4176s] #Total wire length on LAYER M4 = 93797 um.
[03/23 22:34:02   4176s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:34:02   4176s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:34:02   4176s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:34:02   4176s] #Total wire length on LAYER LM = 0 um.
[03/23 22:34:02   4176s] #Total number of vias = 67096
[03/23 22:34:02   4176s] #Total number of multi-cut vias = 2909 (  4.3%)
[03/23 22:34:02   4176s] #Total number of single cut vias = 64187 ( 95.7%)
[03/23 22:34:02   4176s] #Up-Via Summary (total 67096):
[03/23 22:34:02   4176s] #                   single-cut          multi-cut      Total
[03/23 22:34:02   4176s] #-----------------------------------------------------------
[03/23 22:34:02   4176s] # M1             10054 ( 97.3%)       284 (  2.7%)      10338
[03/23 22:34:02   4176s] # M2             27102 ( 95.7%)      1217 (  4.3%)      28319
[03/23 22:34:02   4176s] # M3             27031 ( 95.0%)      1408 (  5.0%)      28439
[03/23 22:34:02   4176s] #-----------------------------------------------------------
[03/23 22:34:02   4176s] #                64187 ( 95.7%)      2909 (  4.3%)      67096 
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] ### update cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.77 [6]--
[03/23 22:34:02   4176s] ### report_overcon starts on Thu Mar 23 22:34:02 2023 with memory = 3054.21 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --0.99 [6]--
[03/23 22:34:02   4176s] ### report_overcon starts on Thu Mar 23 22:34:02 2023 with memory = 3054.21 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] #Max overcon = 1 tracks.
[03/23 22:34:02   4176s] #Total overcon = 0.44%.
[03/23 22:34:02   4176s] #Worst layer Gcell overcon rate = 0.64%.
[03/23 22:34:02   4176s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:34:02   4176s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.15 [6]--
[03/23 22:34:02   4176s] ### global_route design signature (520): route=442706495 net_attr=1880745249
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] #Global routing statistics:
[03/23 22:34:02   4176s] #Cpu time = 00:00:01
[03/23 22:34:02   4176s] #Elapsed time = 00:00:00
[03/23 22:34:02   4176s] #Increased memory = -0.10 (MB)
[03/23 22:34:02   4176s] #Total memory = 3051.38 (MB)
[03/23 22:34:02   4176s] #Peak memory = 3527.60 (MB)
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] #Finished global routing on Thu Mar 23 22:34:02 2023
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] #
[03/23 22:34:02   4176s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:34:02   4176s] ### Time Record (Data Preparation) is installed.
[03/23 22:34:02   4176s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:34:02   4176s] ### track-assign external-init starts on Thu Mar 23 22:34:02 2023 with memory = 3051.38 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### Time Record (Track Assignment) is installed.
[03/23 22:34:02   4176s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:34:02   4176s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.57 [6]--
[03/23 22:34:02   4176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3051.38 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### track-assign engine-init starts on Thu Mar 23 22:34:02 2023 with memory = 3051.38 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] ### Time Record (Track Assignment) is installed.
[03/23 22:34:02   4176s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.00 [6]--
[03/23 22:34:02   4176s] ### track-assign core-engine starts on Thu Mar 23 22:34:02 2023 with memory = 3051.38 (MB), peak = 3527.60 (MB)
[03/23 22:34:02   4176s] #Start Track Assignment.
[03/23 22:34:03   4176s] #Done with 1 horizontal wires in 2 hboxes and 9 vertical wires in 2 hboxes.
[03/23 22:34:03   4176s] #Done with 0 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[03/23 22:34:03   4176s] #Complete Track Assignment.
[03/23 22:34:03   4176s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:34:03   4176s] #Total wire length = 340146 um.
[03/23 22:34:03   4176s] #Total half perimeter of net bounding box = 139289 um.
[03/23 22:34:03   4176s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:34:03   4176s] #Total wire length on LAYER M2 = 159920 um.
[03/23 22:34:03   4176s] #Total wire length on LAYER M3 = 86430 um.
[03/23 22:34:03   4176s] #Total wire length on LAYER M4 = 93797 um.
[03/23 22:34:03   4176s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:34:03   4176s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:34:03   4176s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:34:03   4176s] #Total wire length on LAYER LM = 0 um.
[03/23 22:34:03   4176s] #Total number of vias = 67096
[03/23 22:34:03   4176s] #Total number of multi-cut vias = 2909 (  4.3%)
[03/23 22:34:03   4176s] #Total number of single cut vias = 64187 ( 95.7%)
[03/23 22:34:03   4176s] #Up-Via Summary (total 67096):
[03/23 22:34:03   4176s] #                   single-cut          multi-cut      Total
[03/23 22:34:03   4176s] #-----------------------------------------------------------
[03/23 22:34:03   4176s] # M1             10054 ( 97.3%)       284 (  2.7%)      10338
[03/23 22:34:03   4176s] # M2             27102 ( 95.7%)      1217 (  4.3%)      28319
[03/23 22:34:03   4176s] # M3             27031 ( 95.0%)      1408 (  5.0%)      28439
[03/23 22:34:03   4176s] #-----------------------------------------------------------
[03/23 22:34:03   4176s] #                64187 ( 95.7%)      2909 (  4.3%)      67096 
[03/23 22:34:03   4177s] #
[03/23 22:34:03   4177s] ### track_assign design signature (523): route=1263163238
[03/23 22:34:03   4177s] ### track-assign core-engine cpu:00:00:01, real:00:00:00, mem:3.0 GB, peak:3.4 GB --1.16 [6]--
[03/23 22:34:03   4177s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:34:03   4177s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3050.75 (MB), peak = 3527.60 (MB)
[03/23 22:34:03   4177s] #
[03/23 22:34:03   4177s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 22:34:03   4177s] #Cpu time = 00:00:02
[03/23 22:34:03   4177s] #Elapsed time = 00:00:01
[03/23 22:34:03   4177s] #Increased memory = 5.01 (MB)
[03/23 22:34:03   4177s] #Total memory = 3050.75 (MB)
[03/23 22:34:03   4177s] #Peak memory = 3527.60 (MB)
[03/23 22:34:03   4177s] #Using multithreading with 6 threads.
[03/23 22:34:03   4177s] ### Time Record (Detail Routing) is installed.
[03/23 22:34:03   4177s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:34:03   4177s] #
[03/23 22:34:03   4177s] #Start Detail Routing..
[03/23 22:34:03   4177s] #start initial detail routing ...
[03/23 22:34:03   4177s] ### Design has 0 dirty nets, 138 dirty-areas)
[03/23 22:34:04   4178s] # ECO: 0.0% of the total area was rechecked for DRC, and 16.7% required routing.
[03/23 22:34:04   4178s] #   number of violations = 268
[03/23 22:34:04   4178s] #
[03/23 22:34:04   4178s] #    By Layer and Type :
[03/23 22:34:04   4178s] #	          Short   CutSpc      Mar   Totals
[03/23 22:34:04   4178s] #	M1            0        0        0        0
[03/23 22:34:04   4178s] #	M2          105        7        4      116
[03/23 22:34:04   4178s] #	M3           86        3        1       90
[03/23 22:34:04   4178s] #	M4           62        0        0       62
[03/23 22:34:04   4178s] #	Totals      253       10        5      268
[03/23 22:34:04   4178s] #50 out of 3064 instances (1.6%) need to be verified(marked ipoed), dirty area = 0.3%.
[03/23 22:34:04   4178s] #0.0% of the total area is being checked for drcs
[03/23 22:34:04   4178s] #0.0% of the total area was checked
[03/23 22:34:04   4178s] ### Routing stats: routing = 18.92% dirty-area = 3.14%
[03/23 22:34:04   4178s] #   number of violations = 19
[03/23 22:34:04   4178s] #
[03/23 22:34:04   4178s] #    By Layer and Type :
[03/23 22:34:04   4178s] #	          Short   CutSpc   Totals
[03/23 22:34:04   4178s] #	M1            0        0        0
[03/23 22:34:04   4178s] #	M2            1        0        1
[03/23 22:34:04   4178s] #	M3            2        1        3
[03/23 22:34:04   4178s] #	M4           15        0       15
[03/23 22:34:04   4178s] #	Totals       18        1       19
[03/23 22:34:04   4178s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3052.03 (MB), peak = 3527.60 (MB)
[03/23 22:34:04   4179s] #start 1st optimization iteration ...
[03/23 22:34:06   4188s] ### Routing stats: routing = 30.21% dirty-area = 3.14%
[03/23 22:34:06   4188s] #   number of violations = 20
[03/23 22:34:06   4188s] #
[03/23 22:34:06   4188s] #    By Layer and Type :
[03/23 22:34:06   4188s] #	          Short   Totals
[03/23 22:34:06   4188s] #	M1            0        0
[03/23 22:34:06   4188s] #	M2            0        0
[03/23 22:34:06   4188s] #	M3            6        6
[03/23 22:34:06   4188s] #	M4           14       14
[03/23 22:34:06   4188s] #	Totals       20       20
[03/23 22:34:06   4188s] #    number of process antenna violations = 279
[03/23 22:34:06   4188s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 3054.71 (MB), peak = 3527.60 (MB)
[03/23 22:34:06   4188s] #start 2nd optimization iteration ...
[03/23 22:34:08   4196s] ### Routing stats: routing = 30.21% dirty-area = 3.14%
[03/23 22:34:08   4196s] #   number of violations = 15
[03/23 22:34:08   4196s] #
[03/23 22:34:08   4196s] #    By Layer and Type :
[03/23 22:34:08   4196s] #	          Short   Totals
[03/23 22:34:08   4196s] #	M1            0        0
[03/23 22:34:08   4196s] #	M2            0        0
[03/23 22:34:08   4196s] #	M3            0        0
[03/23 22:34:08   4196s] #	M4           15       15
[03/23 22:34:08   4196s] #	Totals       15       15
[03/23 22:34:08   4196s] #    number of process antenna violations = 279
[03/23 22:34:08   4196s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 3056.07 (MB), peak = 3527.60 (MB)
[03/23 22:34:08   4196s] #start 3rd optimization iteration ...
[03/23 22:34:09   4202s] ### Routing stats: routing = 31.12% dirty-area = 3.14%
[03/23 22:34:09   4202s] #   number of violations = 15
[03/23 22:34:09   4202s] #
[03/23 22:34:09   4202s] #    By Layer and Type :
[03/23 22:34:09   4202s] #	          Short   Totals
[03/23 22:34:09   4202s] #	M1            0        0
[03/23 22:34:09   4202s] #	M2            0        0
[03/23 22:34:09   4202s] #	M3            0        0
[03/23 22:34:09   4202s] #	M4           15       15
[03/23 22:34:09   4202s] #	Totals       15       15
[03/23 22:34:09   4202s] #    number of process antenna violations = 283
[03/23 22:34:09   4202s] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 3055.65 (MB), peak = 3527.60 (MB)
[03/23 22:34:09   4202s] #start 4th optimization iteration ...
[03/23 22:34:10   4204s] ### Routing stats: routing = 31.12% dirty-area = 3.14%
[03/23 22:34:10   4204s] #   number of violations = 15
[03/23 22:34:10   4204s] #
[03/23 22:34:10   4204s] #    By Layer and Type :
[03/23 22:34:10   4204s] #	          Short   CutSpc   Totals
[03/23 22:34:10   4204s] #	M1            0        0        0
[03/23 22:34:10   4204s] #	M2            0        0        0
[03/23 22:34:10   4204s] #	M3            1        1        2
[03/23 22:34:10   4204s] #	M4           13        0       13
[03/23 22:34:10   4204s] #	Totals       14        1       15
[03/23 22:34:10   4204s] #    number of process antenna violations = 283
[03/23 22:34:10   4204s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3055.68 (MB), peak = 3527.60 (MB)
[03/23 22:34:10   4204s] #start 5th optimization iteration ...
[03/23 22:34:11   4206s] ### Routing stats: routing = 31.12% dirty-area = 3.14%
[03/23 22:34:11   4206s] #   number of violations = 15
[03/23 22:34:11   4206s] #
[03/23 22:34:11   4206s] #    By Layer and Type :
[03/23 22:34:11   4206s] #	          Short   Totals
[03/23 22:34:11   4206s] #	M1            0        0
[03/23 22:34:11   4206s] #	M2            1        1
[03/23 22:34:11   4206s] #	M3            0        0
[03/23 22:34:11   4206s] #	M4           14       14
[03/23 22:34:11   4206s] #	Totals       15       15
[03/23 22:34:11   4206s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3054.67 (MB), peak = 3527.60 (MB)
[03/23 22:34:11   4206s] #start 6th optimization iteration ...
[03/23 22:34:13   4208s] ### Routing stats: routing = 32.04% dirty-area = 3.14%
[03/23 22:34:13   4208s] #   number of violations = 14
[03/23 22:34:13   4208s] #
[03/23 22:34:13   4208s] #    By Layer and Type :
[03/23 22:34:13   4208s] #	          Short   Totals
[03/23 22:34:13   4208s] #	M1            0        0
[03/23 22:34:13   4208s] #	M2            0        0
[03/23 22:34:13   4208s] #	M3            1        1
[03/23 22:34:13   4208s] #	M4           13       13
[03/23 22:34:13   4208s] #	Totals       14       14
[03/23 22:34:13   4208s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3055.01 (MB), peak = 3527.60 (MB)
[03/23 22:34:13   4208s] #start 7th optimization iteration ...
[03/23 22:34:14   4210s] ### Routing stats: routing = 32.04% dirty-area = 3.14%
[03/23 22:34:14   4210s] #   number of violations = 11
[03/23 22:34:14   4210s] #
[03/23 22:34:14   4210s] #    By Layer and Type :
[03/23 22:34:14   4210s] #	          Short   Totals
[03/23 22:34:14   4210s] #	M1            0        0
[03/23 22:34:14   4210s] #	M2            1        1
[03/23 22:34:14   4210s] #	M3            0        0
[03/23 22:34:14   4210s] #	M4           10       10
[03/23 22:34:14   4210s] #	Totals       11       11
[03/23 22:34:14   4210s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3054.83 (MB), peak = 3527.60 (MB)
[03/23 22:34:14   4210s] #start 8th optimization iteration ...
[03/23 22:34:17   4213s] ### Routing stats: routing = 32.21% dirty-area = 3.14%
[03/23 22:34:17   4213s] #   number of violations = 14
[03/23 22:34:17   4213s] #
[03/23 22:34:17   4213s] #    By Layer and Type :
[03/23 22:34:17   4213s] #	          Short   Totals
[03/23 22:34:17   4213s] #	M1            0        0
[03/23 22:34:17   4213s] #	M2            0        0
[03/23 22:34:17   4213s] #	M3            0        0
[03/23 22:34:17   4213s] #	M4           14       14
[03/23 22:34:17   4213s] #	Totals       14       14
[03/23 22:34:17   4213s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3054.00 (MB), peak = 3527.60 (MB)
[03/23 22:34:17   4213s] #start 9th optimization iteration ...
[03/23 22:34:18   4215s] ### Routing stats: routing = 32.35% dirty-area = 3.14%
[03/23 22:34:18   4215s] #   number of violations = 14
[03/23 22:34:18   4215s] #
[03/23 22:34:18   4215s] #    By Layer and Type :
[03/23 22:34:18   4215s] #	          Short   Totals
[03/23 22:34:18   4215s] #	M1            0        0
[03/23 22:34:18   4215s] #	M2            0        0
[03/23 22:34:18   4215s] #	M3            0        0
[03/23 22:34:18   4215s] #	M4           14       14
[03/23 22:34:18   4215s] #	Totals       14       14
[03/23 22:34:18   4215s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3053.69 (MB), peak = 3527.60 (MB)
[03/23 22:34:18   4215s] #start 10th optimization iteration ...
[03/23 22:34:19   4217s] ### Routing stats: routing = 32.35% dirty-area = 3.14%
[03/23 22:34:19   4217s] #   number of violations = 15
[03/23 22:34:19   4217s] #
[03/23 22:34:19   4217s] #    By Layer and Type :
[03/23 22:34:19   4217s] #	          Short   CutSpc   Totals
[03/23 22:34:19   4217s] #	M1            0        0        0
[03/23 22:34:19   4217s] #	M2            0        0        0
[03/23 22:34:19   4217s] #	M3            1        1        2
[03/23 22:34:19   4217s] #	M4           13        0       13
[03/23 22:34:19   4217s] #	Totals       14        1       15
[03/23 22:34:19   4217s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3053.46 (MB), peak = 3527.60 (MB)
[03/23 22:34:19   4217s] #start 11th optimization iteration ...
[03/23 22:34:21   4221s] ### Routing stats: routing = 33.26% dirty-area = 3.14%
[03/23 22:34:21   4221s] #   number of violations = 19
[03/23 22:34:21   4221s] #
[03/23 22:34:21   4221s] #    By Layer and Type :
[03/23 22:34:21   4221s] #	          Short   Totals
[03/23 22:34:21   4221s] #	M1            0        0
[03/23 22:34:21   4221s] #	M2            0        0
[03/23 22:34:21   4221s] #	M3            0        0
[03/23 22:34:21   4221s] #	M4           19       19
[03/23 22:34:21   4221s] #	Totals       19       19
[03/23 22:34:22   4221s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3053.88 (MB), peak = 3527.60 (MB)
[03/23 22:34:22   4221s] #start 12th optimization iteration ...
[03/23 22:34:24   4224s] ### Routing stats: routing = 33.35% dirty-area = 3.14%
[03/23 22:34:24   4224s] #   number of violations = 18
[03/23 22:34:24   4224s] #
[03/23 22:34:24   4224s] #    By Layer and Type :
[03/23 22:34:24   4224s] #	          Short   Totals
[03/23 22:34:24   4224s] #	M1            0        0
[03/23 22:34:24   4224s] #	M2            0        0
[03/23 22:34:24   4224s] #	M3            0        0
[03/23 22:34:24   4224s] #	M4           18       18
[03/23 22:34:24   4224s] #	Totals       18       18
[03/23 22:34:24   4224s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3052.81 (MB), peak = 3527.60 (MB)
[03/23 22:34:24   4224s] #start 13th optimization iteration ...
[03/23 22:34:26   4227s] ### Routing stats: routing = 33.35% dirty-area = 3.14%
[03/23 22:34:26   4227s] #   number of violations = 14
[03/23 22:34:26   4227s] #
[03/23 22:34:26   4227s] #    By Layer and Type :
[03/23 22:34:26   4227s] #	          Short   Totals
[03/23 22:34:26   4227s] #	M1            0        0
[03/23 22:34:26   4227s] #	M2            1        1
[03/23 22:34:26   4227s] #	M3            0        0
[03/23 22:34:26   4227s] #	M4           13       13
[03/23 22:34:26   4227s] #	Totals       14       14
[03/23 22:34:26   4227s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3052.70 (MB), peak = 3527.60 (MB)
[03/23 22:34:26   4227s] #start 14th optimization iteration ...
[03/23 22:34:28   4230s] ### Routing stats: routing = 33.70% dirty-area = 3.14%
[03/23 22:34:28   4230s] #   number of violations = 13
[03/23 22:34:28   4230s] #
[03/23 22:34:28   4230s] #    By Layer and Type :
[03/23 22:34:28   4230s] #	          Short   Totals
[03/23 22:34:28   4230s] #	M1            0        0
[03/23 22:34:28   4230s] #	M2            0        0
[03/23 22:34:28   4230s] #	M3            1        1
[03/23 22:34:28   4230s] #	M4           12       12
[03/23 22:34:28   4230s] #	Totals       13       13
[03/23 22:34:28   4230s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3053.26 (MB), peak = 3527.60 (MB)
[03/23 22:34:28   4230s] #start 15th optimization iteration ...
[03/23 22:34:29   4232s] ### Routing stats: routing = 33.96% dirty-area = 3.14%
[03/23 22:34:29   4232s] #   number of violations = 13
[03/23 22:34:29   4232s] #
[03/23 22:34:29   4232s] #    By Layer and Type :
[03/23 22:34:29   4232s] #	          Short   Totals
[03/23 22:34:29   4232s] #	M1            0        0
[03/23 22:34:29   4232s] #	M2            0        0
[03/23 22:34:29   4232s] #	M3            2        2
[03/23 22:34:29   4232s] #	M4           11       11
[03/23 22:34:29   4232s] #	Totals       13       13
[03/23 22:34:29   4232s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3053.17 (MB), peak = 3527.60 (MB)
[03/23 22:34:29   4232s] #start 16th optimization iteration ...
[03/23 22:34:33   4236s] ### Routing stats: routing = 35.09% dirty-area = 3.14%
[03/23 22:34:33   4236s] #   number of violations = 16
[03/23 22:34:33   4236s] #
[03/23 22:34:33   4236s] #    By Layer and Type :
[03/23 22:34:33   4236s] #	          Short   Totals
[03/23 22:34:33   4236s] #	M1            0        0
[03/23 22:34:33   4236s] #	M2            0        0
[03/23 22:34:33   4236s] #	M3            2        2
[03/23 22:34:33   4236s] #	M4           14       14
[03/23 22:34:33   4236s] #	Totals       16       16
[03/23 22:34:33   4236s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3055.30 (MB), peak = 3527.60 (MB)
[03/23 22:34:33   4236s] #start 17th optimization iteration ...
[03/23 22:34:36   4241s] ### Routing stats: routing = 37.05% dirty-area = 3.14%
[03/23 22:34:36   4241s] #   number of violations = 16
[03/23 22:34:36   4241s] #
[03/23 22:34:36   4241s] #    By Layer and Type :
[03/23 22:34:36   4241s] #	          Short   Totals
[03/23 22:34:36   4241s] #	M1            0        0
[03/23 22:34:36   4241s] #	M2            0        0
[03/23 22:34:36   4241s] #	M3            4        4
[03/23 22:34:36   4241s] #	M4           12       12
[03/23 22:34:36   4241s] #	Totals       16       16
[03/23 22:34:36   4241s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3075.90 (MB), peak = 3527.60 (MB)
[03/23 22:34:36   4241s] #start 18th optimization iteration ...
[03/23 22:34:39   4245s] ### Routing stats: routing = 37.40% dirty-area = 3.14%
[03/23 22:34:39   4245s] #   number of violations = 11
[03/23 22:34:39   4245s] #
[03/23 22:34:39   4245s] #    By Layer and Type :
[03/23 22:34:39   4245s] #	          Short   CutSpc   Totals
[03/23 22:34:39   4245s] #	M1            0        0        0
[03/23 22:34:39   4245s] #	M2            0        0        0
[03/23 22:34:39   4245s] #	M3            0        1        1
[03/23 22:34:39   4245s] #	M4           10        0       10
[03/23 22:34:39   4245s] #	Totals       10        1       11
[03/23 22:34:39   4245s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3075.75 (MB), peak = 3527.60 (MB)
[03/23 22:34:39   4245s] #start 19th optimization iteration ...
[03/23 22:34:41   4248s] ### Routing stats: routing = 37.40% dirty-area = 3.14%
[03/23 22:34:41   4248s] #   number of violations = 7
[03/23 22:34:41   4248s] #
[03/23 22:34:41   4248s] #    By Layer and Type :
[03/23 22:34:41   4248s] #	          Short   Totals
[03/23 22:34:41   4248s] #	M1            0        0
[03/23 22:34:41   4248s] #	M2            0        0
[03/23 22:34:41   4248s] #	M3            0        0
[03/23 22:34:41   4248s] #	M4            7        7
[03/23 22:34:41   4248s] #	Totals        7        7
[03/23 22:34:41   4248s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3074.34 (MB), peak = 3527.60 (MB)
[03/23 22:34:41   4248s] #start 20th optimization iteration ...
[03/23 22:34:42   4249s] ### Routing stats: routing = 37.40% dirty-area = 3.14%
[03/23 22:34:42   4249s] #   number of violations = 10
[03/23 22:34:42   4249s] #
[03/23 22:34:42   4249s] #    By Layer and Type :
[03/23 22:34:42   4249s] #	          Short   Totals
[03/23 22:34:42   4249s] #	M1            0        0
[03/23 22:34:42   4249s] #	M2            0        0
[03/23 22:34:42   4249s] #	M3            0        0
[03/23 22:34:42   4249s] #	M4           10       10
[03/23 22:34:42   4249s] #	Totals       10       10
[03/23 22:34:42   4249s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3071.65 (MB), peak = 3527.60 (MB)
[03/23 22:34:42   4249s] #start 21th optimization iteration ...
[03/23 22:34:44   4252s] ### Routing stats: routing = 37.53% dirty-area = 3.14%
[03/23 22:34:44   4252s] #   number of violations = 7
[03/23 22:34:44   4252s] #
[03/23 22:34:44   4252s] #    By Layer and Type :
[03/23 22:34:44   4252s] #	          Short   Totals
[03/23 22:34:44   4252s] #	M1            0        0
[03/23 22:34:44   4252s] #	M2            0        0
[03/23 22:34:44   4252s] #	M3            0        0
[03/23 22:34:44   4252s] #	M4            7        7
[03/23 22:34:44   4252s] #	Totals        7        7
[03/23 22:34:44   4252s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3071.40 (MB), peak = 3527.60 (MB)
[03/23 22:34:44   4252s] #start 22th optimization iteration ...
[03/23 22:34:46   4254s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:46   4254s] #   number of violations = 7
[03/23 22:34:46   4254s] #
[03/23 22:34:46   4254s] #    By Layer and Type :
[03/23 22:34:46   4254s] #	          Short   Totals
[03/23 22:34:46   4254s] #	M1            0        0
[03/23 22:34:46   4254s] #	M2            0        0
[03/23 22:34:46   4254s] #	M3            0        0
[03/23 22:34:46   4254s] #	M4            7        7
[03/23 22:34:46   4254s] #	Totals        7        7
[03/23 22:34:46   4254s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3070.09 (MB), peak = 3527.60 (MB)
[03/23 22:34:46   4254s] #start 23th optimization iteration ...
[03/23 22:34:48   4256s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:48   4256s] #   number of violations = 9
[03/23 22:34:48   4256s] #
[03/23 22:34:48   4256s] #    By Layer and Type :
[03/23 22:34:48   4256s] #	          Short   Totals
[03/23 22:34:48   4256s] #	M1            0        0
[03/23 22:34:48   4256s] #	M2            0        0
[03/23 22:34:48   4256s] #	M3            1        1
[03/23 22:34:48   4256s] #	M4            8        8
[03/23 22:34:48   4256s] #	Totals        9        9
[03/23 22:34:48   4256s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3068.53 (MB), peak = 3527.60 (MB)
[03/23 22:34:48   4256s] #start 24th optimization iteration ...
[03/23 22:34:49   4258s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:49   4258s] #   number of violations = 9
[03/23 22:34:49   4258s] #
[03/23 22:34:49   4258s] #    By Layer and Type :
[03/23 22:34:49   4258s] #	          Short   Totals
[03/23 22:34:49   4258s] #	M1            0        0
[03/23 22:34:49   4258s] #	M2            0        0
[03/23 22:34:49   4258s] #	M3            2        2
[03/23 22:34:49   4258s] #	M4            7        7
[03/23 22:34:49   4258s] #	Totals        9        9
[03/23 22:34:49   4258s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3067.02 (MB), peak = 3527.60 (MB)
[03/23 22:34:49   4258s] #start 25th optimization iteration ...
[03/23 22:34:50   4259s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:50   4259s] #   number of violations = 10
[03/23 22:34:50   4259s] #
[03/23 22:34:50   4259s] #    By Layer and Type :
[03/23 22:34:50   4259s] #	          Short   Totals
[03/23 22:34:50   4259s] #	M1            0        0
[03/23 22:34:50   4259s] #	M2            0        0
[03/23 22:34:50   4259s] #	M3            2        2
[03/23 22:34:50   4259s] #	M4            8        8
[03/23 22:34:50   4259s] #	Totals       10       10
[03/23 22:34:50   4259s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3065.67 (MB), peak = 3527.60 (MB)
[03/23 22:34:50   4259s] #start 26th optimization iteration ...
[03/23 22:34:51   4261s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:51   4261s] #   number of violations = 13
[03/23 22:34:51   4261s] #
[03/23 22:34:51   4261s] #    By Layer and Type :
[03/23 22:34:51   4261s] #	          Short   Totals
[03/23 22:34:51   4261s] #	M1            0        0
[03/23 22:34:51   4261s] #	M2            0        0
[03/23 22:34:51   4261s] #	M3            1        1
[03/23 22:34:51   4261s] #	M4           12       12
[03/23 22:34:51   4261s] #	Totals       13       13
[03/23 22:34:51   4261s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3064.63 (MB), peak = 3527.60 (MB)
[03/23 22:34:52   4261s] #start 27th optimization iteration ...
[03/23 22:34:53   4264s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:53   4264s] #   number of violations = 8
[03/23 22:34:53   4264s] #
[03/23 22:34:53   4264s] #    By Layer and Type :
[03/23 22:34:53   4264s] #	          Short   Totals
[03/23 22:34:53   4264s] #	M1            0        0
[03/23 22:34:53   4264s] #	M2            0        0
[03/23 22:34:53   4264s] #	M3            0        0
[03/23 22:34:53   4264s] #	M4            8        8
[03/23 22:34:53   4264s] #	Totals        8        8
[03/23 22:34:53   4264s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3064.09 (MB), peak = 3527.60 (MB)
[03/23 22:34:53   4264s] #start 28th optimization iteration ...
[03/23 22:34:55   4266s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:55   4266s] #   number of violations = 6
[03/23 22:34:55   4266s] #
[03/23 22:34:55   4266s] #    By Layer and Type :
[03/23 22:34:55   4266s] #	          Short   Totals
[03/23 22:34:55   4266s] #	M1            0        0
[03/23 22:34:55   4266s] #	M2            0        0
[03/23 22:34:55   4266s] #	M3            0        0
[03/23 22:34:55   4266s] #	M4            6        6
[03/23 22:34:55   4266s] #	Totals        6        6
[03/23 22:34:55   4266s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3063.68 (MB), peak = 3527.60 (MB)
[03/23 22:34:55   4266s] #start 29th optimization iteration ...
[03/23 22:34:55   4268s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:55   4268s] #   number of violations = 4
[03/23 22:34:55   4268s] #
[03/23 22:34:55   4268s] #    By Layer and Type :
[03/23 22:34:55   4268s] #	          Short   Totals
[03/23 22:34:55   4268s] #	M1            0        0
[03/23 22:34:55   4268s] #	M2            0        0
[03/23 22:34:55   4268s] #	M3            0        0
[03/23 22:34:55   4268s] #	M4            4        4
[03/23 22:34:55   4268s] #	Totals        4        4
[03/23 22:34:55   4268s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3064.33 (MB), peak = 3527.60 (MB)
[03/23 22:34:55   4268s] #start 30th optimization iteration ...
[03/23 22:34:56   4268s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:56   4268s] #   number of violations = 5
[03/23 22:34:56   4268s] #
[03/23 22:34:56   4268s] #    By Layer and Type :
[03/23 22:34:56   4268s] #	          Short   Totals
[03/23 22:34:56   4268s] #	M1            0        0
[03/23 22:34:56   4268s] #	M2            0        0
[03/23 22:34:56   4268s] #	M3            0        0
[03/23 22:34:56   4268s] #	M4            5        5
[03/23 22:34:56   4268s] #	Totals        5        5
[03/23 22:34:56   4268s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3063.97 (MB), peak = 3527.60 (MB)
[03/23 22:34:56   4268s] #start 31th optimization iteration ...
[03/23 22:34:57   4269s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:57   4269s] #   number of violations = 5
[03/23 22:34:57   4269s] #
[03/23 22:34:57   4269s] #    By Layer and Type :
[03/23 22:34:57   4269s] #	          Short   Totals
[03/23 22:34:57   4269s] #	M1            0        0
[03/23 22:34:57   4269s] #	M2            0        0
[03/23 22:34:57   4269s] #	M3            1        1
[03/23 22:34:57   4269s] #	M4            4        4
[03/23 22:34:57   4269s] #	Totals        5        5
[03/23 22:34:57   4269s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3063.54 (MB), peak = 3527.60 (MB)
[03/23 22:34:57   4269s] #start 32th optimization iteration ...
[03/23 22:34:57   4270s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:57   4270s] #   number of violations = 5
[03/23 22:34:57   4270s] #
[03/23 22:34:57   4270s] #    By Layer and Type :
[03/23 22:34:57   4270s] #	          Short   Totals
[03/23 22:34:57   4270s] #	M1            0        0
[03/23 22:34:57   4270s] #	M2            0        0
[03/23 22:34:57   4270s] #	M3            2        2
[03/23 22:34:57   4270s] #	M4            3        3
[03/23 22:34:57   4270s] #	Totals        5        5
[03/23 22:34:57   4270s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3063.04 (MB), peak = 3527.60 (MB)
[03/23 22:34:57   4270s] #start 33th optimization iteration ...
[03/23 22:34:58   4271s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:58   4271s] #   number of violations = 4
[03/23 22:34:58   4271s] #
[03/23 22:34:58   4271s] #    By Layer and Type :
[03/23 22:34:58   4271s] #	          Short   Totals
[03/23 22:34:58   4271s] #	M1            0        0
[03/23 22:34:58   4271s] #	M2            0        0
[03/23 22:34:58   4271s] #	M3            1        1
[03/23 22:34:58   4271s] #	M4            3        3
[03/23 22:34:58   4271s] #	Totals        4        4
[03/23 22:34:58   4271s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3063.19 (MB), peak = 3527.60 (MB)
[03/23 22:34:58   4271s] #start 34th optimization iteration ...
[03/23 22:34:58   4272s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:58   4272s] #   number of violations = 2
[03/23 22:34:58   4272s] #
[03/23 22:34:58   4272s] #    By Layer and Type :
[03/23 22:34:58   4272s] #	          Short   Totals
[03/23 22:34:58   4272s] #	M1            0        0
[03/23 22:34:58   4272s] #	M2            0        0
[03/23 22:34:58   4272s] #	M3            1        1
[03/23 22:34:58   4272s] #	M4            1        1
[03/23 22:34:58   4272s] #	Totals        2        2
[03/23 22:34:58   4272s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3062.42 (MB), peak = 3527.60 (MB)
[03/23 22:34:58   4272s] #start 35th optimization iteration ...
[03/23 22:34:59   4273s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:59   4273s] #   number of violations = 4
[03/23 22:34:59   4273s] #
[03/23 22:34:59   4273s] #    By Layer and Type :
[03/23 22:34:59   4273s] #	          Short   Totals
[03/23 22:34:59   4273s] #	M1            0        0
[03/23 22:34:59   4273s] #	M2            0        0
[03/23 22:34:59   4273s] #	M3            2        2
[03/23 22:34:59   4273s] #	M4            2        2
[03/23 22:34:59   4273s] #	Totals        4        4
[03/23 22:34:59   4273s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3061.93 (MB), peak = 3527.60 (MB)
[03/23 22:34:59   4273s] #start 36th optimization iteration ...
[03/23 22:34:59   4273s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:34:59   4273s] #   number of violations = 3
[03/23 22:34:59   4273s] #
[03/23 22:34:59   4273s] #    By Layer and Type :
[03/23 22:34:59   4273s] #	          Short   Totals
[03/23 22:34:59   4273s] #	M1            0        0
[03/23 22:34:59   4273s] #	M2            0        0
[03/23 22:34:59   4273s] #	M3            1        1
[03/23 22:34:59   4273s] #	M4            2        2
[03/23 22:34:59   4273s] #	Totals        3        3
[03/23 22:34:59   4273s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3061.82 (MB), peak = 3527.60 (MB)
[03/23 22:34:59   4273s] #start 37th optimization iteration ...
[03/23 22:35:00   4274s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:35:00   4274s] #   number of violations = 2
[03/23 22:35:00   4274s] #
[03/23 22:35:00   4274s] #    By Layer and Type :
[03/23 22:35:00   4274s] #	          Short   Totals
[03/23 22:35:00   4274s] #	M1            0        0
[03/23 22:35:00   4274s] #	M2            0        0
[03/23 22:35:00   4274s] #	M3            0        0
[03/23 22:35:00   4274s] #	M4            2        2
[03/23 22:35:00   4274s] #	Totals        2        2
[03/23 22:35:00   4274s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3061.03 (MB), peak = 3527.60 (MB)
[03/23 22:35:00   4274s] #start 38th optimization iteration ...
[03/23 22:35:00   4274s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:35:00   4274s] #   number of violations = 4
[03/23 22:35:00   4274s] #
[03/23 22:35:00   4274s] #    By Layer and Type :
[03/23 22:35:00   4274s] #	          Short   Totals
[03/23 22:35:00   4274s] #	M1            0        0
[03/23 22:35:00   4274s] #	M2            0        0
[03/23 22:35:00   4274s] #	M3            1        1
[03/23 22:35:00   4274s] #	M4            3        3
[03/23 22:35:00   4274s] #	Totals        4        4
[03/23 22:35:00   4274s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3061.02 (MB), peak = 3527.60 (MB)
[03/23 22:35:00   4274s] #start 39th optimization iteration ...
[03/23 22:35:01   4275s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:35:01   4275s] #   number of violations = 4
[03/23 22:35:01   4275s] #
[03/23 22:35:01   4275s] #    By Layer and Type :
[03/23 22:35:01   4275s] #	          Short   Totals
[03/23 22:35:01   4275s] #	M1            0        0
[03/23 22:35:01   4275s] #	M2            0        0
[03/23 22:35:01   4275s] #	M3            1        1
[03/23 22:35:01   4275s] #	M4            3        3
[03/23 22:35:01   4275s] #	Totals        4        4
[03/23 22:35:01   4275s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3061.40 (MB), peak = 3527.60 (MB)
[03/23 22:35:01   4275s] #start 40th optimization iteration ...
[03/23 22:35:01   4275s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:35:01   4275s] #   number of violations = 4
[03/23 22:35:01   4275s] #
[03/23 22:35:01   4275s] #    By Layer and Type :
[03/23 22:35:01   4275s] #	          Short   Totals
[03/23 22:35:01   4275s] #	M1            0        0
[03/23 22:35:01   4275s] #	M2            0        0
[03/23 22:35:01   4275s] #	M3            1        1
[03/23 22:35:01   4275s] #	M4            3        3
[03/23 22:35:01   4275s] #	Totals        4        4
[03/23 22:35:01   4275s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3061.18 (MB), peak = 3527.60 (MB)
[03/23 22:35:01   4275s] #start 41th optimization iteration ...
[03/23 22:35:02   4276s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:35:02   4276s] #   number of violations = 4
[03/23 22:35:02   4276s] #
[03/23 22:35:02   4276s] #    By Layer and Type :
[03/23 22:35:02   4276s] #	          Short   Totals
[03/23 22:35:02   4276s] #	M1            0        0
[03/23 22:35:02   4276s] #	M2            0        0
[03/23 22:35:02   4276s] #	M3            1        1
[03/23 22:35:02   4276s] #	M4            3        3
[03/23 22:35:02   4276s] #	Totals        4        4
[03/23 22:35:02   4276s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3060.71 (MB), peak = 3527.60 (MB)
[03/23 22:35:02   4276s] #start 42th optimization iteration ...
[03/23 22:35:03   4277s] ### Routing stats: routing = 37.62% dirty-area = 3.14%
[03/23 22:35:03   4277s] #   number of violations = 4
[03/23 22:35:03   4277s] #
[03/23 22:35:03   4277s] #    By Layer and Type :
[03/23 22:35:03   4277s] #	          Short   Totals
[03/23 22:35:03   4277s] #	M1            0        0
[03/23 22:35:03   4277s] #	M2            0        0
[03/23 22:35:03   4277s] #	M3            1        1
[03/23 22:35:03   4277s] #	M4            3        3
[03/23 22:35:03   4277s] #	Totals        4        4
[03/23 22:35:03   4277s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3060.72 (MB), peak = 3527.60 (MB)
[03/23 22:35:03   4277s] #Complete Detail Routing.
[03/23 22:35:03   4277s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:35:03   4277s] #Total wire length = 339997 um.
[03/23 22:35:03   4277s] #Total half perimeter of net bounding box = 139289 um.
[03/23 22:35:03   4277s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:35:03   4277s] #Total wire length on LAYER M2 = 159808 um.
[03/23 22:35:03   4277s] #Total wire length on LAYER M3 = 86431 um.
[03/23 22:35:03   4277s] #Total wire length on LAYER M4 = 93758 um.
[03/23 22:35:03   4277s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:35:03   4277s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:35:03   4277s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:35:03   4277s] #Total wire length on LAYER LM = 0 um.
[03/23 22:35:03   4277s] #Total number of vias = 67238
[03/23 22:35:03   4277s] #Total number of multi-cut vias = 2861 (  4.3%)
[03/23 22:35:03   4277s] #Total number of single cut vias = 64377 ( 95.7%)
[03/23 22:35:03   4277s] #Up-Via Summary (total 67238):
[03/23 22:35:03   4277s] #                   single-cut          multi-cut      Total
[03/23 22:35:03   4277s] #-----------------------------------------------------------
[03/23 22:35:03   4277s] # M1             10088 ( 97.2%)       294 (  2.8%)      10382
[03/23 22:35:03   4277s] # M2             27205 ( 95.7%)      1232 (  4.3%)      28437
[03/23 22:35:03   4277s] # M3             27084 ( 95.3%)      1335 (  4.7%)      28419
[03/23 22:35:03   4277s] #-----------------------------------------------------------
[03/23 22:35:03   4277s] #                64377 ( 95.7%)      2861 (  4.3%)      67238 
[03/23 22:35:03   4277s] #
[03/23 22:35:03   4277s] #Total number of DRC violations = 4
[03/23 22:35:03   4277s] #Total number of violations on LAYER M1 = 0
[03/23 22:35:03   4277s] #Total number of violations on LAYER M2 = 0
[03/23 22:35:03   4277s] #Total number of violations on LAYER M3 = 1
[03/23 22:35:03   4277s] #Total number of violations on LAYER M4 = 3
[03/23 22:35:03   4277s] #Total number of violations on LAYER M5 = 0
[03/23 22:35:03   4277s] #Total number of violations on LAYER M6 = 0
[03/23 22:35:03   4277s] #Total number of violations on LAYER MQ = 0
[03/23 22:35:03   4277s] #Total number of violations on LAYER LM = 0
[03/23 22:35:03   4277s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:35:03   4277s] #Cpu time = 00:01:41
[03/23 22:35:03   4277s] #Elapsed time = 00:01:00
[03/23 22:35:03   4277s] #Increased memory = 9.93 (MB)
[03/23 22:35:03   4277s] #Total memory = 3060.68 (MB)
[03/23 22:35:03   4277s] #Peak memory = 3527.60 (MB)
[03/23 22:35:03   4277s] ### Time Record (Antenna Fixing) is installed.
[03/23 22:35:03   4277s] #
[03/23 22:35:03   4277s] #start routing for process antenna violation fix ...
[03/23 22:35:03   4277s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:35:03   4278s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:35:03   4278s] #
[03/23 22:35:03   4278s] #    By Layer and Type :
[03/23 22:35:03   4278s] #	          Short   Totals
[03/23 22:35:03   4278s] #	M1            0        0
[03/23 22:35:03   4278s] #	M2            0        0
[03/23 22:35:03   4278s] #	M3            1        1
[03/23 22:35:03   4278s] #	M4            3        3
[03/23 22:35:03   4278s] #	Totals        4        4
[03/23 22:35:03   4278s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3062.67 (MB), peak = 3527.60 (MB)
[03/23 22:35:03   4278s] #
[03/23 22:35:03   4278s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:35:03   4278s] #Total wire length = 339997 um.
[03/23 22:35:03   4278s] #Total half perimeter of net bounding box = 139289 um.
[03/23 22:35:03   4278s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:35:03   4278s] #Total wire length on LAYER M2 = 159808 um.
[03/23 22:35:03   4278s] #Total wire length on LAYER M3 = 86432 um.
[03/23 22:35:03   4278s] #Total wire length on LAYER M4 = 93758 um.
[03/23 22:35:03   4278s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:35:03   4278s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:35:03   4278s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:35:03   4278s] #Total wire length on LAYER LM = 0 um.
[03/23 22:35:03   4278s] #Total number of vias = 67242
[03/23 22:35:03   4278s] #Total number of multi-cut vias = 2861 (  4.3%)
[03/23 22:35:03   4278s] #Total number of single cut vias = 64381 ( 95.7%)
[03/23 22:35:03   4278s] #Up-Via Summary (total 67242):
[03/23 22:35:03   4278s] #                   single-cut          multi-cut      Total
[03/23 22:35:03   4278s] #-----------------------------------------------------------
[03/23 22:35:03   4278s] # M1             10088 ( 97.2%)       294 (  2.8%)      10382
[03/23 22:35:03   4278s] # M2             27209 ( 95.7%)      1232 (  4.3%)      28441
[03/23 22:35:03   4278s] # M3             27084 ( 95.3%)      1335 (  4.7%)      28419
[03/23 22:35:03   4278s] #-----------------------------------------------------------
[03/23 22:35:03   4278s] #                64381 ( 95.7%)      2861 (  4.3%)      67242 
[03/23 22:35:03   4278s] #
[03/23 22:35:03   4278s] #Total number of DRC violations = 4
[03/23 22:35:03   4278s] #Total number of process antenna violations = 77
[03/23 22:35:03   4278s] #Total number of net violated process antenna rule = 64
[03/23 22:35:03   4278s] #Total number of violations on LAYER M1 = 0
[03/23 22:35:03   4278s] #Total number of violations on LAYER M2 = 0
[03/23 22:35:03   4278s] #Total number of violations on LAYER M3 = 1
[03/23 22:35:03   4278s] #Total number of violations on LAYER M4 = 3
[03/23 22:35:03   4278s] #Total number of violations on LAYER M5 = 0
[03/23 22:35:03   4278s] #Total number of violations on LAYER M6 = 0
[03/23 22:35:03   4278s] #Total number of violations on LAYER MQ = 0
[03/23 22:35:03   4278s] #Total number of violations on LAYER LM = 0
[03/23 22:35:03   4278s] #
[03/23 22:35:03   4278s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:35:04   4279s] #
[03/23 22:35:04   4279s] # start diode insertion for process antenna violation fix ...
[03/23 22:35:04   4279s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:35:04   4279s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3062.91 (MB), peak = 3527.60 (MB)
[03/23 22:35:04   4279s] #
[03/23 22:35:04   4279s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:35:04   4279s] #Total wire length = 339997 um.
[03/23 22:35:04   4279s] #Total half perimeter of net bounding box = 139289 um.
[03/23 22:35:04   4279s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:35:04   4279s] #Total wire length on LAYER M2 = 159808 um.
[03/23 22:35:04   4279s] #Total wire length on LAYER M3 = 86432 um.
[03/23 22:35:04   4279s] #Total wire length on LAYER M4 = 93758 um.
[03/23 22:35:04   4279s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:35:04   4279s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:35:04   4279s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:35:04   4279s] #Total wire length on LAYER LM = 0 um.
[03/23 22:35:04   4279s] #Total number of vias = 67242
[03/23 22:35:04   4279s] #Total number of multi-cut vias = 2861 (  4.3%)
[03/23 22:35:04   4279s] #Total number of single cut vias = 64381 ( 95.7%)
[03/23 22:35:04   4279s] #Up-Via Summary (total 67242):
[03/23 22:35:04   4279s] #                   single-cut          multi-cut      Total
[03/23 22:35:04   4279s] #-----------------------------------------------------------
[03/23 22:35:04   4279s] # M1             10088 ( 97.2%)       294 (  2.8%)      10382
[03/23 22:35:04   4279s] # M2             27209 ( 95.7%)      1232 (  4.3%)      28441
[03/23 22:35:04   4279s] # M3             27084 ( 95.3%)      1335 (  4.7%)      28419
[03/23 22:35:04   4279s] #-----------------------------------------------------------
[03/23 22:35:04   4279s] #                64381 ( 95.7%)      2861 (  4.3%)      67242 
[03/23 22:35:04   4279s] #
[03/23 22:35:04   4279s] #Total number of DRC violations = 4
[03/23 22:35:04   4279s] #Total number of process antenna violations = 77
[03/23 22:35:04   4279s] #Total number of net violated process antenna rule = 64
[03/23 22:35:04   4279s] #Total number of violations on LAYER M1 = 0
[03/23 22:35:04   4279s] #Total number of violations on LAYER M2 = 0
[03/23 22:35:04   4279s] #Total number of violations on LAYER M3 = 1
[03/23 22:35:04   4279s] #Total number of violations on LAYER M4 = 3
[03/23 22:35:04   4279s] #Total number of violations on LAYER M5 = 0
[03/23 22:35:04   4279s] #Total number of violations on LAYER M6 = 0
[03/23 22:35:04   4279s] #Total number of violations on LAYER MQ = 0
[03/23 22:35:04   4279s] #Total number of violations on LAYER LM = 0
[03/23 22:35:04   4279s] #
[03/23 22:35:04   4279s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:35:04   4280s] #
[03/23 22:35:04   4280s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:35:04   4280s] #Total wire length = 339997 um.
[03/23 22:35:04   4280s] #Total half perimeter of net bounding box = 139289 um.
[03/23 22:35:04   4280s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:35:04   4280s] #Total wire length on LAYER M2 = 159808 um.
[03/23 22:35:04   4280s] #Total wire length on LAYER M3 = 86432 um.
[03/23 22:35:04   4280s] #Total wire length on LAYER M4 = 93758 um.
[03/23 22:35:04   4280s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:35:04   4280s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:35:04   4280s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:35:04   4280s] #Total wire length on LAYER LM = 0 um.
[03/23 22:35:04   4280s] #Total number of vias = 67242
[03/23 22:35:04   4280s] #Total number of multi-cut vias = 2861 (  4.3%)
[03/23 22:35:04   4280s] #Total number of single cut vias = 64381 ( 95.7%)
[03/23 22:35:04   4280s] #Up-Via Summary (total 67242):
[03/23 22:35:04   4280s] #                   single-cut          multi-cut      Total
[03/23 22:35:04   4280s] #-----------------------------------------------------------
[03/23 22:35:04   4280s] # M1             10088 ( 97.2%)       294 (  2.8%)      10382
[03/23 22:35:04   4280s] # M2             27209 ( 95.7%)      1232 (  4.3%)      28441
[03/23 22:35:04   4280s] # M3             27084 ( 95.3%)      1335 (  4.7%)      28419
[03/23 22:35:04   4280s] #-----------------------------------------------------------
[03/23 22:35:04   4280s] #                64381 ( 95.7%)      2861 (  4.3%)      67242 
[03/23 22:35:04   4280s] #
[03/23 22:35:04   4280s] #Total number of DRC violations = 4
[03/23 22:35:04   4280s] #Total number of process antenna violations = 77
[03/23 22:35:04   4280s] #Total number of net violated process antenna rule = 64
[03/23 22:35:04   4280s] #Total number of violations on LAYER M1 = 0
[03/23 22:35:04   4280s] #Total number of violations on LAYER M2 = 0
[03/23 22:35:04   4280s] #Total number of violations on LAYER M3 = 1
[03/23 22:35:04   4280s] #Total number of violations on LAYER M4 = 3
[03/23 22:35:04   4280s] #Total number of violations on LAYER M5 = 0
[03/23 22:35:04   4280s] #Total number of violations on LAYER M6 = 0
[03/23 22:35:04   4280s] #Total number of violations on LAYER MQ = 0
[03/23 22:35:04   4280s] #Total number of violations on LAYER LM = 0
[03/23 22:35:04   4280s] #
[03/23 22:35:04   4280s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 22:35:04   4280s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 22:35:04   4280s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:35:04   4280s] #
[03/23 22:35:04   4280s] #Start Post Route via swapping..
[03/23 22:35:04   4280s] #37.60% of area are rerouted by ECO routing.
[03/23 22:35:04   4281s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:35:04   4282s] #   number of violations = 4
[03/23 22:35:04   4282s] #
[03/23 22:35:04   4282s] #    By Layer and Type :
[03/23 22:35:04   4282s] #	          Short   Totals
[03/23 22:35:04   4282s] #	M1            0        0
[03/23 22:35:04   4282s] #	M2            0        0
[03/23 22:35:04   4282s] #	M3            1        1
[03/23 22:35:04   4282s] #	M4            3        3
[03/23 22:35:04   4282s] #	Totals        4        4
[03/23 22:35:04   4282s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3063.57 (MB), peak = 3527.60 (MB)
[03/23 22:35:04   4282s] #CELL_VIEW PE_top,init has 4 DRC violations
[03/23 22:35:04   4282s] #Total number of DRC violations = 4
[03/23 22:35:04   4282s] #Total number of process antenna violations = 77
[03/23 22:35:04   4282s] #Total number of net violated process antenna rule = 64
[03/23 22:35:04   4282s] #Total number of violations on LAYER M1 = 0
[03/23 22:35:04   4282s] #Total number of violations on LAYER M2 = 0
[03/23 22:35:04   4282s] #Total number of violations on LAYER M3 = 1
[03/23 22:35:04   4282s] #Total number of violations on LAYER M4 = 3
[03/23 22:35:04   4282s] #Total number of violations on LAYER M5 = 0
[03/23 22:35:04   4282s] #Total number of violations on LAYER M6 = 0
[03/23 22:35:04   4282s] #Total number of violations on LAYER MQ = 0
[03/23 22:35:04   4282s] #Total number of violations on LAYER LM = 0
[03/23 22:35:04   4282s] #Post Route via swapping is done.
[03/23 22:35:04   4282s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 22:35:04   4282s] #Total number of nets with non-default rule or having extra spacing = 174
[03/23 22:35:04   4282s] #Total wire length = 339997 um.
[03/23 22:35:04   4282s] #Total half perimeter of net bounding box = 139289 um.
[03/23 22:35:04   4282s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:35:04   4282s] #Total wire length on LAYER M2 = 159808 um.
[03/23 22:35:04   4282s] #Total wire length on LAYER M3 = 86432 um.
[03/23 22:35:04   4282s] #Total wire length on LAYER M4 = 93758 um.
[03/23 22:35:04   4282s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:35:04   4282s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:35:04   4282s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:35:04   4282s] #Total wire length on LAYER LM = 0 um.
[03/23 22:35:04   4282s] #Total number of vias = 67242
[03/23 22:35:04   4282s] #Total number of multi-cut vias = 2955 (  4.4%)
[03/23 22:35:04   4282s] #Total number of single cut vias = 64287 ( 95.6%)
[03/23 22:35:04   4282s] #Up-Via Summary (total 67242):
[03/23 22:35:04   4282s] #                   single-cut          multi-cut      Total
[03/23 22:35:04   4282s] #-----------------------------------------------------------
[03/23 22:35:04   4282s] # M1             10088 ( 97.2%)       294 (  2.8%)      10382
[03/23 22:35:04   4282s] # M2             27186 ( 95.6%)      1255 (  4.4%)      28441
[03/23 22:35:04   4282s] # M3             27013 ( 95.1%)      1406 (  4.9%)      28419
[03/23 22:35:04   4282s] #-----------------------------------------------------------
[03/23 22:35:04   4282s] #                64287 ( 95.6%)      2955 (  4.4%)      67242 
[03/23 22:35:04   4282s] #
[03/23 22:35:04   4282s] #detailRoute Statistics:
[03/23 22:35:04   4282s] #Cpu time = 00:01:46
[03/23 22:35:04   4282s] #Elapsed time = 00:01:01
[03/23 22:35:04   4282s] #Increased memory = 12.79 (MB)
[03/23 22:35:04   4282s] #Total memory = 3063.54 (MB)
[03/23 22:35:04   4282s] #Peak memory = 3527.60 (MB)
[03/23 22:35:04   4282s] #Skip updating routing design signature in db-snapshot flow
[03/23 22:35:04   4282s] ### global_detail_route design signature (622): route=156865305 flt_obj=0 vio=1971607737 shield_wire=1
[03/23 22:35:04   4282s] ### Time Record (DB Export) is installed.
[03/23 22:35:04   4282s] ### export design design signature (623): route=156865305 fixed_route=1378353112 flt_obj=0 vio=1971607737 swire=282492057 shield_wire=1 net_attr=1745527698 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=117068427 pin_access=1979195579 inst_pattern=1
[03/23 22:35:04   4282s] #	no debugging net set
[03/23 22:35:04   4282s] ### Time Record (DB Export) is uninstalled.
[03/23 22:35:04   4282s] ### Time Record (Post Callback) is installed.
[03/23 22:35:05   4283s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:35:05   4283s] #
[03/23 22:35:05   4283s] #globalDetailRoute statistics:
[03/23 22:35:05   4283s] #Cpu time = 00:01:48
[03/23 22:35:05   4283s] #Elapsed time = 00:01:03
[03/23 22:35:05   4283s] #Increased memory = -195.41 (MB)
[03/23 22:35:05   4283s] #Total memory = 2840.69 (MB)
[03/23 22:35:05   4283s] #Peak memory = 3527.60 (MB)
[03/23 22:35:05   4283s] #Number of warnings = 5
[03/23 22:35:05   4283s] #Total number of warnings = 42
[03/23 22:35:05   4283s] #Number of fails = 0
[03/23 22:35:05   4283s] #Total number of fails = 0
[03/23 22:35:05   4283s] #Complete globalDetailRoute on Thu Mar 23 22:35:05 2023
[03/23 22:35:05   4283s] #
[03/23 22:35:05   4283s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:35:05   4283s] ### 
[03/23 22:35:05   4283s] ###   Scalability Statistics
[03/23 22:35:05   4283s] ### 
[03/23 22:35:05   4283s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:35:05   4283s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 22:35:05   4283s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:35:05   4283s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:35:05   4283s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:35:05   4283s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:35:05   4283s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:35:05   4283s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:35:05   4283s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 22:35:05   4283s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:35:05   4283s] ###   Global Routing                |        00:00:01|        00:00:00|             1.0|
[03/23 22:35:05   4283s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 22:35:05   4283s] ###   Detail Routing                |        00:01:41|        00:01:00|             1.7|
[03/23 22:35:05   4283s] ###   Antenna Fixing                |        00:00:02|        00:00:01|             1.0|
[03/23 22:35:05   4283s] ###   Post Route Via Swapping       |        00:00:02|        00:00:01|             1.0|
[03/23 22:35:05   4283s] ###   Entire Command                |        00:01:48|        00:01:03|             1.7|
[03/23 22:35:05   4283s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:35:05   4283s] ### 
[03/23 22:35:05   4283s] *** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:01:48.4/0:01:03.3 (1.7), totSession cpu/real = 1:11:23.1/0:32:19.8 (2.2), mem = 3993.8M
[03/23 22:35:05   4283s] 
[03/23 22:35:05   4283s] =============================================================================================
[03/23 22:35:05   4283s]  Step TAT Report : EcoRoute #1 / optDesign #4                                   21.14-s109_1
[03/23 22:35:05   4283s] =============================================================================================
[03/23 22:35:05   4283s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:35:05   4283s] ---------------------------------------------------------------------------------------------
[03/23 22:35:05   4283s] [ GlobalRoute            ]      1   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.8    2.1
[03/23 22:35:05   4283s] [ DetailRoute            ]      1   0:01:00.1  (  95.0 % )     0:01:00.1 /  0:01:40.5    1.7
[03/23 22:35:05   4283s] [ MISC                   ]          0:00:02.8  (   4.4 % )     0:00:02.8 /  0:00:07.1    2.5
[03/23 22:35:05   4283s] ---------------------------------------------------------------------------------------------
[03/23 22:35:05   4283s]  EcoRoute #1 TOTAL                  0:01:03.3  ( 100.0 % )     0:01:03.3 /  0:01:48.4    1.7
[03/23 22:35:05   4283s] ---------------------------------------------------------------------------------------------
[03/23 22:35:05   4283s] 
[03/23 22:35:05   4283s] **optDesign ... cpu = 0:01:59, real = 0:01:11, mem = 2828.3M, totSessionCpu=1:11:23 **
[03/23 22:35:05   4283s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 22:35:05   4283s] **INFO: flowCheckPoint #14 PostEcoSummary
[03/23 22:35:05   4283s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:35:05   4283s] 
[03/23 22:35:05   4283s] Trim Metal Layers:
[03/23 22:35:05   4283s] LayerId::1 widthSet size::1
[03/23 22:35:05   4283s] LayerId::2 widthSet size::1
[03/23 22:35:05   4283s] LayerId::3 widthSet size::1
[03/23 22:35:05   4283s] LayerId::4 widthSet size::1
[03/23 22:35:05   4283s] LayerId::5 widthSet size::1
[03/23 22:35:05   4283s] LayerId::6 widthSet size::1
[03/23 22:35:05   4283s] LayerId::7 widthSet size::1
[03/23 22:35:05   4283s] LayerId::8 widthSet size::1
[03/23 22:35:05   4283s] eee: pegSigSF::1.070000
[03/23 22:35:05   4283s] Initializing multi-corner resistance tables ...
[03/23 22:35:05   4283s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:35:05   4283s] eee: l::2 avDens::0.413256 usedTrk::4574.740582 availTrk::11070.000000 sigTrk::4574.740582
[03/23 22:35:05   4283s] eee: l::3 avDens::0.215410 usedTrk::2442.746929 availTrk::11340.000000 sigTrk::2442.746929
[03/23 22:35:05   4283s] eee: l::4 avDens::0.236250 usedTrk::2636.551383 availTrk::11160.000000 sigTrk::2636.551383
[03/23 22:35:05   4283s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:35:05   4283s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:35:05   4283s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:35:05   4283s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:35:05   4283s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.399704 uaWl=1.000000 uaWlH=0.267403 aWlH=0.000000 lMod=0 pMax=0.872300 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:35:05   4283s] ### Net info: total nets: 3133
[03/23 22:35:05   4283s] ### Net info: dirty nets: 0
[03/23 22:35:05   4283s] ### Net info: marked as disconnected nets: 0
[03/23 22:35:05   4283s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:35:05   4283s] #num needed restored net=0
[03/23 22:35:05   4283s] #need_extraction net=0 (total=3133)
[03/23 22:35:05   4283s] ### Net info: fully routed nets: 3131
[03/23 22:35:05   4283s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:35:05   4283s] ### Net info: unrouted nets: 0
[03/23 22:35:05   4283s] ### Net info: re-extraction nets: 0
[03/23 22:35:05   4283s] ### Net info: ignored nets: 0
[03/23 22:35:05   4283s] ### Net info: skip routing nets: 0
[03/23 22:35:05   4283s] ### import design signature (624): route=1679997888 fixed_route=1679997888 flt_obj=0 vio=1726051993 swire=282492057 shield_wire=1 net_attr=1543003727 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=117068427 pin_access=1979195579 inst_pattern=1
[03/23 22:35:05   4283s] #Extract in post route mode
[03/23 22:35:05   4283s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:35:05   4283s] #Fast data preparation for tQuantus.
[03/23 22:35:05   4283s] #Start routing data preparation on Thu Mar 23 22:35:05 2023
[03/23 22:35:05   4283s] #
[03/23 22:35:05   4283s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:35:05   4283s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:35:05   4283s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:35:05   4283s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:35:05   4283s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:35:05   4283s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:35:05   4283s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:35:05   4283s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:35:05   4283s] #Regenerating Ggrids automatically.
[03/23 22:35:05   4283s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:35:05   4283s] #Using automatically generated G-grids.
[03/23 22:35:05   4283s] #Done routing data preparation.
[03/23 22:35:05   4283s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2835.77 (MB), peak = 3527.60 (MB)
[03/23 22:35:05   4283s] #Start routing data preparation on Thu Mar 23 22:35:05 2023
[03/23 22:35:05   4283s] #
[03/23 22:35:05   4283s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:35:05   4283s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:35:05   4283s] #Voltage range [0.000 - 1.200] has 3131 nets.
[03/23 22:35:05   4283s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:35:05   4283s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:35:05   4283s] #Build and mark too close pins for the same net.
[03/23 22:35:05   4283s] #Regenerating Ggrids automatically.
[03/23 22:35:05   4283s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:35:05   4283s] #Using automatically generated G-grids.
[03/23 22:35:05   4283s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:35:05   4283s] #Done routing data preparation.
[03/23 22:35:05   4283s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2841.34 (MB), peak = 3527.60 (MB)
[03/23 22:35:05   4283s] #
[03/23 22:35:05   4283s] #Start tQuantus RC extraction...
[03/23 22:35:05   4283s] #Start building rc corner(s)...
[03/23 22:35:05   4283s] #Number of RC Corner = 1
[03/23 22:35:05   4283s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:35:05   4284s] #M1 -> M1 (1)
[03/23 22:35:05   4284s] #M2 -> M2 (2)
[03/23 22:35:05   4284s] #M3 -> M3 (3)
[03/23 22:35:05   4284s] #M4 -> M4 (4)
[03/23 22:35:05   4284s] #M5 -> M5 (5)
[03/23 22:35:05   4284s] #M6 -> M6 (6)
[03/23 22:35:05   4284s] #MQ -> MQ (7)
[03/23 22:35:05   4284s] #LM -> LM (8)
[03/23 22:35:05   4284s] #SADV-On
[03/23 22:35:05   4284s] # Corner(s) : 
[03/23 22:35:05   4284s] #rc-typ [25.00]
[03/23 22:35:06   4284s] # Corner id: 0
[03/23 22:35:06   4284s] # Layout Scale: 1.000000
[03/23 22:35:06   4284s] # Has Metal Fill model: yes
[03/23 22:35:06   4284s] # Temperature was set
[03/23 22:35:06   4284s] # Temperature : 25.000000
[03/23 22:35:06   4284s] # Ref. Temp   : 25.000000
[03/23 22:35:06   4284s] #SADV-Off
[03/23 22:35:06   4284s] #total pattern=120 [8, 324]
[03/23 22:35:06   4284s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:35:06   4284s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:35:06   4284s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:35:06   4284s] #number model r/c [1,1] [8,324] read
[03/23 22:35:06   4284s] #0 rcmodel(s) requires rebuild
[03/23 22:35:06   4284s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2842.17 (MB), peak = 3527.60 (MB)
[03/23 22:35:06   4284s] #Start building rc corner(s)...
[03/23 22:35:06   4284s] #Number of RC Corner = 1
[03/23 22:35:06   4284s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:35:06   4284s] #M1 -> M1 (1)
[03/23 22:35:06   4284s] #M2 -> M2 (2)
[03/23 22:35:06   4284s] #M3 -> M3 (3)
[03/23 22:35:06   4284s] #M4 -> M4 (4)
[03/23 22:35:06   4284s] #M5 -> M5 (5)
[03/23 22:35:06   4284s] #M6 -> M6 (6)
[03/23 22:35:06   4284s] #MQ -> MQ (7)
[03/23 22:35:06   4284s] #LM -> LM (8)
[03/23 22:35:06   4284s] #SADV-On
[03/23 22:35:06   4284s] # Corner(s) : 
[03/23 22:35:06   4284s] #rc-typ [25.00]
[03/23 22:35:06   4284s] # Corner id: 0
[03/23 22:35:06   4284s] # Layout Scale: 1.000000
[03/23 22:35:06   4284s] # Has Metal Fill model: yes
[03/23 22:35:06   4284s] # Temperature was set
[03/23 22:35:06   4284s] # Temperature : 25.000000
[03/23 22:35:06   4284s] # Ref. Temp   : 25.000000
[03/23 22:35:06   4284s] #SADV-Off
[03/23 22:35:06   4284s] #total pattern=120 [8, 324]
[03/23 22:35:06   4284s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:35:06   4284s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:35:06   4284s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:35:06   4284s] #number model r/c [1,1] [8,324] read
[03/23 22:35:06   4284s] #0 rcmodel(s) requires rebuild
[03/23 22:35:06   4284s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2841.49 (MB), peak = 3527.60 (MB)
[03/23 22:35:06   4284s] #Finish check_net_pin_list step Enter extract
[03/23 22:35:06   4284s] #Start init net ripin tree building
[03/23 22:35:06   4284s] #Finish init net ripin tree building
[03/23 22:35:06   4284s] #Cpu time = 00:00:00
[03/23 22:35:06   4284s] #Elapsed time = 00:00:00
[03/23 22:35:06   4284s] #Increased memory = 0.00 (MB)
[03/23 22:35:06   4284s] #Total memory = 2841.49 (MB)
[03/23 22:35:06   4284s] #Peak memory = 3527.60 (MB)
[03/23 22:35:06   4284s] #Using multithreading with 6 threads.
[03/23 22:35:06   4284s] #begin processing metal fill model file
[03/23 22:35:06   4284s] #end processing metal fill model file
[03/23 22:35:07   4284s] #Length limit = 200 pitches
[03/23 22:35:07   4284s] #opt mode = 2
[03/23 22:35:07   4284s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:35:07   4284s] #Start generate extraction boxes.
[03/23 22:35:07   4284s] #
[03/23 22:35:07   4284s] #Extract using 30 x 30 Hboxes
[03/23 22:35:07   4284s] #3x4 initial hboxes
[03/23 22:35:07   4284s] #Use area based hbox pruning.
[03/23 22:35:07   4284s] #0/0 hboxes pruned.
[03/23 22:35:07   4284s] #Complete generating extraction boxes.
[03/23 22:35:07   4284s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.01GHz 12288KB Cache 12CPU...
[03/23 22:35:07   4284s] #Process 0 special clock nets for rc extraction
[03/23 22:35:07   4285s] #Total 3131 nets were built. 2419 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:35:08   4287s] #Run Statistics for Extraction:
[03/23 22:35:08   4287s] #   Cpu time = 00:00:03, elapsed time = 00:00:02 .
[03/23 22:35:08   4287s] #   Increased memory =    60.50 (MB), total memory =  2902.00 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:08   4287s] #Register nets and terms for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d
[03/23 22:35:09   4288s] #Finish registering nets and terms for rcdb.
[03/23 22:35:09   4288s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2858.57 (MB), peak = 3527.60 (MB)
[03/23 22:35:09   4288s] #RC Statistics: 20531 Res, 13260 Ground Cap, 46535 XCap (Edge to Edge)
[03/23 22:35:09   4288s] #RC V/H edge ratio: 0.05, Avg V/H Edge Length: 1156.82 (8496), Avg L-Edge Length: 21936.51 (9238)
[03/23 22:35:09   4288s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d.
[03/23 22:35:09   4288s] #Start writing RC data.
[03/23 22:35:09   4288s] #Finish writing RC data
[03/23 22:35:09   4288s] #Finish writing rcdb with 23662 nodes, 20531 edges, and 137164 xcaps
[03/23 22:35:09   4288s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2853.64 (MB), peak = 3527.60 (MB)
[03/23 22:35:09   4288s] Restoring parasitic data from file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d' ...
[03/23 22:35:09   4288s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d' for reading (mem: 4043.598M)
[03/23 22:35:09   4288s] Reading RCDB with compressed RC data.
[03/23 22:35:09   4288s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d' for content verification (mem: 4043.598M)
[03/23 22:35:09   4288s] Reading RCDB with compressed RC data.
[03/23 22:35:09   4288s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d': 0 access done (mem: 4043.598M)
[03/23 22:35:09   4288s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d': 0 access done (mem: 4043.598M)
[03/23 22:35:09   4288s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4043.598M)
[03/23 22:35:09   4288s] Following multi-corner parasitics specified:
[03/23 22:35:09   4288s] 	/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d (rcdb)
[03/23 22:35:09   4288s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d' for reading (mem: 4043.598M)
[03/23 22:35:09   4288s] Reading RCDB with compressed RC data.
[03/23 22:35:09   4288s] 		Cell PE_top has rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d specified
[03/23 22:35:09   4288s] Cell PE_top, hinst 
[03/23 22:35:09   4288s] processing rcdb (/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:35:09   4288s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_CQiqLh.rcdb.d': 0 access done (mem: 4059.598M)
[03/23 22:35:09   4288s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4043.598M)
[03/23 22:35:09   4288s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_QXUvmF.rcdb.d/PE_top.rcdb.d' for reading (mem: 4043.598M)
[03/23 22:35:09   4288s] Reading RCDB with compressed RC data.
[03/23 22:35:09   4288s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_QXUvmF.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4043.598M)
[03/23 22:35:09   4288s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4043.598M)
[03/23 22:35:09   4288s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4043.598M)
[03/23 22:35:09   4288s] #
[03/23 22:35:09   4288s] #Restore RCDB.
[03/23 22:35:09   4288s] #
[03/23 22:35:09   4288s] #Complete tQuantus RC extraction.
[03/23 22:35:09   4288s] #Cpu time = 00:00:05
[03/23 22:35:09   4288s] #Elapsed time = 00:00:04
[03/23 22:35:09   4288s] #Increased memory = 12.34 (MB)
[03/23 22:35:09   4288s] #Total memory = 2853.68 (MB)
[03/23 22:35:09   4288s] #Peak memory = 3527.60 (MB)
[03/23 22:35:09   4288s] #
[03/23 22:35:09   4288s] #2419 inserted nodes are removed
[03/23 22:35:09   4289s] ### export design design signature (626): route=1449515661 fixed_route=1449515661 flt_obj=0 vio=1726051993 swire=282492057 shield_wire=1 net_attr=728901530 dirty_area=0 del_dirty_area=0 cell=1132784293 placement=117068427 pin_access=1979195579 inst_pattern=1
[03/23 22:35:09   4289s] #	no debugging net set
[03/23 22:35:09   4289s] #Start Inst Signature in MT(0)
[03/23 22:35:09   4289s] #Start Net Signature in MT(21744690)
[03/23 22:35:09   4289s] #Calculate SNet Signature in MT (46853091)
[03/23 22:35:09   4289s] #Run time and memory report for RC extraction:
[03/23 22:35:09   4289s] #RC extraction running on  Xeon 4.09GHz 12288KB Cache 12CPU.
[03/23 22:35:09   4289s] #Run Statistics for snet signature:
[03/23 22:35:09   4289s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.25/6, scale score = 0.21.
[03/23 22:35:09   4289s] #    Increased memory =     0.02 (MB), total memory =  2834.76 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:09   4289s] #Run Statistics for Net Final Signature:
[03/23 22:35:09   4289s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:35:09   4289s] #   Increased memory =     0.00 (MB), total memory =  2834.75 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:09   4289s] #Run Statistics for Net launch:
[03/23 22:35:09   4289s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.00/6, scale score = 0.50.
[03/23 22:35:09   4289s] #    Increased memory =    -0.02 (MB), total memory =  2834.75 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:09   4289s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:35:09   4289s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:35:09   4289s] #   Increased memory =     0.00 (MB), total memory =  2834.76 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:09   4289s] #Run Statistics for net signature:
[03/23 22:35:09   4289s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.59/6, scale score = 0.43.
[03/23 22:35:09   4289s] #    Increased memory =    -0.02 (MB), total memory =  2834.75 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:09   4289s] #Run Statistics for inst signature:
[03/23 22:35:09   4289s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.59/6, scale score = 0.27.
[03/23 22:35:09   4289s] #    Increased memory =    -0.33 (MB), total memory =  2834.76 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:09   4289s] **optDesign ... cpu = 0:02:05, real = 0:01:15, mem = 2834.8M, totSessionCpu=1:11:29 **
[03/23 22:35:09   4289s] Starting delay calculation for Setup views
[03/23 22:35:10   4289s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:35:10   4289s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:35:10   4289s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:35:10   4289s] #################################################################################
[03/23 22:35:10   4289s] # Design Stage: PostRoute
[03/23 22:35:10   4289s] # Design Name: PE_top
[03/23 22:35:10   4289s] # Design Mode: 130nm
[03/23 22:35:10   4289s] # Analysis Mode: MMMC OCV 
[03/23 22:35:10   4289s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:35:10   4289s] # Signoff Settings: SI On 
[03/23 22:35:10   4289s] #################################################################################
[03/23 22:35:10   4289s] Topological Sorting (REAL = 0:00:00.0, MEM = 4019.2M, InitMEM = 4019.2M)
[03/23 22:35:10   4289s] Setting infinite Tws ...
[03/23 22:35:10   4289s] First Iteration Infinite Tw... 
[03/23 22:35:10   4289s] Calculate early delays in OCV mode...
[03/23 22:35:10   4289s] Calculate late delays in OCV mode...
[03/23 22:35:10   4289s] Start delay calculation (fullDC) (6 T). (MEM=4019.24)
[03/23 22:35:10   4289s] End AAE Lib Interpolated Model. (MEM=4030.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:10   4289s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_QXUvmF.rcdb.d/PE_top.rcdb.d' for reading (mem: 4030.848M)
[03/23 22:35:10   4289s] Reading RCDB with compressed RC data.
[03/23 22:35:10   4289s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4032.8M)
[03/23 22:35:10   4289s] AAE_INFO: 6 threads acquired from CTE.
[03/23 22:35:10   4291s] Total number of fetched objects 3131
[03/23 22:35:10   4291s] AAE_INFO-618: Total number of nets in the design is 3133,  100.0 percent of the nets selected for SI analysis
[03/23 22:35:10   4291s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:10   4291s] End delay calculation. (MEM=4299.02 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 22:35:10   4291s] End delay calculation (fullDC). (MEM=4299.02 CPU=0:00:01.3 REAL=0:00:00.0)
[03/23 22:35:10   4291s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 4299.0M) ***
[03/23 22:35:10   4291s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4291.0M)
[03/23 22:35:10   4291s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:35:10   4291s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4291.0M)
[03/23 22:35:10   4291s] Starting SI iteration 2
[03/23 22:35:10   4291s] Calculate early delays in OCV mode...
[03/23 22:35:10   4291s] Calculate late delays in OCV mode...
[03/23 22:35:10   4291s] Start delay calculation (fullDC) (6 T). (MEM=4136.18)
[03/23 22:35:10   4291s] End AAE Lib Interpolated Model. (MEM=4136.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:11   4292s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 22:35:11   4292s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 3131. 
[03/23 22:35:11   4292s] Total number of fetched objects 3131
[03/23 22:35:11   4292s] AAE_INFO-618: Total number of nets in the design is 3133,  34.5 percent of the nets selected for SI analysis
[03/23 22:35:11   4292s] End delay calculation. (MEM=4405.34 CPU=0:00:01.0 REAL=0:00:01.0)
[03/23 22:35:11   4292s] End delay calculation (fullDC). (MEM=4405.34 CPU=0:00:01.0 REAL=0:00:01.0)
[03/23 22:35:11   4292s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4405.3M) ***
[03/23 22:35:11   4292s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:02.0 totSessionCpu=1:11:33 mem=4411.3M)
[03/23 22:35:11   4292s] End AAE Lib Interpolated Model. (MEM=4411.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:11   4292s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4411.3M, EPOCH TIME: 1679625311.266584
[03/23 22:35:11   4292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:11   4292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:11   4292s] 
[03/23 22:35:11   4292s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:11   4292s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:4443.3M, EPOCH TIME: 1679625311.291267
[03/23 22:35:11   4292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:11   4292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:11   4293s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.641  | -3.641  | -2.238  |
|           TNS (ns):| -59.833 | -54.502 | -8.029  |
|    Violating Paths:|   86    |   59    |   34    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.215   |      5 (5)       |
|   max_tran     |      5 (14)      |   -3.186   |      5 (14)      |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      3 (3)       |    -82     |      3 (3)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4441.9M, EPOCH TIME: 1679625311.410563
[03/23 22:35:11   4293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:11   4293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:11   4293s] 
[03/23 22:35:11   4293s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:11   4293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.015, MEM:4443.3M, EPOCH TIME: 1679625311.425724
[03/23 22:35:11   4293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:11   4293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:11   4293s] Density: 33.167%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:09, real = 0:01:17, mem = 3059.5M, totSessionCpu=1:11:33 **
[03/23 22:35:11   4293s] Executing marking Critical Nets1
[03/23 22:35:11   4293s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[03/23 22:35:11   4293s] **INFO: flowCheckPoint #15 OptimizationRecovery
[03/23 22:35:11   4293s] Running postRoute recovery in postEcoRoute mode
[03/23 22:35:11   4293s] **optDesign ... cpu = 0:02:09, real = 0:01:17, mem = 3059.5M, totSessionCpu=1:11:33 **
[03/23 22:35:11   4293s]   Timing/DRV Snapshot: (TGT)
[03/23 22:35:11   4293s]      Weighted WNS: -3.691
[03/23 22:35:11   4293s]       All  PG WNS: -3.691
[03/23 22:35:11   4293s]       High PG WNS: -3.691
[03/23 22:35:11   4293s]       All  PG TNS: -59.833
[03/23 22:35:11   4293s]       High PG TNS: -54.502
[03/23 22:35:11   4293s]       Low  PG TNS: -8.030
[03/23 22:35:11   4293s]          Tran DRV: 5 (5)
[03/23 22:35:11   4293s]           Cap DRV: 5 (5)
[03/23 22:35:11   4293s]        Fanout DRV: 0 (18)
[03/23 22:35:11   4293s]            Glitch: 0 (0)
[03/23 22:35:11   4293s]    Category Slack: { [L, -3.691] [H, -3.691] }
[03/23 22:35:11   4293s] 
[03/23 22:35:11   4293s] Checking setup slack degradation ...
[03/23 22:35:11   4293s] 
[03/23 22:35:11   4293s] Recovery Manager:
[03/23 22:35:11   4293s]   Low  Effort WNS Jump: 0.006 (REF: -3.685, TGT: -3.691, Threshold: 0.368) - Skip
[03/23 22:35:11   4293s]   High Effort WNS Jump: 0.006 (REF: -3.685, TGT: -3.691, Threshold: 0.368) - Skip
[03/23 22:35:11   4293s]   Low  Effort TNS Jump: 0.000 (REF: -60.199, TGT: -59.833, Threshold: 50.000) - Skip
[03/23 22:35:11   4293s]   High Effort TNS Jump: 0.180 (REF: -54.322, TGT: -54.502, Threshold: 25.000) - Skip
[03/23 22:35:11   4293s] 
[03/23 22:35:11   4293s] Checking DRV degradation...
[03/23 22:35:11   4293s] 
[03/23 22:35:11   4293s] Recovery Manager:
[03/23 22:35:11   4293s]     Tran DRV degradation : 0 (5 -> 5, Margin 20) - Skip
[03/23 22:35:11   4293s]      Cap DRV degradation : 0 (5 -> 5, Margin 20) - Skip
[03/23 22:35:11   4293s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:35:11   4293s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:35:11   4293s] 
[03/23 22:35:11   4293s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:35:11   4293s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4183.49M, totSessionCpu=1:11:33).
[03/23 22:35:11   4293s] **optDesign ... cpu = 0:02:09, real = 0:01:17, mem = 3059.5M, totSessionCpu=1:11:33 **
[03/23 22:35:11   4293s] 
[03/23 22:35:11   4293s] Latch borrow mode reset to max_borrow
[03/23 22:35:11   4293s] **INFO: flowCheckPoint #16 FinalSummary
[03/23 22:35:11   4293s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
[03/23 22:35:11   4293s] **optDesign ... cpu = 0:02:09, real = 0:01:17, mem = 3058.0M, totSessionCpu=1:11:34 **
[03/23 22:35:11   4293s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4146.0M, EPOCH TIME: 1679625311.700979
[03/23 22:35:11   4293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:11   4293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:11   4293s] 
[03/23 22:35:11   4293s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:11   4293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.027, MEM:4178.0M, EPOCH TIME: 1679625311.727871
[03/23 22:35:11   4293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:11   4293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:11   4293s] Saving timing graph ...
[03/23 22:35:12   4294s] Done save timing graph
[03/23 22:35:12   4294s] 
[03/23 22:35:12   4294s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:35:12   4294s] 
[03/23 22:35:12   4294s] TimeStamp Deleting Cell Server End ...
[03/23 22:35:12   4294s] Starting delay calculation for Hold views
[03/23 22:35:12   4294s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:35:12   4294s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 22:35:12   4294s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:35:12   4294s] #################################################################################
[03/23 22:35:12   4294s] # Design Stage: PostRoute
[03/23 22:35:12   4294s] # Design Name: PE_top
[03/23 22:35:12   4294s] # Design Mode: 130nm
[03/23 22:35:12   4294s] # Analysis Mode: MMMC OCV 
[03/23 22:35:12   4294s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:35:12   4294s] # Signoff Settings: SI On 
[03/23 22:35:12   4294s] #################################################################################
[03/23 22:35:12   4294s] Topological Sorting (REAL = 0:00:00.0, MEM = 4260.9M, InitMEM = 4260.9M)
[03/23 22:35:12   4294s] Setting infinite Tws ...
[03/23 22:35:12   4294s] First Iteration Infinite Tw... 
[03/23 22:35:12   4294s] Calculate late delays in OCV mode...
[03/23 22:35:12   4294s] Calculate early delays in OCV mode...
[03/23 22:35:12   4294s] Start delay calculation (fullDC) (6 T). (MEM=4260.88)
[03/23 22:35:12   4294s] End AAE Lib Interpolated Model. (MEM=4272.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:12   4296s] Total number of fetched objects 3131
[03/23 22:35:12   4296s] AAE_INFO-618: Total number of nets in the design is 3133,  100.0 percent of the nets selected for SI analysis
[03/23 22:35:12   4296s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:12   4296s] End delay calculation. (MEM=4375.88 CPU=0:00:01.1 REAL=0:00:00.0)
[03/23 22:35:12   4296s] End delay calculation (fullDC). (MEM=4375.88 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 22:35:12   4296s] *** CDM Built up (cpu=0:00:01.3  real=0:00:00.0  mem= 4375.9M) ***
[03/23 22:35:13   4296s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4367.9M)
[03/23 22:35:13   4296s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:35:13   4296s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4367.9M)
[03/23 22:35:13   4296s] Starting SI iteration 2
[03/23 22:35:13   4296s] Calculate late delays in OCV mode...
[03/23 22:35:13   4296s] Calculate early delays in OCV mode...
[03/23 22:35:13   4296s] Start delay calculation (fullDC) (6 T). (MEM=4157.04)
[03/23 22:35:13   4296s] End AAE Lib Interpolated Model. (MEM=4157.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:13   4296s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 22:35:13   4296s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 3131. 
[03/23 22:35:13   4296s] Total number of fetched objects 3131
[03/23 22:35:13   4296s] AAE_INFO-618: Total number of nets in the design is 3133,  0.8 percent of the nets selected for SI analysis
[03/23 22:35:13   4296s] End delay calculation. (MEM=4426.17 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:35:13   4296s] End delay calculation (fullDC). (MEM=4426.17 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:35:13   4296s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4426.2M) ***
[03/23 22:35:13   4296s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:01.0 totSessionCpu=1:11:37 mem=4432.2M)
[03/23 22:35:13   4297s] Restoring timing graph ...
[03/23 22:35:14   4297s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 22:35:14   4297s] Done restore timing graph
[03/23 22:35:16   4298s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.641  | -3.641  | -2.238  |
|           TNS (ns):| -59.833 | -54.502 | -8.029  |
|    Violating Paths:|   86    |   59    |   34    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.150  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.215   |      5 (5)       |
|   max_tran     |      5 (14)      |   -3.186   |      5 (14)      |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      3 (3)       |    -82     |      3 (3)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:35:16   4298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4192.1M, EPOCH TIME: 1679625316.670268
[03/23 22:35:16   4298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:16   4298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:16   4298s] 
[03/23 22:35:16   4298s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:16   4298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.019, MEM:4193.6M, EPOCH TIME: 1679625316.689580
[03/23 22:35:16   4298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:16   4298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:16   4298s] Density: 33.167%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4193.6M, EPOCH TIME: 1679625316.698696
[03/23 22:35:16   4298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:16   4298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:16   4298s] 
[03/23 22:35:16   4298s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:16   4298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:4193.6M, EPOCH TIME: 1679625316.721339
[03/23 22:35:16   4298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:16   4298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:16   4298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4193.6M, EPOCH TIME: 1679625316.728984
[03/23 22:35:16   4298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:16   4298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:16   4298s] 
[03/23 22:35:16   4298s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:16   4298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.014, MEM:4193.6M, EPOCH TIME: 1679625316.743417
[03/23 22:35:16   4298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:16   4298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:16   4298s] *** Final Summary (holdfix) CPU=0:00:04.7, REAL=0:00:05.0, MEM=4193.6M
[03/23 22:35:16   4298s] **optDesign ... cpu = 0:02:14, real = 0:01:22, mem = 3049.1M, totSessionCpu=1:11:38 **
[03/23 22:35:16   4298s]  ReSet Options after AAE Based Opt flow 
[03/23 22:35:16   4298s] *** Finished optDesign ***
[03/23 22:35:16   4298s] 
[03/23 22:35:16   4298s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:14 real=  0:01:22)
[03/23 22:35:16   4298s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:35:16   4298s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.3 real=0:00:04.9)
[03/23 22:35:16   4298s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:35:16   4298s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:08.9 real=0:00:05.9)
[03/23 22:35:16   4298s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:48 real=  0:01:03)
[03/23 22:35:16   4298s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:03.8 real=0:00:01.5)
[03/23 22:35:16   4298s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[03/23 22:35:16   4298s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:35:16   4298s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4193.6M)
[03/23 22:35:16   4298s] Info: Destroy the CCOpt slew target map.
[03/23 22:35:16   4298s] clean pInstBBox. size 0
[03/23 22:35:16   4298s] All LLGs are deleted
[03/23 22:35:16   4298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:16   4298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:16   4298s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4185.6M, EPOCH TIME: 1679625316.843120
[03/23 22:35:16   4298s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4185.6M, EPOCH TIME: 1679625316.843264
[03/23 22:35:16   4298s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:35:16   4298s] *** optDesign #4 [finish] : cpu/real = 0:02:13.9/0:01:21.9 (1.6), totSession cpu/real = 1:11:38.4/0:32:31.5 (2.2), mem = 4185.6M
[03/23 22:35:16   4298s] 
[03/23 22:35:16   4298s] =============================================================================================
[03/23 22:35:16   4298s]  Final TAT Report : optDesign #4                                                21.14-s109_1
[03/23 22:35:16   4298s] =============================================================================================
[03/23 22:35:16   4298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:35:16   4298s] ---------------------------------------------------------------------------------------------
[03/23 22:35:16   4298s] [ InitOpt                ]      1   0:00:00.9  (   1.0 % )     0:00:00.9 /  0:00:01.0    1.1
[03/23 22:35:16   4298s] [ HoldOpt                ]      1   0:00:00.6  (   0.7 % )     0:00:00.7 /  0:00:01.3    1.9
[03/23 22:35:16   4298s] [ ViewPruning            ]     11   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 22:35:16   4298s] [ BuildHoldData          ]      1   0:00:02.5  (   3.0 % )     0:00:03.9 /  0:00:06.2    1.6
[03/23 22:35:16   4298s] [ OptSummaryReport       ]      6   0:00:01.3  (   1.6 % )     0:00:05.7 /  0:00:05.6    1.0
[03/23 22:35:16   4298s] [ DrvReport              ]      8   0:00:02.8  (   3.5 % )     0:00:02.8 /  0:00:00.9    0.3
[03/23 22:35:16   4298s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 22:35:16   4298s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 22:35:16   4298s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:35:16   4298s] [ CheckPlace             ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 22:35:16   4298s] [ RefinePlace            ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.5
[03/23 22:35:16   4298s] [ EcoRoute               ]      1   0:01:03.3  (  77.3 % )     0:01:03.3 /  0:01:48.4    1.7
[03/23 22:35:16   4298s] [ ExtractRC              ]      2   0:00:04.9  (   6.0 % )     0:00:04.9 /  0:00:06.3    1.3
[03/23 22:35:16   4298s] [ TimingUpdate           ]     20   0:00:02.3  (   2.8 % )     0:00:03.7 /  0:00:09.4    2.6
[03/23 22:35:16   4298s] [ FullDelayCalc          ]      8   0:00:01.4  (   1.7 % )     0:00:01.4 /  0:00:05.4    4.0
[03/23 22:35:16   4298s] [ TimingReport           ]      8   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.5    2.3
[03/23 22:35:16   4298s] [ GenerateReports        ]      2   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.3    0.9
[03/23 22:35:16   4298s] [ MISC                   ]          0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.1
[03/23 22:35:16   4298s] ---------------------------------------------------------------------------------------------
[03/23 22:35:16   4298s]  optDesign #4 TOTAL                 0:01:21.9  ( 100.0 % )     0:01:21.9 /  0:02:13.9    1.6
[03/23 22:35:16   4298s] ---------------------------------------------------------------------------------------------
[03/23 22:35:16   4298s] 
[03/23 22:35:16   4298s] <CMD> saveDesign db/PE_top_postroute_0.enc
[03/23 22:35:16   4298s] The in-memory database contained RC information but was not saved. To save 
[03/23 22:35:16   4298s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 22:35:16   4298s] so it should only be saved when it is really desired.
[03/23 22:35:16   4298s] #% Begin save design ... (date=03/23 22:35:16, mem=3009.6M)
[03/23 22:35:16   4298s] % Begin Save ccopt configuration ... (date=03/23 22:35:16, mem=3009.6M)
[03/23 22:35:17   4298s] % End Save ccopt configuration ... (date=03/23 22:35:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=3009.6M, current mem=3009.5M)
[03/23 22:35:17   4298s] % Begin Save netlist data ... (date=03/23 22:35:17, mem=3009.5M)
[03/23 22:35:17   4298s] Writing Binary DB to db/PE_top_postroute_0.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:35:17   4298s] % End Save netlist data ... (date=03/23 22:35:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=3010.8M, current mem=3010.8M)
[03/23 22:35:17   4298s] Saving symbol-table file in separate thread ...
[03/23 22:35:17   4298s] Saving congestion map file in separate thread ...
[03/23 22:35:17   4298s] Saving congestion map file db/PE_top_postroute_0.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:35:17   4298s] % Begin Save AAE data ... (date=03/23 22:35:17, mem=3011.0M)
[03/23 22:35:17   4298s] Saving AAE Data ...
[03/23 22:35:17   4298s] % End Save AAE data ... (date=03/23 22:35:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=3011.0M, current mem=3011.0M)
[03/23 22:35:17   4298s] Saving preference file db/PE_top_postroute_0.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:35:17   4298s] Saving mode setting ...
[03/23 22:35:17   4298s] Saving global file ...
[03/23 22:35:17   4298s] Saving Drc markers ...
[03/23 22:35:17   4298s] ... 81 markers are saved ...
[03/23 22:35:17   4298s] ... 4 geometry drc markers are saved ...
[03/23 22:35:17   4298s] ... 77 antenna drc markers are saved ...
[03/23 22:35:18   4298s] % Begin Save routing data ... (date=03/23 22:35:17, mem=3011.3M)
[03/23 22:35:18   4298s] Saving route file ...
[03/23 22:35:18   4298s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=4155.1M) ***
[03/23 22:35:18   4299s] % End Save routing data ... (date=03/23 22:35:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=3011.4M, current mem=3011.4M)
[03/23 22:35:18   4299s] Saving special route data file in separate thread ...
[03/23 22:35:18   4299s] Saving PG file in separate thread ...
[03/23 22:35:18   4299s] Saving placement file in separate thread ...
[03/23 22:35:18   4299s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:35:18   4299s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:35:18   4299s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4185.1M) ***
[03/23 22:35:18   4299s] Saving PG file db/PE_top_postroute_0.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:35:18 2023)
[03/23 22:35:18   4299s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:35:18   4299s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4185.1M) ***
[03/23 22:35:18   4299s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:35:18   4299s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:35:19   4299s] Saving property file db/PE_top_postroute_0.enc.dat.tmp/PE_top.prop
[03/23 22:35:19   4299s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4177.1M) ***
[03/23 22:35:19   4299s] #Saving pin access data to file db/PE_top_postroute_0.enc.dat.tmp/PE_top.apa ...
[03/23 22:35:19   4299s] #
[03/23 22:35:19   4299s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_0.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:35:19   4299s] Saving preRoute extraction data in directory 'db/PE_top_postroute_0.enc.dat.tmp/extraction/' ...
[03/23 22:35:19   4299s] Checksum of RCGrid density data::96
[03/23 22:35:19   4299s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:35:19   4299s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:35:19   4299s] % Begin Save power constraints data ... (date=03/23 22:35:19, mem=3011.6M)
[03/23 22:35:19   4299s] % End Save power constraints data ... (date=03/23 22:35:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=3011.6M, current mem=3011.6M)
[03/23 22:35:19   4299s] Generated self-contained design PE_top_postroute_0.enc.dat.tmp
[03/23 22:35:20   4299s] #% End save design ... (date=03/23 22:35:20, total cpu=0:00:01.0, real=0:00:04.0, peak res=3012.2M, current mem=3012.2M)
[03/23 22:35:20   4299s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:35:20   4299s] 
[03/23 22:35:20   4299s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/23 22:35:20   4299s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3012.2M, totSessionCpu=1:11:39 **
[03/23 22:35:20   4299s] *** optDesign #5 [begin] : totSession cpu/real = 1:11:39.5/0:32:34.7 (2.2), mem = 4169.2M
[03/23 22:35:20   4299s] Info: 6 threads available for lower-level modules during optimization.
[03/23 22:35:20   4299s] GigaOpt running with 6 threads.
[03/23 22:35:20   4299s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 1:11:39.5/0:32:34.7 (2.2), mem = 4169.2M
[03/23 22:35:20   4299s] **INFO: User settings:
[03/23 22:35:20   4299s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 22:35:20   4299s] setNanoRouteMode -drouteAutoStop                                false
[03/23 22:35:20   4299s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 22:35:20   4299s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 22:35:20   4299s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 22:35:20   4299s] setNanoRouteMode -drouteStartIteration                          0
[03/23 22:35:20   4299s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 22:35:20   4299s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 22:35:20   4299s] setNanoRouteMode -extractDesignSignature                        58376568
[03/23 22:35:20   4299s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 22:35:20   4299s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 22:35:20   4299s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 22:35:20   4299s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 22:35:20   4299s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 22:35:20   4299s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 22:35:20   4299s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 22:35:20   4299s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 22:35:20   4299s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 22:35:20   4299s] setNanoRouteMode -routeSiEffort                                 max
[03/23 22:35:20   4299s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 22:35:20   4299s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 22:35:20   4299s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 22:35:20   4299s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 22:35:20   4299s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 22:35:20   4299s] setNanoRouteMode -timingEngine                                  .timing_file_251356.tif.gz
[03/23 22:35:20   4299s] setDesignMode -process                                          130
[03/23 22:35:20   4299s] setExtractRCMode -coupled                                       true
[03/23 22:35:20   4299s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 22:35:20   4299s] setExtractRCMode -effortLevel                                   medium
[03/23 22:35:20   4299s] setExtractRCMode -engine                                        postRoute
[03/23 22:35:20   4299s] setExtractRCMode -noCleanRCDB                                   true
[03/23 22:35:20   4299s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 22:35:20   4299s] setExtractRCMode -relative_c_th                                 1
[03/23 22:35:20   4299s] setExtractRCMode -total_c_th                                    0
[03/23 22:35:20   4299s] setDelayCalMode -enable_high_fanout                             true
[03/23 22:35:20   4299s] setDelayCalMode -engine                                         aae
[03/23 22:35:20   4299s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 22:35:20   4299s] setDelayCalMode -reportOutBound                                 true
[03/23 22:35:20   4299s] setDelayCalMode -SIAware                                        true
[03/23 22:35:20   4299s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 22:35:20   4299s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/23 22:35:20   4299s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 22:35:20   4299s] setOptMode -addInst                                             true
[03/23 22:35:20   4299s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 22:35:20   4299s] setOptMode -allEndPoints                                        true
[03/23 22:35:20   4299s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/23 22:35:20   4299s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 22:35:20   4299s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 22:35:20   4299s] setOptMode -autoViewHoldTargetSlack                             500
[03/23 22:35:20   4299s] setOptMode -deleteInst                                          true
[03/23 22:35:20   4299s] setOptMode -drcMargin                                           0.1
[03/23 22:35:20   4299s] setOptMode -effort                                              high
[03/23 22:35:20   4299s] setOptMode -fixDrc                                              true
[03/23 22:35:20   4299s] setOptMode -fixFanoutLoad                                       true
[03/23 22:35:20   4299s] setOptMode -holdTargetSlack                                     0.05
[03/23 22:35:20   4299s] setOptMode -maxLength                                           1000
[03/23 22:35:20   4299s] setOptMode -optimizeFF                                          true
[03/23 22:35:20   4299s] setOptMode -preserveAllSequential                               false
[03/23 22:35:20   4299s] setOptMode -restruct                                            false
[03/23 22:35:20   4299s] setOptMode -setupTargetSlack                                    0.05
[03/23 22:35:20   4299s] setOptMode -usefulSkew                                          false
[03/23 22:35:20   4299s] setOptMode -usefulSkewCTS                                       true
[03/23 22:35:20   4299s] setSIMode -separate_delta_delay_on_data                         true
[03/23 22:35:20   4299s] setPlaceMode -place_global_max_density                          0.8
[03/23 22:35:20   4299s] setPlaceMode -place_global_uniform_density                      true
[03/23 22:35:20   4299s] setPlaceMode -timingDriven                                      true
[03/23 22:35:20   4299s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 22:35:20   4299s] setAnalysisMode -checkType                                      setup
[03/23 22:35:20   4299s] setAnalysisMode -clkSrcPath                                     true
[03/23 22:35:20   4299s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 22:35:20   4299s] setAnalysisMode -cppr                                           both
[03/23 22:35:20   4299s] 
[03/23 22:35:20   4299s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 22:35:20   4299s] 
[03/23 22:35:20   4299s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:35:20   4299s] Summary for sequential cells identification: 
[03/23 22:35:20   4299s]   Identified SBFF number: 112
[03/23 22:35:20   4299s]   Identified MBFF number: 0
[03/23 22:35:20   4299s]   Identified SB Latch number: 0
[03/23 22:35:20   4299s]   Identified MB Latch number: 0
[03/23 22:35:20   4299s]   Not identified SBFF number: 8
[03/23 22:35:20   4299s]   Not identified MBFF number: 0
[03/23 22:35:20   4299s]   Not identified SB Latch number: 0
[03/23 22:35:20   4299s]   Not identified MB Latch number: 0
[03/23 22:35:20   4299s]   Number of sequential cells which are not FFs: 34
[03/23 22:35:20   4299s]  Visiting view : setupAnalysis
[03/23 22:35:20   4299s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:35:20   4299s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:35:20   4299s]  Visiting view : holdAnalysis
[03/23 22:35:20   4299s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:35:20   4299s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:35:20   4299s] TLC MultiMap info (StdDelay):
[03/23 22:35:20   4299s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:35:20   4299s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:35:20   4299s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:35:20   4299s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:35:20   4299s]  Setting StdDelay to: 22.7ps
[03/23 22:35:20   4299s] 
[03/23 22:35:20   4299s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:35:20   4299s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 22:35:20   4299s] OPERPROF: Starting DPlace-Init at level 1, MEM:4164.2M, EPOCH TIME: 1679625320.153959
[03/23 22:35:20   4299s] Processing tracks to init pin-track alignment.
[03/23 22:35:20   4299s] z: 2, totalTracks: 1
[03/23 22:35:20   4299s] z: 4, totalTracks: 1
[03/23 22:35:20   4299s] z: 6, totalTracks: 1
[03/23 22:35:20   4299s] z: 8, totalTracks: 1
[03/23 22:35:20   4299s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:35:20   4299s] All LLGs are deleted
[03/23 22:35:20   4299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:20   4299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:20   4299s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4164.2M, EPOCH TIME: 1679625320.156892
[03/23 22:35:20   4299s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4164.2M, EPOCH TIME: 1679625320.157167
[03/23 22:35:20   4299s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4164.2M, EPOCH TIME: 1679625320.157872
[03/23 22:35:20   4299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:20   4299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:20   4299s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4260.2M, EPOCH TIME: 1679625320.160352
[03/23 22:35:20   4299s] Max number of tech site patterns supported in site array is 256.
[03/23 22:35:20   4299s] Core basic site is IBM13SITE
[03/23 22:35:20   4299s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4260.2M, EPOCH TIME: 1679625320.170954
[03/23 22:35:20   4299s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:35:20   4299s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:35:20   4299s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:4260.2M, EPOCH TIME: 1679625320.175592
[03/23 22:35:20   4299s] Fast DP-INIT is on for default
[03/23 22:35:20   4299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:35:20   4299s] Atter site array init, number of instance map data is 0.
[03/23 22:35:20   4299s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:4260.2M, EPOCH TIME: 1679625320.179174
[03/23 22:35:20   4299s] 
[03/23 22:35:20   4299s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:20   4299s] OPERPROF:     Starting CMU at level 3, MEM:4260.2M, EPOCH TIME: 1679625320.180190
[03/23 22:35:20   4299s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.009, MEM:4260.2M, EPOCH TIME: 1679625320.188744
[03/23 22:35:20   4299s] 
[03/23 22:35:20   4299s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:35:20   4299s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.033, MEM:4164.2M, EPOCH TIME: 1679625320.190451
[03/23 22:35:20   4299s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4164.2M, EPOCH TIME: 1679625320.190574
[03/23 22:35:20   4299s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.006, MEM:4164.2M, EPOCH TIME: 1679625320.196319
[03/23 22:35:20   4299s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4164.2MB).
[03/23 22:35:20   4299s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.045, MEM:4164.2M, EPOCH TIME: 1679625320.199232
[03/23 22:35:20   4299s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4164.2M, EPOCH TIME: 1679625320.199384
[03/23 22:35:20   4299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:20   4299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:20   4299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:20   4299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:20   4299s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.045, REAL:0.029, MEM:4125.2M, EPOCH TIME: 1679625320.228365
[03/23 22:35:20   4299s] 
[03/23 22:35:20   4299s] Creating Lib Analyzer ...
[03/23 22:35:20   4299s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:35:20   4299s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:35:20   4299s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:35:20   4299s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:35:20   4299s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:35:20   4299s] 
[03/23 22:35:20   4299s] {RT rc-typ 0 4 4 0}
[03/23 22:35:20   4300s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:11:40 mem=4131.2M
[03/23 22:35:20   4300s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:11:40 mem=4131.2M
[03/23 22:35:20   4300s] Creating Lib Analyzer, finished. 
[03/23 22:35:20   4300s] Effort level <high> specified for reg2reg path_group
[03/23 22:35:20   4300s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 3033.7M, totSessionCpu=1:11:41 **
[03/23 22:35:20   4300s] Existing Dirty Nets : 0
[03/23 22:35:20   4300s] New Signature Flow (optDesignCheckOptions) ....
[03/23 22:35:20   4300s] #Taking db snapshot
[03/23 22:35:20   4300s] #Taking db snapshot ... done
[03/23 22:35:20   4300s] OPERPROF: Starting checkPlace at level 1, MEM:4157.3M, EPOCH TIME: 1679625320.980186
[03/23 22:35:20   4300s] Processing tracks to init pin-track alignment.
[03/23 22:35:20   4300s] z: 2, totalTracks: 1
[03/23 22:35:20   4300s] z: 4, totalTracks: 1
[03/23 22:35:20   4300s] z: 6, totalTracks: 1
[03/23 22:35:20   4300s] z: 8, totalTracks: 1
[03/23 22:35:20   4300s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:35:20   4300s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4157.3M, EPOCH TIME: 1679625320.982670
[03/23 22:35:20   4300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:20   4300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:21   4300s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.023, MEM:4189.3M, EPOCH TIME: 1679625321.005200
[03/23 22:35:21   4300s] Begin checking placement ... (start mem=4157.3M, init mem=4189.3M)
[03/23 22:35:21   4300s] Begin checking exclusive groups violation ...
[03/23 22:35:21   4300s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 22:35:21   4300s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s] Running CheckPlace using 6 threads!...
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s] ...checkPlace MT is done!
[03/23 22:35:21   4300s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4189.3M, EPOCH TIME: 1679625321.027350
[03/23 22:35:21   4300s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:4189.3M, EPOCH TIME: 1679625321.028870
[03/23 22:35:21   4300s] *info: Placed = 3064           (Fixed = 29)
[03/23 22:35:21   4300s] *info: Unplaced = 0           
[03/23 22:35:21   4300s] Placement Density:33.17%(46100/138996)
[03/23 22:35:21   4300s] Placement Density (including fixed std cells):33.17%(46100/138996)
[03/23 22:35:21   4300s] All LLGs are deleted
[03/23 22:35:21   4300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3064).
[03/23 22:35:21   4300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4300s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4189.3M, EPOCH TIME: 1679625321.031157
[03/23 22:35:21   4300s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4189.3M, EPOCH TIME: 1679625321.031537
[03/23 22:35:21   4300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4300s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4189.3M)
[03/23 22:35:21   4300s] OPERPROF: Finished checkPlace at level 1, CPU:0.081, REAL:0.053, MEM:4189.3M, EPOCH TIME: 1679625321.032712
[03/23 22:35:21   4300s]  Initial DC engine is -> aae
[03/23 22:35:21   4300s]  
[03/23 22:35:21   4300s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 22:35:21   4300s]  
[03/23 22:35:21   4300s]  
[03/23 22:35:21   4300s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 22:35:21   4300s]  
[03/23 22:35:21   4300s] Reset EOS DB
[03/23 22:35:21   4300s] Ignoring AAE DB Resetting ...
[03/23 22:35:21   4300s]  Set Options for AAE Based Opt flow 
[03/23 22:35:21   4300s] *** optDesign -postRoute ***
[03/23 22:35:21   4300s] DRC Margin: user margin 0.1; extra margin 0
[03/23 22:35:21   4300s] Setup Target Slack: user slack 0.05
[03/23 22:35:21   4300s] Hold Target Slack: user slack 0.05
[03/23 22:35:21   4300s] All LLGs are deleted
[03/23 22:35:21   4300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4300s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4189.3M, EPOCH TIME: 1679625321.043074
[03/23 22:35:21   4300s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4189.3M, EPOCH TIME: 1679625321.043330
[03/23 22:35:21   4300s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4189.3M, EPOCH TIME: 1679625321.043976
[03/23 22:35:21   4300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4300s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4253.3M, EPOCH TIME: 1679625321.045836
[03/23 22:35:21   4300s] Max number of tech site patterns supported in site array is 256.
[03/23 22:35:21   4300s] Core basic site is IBM13SITE
[03/23 22:35:21   4300s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4253.3M, EPOCH TIME: 1679625321.060192
[03/23 22:35:21   4300s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:35:21   4300s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:35:21   4300s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.006, MEM:4285.3M, EPOCH TIME: 1679625321.066635
[03/23 22:35:21   4300s] Fast DP-INIT is on for default
[03/23 22:35:21   4300s] Atter site array init, number of instance map data is 0.
[03/23 22:35:21   4300s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:4285.3M, EPOCH TIME: 1679625321.071800
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:21   4300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.031, MEM:4189.3M, EPOCH TIME: 1679625321.074772
[03/23 22:35:21   4300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:21   4300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4300s] Multi-VT timing optimization disabled based on library information.
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:35:21   4300s] Deleting Lib Analyzer.
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s] TimeStamp Deleting Cell Server End ...
[03/23 22:35:21   4300s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:35:21   4300s] Summary for sequential cells identification: 
[03/23 22:35:21   4300s]   Identified SBFF number: 112
[03/23 22:35:21   4300s]   Identified MBFF number: 0
[03/23 22:35:21   4300s]   Identified SB Latch number: 0
[03/23 22:35:21   4300s]   Identified MB Latch number: 0
[03/23 22:35:21   4300s]   Not identified SBFF number: 8
[03/23 22:35:21   4300s]   Not identified MBFF number: 0
[03/23 22:35:21   4300s]   Not identified SB Latch number: 0
[03/23 22:35:21   4300s]   Not identified MB Latch number: 0
[03/23 22:35:21   4300s]   Number of sequential cells which are not FFs: 34
[03/23 22:35:21   4300s]  Visiting view : setupAnalysis
[03/23 22:35:21   4300s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:35:21   4300s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:35:21   4300s]  Visiting view : holdAnalysis
[03/23 22:35:21   4300s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:35:21   4300s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:35:21   4300s] TLC MultiMap info (StdDelay):
[03/23 22:35:21   4300s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:35:21   4300s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:35:21   4300s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:35:21   4300s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:35:21   4300s]  Setting StdDelay to: 22.7ps
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s] TimeStamp Deleting Cell Server End ...
[03/23 22:35:21   4300s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.4/0:00:01.1 (1.3), totSession cpu/real = 1:11:40.8/0:32:35.8 (2.2), mem = 4189.3M
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s] =============================================================================================
[03/23 22:35:21   4300s]  Step TAT Report : InitOpt #1 / optDesign #5                                    21.14-s109_1
[03/23 22:35:21   4300s] =============================================================================================
[03/23 22:35:21   4300s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:35:21   4300s] ---------------------------------------------------------------------------------------------
[03/23 22:35:21   4300s] [ CellServerInit         ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:35:21   4300s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  58.5 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 22:35:21   4300s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:21   4300s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:21   4300s] [ CheckPlace             ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 22:35:21   4300s] [ TimingUpdate           ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.2    4.6
[03/23 22:35:21   4300s] [ MISC                   ]          0:00:00.3  (  31.1 % )     0:00:00.3 /  0:00:00.4    1.3
[03/23 22:35:21   4300s] ---------------------------------------------------------------------------------------------
[03/23 22:35:21   4300s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.4    1.3
[03/23 22:35:21   4300s] ---------------------------------------------------------------------------------------------
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s] ** INFO : this run is activating 'postRoute' automaton
[03/23 22:35:21   4300s] **INFO: flowCheckPoint #17 InitialSummary
[03/23 22:35:21   4300s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_QXUvmF.rcdb.d/PE_top.rcdb.d': 3131 access done (mem: 4189.293M)
[03/23 22:35:21   4300s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 22:35:21   4300s] #Start Inst Signature in MT(0)
[03/23 22:35:21   4300s] #Start Net Signature in MT(21744690)
[03/23 22:35:21   4300s] #Calculate SNet Signature in MT (46853091)
[03/23 22:35:21   4300s] #Run time and memory report for RC extraction:
[03/23 22:35:21   4300s] #RC extraction running on  Xeon 4.26GHz 12288KB Cache 12CPU.
[03/23 22:35:21   4300s] #Run Statistics for snet signature:
[03/23 22:35:21   4300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.24/6, scale score = 0.21.
[03/23 22:35:21   4300s] #    Increased memory =     0.00 (MB), total memory =  3024.02 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:21   4300s] #Run Statistics for Net Final Signature:
[03/23 22:35:21   4300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:35:21   4300s] #   Increased memory =     0.00 (MB), total memory =  3024.01 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:21   4300s] #Run Statistics for Net launch:
[03/23 22:35:21   4300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.36/6, scale score = 0.89.
[03/23 22:35:21   4300s] #    Increased memory =     0.00 (MB), total memory =  3024.01 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:21   4300s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:35:21   4300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:35:21   4300s] #   Increased memory =     0.00 (MB), total memory =  3024.01 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:21   4300s] #Run Statistics for net signature:
[03/23 22:35:21   4300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.96/6, scale score = 0.66.
[03/23 22:35:21   4300s] #    Increased memory =     0.00 (MB), total memory =  3024.01 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:21   4300s] #Run Statistics for inst signature:
[03/23 22:35:21   4300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.33/6, scale score = 0.22.
[03/23 22:35:21   4300s] #    Increased memory =   -10.18 (MB), total memory =  3024.01 (MB), peak memory =  3527.60 (MB)
[03/23 22:35:21   4300s] tQuantus: Original signature = 58376568, new signature = 58376568
[03/23 22:35:21   4300s] tQuantus: Design is clean by design signature
[03/23 22:35:21   4300s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_QXUvmF.rcdb.d/PE_top.rcdb.d' for reading (mem: 4181.293M)
[03/23 22:35:21   4300s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_QXUvmF.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4181.293M)
[03/23 22:35:21   4300s] The design is extracted. Skipping TQuantus.
[03/23 22:35:21   4300s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_QXUvmF.rcdb.d/PE_top.rcdb.d' for reading (mem: 4181.293M)
[03/23 22:35:21   4300s] Reading RCDB with compressed RC data.
[03/23 22:35:21   4300s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4183.3M)
[03/23 22:35:21   4300s] End AAE Lib Interpolated Model. (MEM=4211.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:21   4300s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4211.9M, EPOCH TIME: 1679625321.254986
[03/23 22:35:21   4300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4300s] 
[03/23 22:35:21   4300s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:21   4300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.021, MEM:4211.9M, EPOCH TIME: 1679625321.275860
[03/23 22:35:21   4300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:21   4300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4301s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.641  | -3.641  | -2.238  |
|           TNS (ns):| -59.833 | -54.502 | -8.029  |
|    Violating Paths:|   86    |   59    |   34    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.215   |      5 (5)       |
|   max_tran     |      5 (14)      |   -3.186   |      5 (14)      |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      3 (3)       |    -82     |      3 (3)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4379.3M, EPOCH TIME: 1679625321.438997
[03/23 22:35:21   4301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4301s] 
[03/23 22:35:21   4301s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:21   4301s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:4380.7M, EPOCH TIME: 1679625321.459442
[03/23 22:35:21   4301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:21   4301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4301s] Density: 33.167%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 3023.7M, totSessionCpu=1:11:41 **
[03/23 22:35:21   4301s] OPTC: m1 20.0 20.0
[03/23 22:35:21   4301s] Setting latch borrow mode to budget during optimization.
[03/23 22:35:21   4301s] Info: Done creating the CCOpt slew target map.
[03/23 22:35:21   4301s] **INFO: flowCheckPoint #18 OptimizationPass1
[03/23 22:35:21   4301s] Glitch fixing enabled
[03/23 22:35:21   4301s] *** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 1:11:41.6/0:32:36.3 (2.2), mem = 4178.7M
[03/23 22:35:21   4301s] Running CCOpt-PRO on entire clock network
[03/23 22:35:21   4301s] Net route status summary:
[03/23 22:35:21   4301s]   Clock:        31 (unrouted=0, trialRouted=0, noStatus=0, routed=31, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:35:21   4301s]   Non-clock:  3102 (unrouted=2, trialRouted=0, noStatus=0, routed=3100, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:35:21   4301s] Clock tree cells fixed by user: 0 out of 30 (0%)
[03/23 22:35:21   4301s] PRO...
[03/23 22:35:21   4301s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/23 22:35:21   4301s] Initializing clock structures...
[03/23 22:35:21   4301s]   Creating own balancer
[03/23 22:35:21   4301s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/23 22:35:21   4301s]   Removing CTS place status from clock tree and sinks.
[03/23 22:35:21   4301s]   Removed CTS place status from 29 clock cells (out of 32 ) and 0 clock sinks (out of 0 ).
[03/23 22:35:21   4301s]   Initializing legalizer
[03/23 22:35:21   4301s]   Using cell based legalization.
[03/23 22:35:21   4301s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 22:35:21   4301s] OPERPROF: Starting DPlace-Init at level 1, MEM:4178.7M, EPOCH TIME: 1679625321.642136
[03/23 22:35:21   4301s] Processing tracks to init pin-track alignment.
[03/23 22:35:21   4301s] z: 2, totalTracks: 1
[03/23 22:35:21   4301s] z: 4, totalTracks: 1
[03/23 22:35:21   4301s] z: 6, totalTracks: 1
[03/23 22:35:21   4301s] z: 8, totalTracks: 1
[03/23 22:35:21   4301s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:35:21   4301s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4178.7M, EPOCH TIME: 1679625321.646876
[03/23 22:35:21   4301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:21   4301s] 
[03/23 22:35:21   4301s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:21   4301s] 
[03/23 22:35:21   4301s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:35:21   4301s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:4210.7M, EPOCH TIME: 1679625321.667199
[03/23 22:35:21   4301s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4210.7M, EPOCH TIME: 1679625321.667386
[03/23 22:35:21   4301s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:4210.7M, EPOCH TIME: 1679625321.670321
[03/23 22:35:21   4301s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4210.7MB).
[03/23 22:35:21   4301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.029, MEM:4210.7M, EPOCH TIME: 1679625321.670979
[03/23 22:35:21   4301s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:35:21   4301s] (I)      Default pattern map key = PE_top_default.
[03/23 22:35:21   4301s] (I)      Load db... (mem=4210.7M)
[03/23 22:35:21   4301s] (I)      Read data from FE... (mem=4210.7M)
[03/23 22:35:21   4301s] (I)      Number of ignored instance 0
[03/23 22:35:21   4301s] (I)      Number of inbound cells 0
[03/23 22:35:21   4301s] (I)      Number of opened ILM blockages 0
[03/23 22:35:21   4301s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/23 22:35:21   4301s] (I)      numMoveCells=2348, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 22:35:21   4301s] (I)      cell height: 3600, count: 3064
[03/23 22:35:21   4301s] (I)      Read rows... (mem=4210.7M)
[03/23 22:35:21   4301s] (I)      Done Read rows (cpu=0.000s, mem=4210.7M)
[03/23 22:35:21   4301s] (I)      Done Read data from FE (cpu=0.004s, mem=4210.7M)
[03/23 22:35:21   4301s] (I)      Done Load db (cpu=0.004s, mem=4210.7M)
[03/23 22:35:21   4301s] (I)      Constructing placeable region... (mem=4210.7M)
[03/23 22:35:21   4301s] (I)      Constructing bin map
[03/23 22:35:21   4301s] (I)      Initialize bin information with width=36000 height=36000
[03/23 22:35:21   4301s] (I)      Done constructing bin map
[03/23 22:35:21   4301s] (I)      Compute region effective width... (mem=4210.7M)
[03/23 22:35:21   4301s] (I)      Done Compute region effective width (cpu=0.000s, mem=4210.7M)
[03/23 22:35:21   4301s] (I)      Done Constructing placeable region (cpu=0.001s, mem=4210.7M)
[03/23 22:35:21   4301s]   Legalizer reserving space for clock trees
[03/23 22:35:21   4301s]   Accumulated time to calculate placeable region: 0.00666
[03/23 22:35:21   4301s]   Accumulated time to calculate placeable region: 0.00667
[03/23 22:35:21   4301s]   Accumulated time to calculate placeable region: 0.00667
[03/23 22:35:21   4301s]   Accumulated time to calculate placeable region: 0.00668
[03/23 22:35:21   4301s]   Reconstructing clock tree datastructures, skew aware...
[03/23 22:35:21   4301s]     Validating CTS configuration...
[03/23 22:35:21   4301s]     Checking module port directions...
[03/23 22:35:21   4301s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:35:21   4301s]     Non-default CCOpt properties:
[03/23 22:35:21   4301s]       Public non-default CCOpt properties:
[03/23 22:35:21   4301s]         adjacent_rows_legal: true (default: false)
[03/23 22:35:21   4301s]         cell_density is set for at least one object
[03/23 22:35:21   4301s]         cell_halo_rows: 0 (default: 1)
[03/23 22:35:21   4301s]         cell_halo_sites: 0 (default: 4)
[03/23 22:35:21   4301s]         original_names is set for at least one object
[03/23 22:35:21   4301s]         primary_delay_corner: worstDelay (default: )
[03/23 22:35:21   4301s]         route_type is set for at least one object
[03/23 22:35:21   4301s]         source_driver is set for at least one object
[03/23 22:35:21   4301s]         target_insertion_delay is set for at least one object
[03/23 22:35:21   4301s]         target_max_trans is set for at least one object
[03/23 22:35:21   4301s]         target_max_trans_sdc is set for at least one object
[03/23 22:35:21   4301s]         target_skew is set for at least one object
[03/23 22:35:21   4301s]         target_skew_wire is set for at least one object
[03/23 22:35:21   4301s]         use_inverters is set for at least one object
[03/23 22:35:21   4301s]       Private non-default CCOpt properties:
[03/23 22:35:21   4301s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/23 22:35:21   4301s]         clock_nets_detailed_routed: 1 (default: false)
[03/23 22:35:21   4301s]         cluster_when_starting_skewing: 1 (default: false)
[03/23 22:35:21   4301s]         force_design_routing_status: 1 (default: auto)
[03/23 22:35:21   4301s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/23 22:35:21   4301s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/23 22:35:21   4301s]         r2r_iterations: 5 (default: 1)
[03/23 22:35:21   4301s]     Route type trimming info:
[03/23 22:35:21   4301s]       No route type modifications were made.
[03/23 22:35:21   4301s] End AAE Lib Interpolated Model. (MEM=4210.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:21   4301s]     Accumulated time to calculate placeable region: 0.00675
[03/23 22:35:21   4301s]     Accumulated time to calculate placeable region: 0.00676
[03/23 22:35:21   4301s]     Accumulated time to calculate placeable region: 0.00678
[03/23 22:35:21   4301s]     Accumulated time to calculate placeable region: 0.00679
[03/23 22:35:21   4301s]     Accumulated time to calculate placeable region: 0.0068
[03/23 22:35:21   4301s]     Accumulated time to calculate placeable region: 0.00687
[03/23 22:35:21   4301s]     Accumulated time to calculate placeable region: 0.00689
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00695
[03/23 22:35:21   4301s] (I)      Initializing Steiner engine. 
[03/23 22:35:21   4301s] (I)      ================== Layers ==================
[03/23 22:35:21   4301s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:35:21   4301s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:35:21   4301s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:35:21   4301s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:35:21   4301s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:35:21   4301s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:35:21   4301s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:35:21   4301s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:35:21   4301s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:35:21   4301s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:35:21   4301s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:35:21   4301s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:35:21   4301s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:35:21   4301s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:35:21   4301s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:35:21   4301s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:35:21   4301s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:35:21   4301s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:35:21   4301s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:35:21   4301s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:35:21   4301s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:35:21   4301s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:35:21   4301s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 22:35:21   4301s]     Original list had 8 cells:
[03/23 22:35:21   4301s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:35:21   4301s]     Library trimming was not able to trim any cells:
[03/23 22:35:21   4301s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:35:21   4301s]     Accumulated time to calculate placeable region: 0.00702
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00709
[03/23 22:35:21   4301s]     Accumulated time to calculate placeable region: 0.00721
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00734
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00747
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.0082
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00905
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.0082
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00919
[03/23 22:35:21   4301s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 22:35:21   4301s]     Original list had 9 cells:
[03/23 22:35:21   4301s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 22:35:21   4301s]     New trimmed list has 8 cells:
[03/23 22:35:21   4301s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 22:35:21   4301s]     Accumulated time to calculate placeable region: 0.00876
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00905
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00917
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00809
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00931
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00964
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00965
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.0101
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00937
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.00937
[03/23 22:35:21   4301s]     Accumulated time to calculate placeable region: 0.00951
[03/23 22:35:21   4301s] Accumulated time to calculate placeable region: 0.0102
[03/23 22:35:22   4302s]     Clock tree balancer configuration for clock_tree clk:
[03/23 22:35:22   4302s]     Non-default CCOpt properties:
[03/23 22:35:22   4302s]       Public non-default CCOpt properties:
[03/23 22:35:22   4302s]         cell_density: 1 (default: 0.75)
[03/23 22:35:22   4302s]         route_type (leaf): default_route_type_leaf (default: default)
[03/23 22:35:22   4302s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 22:35:22   4302s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 22:35:22   4302s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 22:35:22   4302s]         use_inverters: true (default: auto)
[03/23 22:35:22   4302s]       No private non-default CCOpt properties
[03/23 22:35:22   4302s]     For power domain auto-default:
[03/23 22:35:22   4302s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:35:22   4302s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 22:35:22   4302s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 22:35:22   4302s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 22:35:22   4302s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 138996.000um^2
[03/23 22:35:22   4302s]     Top Routing info:
[03/23 22:35:22   4302s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 22:35:22   4302s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 22:35:22   4302s]     Trunk Routing info:
[03/23 22:35:22   4302s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:35:22   4302s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:35:22   4302s]     Leaf Routing info:
[03/23 22:35:22   4302s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:35:22   4302s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:35:22   4302s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 22:35:22   4302s]       Slew time target (leaf):    0.100ns
[03/23 22:35:22   4302s]       Slew time target (trunk):   0.100ns
[03/23 22:35:22   4302s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 22:35:22   4302s]       Buffer unit delay: 0.084ns
[03/23 22:35:22   4302s]       Buffer max distance: 540.378um
[03/23 22:35:22   4302s]     Fastest wire driving cells and distances:
[03/23 22:35:22   4302s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 22:35:22   4302s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 22:35:22   4302s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 22:35:22   4302s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Logic Sizing Table:
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     ----------------------------------------------------------
[03/23 22:35:22   4302s]     Cell    Instance count    Source    Eligible library cells
[03/23 22:35:22   4302s]     ----------------------------------------------------------
[03/23 22:35:22   4302s]       (empty table)
[03/23 22:35:22   4302s]     ----------------------------------------------------------
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:35:22   4302s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:35:22   4302s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 22:35:22   4302s]       Sources:                     pin clk
[03/23 22:35:22   4302s]       Total number of sinks:       716
[03/23 22:35:22   4302s]       Delay constrained sinks:     716
[03/23 22:35:22   4302s]       Constrains:                  default
[03/23 22:35:22   4302s]       Non-leaf sinks:              0
[03/23 22:35:22   4302s]       Ignore pins:                 0
[03/23 22:35:22   4302s]      Timing corner worstDelay:setup.late:
[03/23 22:35:22   4302s]       Skew target:                 0.100ns
[03/23 22:35:22   4302s]       Insertion delay target:      0.100ns
[03/23 22:35:22   4302s]     Primary reporting skew groups are:
[03/23 22:35:22   4302s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Clock DAG stats initial state:
[03/23 22:35:22   4302s]       cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:35:22   4302s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:35:22   4302s]       misc counts      : r=1, pp=0
[03/23 22:35:22   4302s]       cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:35:22   4302s]       hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3246.800um, total=4408.800um
[03/23 22:35:22   4302s]     Clock DAG library cell distribution initial state {count}:
[03/23 22:35:22   4302s]        Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:35:22   4302s]     Clock DAG hash initial state: 1859233100871662367 2384908116567374098
[03/23 22:35:22   4302s]     CTS services accumulated run-time stats initial state:
[03/23 22:35:22   4302s]       delay calculator: calls=33291, total_wall_time=1.149s, mean_wall_time=0.035ms
[03/23 22:35:22   4302s]       legalizer: calls=3215, total_wall_time=0.082s, mean_wall_time=0.026ms
[03/23 22:35:22   4302s]       steiner router: calls=26936, total_wall_time=3.972s, mean_wall_time=0.147ms
[03/23 22:35:22   4302s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 22:35:22   4302s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     --------------------------------------------------------------------
[03/23 22:35:22   4302s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:35:22   4302s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:35:22   4302s]     --------------------------------------------------------------------
[03/23 22:35:22   4302s]     M1       N            H          0.317         0.288         0.091
[03/23 22:35:22   4302s]     M2       Y            V          0.186         0.327         0.061
[03/23 22:35:22   4302s]     M3       Y            H          0.186         0.328         0.061
[03/23 22:35:22   4302s]     M4       Y            V          0.186         0.327         0.061
[03/23 22:35:22   4302s]     M5       N            H          0.186         0.328         0.061
[03/23 22:35:22   4302s]     M6       N            V          0.181         0.323         0.058
[03/23 22:35:22   4302s]     MQ       N            H          0.075         0.283         0.021
[03/23 22:35:22   4302s]     LM       N            V          0.068         0.289         0.020
[03/23 22:35:22   4302s]     --------------------------------------------------------------------
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:35:22   4302s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Layer information for route type default_route_type_leaf:
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     --------------------------------------------------------------------
[03/23 22:35:22   4302s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:35:22   4302s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:35:22   4302s]     --------------------------------------------------------------------
[03/23 22:35:22   4302s]     M1       N            H          0.317         0.213         0.068
[03/23 22:35:22   4302s]     M2       N            V          0.186         0.267         0.050
[03/23 22:35:22   4302s]     M3       Y            H          0.186         0.265         0.049
[03/23 22:35:22   4302s]     M4       Y            V          0.186         0.265         0.049
[03/23 22:35:22   4302s]     M5       N            H          0.186         0.263         0.049
[03/23 22:35:22   4302s]     M6       N            V          0.181         0.254         0.046
[03/23 22:35:22   4302s]     MQ       N            H          0.075         0.240         0.018
[03/23 22:35:22   4302s]     LM       N            V          0.068         0.231         0.016
[03/23 22:35:22   4302s]     --------------------------------------------------------------------
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:35:22   4302s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Layer information for route type default_route_type_nonleaf:
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     --------------------------------------------------------------------
[03/23 22:35:22   4302s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:35:22   4302s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:35:22   4302s]     --------------------------------------------------------------------
[03/23 22:35:22   4302s]     M1       N            H          0.317         0.213         0.068
[03/23 22:35:22   4302s]     M2       N            V          0.186         0.267         0.050
[03/23 22:35:22   4302s]     M3       Y            H          0.186         0.265         0.049
[03/23 22:35:22   4302s]     M4       Y            V          0.186         0.265         0.049
[03/23 22:35:22   4302s]     M5       N            H          0.186         0.263         0.049
[03/23 22:35:22   4302s]     M6       N            V          0.181         0.254         0.046
[03/23 22:35:22   4302s]     MQ       N            H          0.075         0.240         0.018
[03/23 22:35:22   4302s]     LM       N            V          0.068         0.231         0.016
[03/23 22:35:22   4302s]     --------------------------------------------------------------------
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Via selection for estimated routes (rule default):
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     ------------------------------------------------------------
[03/23 22:35:22   4302s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 22:35:22   4302s]     Range                (Ohm)    (fF)     (fs)     Only
[03/23 22:35:22   4302s]     ------------------------------------------------------------
[03/23 22:35:22   4302s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/23 22:35:22   4302s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 22:35:22   4302s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 22:35:22   4302s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 22:35:22   4302s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 22:35:22   4302s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 22:35:22   4302s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 22:35:22   4302s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 22:35:22   4302s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 22:35:22   4302s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 22:35:22   4302s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 22:35:22   4302s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 22:35:22   4302s]     ------------------------------------------------------------
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 22:35:22   4302s]     No ideal or dont_touch nets found in the clock tree
[03/23 22:35:22   4302s]     No dont_touch hnets found in the clock tree
[03/23 22:35:22   4302s]     No dont_touch hpins found in the clock network.
[03/23 22:35:22   4302s]     Checking for illegal sizes of clock logic instances...
[03/23 22:35:22   4302s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Filtering reasons for cell type: buffer
[03/23 22:35:22   4302s]     =======================================
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]     Clock trees    Power domain    Reason                         Library cells
[03/23 22:35:22   4302s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 22:35:22   4302s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Filtering reasons for cell type: inverter
[03/23 22:35:22   4302s]     =========================================
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]     Clock trees    Power domain    Reason                         Library cells
[03/23 22:35:22   4302s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 22:35:22   4302s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 22:35:22   4302s]                                                                     INVXLTR }
[03/23 22:35:22   4302s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/23 22:35:22   4302s]     CCOpt configuration status: all checks passed.
[03/23 22:35:22   4302s]   Reconstructing clock tree datastructures, skew aware done.
[03/23 22:35:22   4302s] Initializing clock structures done.
[03/23 22:35:22   4302s] PRO...
[03/23 22:35:22   4302s]   PRO active optimizations:
[03/23 22:35:22   4302s]    - DRV fixing with sizing
[03/23 22:35:22   4302s]   
[03/23 22:35:22   4302s]   Detected clock skew data from CTS
[03/23 22:35:22   4302s]   Clock DAG stats PRO initial state:
[03/23 22:35:22   4302s]     cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:35:22   4302s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:35:22   4302s]     misc counts      : r=1, pp=0
[03/23 22:35:22   4302s]     cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:35:22   4302s]     cell capacitance : b=0.000pF, i=0.770pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.770pF
[03/23 22:35:22   4302s]     sink capacitance : total=1.233pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[03/23 22:35:22   4302s]     wire capacitance : top=0.000pF, trunk=0.508pF, leaf=2.648pF, total=3.155pF
[03/23 22:35:22   4302s]     wire lengths     : top=0.000um, trunk=2014.460um, leaf=10837.450um, total=12851.910um
[03/23 22:35:22   4302s]     hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3246.800um, total=4408.800um
[03/23 22:35:22   4302s]   Clock DAG net violations PRO initial state:
[03/23 22:35:22   4302s]     Remaining Transition : {count=17, worst=[0.169ns, 0.074ns, 0.067ns, 0.064ns, 0.042ns, 0.031ns, 0.029ns, 0.025ns, 0.018ns, 0.011ns, ...]} avg=0.034ns sd=0.042ns sum=0.581ns
[03/23 22:35:22   4302s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/23 22:35:22   4302s]     Trunk : target=0.100ns count=12 avg=0.091ns sd=0.032ns min=0.047ns max=0.174ns {1 <= 0.060ns, 4 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:35:22   4302s]     Leaf  : target=0.100ns count=19 avg=0.122ns sd=0.045ns min=0.043ns max=0.269ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 6 <= 0.110ns, 2 <= 0.120ns, 3 <= 0.150ns, 3 > 0.150ns}
[03/23 22:35:22   4302s]   Clock DAG library cell distribution PRO initial state {count}:
[03/23 22:35:22   4302s]      Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:35:22   4302s]   Clock DAG hash PRO initial state: 1859233100871662367 2384908116567374098
[03/23 22:35:22   4302s]   CTS services accumulated run-time stats PRO initial state:
[03/23 22:35:22   4302s]     delay calculator: calls=33291, total_wall_time=1.149s, mean_wall_time=0.035ms
[03/23 22:35:22   4302s]     legalizer: calls=3215, total_wall_time=0.082s, mean_wall_time=0.026ms
[03/23 22:35:22   4302s]     steiner router: calls=26936, total_wall_time=3.972s, mean_wall_time=0.147ms
[03/23 22:35:22   4302s]   Primary reporting skew groups PRO initial state:
[03/23 22:35:22   4302s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:35:22   4302s]         min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:35:22   4302s]         max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/CK
[03/23 22:35:22   4302s]   Skew group summary PRO initial state:
[03/23 22:35:22   4302s]     skew_group clk/typConstraintMode: insertion delay [min=0.405, max=0.569, avg=0.473, sd=0.017], skew [0.164 vs 0.100*], 99.2% {0.434, 0.534} (wid=0.170 ws=0.087) (gid=0.398 gs=0.078)
[03/23 22:35:22   4302s]   Recomputing CTS skew targets...
[03/23 22:35:22   4302s]   Resolving skew group constraints...
[03/23 22:35:22   4302s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 22:35:22   4302s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.568ns.
[03/23 22:35:22   4302s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Slackened skew group targets:
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     ---------------------------------------------------------------------
[03/23 22:35:22   4302s]     Skew group               Desired    Slackened    Desired    Slackened
[03/23 22:35:22   4302s]                              Target     Target       Target     Target
[03/23 22:35:22   4302s]                              Max ID     Max ID       Skew       Skew
[03/23 22:35:22   4302s]     ---------------------------------------------------------------------
[03/23 22:35:22   4302s]     clk/typConstraintMode     0.150       0.568         -           -
[03/23 22:35:22   4302s]     ---------------------------------------------------------------------
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]   Resolving skew group constraints done.
[03/23 22:35:22   4302s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:35:22   4302s]   PRO Fixing DRVs...
[03/23 22:35:22   4302s]     Clock DAG hash before 'PRO Fixing DRVs': 1859233100871662367 2384908116567374098
[03/23 22:35:22   4302s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/23 22:35:22   4302s]       delay calculator: calls=33331, total_wall_time=1.150s, mean_wall_time=0.035ms
[03/23 22:35:22   4302s]       legalizer: calls=3215, total_wall_time=0.082s, mean_wall_time=0.026ms
[03/23 22:35:22   4302s]       steiner router: calls=26976, total_wall_time=3.973s, mean_wall_time=0.147ms
[03/23 22:35:22   4302s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:35:22   4302s]     CCOpt-PRO: considered: 31, tested: 31, violation detected: 17, violation ignored (due to small violation): 0, cannot run: 0, attempted: 17, unsuccessful: 0, sized: 0
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     PRO Statistics: Fix DRVs (cell sizing):
[03/23 22:35:22   4302s]     =======================================
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Cell changes by Net Type:
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 22:35:22   4302s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]     top                0                    0           0            0                    0                  0
[03/23 22:35:22   4302s]     trunk              2 [11.8%]            0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 22:35:22   4302s]     leaf              15 [88.2%]            0           0            0                    0 (0.0%)          15 (100.0%)
[03/23 22:35:22   4302s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]     Total             17 [100.0%]           0           0            0                    0 (0.0%)          17 (100.0%)
[03/23 22:35:22   4302s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 17, Area change: 0.000um^2 (0.000%)
[03/23 22:35:22   4302s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 22:35:22   4302s]     
[03/23 22:35:22   4302s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/23 22:35:22   4302s]       cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:35:22   4302s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:35:22   4302s]       misc counts      : r=1, pp=0
[03/23 22:35:22   4302s]       cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:35:22   4302s]       cell capacitance : b=0.000pF, i=0.770pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.770pF
[03/23 22:35:22   4302s]       sink capacitance : total=1.233pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[03/23 22:35:22   4302s]       wire capacitance : top=0.000pF, trunk=0.508pF, leaf=2.648pF, total=3.155pF
[03/23 22:35:22   4302s]       wire lengths     : top=0.000um, trunk=2014.460um, leaf=10837.450um, total=12851.910um
[03/23 22:35:22   4302s]       hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3246.800um, total=4408.800um
[03/23 22:35:22   4302s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/23 22:35:22   4302s]       Remaining Transition : {count=17, worst=[0.169ns, 0.074ns, 0.067ns, 0.064ns, 0.042ns, 0.031ns, 0.029ns, 0.025ns, 0.018ns, 0.011ns, ...]} avg=0.034ns sd=0.042ns sum=0.581ns
[03/23 22:35:22   4302s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/23 22:35:22   4302s]       Trunk : target=0.100ns count=12 avg=0.091ns sd=0.032ns min=0.047ns max=0.174ns {1 <= 0.060ns, 4 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:35:22   4302s]       Leaf  : target=0.100ns count=19 avg=0.122ns sd=0.045ns min=0.043ns max=0.269ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 6 <= 0.110ns, 2 <= 0.120ns, 3 <= 0.150ns, 3 > 0.150ns}
[03/23 22:35:22   4302s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/23 22:35:22   4302s]        Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:35:22   4302s]     Clock DAG hash after 'PRO Fixing DRVs': 1859233100871662367 2384908116567374098
[03/23 22:35:22   4302s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/23 22:35:22   4302s]       delay calculator: calls=33838, total_wall_time=1.176s, mean_wall_time=0.035ms
[03/23 22:35:22   4302s]       legalizer: calls=3260, total_wall_time=0.083s, mean_wall_time=0.026ms
[03/23 22:35:22   4302s]       steiner router: calls=27248, total_wall_time=3.974s, mean_wall_time=0.146ms
[03/23 22:35:22   4302s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/23 22:35:22   4302s]       skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:35:22   4302s]           min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:35:22   4302s]           max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/CK
[03/23 22:35:22   4302s]     Skew group summary after 'PRO Fixing DRVs':
[03/23 22:35:22   4302s]       skew_group clk/typConstraintMode: insertion delay [min=0.405, max=0.569], skew [0.164 vs 0.100*]
[03/23 22:35:22   4302s]     Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:35:22   4302s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 22:35:22   4302s]   
[03/23 22:35:22   4302s]   Slew Diagnostics: After DRV fixing
[03/23 22:35:22   4302s]   ==================================
[03/23 22:35:22   4302s]   
[03/23 22:35:22   4302s]   Global Causes:
[03/23 22:35:22   4302s]   
[03/23 22:35:22   4302s]   -------------------------------------
[03/23 22:35:22   4302s]   Cause
[03/23 22:35:22   4302s]   -------------------------------------
[03/23 22:35:22   4302s]   DRV fixing with buffering is disabled
[03/23 22:35:22   4302s]   -------------------------------------
[03/23 22:35:22   4302s]   
[03/23 22:35:22   4302s]   Top 5 overslews:
[03/23 22:35:22   4302s]   
[03/23 22:35:22   4302s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]   Overslew    Causes                                        Driving Pin
[03/23 22:35:22   4302s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]   0.169ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00007/Y
[03/23 22:35:22   4302s]   0.074ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00025/Y
[03/23 22:35:22   4302s]   0.067ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00003/Y
[03/23 22:35:22   4302s]   0.064ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 22:35:22   4302s]   0.042ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/Y
[03/23 22:35:22   4302s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:35:22   4302s]   
[03/23 22:35:22   4302s]   Slew diagnostics counts from the 17 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 22:35:22   4302s]   
[03/23 22:35:22   4302s]   ------------------------------------------
[03/23 22:35:22   4302s]   Cause                           Occurences
[03/23 22:35:22   4302s]   ------------------------------------------
[03/23 22:35:22   4302s]   Inst already optimally sized        17
[03/23 22:35:22   4302s]   ------------------------------------------
[03/23 22:35:22   4302s]   
[03/23 22:35:22   4302s]   Violation diagnostics counts from the 17 nodes that have violations:
[03/23 22:35:22   4302s]   
[03/23 22:35:22   4302s]   ------------------------------------------
[03/23 22:35:22   4302s]   Cause                           Occurences
[03/23 22:35:22   4302s]   ------------------------------------------
[03/23 22:35:22   4302s]   Inst already optimally sized        17
[03/23 22:35:22   4302s]   ------------------------------------------
[03/23 22:35:22   4302s]   
[03/23 22:35:22   4302s]   Reconnecting optimized routes...
[03/23 22:35:22   4302s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:35:22   4302s]   Set dirty flag on 0 instances, 0 nets
[03/23 22:35:22   4302s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:35:22   4302s] End AAE Lib Interpolated Model. (MEM=4493.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:22   4303s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/23 22:35:22   4303s]   Clock DAG stats PRO final:
[03/23 22:35:22   4303s]     cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:35:22   4303s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:35:22   4303s]     misc counts      : r=1, pp=0
[03/23 22:35:22   4303s]     cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:35:22   4303s]     cell capacitance : b=0.000pF, i=0.770pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.770pF
[03/23 22:35:22   4303s]     sink capacitance : total=1.233pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[03/23 22:35:22   4303s]     wire capacitance : top=0.000pF, trunk=0.508pF, leaf=2.648pF, total=3.155pF
[03/23 22:35:22   4303s]     wire lengths     : top=0.000um, trunk=2014.460um, leaf=10837.450um, total=12851.910um
[03/23 22:35:22   4303s]     hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3246.800um, total=4408.800um
[03/23 22:35:22   4303s]   Clock DAG net violations PRO final:
[03/23 22:35:22   4303s]     Remaining Transition : {count=17, worst=[0.169ns, 0.074ns, 0.067ns, 0.064ns, 0.042ns, 0.031ns, 0.029ns, 0.025ns, 0.018ns, 0.011ns, ...]} avg=0.034ns sd=0.042ns sum=0.581ns
[03/23 22:35:22   4303s]   Clock DAG primary half-corner transition distribution PRO final:
[03/23 22:35:22   4303s]     Trunk : target=0.100ns count=12 avg=0.091ns sd=0.032ns min=0.047ns max=0.174ns {1 <= 0.060ns, 4 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:35:22   4303s]     Leaf  : target=0.100ns count=19 avg=0.122ns sd=0.045ns min=0.043ns max=0.269ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 6 <= 0.110ns, 2 <= 0.120ns, 3 <= 0.150ns, 3 > 0.150ns}
[03/23 22:35:22   4303s]   Clock DAG library cell distribution PRO final {count}:
[03/23 22:35:22   4303s]      Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:35:22   4303s]   Clock DAG hash PRO final: 1859233100871662367 2384908116567374098
[03/23 22:35:22   4303s]   CTS services accumulated run-time stats PRO final:
[03/23 22:35:22   4303s]     delay calculator: calls=33869, total_wall_time=1.179s, mean_wall_time=0.035ms
[03/23 22:35:22   4303s]     legalizer: calls=3260, total_wall_time=0.083s, mean_wall_time=0.026ms
[03/23 22:35:22   4303s]     steiner router: calls=27248, total_wall_time=3.974s, mean_wall_time=0.146ms
[03/23 22:35:22   4303s]   Primary reporting skew groups PRO final:
[03/23 22:35:22   4303s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:35:22   4303s]         min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:35:22   4303s]         max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/CK
[03/23 22:35:22   4303s]   Skew group summary PRO final:
[03/23 22:35:22   4303s]     skew_group clk/typConstraintMode: insertion delay [min=0.405, max=0.569, avg=0.473, sd=0.017], skew [0.164 vs 0.100*], 99.2% {0.434, 0.534} (wid=0.170 ws=0.087) (gid=0.398 gs=0.078)
[03/23 22:35:22   4303s] PRO done.
[03/23 22:35:22   4303s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/23 22:35:22   4303s] numClockCells = 32, numClockCellsFixed = 0, numClockCellsRestored = 29, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 22:35:23   4303s] Net route status summary:
[03/23 22:35:23   4303s]   Clock:        31 (unrouted=0, trialRouted=0, noStatus=0, routed=31, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:35:23   4303s]   Non-clock:  3102 (unrouted=2, trialRouted=0, noStatus=0, routed=3100, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:35:23   4303s] Updating delays...
[03/23 22:35:23   4303s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:23   4303s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:23   4303s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:23   4303s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:23   4303s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:23   4303s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:23   4303s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:23   4303s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:23   4303s] Dumping Information for Job ...
[03/23 22:35:23   4303s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:35:23   4303s] Updating delays done.
[03/23 22:35:23   4303s] PRO done. (took cpu=0:00:01.7 real=0:00:01.4)
[03/23 22:35:23   4303s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 22:35:23   4303s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5062.5M, EPOCH TIME: 1679625323.040402
[03/23 22:35:23   4303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 22:35:23   4303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:23   4303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:23   4303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:23   4303s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.041, REAL:0.027, MEM:4570.2M, EPOCH TIME: 1679625323.067094
[03/23 22:35:23   4303s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:35:23   4303s] *** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:01.7/0:00:01.5 (1.2), totSession cpu/real = 1:11:43.3/0:32:37.7 (2.2), mem = 4562.2M
[03/23 22:35:23   4303s] 
[03/23 22:35:23   4303s] =============================================================================================
[03/23 22:35:23   4303s]  Step TAT Report : ClockDrv #1 / optDesign #5                                   21.14-s109_1
[03/23 22:35:23   4303s] =============================================================================================
[03/23 22:35:23   4303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:35:23   4303s] ---------------------------------------------------------------------------------------------
[03/23 22:35:23   4303s] [ OptimizationStep       ]      1   0:00:01.4  (  98.2 % )     0:00:01.5 /  0:00:01.7    1.2
[03/23 22:35:23   4303s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.0
[03/23 22:35:23   4303s] [ IncrDelayCalc          ]      7   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    3.1
[03/23 22:35:23   4303s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:23   4303s] ---------------------------------------------------------------------------------------------
[03/23 22:35:23   4303s]  ClockDrv #1 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.7    1.2
[03/23 22:35:23   4303s] ---------------------------------------------------------------------------------------------
[03/23 22:35:23   4303s] 
[03/23 22:35:23   4303s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:35:23   4303s] **INFO: Start fixing DRV (Mem = 4256.99M) ...
[03/23 22:35:23   4303s] Begin: GigaOpt DRV Optimization
[03/23 22:35:23   4303s] Glitch fixing enabled
[03/23 22:35:23   4303s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/23 22:35:23   4303s] *** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 1:11:43.4/0:32:37.8 (2.2), mem = 4257.0M
[03/23 22:35:23   4303s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:35:23   4303s] End AAE Lib Interpolated Model. (MEM=4256.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:23   4303s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.31
[03/23 22:35:23   4303s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:35:23   4303s] ### Creating PhyDesignMc. totSessionCpu=1:11:43 mem=4257.0M
[03/23 22:35:23   4303s] OPERPROF: Starting DPlace-Init at level 1, MEM:4257.0M, EPOCH TIME: 1679625323.173123
[03/23 22:35:23   4303s] Processing tracks to init pin-track alignment.
[03/23 22:35:23   4303s] z: 2, totalTracks: 1
[03/23 22:35:23   4303s] z: 4, totalTracks: 1
[03/23 22:35:23   4303s] z: 6, totalTracks: 1
[03/23 22:35:23   4303s] z: 8, totalTracks: 1
[03/23 22:35:23   4303s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:35:23   4303s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4257.0M, EPOCH TIME: 1679625323.178542
[03/23 22:35:23   4303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:23   4303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:23   4303s] 
[03/23 22:35:23   4303s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:23   4303s] 
[03/23 22:35:23   4303s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:35:23   4303s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.035, MEM:4226.0M, EPOCH TIME: 1679625323.213685
[03/23 22:35:23   4303s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4226.0M, EPOCH TIME: 1679625323.213856
[03/23 22:35:23   4303s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.008, MEM:4226.0M, EPOCH TIME: 1679625323.222129
[03/23 22:35:23   4303s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4226.0MB).
[03/23 22:35:23   4303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.050, MEM:4226.0M, EPOCH TIME: 1679625323.223111
[03/23 22:35:23   4303s] TotalInstCnt at PhyDesignMc Initialization: 3064
[03/23 22:35:23   4303s] ### Creating PhyDesignMc, finished. totSessionCpu=1:11:43 mem=4226.0M
[03/23 22:35:23   4303s] #optDebug: Start CG creation (mem=4226.0M)
[03/23 22:35:23   4303s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 22:35:23   4303s] (cpu=0:00:00.1, mem=4302.6M)
[03/23 22:35:23   4303s]  ...processing cgPrt (cpu=0:00:00.1, mem=4302.6M)
[03/23 22:35:23   4303s]  ...processing cgEgp (cpu=0:00:00.1, mem=4302.6M)
[03/23 22:35:23   4303s]  ...processing cgPbk (cpu=0:00:00.1, mem=4302.6M)
[03/23 22:35:23   4303s]  ...processing cgNrb(cpu=0:00:00.1, mem=4302.6M)
[03/23 22:35:23   4303s]  ...processing cgObs (cpu=0:00:00.1, mem=4302.6M)
[03/23 22:35:23   4303s]  ...processing cgCon (cpu=0:00:00.1, mem=4302.6M)
[03/23 22:35:23   4303s]  ...processing cgPdm (cpu=0:00:00.1, mem=4302.6M)
[03/23 22:35:23   4303s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4302.6M)
[03/23 22:35:23   4303s] ### Creating RouteCongInterface, started
[03/23 22:35:23   4303s] {MMLU 0 31 3131}
[03/23 22:35:23   4303s] ### Creating LA Mngr. totSessionCpu=1:11:44 mem=4302.6M
[03/23 22:35:23   4303s] ### Creating LA Mngr, finished. totSessionCpu=1:11:44 mem=4302.6M
[03/23 22:35:23   4303s] ### Creating RouteCongInterface, finished
[03/23 22:35:23   4303s] 
[03/23 22:35:23   4303s] Creating Lib Analyzer ...
[03/23 22:35:23   4303s] 
[03/23 22:35:23   4303s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:35:23   4303s] Summary for sequential cells identification: 
[03/23 22:35:23   4303s]   Identified SBFF number: 112
[03/23 22:35:23   4303s]   Identified MBFF number: 0
[03/23 22:35:23   4303s]   Identified SB Latch number: 0
[03/23 22:35:23   4303s]   Identified MB Latch number: 0
[03/23 22:35:23   4303s]   Not identified SBFF number: 8
[03/23 22:35:23   4303s]   Not identified MBFF number: 0
[03/23 22:35:23   4303s]   Not identified SB Latch number: 0
[03/23 22:35:23   4303s]   Not identified MB Latch number: 0
[03/23 22:35:23   4303s]   Number of sequential cells which are not FFs: 34
[03/23 22:35:23   4303s]  Visiting view : setupAnalysis
[03/23 22:35:23   4303s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:35:23   4303s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:35:23   4303s]  Visiting view : holdAnalysis
[03/23 22:35:23   4303s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:35:23   4303s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:35:23   4303s] TLC MultiMap info (StdDelay):
[03/23 22:35:23   4303s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:35:23   4303s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:35:23   4303s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:35:23   4303s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:35:23   4303s]  Setting StdDelay to: 22.7ps
[03/23 22:35:23   4303s] 
[03/23 22:35:23   4303s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:35:23   4303s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:35:23   4303s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:35:23   4303s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:35:23   4303s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:35:23   4303s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:35:23   4303s] 
[03/23 22:35:23   4303s] {RT rc-typ 0 4 4 0}
[03/23 22:35:24   4304s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:11:44 mem=4302.6M
[03/23 22:35:24   4304s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:11:44 mem=4302.6M
[03/23 22:35:24   4304s] Creating Lib Analyzer, finished. 
[03/23 22:35:24   4304s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/23 22:35:24   4304s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 22:35:24   4304s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 22:35:24   4304s] [GPS-DRV] maxDensity (design): 0.95
[03/23 22:35:24   4304s] [GPS-DRV] maxLocalDensity: 0.96
[03/23 22:35:24   4304s] [GPS-DRV] MaintainWNS: 1
[03/23 22:35:24   4304s] [GPS-DRV] All active and enabled setup views
[03/23 22:35:24   4304s] [GPS-DRV]     setupAnalysis
[03/23 22:35:24   4304s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:35:24   4304s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:35:24   4304s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 22:35:24   4304s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 22:35:24   4304s] [GPS-DRV] timing-driven DRV settings
[03/23 22:35:24   4304s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 22:35:24   4304s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4544.8M, EPOCH TIME: 1679625324.300512
[03/23 22:35:24   4304s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4544.8M, EPOCH TIME: 1679625324.300670
[03/23 22:35:24   4304s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:35:24   4304s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:24   4304s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:35:24   4304s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 22:35:24   4304s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:35:24   4304s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 22:35:24   4304s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:35:24   4304s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:35:24   4304s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:35:24   4304s] Info: violation cost 55.219112 (cap = 10.754889, tran = 44.156628, len = 0.307600, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:35:24   4304s] |     6|    15|    -3.31|     6|     6|    -0.23|     0|     0|     3|     3|     0|     0|    -3.64|   -59.84|       0|       0|       0| 33.17%|          |         |
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 3.1890 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : Bv->Y^ because it's outside the characterized table range. The actual slew is 1.2598 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U35, Cell type : NOR2X2TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 3.2012 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U35, Cell type : NOR2X2TR, Arc : Bv->Y^ because it's outside the characterized table range. The actual slew is 1.2991 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 3.1890 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : Bv->Y^ because it's outside the characterized table range. The actual slew is 1.2598 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 1.5706 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U35, Cell type : NOR2X2TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 3.2012 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U35, Cell type : NOR2X2TR, Arc : Bv->Y^ because it's outside the characterized table range. The actual slew is 1.2991 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U35, Cell type : NOR2X2TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 1.5915 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 3.1890 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4304s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 1.6637 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:35:24   4305s] Dumping Information for Job 0 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 3.1890 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : Bv->Y^ because it's outside the characterized table range. The actual slew is 1.2598 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U35, Cell type : NOR2X2TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 3.2012 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U35, Cell type : NOR2X2TR, Arc : Bv->Y^ because it's outside the characterized table range. The actual slew is 1.2991 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 3.1890 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : Bv->Y^ because it's outside the characterized table range. The actual slew is 1.2598 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U35, Cell type : NOR2X2TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 3.2012 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U35, Cell type : NOR2X2TR, Arc : Bv->Y^ because it's outside the characterized table range. The actual slew is 1.2991 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 3.1890 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:35:24   4305s] Dumping Information for Job 5 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 1.5706 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U35, Cell type : NOR2X2TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 1.5915 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U39, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 1.6637 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:35:24   4305s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:35:24   4305s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:35:24   4305s] Info: violation cost 0.110400 (cap = 0.000000, tran = 0.000000, len = 0.110400, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:35:24   4305s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     2|     2|     0|     0|    -1.56|   -28.18|       5|       0|       2| 33.24%| 0:00:00.0|  4748.5M|
[03/23 22:35:24   4305s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:35:24   4305s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:35:24   4305s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:35:25   4305s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.65|   -29.36|       2|       0|       0| 33.26%| 0:00:00.0|  4753.1M|
[03/23 22:35:25   4305s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:35:25   4305s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:35:25   4305s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:35:25   4305s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.65|   -29.36|       0|       0|       0| 33.26%| 0:00:00.0|  4753.1M|
[03/23 22:35:25   4305s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:35:25   4305s] 
[03/23 22:35:25   4305s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=4753.1M) ***
[03/23 22:35:25   4305s] 
[03/23 22:35:25   4305s] Begin: glitch net info
[03/23 22:35:25   4305s] glitch slack range: number of glitch nets
[03/23 22:35:25   4305s] glitch slack < -0.32 : 0
[03/23 22:35:25   4305s] -0.32 < glitch slack < -0.28 : 0
[03/23 22:35:25   4305s] -0.28 < glitch slack < -0.24 : 0
[03/23 22:35:25   4305s] -0.24 < glitch slack < -0.2 : 0
[03/23 22:35:25   4305s] -0.2 < glitch slack < -0.16 : 0
[03/23 22:35:25   4305s] -0.16 < glitch slack < -0.12 : 0
[03/23 22:35:25   4305s] -0.12 < glitch slack < -0.08 : 0
[03/23 22:35:25   4305s] -0.08 < glitch slack < -0.04 : 0
[03/23 22:35:25   4305s] -0.04 < glitch slack : 0
[03/23 22:35:25   4305s] End: glitch net info
[03/23 22:35:25   4305s] Total-nets :: 3138, Stn-nets :: 13, ratio :: 0.414277 %, Total-len 339999, Stn-len 5929.51
[03/23 22:35:25   4305s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4591.8M, EPOCH TIME: 1679625325.133860
[03/23 22:35:25   4305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3071).
[03/23 22:35:25   4305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:25   4305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:25   4305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:25   4305s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.035, REAL:0.024, MEM:4300.5M, EPOCH TIME: 1679625325.158132
[03/23 22:35:25   4305s] TotalInstCnt at PhyDesignMc Destruction: 3071
[03/23 22:35:25   4305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.31
[03/23 22:35:25   4305s] *** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:02.6/0:00:02.0 (1.3), totSession cpu/real = 1:11:46.0/0:32:39.8 (2.2), mem = 4300.5M
[03/23 22:35:25   4305s] 
[03/23 22:35:25   4305s] =============================================================================================
[03/23 22:35:25   4305s]  Step TAT Report : DrvOpt #1 / optDesign #5                                     21.14-s109_1
[03/23 22:35:25   4305s] =============================================================================================
[03/23 22:35:25   4305s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:35:25   4305s] ---------------------------------------------------------------------------------------------
[03/23 22:35:25   4305s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    2.4
[03/23 22:35:25   4305s] [ CellServerInit         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 22:35:25   4305s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  31.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:35:25   4305s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:25   4305s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 22:35:25   4305s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:25   4305s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:35:25   4305s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 22:35:25   4305s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:01.3    1.6
[03/23 22:35:25   4305s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.8    2.0
[03/23 22:35:25   4305s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:25   4305s] [ OptEval                ]      3   0:00:00.3  (  14.1 % )     0:00:00.3 /  0:00:00.6    2.3
[03/23 22:35:25   4305s] [ OptCommit              ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 22:35:25   4305s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.8
[03/23 22:35:25   4305s] [ IncrDelayCalc          ]     21   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    2.0
[03/23 22:35:25   4305s] [ AAESlewUpdate          ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 22:35:25   4305s] [ DrvFindVioNets         ]      4   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    4.3
[03/23 22:35:25   4305s] [ DrvComputeSummary      ]      4   0:00:00.3  (  15.9 % )     0:00:00.3 /  0:00:00.3    0.9
[03/23 22:35:25   4305s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:25   4305s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:35:25   4305s] [ MISC                   ]          0:00:00.3  (  16.9 % )     0:00:00.3 /  0:00:00.4    1.0
[03/23 22:35:25   4305s] ---------------------------------------------------------------------------------------------
[03/23 22:35:25   4305s]  DrvOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.6    1.3
[03/23 22:35:25   4305s] ---------------------------------------------------------------------------------------------
[03/23 22:35:25   4305s] 
[03/23 22:35:25   4305s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:35:25   4305s] End: GigaOpt DRV Optimization
[03/23 22:35:25   4305s] **optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 3097.5M, totSessionCpu=1:11:46 **
[03/23 22:35:25   4305s] *info:
[03/23 22:35:25   4305s] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 4300.50M).
[03/23 22:35:25   4305s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4300.5M, EPOCH TIME: 1679625325.164295
[03/23 22:35:25   4305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:25   4305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:25   4305s] 
[03/23 22:35:25   4305s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:25   4305s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:4293.2M, EPOCH TIME: 1679625325.184272
[03/23 22:35:25   4305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:25   4305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:25   4306s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.03min mem=4300.5M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.646  | -1.646  | -0.592  |
|           TNS (ns):| -29.362 | -24.023 | -6.392  |
|    Violating Paths:|   86    |   59    |   34    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4481.7M, EPOCH TIME: 1679625325.357277
[03/23 22:35:25   4306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:25   4306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:25   4306s] 
[03/23 22:35:25   4306s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:25   4306s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:4483.1M, EPOCH TIME: 1679625325.379564
[03/23 22:35:25   4306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:25   4306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:25   4306s] Density: 33.256%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 3096.7M, totSessionCpu=1:11:46 **
[03/23 22:35:25   4306s]   DRV Snapshot: (REF)
[03/23 22:35:25   4306s]          Tran DRV: 0 (0)
[03/23 22:35:25   4306s]           Cap DRV: 0 (0)
[03/23 22:35:25   4306s]        Fanout DRV: 0 (18)
[03/23 22:35:25   4306s]            Glitch: 0 (0)
[03/23 22:35:25   4306s] *** Timing NOT met, worst failing slack is -1.646
[03/23 22:35:25   4306s] *** Check timing (0:00:00.0)
[03/23 22:35:25   4306s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:35:25   4306s] Deleting Lib Analyzer.
[03/23 22:35:25   4306s] Begin: GigaOpt Optimization in WNS mode
[03/23 22:35:25   4306s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/23 22:35:25   4306s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:35:25   4306s] End AAE Lib Interpolated Model. (MEM=4427.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:25   4306s] *** WnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 1:11:46.4/0:32:40.1 (2.2), mem = 4427.2M
[03/23 22:35:25   4306s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.32
[03/23 22:35:25   4306s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:35:25   4306s] ### Creating PhyDesignMc. totSessionCpu=1:11:46 mem=4427.2M
[03/23 22:35:25   4306s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:35:25   4306s] OPERPROF: Starting DPlace-Init at level 1, MEM:4427.2M, EPOCH TIME: 1679625325.459616
[03/23 22:35:25   4306s] Processing tracks to init pin-track alignment.
[03/23 22:35:25   4306s] z: 2, totalTracks: 1
[03/23 22:35:25   4306s] z: 4, totalTracks: 1
[03/23 22:35:25   4306s] z: 6, totalTracks: 1
[03/23 22:35:25   4306s] z: 8, totalTracks: 1
[03/23 22:35:25   4306s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:35:25   4306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4427.2M, EPOCH TIME: 1679625325.464946
[03/23 22:35:25   4306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:25   4306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:25   4306s] 
[03/23 22:35:25   4306s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:25   4306s] 
[03/23 22:35:25   4306s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:35:25   4306s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:4428.7M, EPOCH TIME: 1679625325.487804
[03/23 22:35:25   4306s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4428.7M, EPOCH TIME: 1679625325.487905
[03/23 22:35:25   4306s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4428.7M, EPOCH TIME: 1679625325.490574
[03/23 22:35:25   4306s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4428.7MB).
[03/23 22:35:25   4306s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.032, MEM:4428.7M, EPOCH TIME: 1679625325.491187
[03/23 22:35:25   4306s] TotalInstCnt at PhyDesignMc Initialization: 3071
[03/23 22:35:25   4306s] ### Creating PhyDesignMc, finished. totSessionCpu=1:11:46 mem=4428.7M
[03/23 22:35:25   4306s] ### Creating RouteCongInterface, started
[03/23 22:35:25   4306s] ### Creating RouteCongInterface, finished
[03/23 22:35:25   4306s] 
[03/23 22:35:25   4306s] Creating Lib Analyzer ...
[03/23 22:35:25   4306s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:35:25   4306s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:35:25   4306s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:35:25   4306s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:35:25   4306s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:35:25   4306s] 
[03/23 22:35:25   4306s] {RT rc-typ 0 4 4 0}
[03/23 22:35:26   4307s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:11:47 mem=4428.7M
[03/23 22:35:26   4307s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:11:47 mem=4428.7M
[03/23 22:35:26   4307s] Creating Lib Analyzer, finished. 
[03/23 22:35:26   4307s] *info: 31 clock nets excluded
[03/23 22:35:26   4307s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.5
[03/23 22:35:26   4307s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 22:35:26   4307s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:35:26   4307s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:26   4307s] ** GigaOpt Optimizer WNS Slack -1.646 TNS Slack -29.362 Density 33.26
[03/23 22:35:26   4307s] Optimizer WNS Pass 0
[03/23 22:35:26   4307s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.592| -6.392|
|reg2reg   |-1.646|-24.023|
|HEPG      |-1.646|-24.023|
|All Paths |-1.646|-29.362|
+----------+------+-------+

[03/23 22:35:26   4307s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4588.5M, EPOCH TIME: 1679625326.764904
[03/23 22:35:26   4307s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4588.5M, EPOCH TIME: 1679625326.765011
[03/23 22:35:26   4307s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:35:26   4307s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:35:26   4307s] Active Path Group: reg2reg  
[03/23 22:35:26   4307s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:26   4307s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:35:26   4307s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:26   4307s] |  -1.646|   -1.646| -24.023|  -29.362|   33.26%|   0:00:00.0| 4589.5M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:26   4308s] |  -1.341|   -1.341| -20.281|  -25.620|   33.26%|   0:00:00.0| 4757.5M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:26   4308s] |  -1.272|   -1.272| -19.431|  -24.770|   33.26%|   0:00:00.0| 4758.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:27   4308s] |  -1.176|   -1.176| -18.259|  -23.598|   33.27%|   0:00:01.0| 4763.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:27   4308s] |  -1.153|   -1.153| -17.837|  -23.177|   33.28%|   0:00:00.0| 4763.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:27   4308s] |  -1.121|   -1.121| -17.426|  -22.765|   33.28%|   0:00:00.0| 4768.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:27   4309s] |  -1.101|   -1.101| -17.226|  -22.565|   33.29%|   0:00:00.0| 4779.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:27   4310s] |  -1.001|   -1.001| -15.623|  -20.962|   33.32%|   0:00:00.0| 4782.3M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:27   4310s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 22:35:27   4310s] |  -0.956|   -0.956| -15.523|  -20.862|   33.32%|   0:00:00.0| 4782.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:27   4310s] |  -0.944|   -0.944| -15.410|  -20.749|   33.32%|   0:00:00.0| 4782.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:28   4311s] |  -0.928|   -0.928| -15.429|  -20.768|   33.34%|   0:00:01.0| 4782.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:28   4314s] |  -0.927|   -0.927| -15.425|  -20.764|   33.34%|   0:00:00.0| 4782.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:28   4315s] |  -0.901|   -0.901| -14.873|  -20.212|   33.33%|   0:00:00.0| 4782.3M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:28   4315s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 22:35:28   4315s] |  -0.877|   -0.877| -14.847|  -20.186|   33.33%|   0:00:00.0| 4782.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:29   4317s] |  -0.865|   -0.865| -14.666|  -20.005|   33.31%|   0:00:01.0| 4782.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:29   4318s] |  -0.828|   -0.828| -14.283|  -19.622|   33.32%|   0:00:00.0| 4782.3M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:29   4318s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 22:35:30   4319s] |  -0.823|   -0.823| -14.151|  -19.490|   33.34%|   0:00:01.0| 4782.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:30   4321s] |  -0.822|   -0.822| -14.310|  -19.649|   33.34%|   0:00:00.0| 4782.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:30   4323s] |  -0.821|   -0.821| -14.309|  -19.648|   33.34%|   0:00:00.0| 4782.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:31   4325s] |  -0.759|   -0.759| -13.559|  -18.898|   33.33%|   0:00:01.0| 4782.3M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:31   4325s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG626_S2/D                                |
[03/23 22:35:31   4326s] |  -0.733|   -0.733| -13.184|  -18.523|   33.35%|   0:00:00.0| 4847.5M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:32   4326s] |  -0.721|   -0.721| -13.108|  -18.447|   33.36%|   0:00:01.0| 4847.5M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:32   4328s] |  -0.716|   -0.716| -13.106|  -18.444|   33.36%|   0:00:00.0| 4847.5M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:33   4330s] |  -0.701|   -0.701| -12.755|  -18.094|   33.37%|   0:00:01.0| 4849.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:33   4333s] |  -0.701|   -0.701| -12.651|  -17.990|   33.38%|   0:00:00.0| 4849.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:34   4336s] |  -0.701|   -0.701| -12.629|  -17.968|   33.41%|   0:00:01.0| 4849.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:34   4338s] |  -0.701|   -0.701| -12.596|  -17.935|   33.43%|   0:00:00.0| 4849.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:34   4338s] |  -0.700|   -0.700| -12.593|  -17.932|   33.42%|   0:00:00.0| 4849.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:36   4346s] |  -0.701|   -0.701| -12.596|  -17.935|   33.42%|   0:00:02.0| 4849.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:37   4346s] |  -0.701|   -0.701| -12.596|  -17.935|   33.42%|   0:00:01.0| 4849.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:37   4346s] |  -0.701|   -0.701| -12.596|  -17.935|   33.42%|   0:00:00.0| 4849.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:37   4346s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:37   4346s] 
[03/23 22:35:37   4346s] *** Finish Core Optimize Step (cpu=0:00:39.1 real=0:00:11.0 mem=4849.0M) ***
[03/23 22:35:37   4346s] Active Path Group: default 
[03/23 22:35:37   4346s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:37   4346s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:35:37   4346s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:37   4346s] |  -0.592|   -0.701|  -6.392|  -17.935|   33.42%|   0:00:00.0| 4849.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:37   4346s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:37   4347s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:37   4347s] |  -0.381|   -0.701|  -5.879|  -17.447|   33.44%|   0:00:00.0| 4849.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:37   4347s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:37   4347s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:37   4347s] |  -0.359|   -0.701|  -5.777|  -17.362|   33.46%|   0:00:00.0| 4849.0M|setupAnalysis|  default| accumulation0/clk_r_REG66_S2/D                     |
[03/23 22:35:37   4348s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:37   4348s] |  -0.356|   -0.701|  -5.567|  -17.110|   33.50%|   0:00:00.0| 4853.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:37   4348s] |        |         |        |         |         |            |        |             |         | _r_REG657_S1/D                                     |
[03/23 22:35:38   4350s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:38   4350s] |  -0.342|   -0.701|  -4.306|  -15.882|   33.50%|   0:00:01.0| 4858.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:38   4350s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:38   4351s] |  -0.328|   -0.701|  -4.287|  -15.863|   33.50%|   0:00:00.0| 4858.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:38   4351s] |        |         |        |         |         |            |        |             |         | _r_REG669_S2/D                                     |
[03/23 22:35:39   4352s] |  -0.320|   -0.701|  -4.188|  -15.764|   33.51%|   0:00:01.0| 4858.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:39   4352s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:39   4354s] |  -0.305|   -0.701|  -4.163|  -15.738|   33.54%|   0:00:00.0| 4866.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:39   4354s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:35:40   4356s] |  -0.277|   -0.701|  -3.971|  -15.546|   33.58%|   0:00:01.0| 4885.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:40   4356s] |        |         |        |         |         |            |        |             |         | _r_REG726_S1/D                                     |
[03/23 22:35:41   4359s] |  -0.275|   -0.701|  -2.880|  -14.455|   33.61%|   0:00:01.0| 4924.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:41   4359s] |        |         |        |         |         |            |        |             |         | _r_REG726_S1/D                                     |
[03/23 22:35:41   4361s] |  -0.259|   -0.701|  -3.451|  -15.026|   33.65%|   0:00:00.0| 4924.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:41   4361s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:42   4363s] |  -0.246|   -0.701|  -3.434|  -15.009|   33.66%|   0:00:01.0| 4924.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:42   4363s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:43   4366s] |  -0.219|   -0.701|  -3.206|  -14.648|   33.68%|   0:00:01.0| 4924.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:43   4366s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:43   4366s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:43   4366s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:43   4370s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:43   4370s] |  -0.201|   -0.701|  -1.841|  -13.424|   33.72%|   0:00:00.0| 4955.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:43   4370s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:35:44   4371s] |  -0.194|   -0.701|  -1.736|  -13.319|   33.75%|   0:00:01.0| 4955.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:44   4371s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:35:45   4372s] |  -0.189|   -0.701|  -1.799|  -13.382|   33.78%|   0:00:01.0| 4955.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:45   4372s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:45   4373s] |  -0.189|   -0.701|  -1.783|  -13.366|   33.80%|   0:00:00.0| 4955.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:45   4373s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:46   4375s] |  -0.169|   -0.701|  -1.747|  -13.330|   33.81%|   0:00:01.0| 4955.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:46   4375s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:46   4375s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:46   4375s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:47   4380s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:47   4380s] |  -0.152|   -0.701|  -2.555|  -14.173|   33.87%|   0:00:01.0| 4984.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:47   4380s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:35:48   4383s] |  -0.138|   -0.701|  -2.511|  -14.130|   33.89%|   0:00:01.0| 4984.9M|setupAnalysis|  default| accumulation0/clk_r_REG66_S2/D                     |
[03/23 22:35:48   4383s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:48   4383s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:48   4387s] |  -0.123|   -0.701|  -2.415|  -14.135|   33.92%|   0:00:00.0| 4984.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:48   4387s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:48   4387s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:48   4387s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:49   4393s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:49   4393s] |  -0.123|   -0.701|  -1.824|  -13.557|   33.97%|   0:00:01.0| 5004.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:49   4393s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:49   4393s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:49   4393s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:50   4395s] |  -0.123|   -0.701|  -1.781|  -13.514|   33.99%|   0:00:01.0| 5004.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:50   4395s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:50   4395s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:50   4395s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:50   4397s] |  -0.123|   -0.701|  -1.774|  -13.507|   34.01%|   0:00:00.0| 5004.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:50   4397s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:51   4398s] |  -0.123|   -0.701|  -1.774|  -13.506|   34.03%|   0:00:01.0| 5004.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:51   4398s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:51   4398s] |  -0.123|   -0.701|  -1.773|  -13.506|   34.02%|   0:00:00.0| 5004.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:51   4398s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:51   4398s] |  -0.123|   -0.701|  -1.774|  -13.506|   34.02%|   0:00:00.0| 5004.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:51   4398s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:51   4398s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:51   4398s] 
[03/23 22:35:51   4398s] *** Finish Core Optimize Step (cpu=0:00:51.8 real=0:00:14.0 mem=5004.0M) ***
[03/23 22:35:51   4398s] 
[03/23 22:35:51   4398s] *** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:00:25.0 mem=5004.0M) ***
[03/23 22:35:51   4398s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.123| -1.774|
|reg2reg   |-0.701|-11.852|
|HEPG      |-0.701|-11.852|
|All Paths |-0.701|-13.506|
+----------+------+-------+

[03/23 22:35:51   4398s] ** GigaOpt Optimizer WNS Slack -0.701 TNS Slack -13.506 Density 34.02
[03/23 22:35:51   4398s] Update Timing Windows (Threshold 0.023) ...
[03/23 22:35:51   4398s] Re Calculate Delays on 103 Nets
[03/23 22:35:51   4398s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.123| -1.888|
|reg2reg   |-0.701|-11.860|
|HEPG      |-0.701|-11.860|
|All Paths |-0.701|-13.628|
+----------+------+-------+

[03/23 22:35:51   4398s] 
[03/23 22:35:51   4398s] *** Finish Post Route Setup Fixing (cpu=0:01:31 real=0:00:25.0 mem=5004.0M) ***
[03/23 22:35:51   4398s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.5
[03/23 22:35:51   4398s] Total-nets :: 3201, Stn-nets :: 139, ratio :: 4.34239 %, Total-len 340099, Stn-len 36073.4
[03/23 22:35:51   4398s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4842.7M, EPOCH TIME: 1679625351.718978
[03/23 22:35:51   4398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3134).
[03/23 22:35:51   4398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:51   4399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:51   4399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:51   4399s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.066, REAL:0.050, MEM:4456.4M, EPOCH TIME: 1679625351.768597
[03/23 22:35:51   4399s] TotalInstCnt at PhyDesignMc Destruction: 3134
[03/23 22:35:51   4399s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.32
[03/23 22:35:51   4399s] *** WnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:01:32.7/0:00:26.3 (3.5), totSession cpu/real = 1:13:19.0/0:33:06.4 (2.2), mem = 4456.4M
[03/23 22:35:51   4399s] 
[03/23 22:35:51   4399s] =============================================================================================
[03/23 22:35:51   4399s]  Step TAT Report : WnsOpt #1 / optDesign #5                                     21.14-s109_1
[03/23 22:35:51   4399s] =============================================================================================
[03/23 22:35:51   4399s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:35:51   4399s] ---------------------------------------------------------------------------------------------
[03/23 22:35:51   4399s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:51   4399s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   2.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:35:51   4399s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:51   4399s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 22:35:51   4399s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:51   4399s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:35:51   4399s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:51   4399s] [ TransformInit          ]      1   0:00:00.4  (   1.6 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 22:35:51   4399s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:35:51   4399s] [ OptimizationStep       ]      2   0:00:00.1  (   0.3 % )     0:00:24.8 /  0:01:30.9    3.7
[03/23 22:35:51   4399s] [ OptSingleIteration     ]     75   0:00:00.2  (   0.9 % )     0:00:24.7 /  0:01:30.8    3.7
[03/23 22:35:51   4399s] [ OptGetWeight           ]     75   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[03/23 22:35:51   4399s] [ OptEval                ]     75   0:00:23.1  (  87.7 % )     0:00:23.1 /  0:01:28.0    3.8
[03/23 22:35:51   4399s] [ OptCommit              ]     75   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:35:51   4399s] [ PostCommitDelayUpdate  ]     76   0:00:00.1  (   0.2 % )     0:00:00.5 /  0:00:01.1    2.3
[03/23 22:35:51   4399s] [ IncrDelayCalc          ]    321   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:01.0    2.5
[03/23 22:35:51   4399s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    2.6
[03/23 22:35:51   4399s] [ SetupOptGetWorkingSet  ]    216   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.6    2.4
[03/23 22:35:51   4399s] [ SetupOptGetActiveNode  ]    216   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:51   4399s] [ SetupOptSlackGraph     ]     75   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[03/23 22:35:51   4399s] [ IncrTimingUpdate       ]     78   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.8    2.0
[03/23 22:35:51   4399s] [ MISC                   ]          0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.7
[03/23 22:35:51   4399s] ---------------------------------------------------------------------------------------------
[03/23 22:35:51   4399s]  WnsOpt #1 TOTAL                    0:00:26.3  ( 100.0 % )     0:00:26.3 /  0:01:32.7    3.5
[03/23 22:35:51   4399s] ---------------------------------------------------------------------------------------------
[03/23 22:35:51   4399s] 
[03/23 22:35:51   4399s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:35:51   4399s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4456.4M, EPOCH TIME: 1679625351.771492
[03/23 22:35:51   4399s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4456.4M, EPOCH TIME: 1679625351.771599
[03/23 22:35:51   4399s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4456.4M, EPOCH TIME: 1679625351.771745
[03/23 22:35:51   4399s] Processing tracks to init pin-track alignment.
[03/23 22:35:51   4399s] z: 2, totalTracks: 1
[03/23 22:35:51   4399s] z: 4, totalTracks: 1
[03/23 22:35:51   4399s] z: 6, totalTracks: 1
[03/23 22:35:51   4399s] z: 8, totalTracks: 1
[03/23 22:35:51   4399s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:35:51   4399s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4456.4M, EPOCH TIME: 1679625351.775483
[03/23 22:35:51   4399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:51   4399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:51   4399s] 
[03/23 22:35:51   4399s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:51   4399s] 
[03/23 22:35:51   4399s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:35:51   4399s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.018, REAL:0.022, MEM:4449.2M, EPOCH TIME: 1679625351.797092
[03/23 22:35:51   4399s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4449.2M, EPOCH TIME: 1679625351.797261
[03/23 22:35:51   4399s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:4449.2M, EPOCH TIME: 1679625351.799662
[03/23 22:35:51   4399s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4449.2MB).
[03/23 22:35:51   4399s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.026, REAL:0.029, MEM:4449.2M, EPOCH TIME: 1679625351.800648
[03/23 22:35:51   4399s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.026, REAL:0.029, MEM:4449.2M, EPOCH TIME: 1679625351.800740
[03/23 22:35:51   4399s] TDRefine: refinePlace mode is spiral
[03/23 22:35:51   4399s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.20
[03/23 22:35:51   4399s] OPERPROF:   Starting RefinePlace at level 2, MEM:4449.2M, EPOCH TIME: 1679625351.800885
[03/23 22:35:51   4399s] *** Starting refinePlace (1:13:19 mem=4449.2M) ***
[03/23 22:35:51   4399s] Total net bbox length = 1.435e+05 (3.881e+04 1.047e+05) (ext = 3.747e+03)
[03/23 22:35:51   4399s] 
[03/23 22:35:51   4399s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:51   4399s] (I)      Default pattern map key = PE_top_default.
[03/23 22:35:51   4399s] (I)      Default pattern map key = PE_top_default.
[03/23 22:35:51   4399s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4449.2M, EPOCH TIME: 1679625351.809252
[03/23 22:35:51   4399s] Starting refinePlace ...
[03/23 22:35:51   4399s] (I)      Default pattern map key = PE_top_default.
[03/23 22:35:51   4399s] One DDP V2 for no tweak run.
[03/23 22:35:51   4399s] (I)      Default pattern map key = PE_top_default.
[03/23 22:35:51   4399s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4513.2M, EPOCH TIME: 1679625351.824056
[03/23 22:35:51   4399s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:35:51   4399s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4513.2M, EPOCH TIME: 1679625351.824201
[03/23 22:35:51   4399s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4513.2M, EPOCH TIME: 1679625351.824345
[03/23 22:35:51   4399s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4513.2M, EPOCH TIME: 1679625351.824472
[03/23 22:35:51   4399s] DDP markSite nrRow 135 nrJob 135
[03/23 22:35:51   4399s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4513.2M, EPOCH TIME: 1679625351.824720
[03/23 22:35:51   4399s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4513.2M, EPOCH TIME: 1679625351.824821
[03/23 22:35:51   4399s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:35:51   4399s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4449.2MB) @(1:13:19 - 1:13:19).
[03/23 22:35:51   4399s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:35:51   4399s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:35:51   4399s] 
[03/23 22:35:51   4399s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:35:51   4399s] Move report: legalization moves 1 insts, mean move: 1.20 um, max move: 1.20 um spiral
[03/23 22:35:51   4399s] 	Max move on inst (accumulation0/POSTROUTEFE_PSBC494_FE_PDN385_n12): (92.20, 223.00) --> (93.40, 223.00)
[03/23 22:35:51   4399s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:35:51   4399s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:35:51   4399s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4449.2MB) @(1:13:19 - 1:13:19).
[03/23 22:35:51   4399s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:35:51   4399s] Move report: Detail placement moves 1 insts, mean move: 1.20 um, max move: 1.20 um 
[03/23 22:35:51   4399s] 	Max move on inst (accumulation0/POSTROUTEFE_PSBC494_FE_PDN385_n12): (92.20, 223.00) --> (93.40, 223.00)
[03/23 22:35:51   4399s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4449.2MB
[03/23 22:35:51   4399s] Statistics of distance of Instance movement in refine placement:
[03/23 22:35:51   4399s]   maximum (X+Y) =         1.20 um
[03/23 22:35:51   4399s]   inst (accumulation0/POSTROUTEFE_PSBC494_FE_PDN385_n12) with max move: (92.2, 223) -> (93.4, 223)
[03/23 22:35:51   4399s]   mean    (X+Y) =         1.20 um
[03/23 22:35:51   4399s] Summary Report:
[03/23 22:35:51   4399s] Instances move: 1 (out of 3105 movable)
[03/23 22:35:51   4399s] Instances flipped: 0
[03/23 22:35:51   4399s] Mean displacement: 1.20 um
[03/23 22:35:51   4399s] Max displacement: 1.20 um (Instance: accumulation0/POSTROUTEFE_PSBC494_FE_PDN385_n12) (92.2, 223) -> (93.4, 223)
[03/23 22:35:51   4399s] 	Length: 12 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX16TR
[03/23 22:35:51   4399s] Total instances moved : 1
[03/23 22:35:51   4399s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.188, REAL:0.109, MEM:4449.2M, EPOCH TIME: 1679625351.918094
[03/23 22:35:51   4399s] Total net bbox length = 1.435e+05 (3.882e+04 1.047e+05) (ext = 3.747e+03)
[03/23 22:35:51   4399s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4449.2MB
[03/23 22:35:51   4399s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4449.2MB) @(1:13:19 - 1:13:19).
[03/23 22:35:51   4399s] *** Finished refinePlace (1:13:19 mem=4449.2M) ***
[03/23 22:35:51   4399s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.20
[03/23 22:35:51   4399s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.198, REAL:0.119, MEM:4449.2M, EPOCH TIME: 1679625351.919743
[03/23 22:35:51   4399s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4449.2M, EPOCH TIME: 1679625351.919824
[03/23 22:35:51   4399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3134).
[03/23 22:35:51   4399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:51   4399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:51   4399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:51   4399s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.039, REAL:0.024, MEM:4449.2M, EPOCH TIME: 1679625351.944130
[03/23 22:35:51   4399s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.264, REAL:0.173, MEM:4449.2M, EPOCH TIME: 1679625351.944267
[03/23 22:35:51   4399s] End: GigaOpt Optimization in WNS mode
[03/23 22:35:51   4399s] Skipping post route harden opt
[03/23 22:35:51   4399s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:35:51   4399s] Deleting Lib Analyzer.
[03/23 22:35:51   4399s] Begin: GigaOpt Optimization in TNS mode
[03/23 22:35:51   4399s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 6 -nativePathGroupFlow
[03/23 22:35:51   4399s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:35:51   4399s] End AAE Lib Interpolated Model. (MEM=4449.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:35:51   4399s] *** TnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 1:13:19.4/0:33:06.6 (2.2), mem = 4449.2M
[03/23 22:35:51   4399s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.33
[03/23 22:35:51   4399s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:35:51   4399s] ### Creating PhyDesignMc. totSessionCpu=1:13:19 mem=4449.2M
[03/23 22:35:51   4399s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:35:51   4399s] OPERPROF: Starting DPlace-Init at level 1, MEM:4449.2M, EPOCH TIME: 1679625351.985748
[03/23 22:35:51   4399s] Processing tracks to init pin-track alignment.
[03/23 22:35:51   4399s] z: 2, totalTracks: 1
[03/23 22:35:51   4399s] z: 4, totalTracks: 1
[03/23 22:35:51   4399s] z: 6, totalTracks: 1
[03/23 22:35:51   4399s] z: 8, totalTracks: 1
[03/23 22:35:51   4399s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:35:51   4399s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4449.2M, EPOCH TIME: 1679625351.990701
[03/23 22:35:51   4399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:51   4399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:52   4399s] 
[03/23 22:35:52   4399s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:52   4399s] 
[03/23 22:35:52   4399s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:35:52   4399s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.024, MEM:4449.2M, EPOCH TIME: 1679625352.015057
[03/23 22:35:52   4399s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4449.2M, EPOCH TIME: 1679625352.015186
[03/23 22:35:52   4399s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:4449.2M, EPOCH TIME: 1679625352.017375
[03/23 22:35:52   4399s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=4449.2MB).
[03/23 22:35:52   4399s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.032, MEM:4449.2M, EPOCH TIME: 1679625352.017995
[03/23 22:35:52   4399s] TotalInstCnt at PhyDesignMc Initialization: 3134
[03/23 22:35:52   4399s] ### Creating PhyDesignMc, finished. totSessionCpu=1:13:19 mem=4449.2M
[03/23 22:35:52   4399s] ### Creating RouteCongInterface, started
[03/23 22:35:52   4399s] ### Creating RouteCongInterface, finished
[03/23 22:35:52   4399s] 
[03/23 22:35:52   4399s] Creating Lib Analyzer ...
[03/23 22:35:52   4399s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:35:52   4399s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:35:52   4399s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:35:52   4399s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:35:52   4399s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:35:52   4399s] 
[03/23 22:35:52   4399s] {RT rc-typ 0 4 4 0}
[03/23 22:35:52   4400s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:13:20 mem=4451.2M
[03/23 22:35:52   4400s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:13:20 mem=4451.2M
[03/23 22:35:52   4400s] Creating Lib Analyzer, finished. 
[03/23 22:35:52   4400s] *info: 31 clock nets excluded
[03/23 22:35:53   4400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.6
[03/23 22:35:53   4400s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 22:35:53   4400s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:35:53   4400s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:53   4400s] ** GigaOpt Optimizer WNS Slack -0.701 TNS Slack -13.628 Density 34.02
[03/23 22:35:53   4400s] Optimizer TNS Opt
[03/23 22:35:53   4400s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.123| -1.888|
|reg2reg   |-0.701|-11.860|
|HEPG      |-0.701|-11.860|
|All Paths |-0.701|-13.628|
+----------+------+-------+

[03/23 22:35:53   4400s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4744.6M, EPOCH TIME: 1679625353.063540
[03/23 22:35:53   4400s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4744.6M, EPOCH TIME: 1679625353.063653
[03/23 22:35:53   4400s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:35:53   4400s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:35:53   4400s] Active Path Group: reg2reg  
[03/23 22:35:53   4400s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:53   4400s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:35:53   4400s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:53   4400s] |  -0.701|   -0.701| -11.860|  -13.628|   34.02%|   0:00:00.0| 4744.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:53   4401s] |  -0.701|   -0.701| -11.267|  -13.035|   34.04%|   0:00:00.0| 4912.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:53   4401s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG626_S2/D                                |
[03/23 22:35:53   4401s] |  -0.701|   -0.701| -10.820|  -12.588|   34.05%|   0:00:00.0| 4912.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:53   4401s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG626_S2/D                                |
[03/23 22:35:53   4401s] |  -0.701|   -0.701| -10.811|  -12.578|   34.05%|   0:00:00.0| 4912.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:53   4401s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG626_S2/D                                |
[03/23 22:35:53   4402s] |  -0.701|   -0.701| -10.676|  -12.444|   34.06%|   0:00:00.0| 4915.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 22:35:53   4402s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:53   4402s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:53   4402s] |  -0.701|   -0.701| -10.177|  -11.945|   34.09%|   0:00:00.0| 4915.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 22:35:53   4402s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:53   4402s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:53   4402s] |  -0.701|   -0.701| -10.027|  -11.795|   34.06%|   0:00:00.0| 4915.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/D        |
[03/23 22:35:53   4402s] |  -0.701|   -0.701| -10.004|  -11.772|   34.07%|   0:00:00.0| 4915.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/D        |
[03/23 22:35:53   4402s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:53   4402s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:53   4402s] |  -0.701|   -0.701|  -9.858|  -11.626|   34.03%|   0:00:00.0| 4915.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 22:35:53   4402s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:53   4402s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:53   4402s] |  -0.701|   -0.701|  -9.832|  -11.599|   34.04%|   0:00:00.0| 4915.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 22:35:53   4402s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:53   4402s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:53   4402s] |  -0.701|   -0.701|  -9.804|  -11.572|   34.04%|   0:00:00.0| 4915.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 22:35:53   4402s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:53   4402s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4402s] |  -0.701|   -0.701|  -9.774|  -11.542|   34.04%|   0:00:01.0| 4934.2M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 22:35:54   4402s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4402s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4402s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4402s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4403s] |  -0.701|   -0.701|  -9.704|  -11.472|   34.05%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/D        |
[03/23 22:35:54   4403s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4403s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4403s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4403s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4403s] |  -0.701|   -0.701|  -9.684|  -11.452|   34.05%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG89_S4/D        |
[03/23 22:35:54   4403s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4403s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4403s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4403s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4403s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4403s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4403s] |  -0.701|   -0.701|  -9.587|  -11.355|   34.06%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4/D        |
[03/23 22:35:54   4403s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4403s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4403s] |  -0.701|   -0.701|  -9.492|  -11.260|   34.08%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:54   4403s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG623_S2/D                                |
[03/23 22:35:54   4403s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4403s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4403s] |  -0.701|   -0.701|  -9.380|  -11.148|   34.10%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:54   4403s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG643_S2/D                                |
[03/23 22:35:54   4403s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:35:54   4403s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4403s] |  -0.701|   -0.701|  -9.199|  -10.967|   34.11%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:54   4403s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG643_S2/D                                |
[03/23 22:35:54   4403s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4403s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4403s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4403s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4403s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4403s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4404s] |  -0.701|   -0.701|  -9.072|  -10.840|   34.14%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:54   4404s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG623_S2/D                                |
[03/23 22:35:54   4404s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4404s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4404s] |  -0.701|   -0.701|  -8.995|  -10.763|   34.16%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:54   4404s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG623_S2/D                                |
[03/23 22:35:54   4404s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4404s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4404s] |  -0.701|   -0.701|  -8.730|  -10.498|   34.19%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:54   4404s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG637_S2/D                                |
[03/23 22:35:54   4404s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4404s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4404s] |  -0.701|   -0.701|  -8.700|  -10.468|   34.19%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| adder0/clk_r_REG72_S1/D                            |
[03/23 22:35:54   4404s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4404s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4404s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4404s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4404s] |  -0.701|   -0.701|  -8.681|  -10.449|   34.21%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG59_S3/D                     |
[03/23 22:35:54   4404s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4404s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4404s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4404s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4404s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:35:54   4404s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4405s] |  -0.701|   -0.701|  -8.681|  -10.449|   34.25%|   0:00:00.0| 4934.2M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:35:54   4405s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG635_S2/D                                |
[03/23 22:35:54   4405s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4405s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4405s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4405s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:54   4405s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:54   4405s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:55   4405s] |  -0.701|   -0.701|  -8.681|  -10.489|   34.27%|   0:00:01.0| 4934.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:35:55   4405s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:55   4405s] 
[03/23 22:35:55   4405s] *** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:02.0 mem=4934.2M) ***
[03/23 22:35:55   4405s] Active Path Group: default 
[03/23 22:35:55   4405s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:55   4405s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:35:55   4405s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:55   4405s] |  -0.138|   -0.701|  -1.890|  -10.489|   34.27%|   0:00:00.0| 4934.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:55   4405s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:55   4406s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:55   4406s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:55   4406s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:55   4406s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:55   4406s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:55   4406s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:55   4406s] |  -0.132|   -0.701|  -0.541|   -9.178|   34.25%|   0:00:00.0| 4953.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:55   4406s] |        |         |        |         |         |            |        |             |         | _r_REG657_S1/D                                     |
[03/23 22:35:55   4406s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:35:55   4406s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:55   4407s] |  -0.132|   -0.701|  -0.479|   -9.116|   34.25%|   0:00:00.0| 4953.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:55   4407s] |        |         |        |         |         |            |        |             |         | _r_REG669_S2/D                                     |
[03/23 22:35:55   4407s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 22:35:55   4407s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:55   4407s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:55   4407s] |  -0.132|   -0.701|  -0.427|   -9.063|   34.27%|   0:00:00.0| 4972.4M|setupAnalysis|  default| accumulation0/clk_r_REG66_S2/D                     |
[03/23 22:35:55   4407s] |  -0.132|   -0.701|  -0.405|   -9.041|   34.28%|   0:00:00.0| 4972.4M|setupAnalysis|  default| accumulation0/clk_r_REG66_S2/D                     |
[03/23 22:35:55   4407s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 5 threads.
[03/23 22:35:55   4407s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:35:55   4408s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:56   4409s] |  -0.132|   -0.701|  -0.407|   -9.042|   34.35%|   0:00:01.0| 4972.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:35:56   4409s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 22:35:56   4409s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] *** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:01.0 mem=4972.4M) ***
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] *** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:03.0 mem=4972.4M) ***
[03/23 22:35:56   4409s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.132|-0.407|
|reg2reg   |-0.701|-8.682|
|HEPG      |-0.701|-8.682|
|All Paths |-0.701|-9.042|
+----------+------+------+

[03/23 22:35:56   4409s] Update Timing Windows (Threshold 0.023) ...
[03/23 22:35:56   4409s] Re Calculate Delays on 82 Nets
[03/23 22:35:56   4409s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:35:56   4409s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.132|-0.407|
|reg2reg   |-0.701|-8.691|
|HEPG      |-0.701|-8.691|
|All Paths |-0.701|-9.052|
+----------+------+------+

[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] *** Finish Post Route Setup Fixing (cpu=0:00:08.7 real=0:00:03.0 mem=4972.4M) ***
[03/23 22:35:56   4409s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.6
[03/23 22:35:56   4409s] Total-nets :: 3204, Stn-nets :: 166, ratio :: 5.18102 %, Total-len 340124, Stn-len 42772.2
[03/23 22:35:56   4409s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4811.1M, EPOCH TIME: 1679625356.118702
[03/23 22:35:56   4409s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3137).
[03/23 22:35:56   4409s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:56   4409s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:56   4409s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:56   4409s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.059, REAL:0.045, MEM:4457.8M, EPOCH TIME: 1679625356.163442
[03/23 22:35:56   4409s] TotalInstCnt at PhyDesignMc Destruction: 3137
[03/23 22:35:56   4409s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.33
[03/23 22:35:56   4409s] *** TnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:09.9/0:00:04.2 (2.4), totSession cpu/real = 1:13:29.3/0:33:10.8 (2.2), mem = 4457.8M
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] =============================================================================================
[03/23 22:35:56   4409s]  Step TAT Report : TnsOpt #1 / optDesign #5                                     21.14-s109_1
[03/23 22:35:56   4409s] =============================================================================================
[03/23 22:35:56   4409s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:35:56   4409s] ---------------------------------------------------------------------------------------------
[03/23 22:35:56   4409s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:35:56   4409s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  16.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:35:56   4409s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:56   4409s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 22:35:56   4409s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:56   4409s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.1
[03/23 22:35:56   4409s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:56   4409s] [ TransformInit          ]      1   0:00:00.3  (   7.2 % )     0:00:01.0 /  0:00:01.0    1.0
[03/23 22:35:56   4409s] [ OptimizationStep       ]      2   0:00:00.1  (   1.5 % )     0:00:02.9 /  0:00:08.4    2.9
[03/23 22:35:56   4409s] [ OptSingleIteration     ]     88   0:00:00.1  (   3.3 % )     0:00:02.8 /  0:00:08.2    3.0
[03/23 22:35:56   4409s] [ OptGetWeight           ]     88   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.1
[03/23 22:35:56   4409s] [ OptEval                ]     88   0:00:01.6  (  38.2 % )     0:00:01.6 /  0:00:06.3    3.9
[03/23 22:35:56   4409s] [ OptCommit              ]     88   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.8
[03/23 22:35:56   4409s] [ PostCommitDelayUpdate  ]     89   0:00:00.0  (   1.2 % )     0:00:00.4 /  0:00:01.0    2.5
[03/23 22:35:56   4409s] [ IncrDelayCalc          ]    177   0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:01.0    2.8
[03/23 22:35:56   4409s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.3
[03/23 22:35:56   4409s] [ SetupOptGetWorkingSet  ]    169   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 22:35:56   4409s] [ SetupOptGetActiveNode  ]    169   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:35:56   4409s] [ SetupOptSlackGraph     ]     88   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:35:56   4409s] [ IncrTimingUpdate       ]     72   0:00:00.3  (   8.3 % )     0:00:00.3 /  0:00:00.7    1.9
[03/23 22:35:56   4409s] [ MISC                   ]          0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.3    1.8
[03/23 22:35:56   4409s] ---------------------------------------------------------------------------------------------
[03/23 22:35:56   4409s]  TnsOpt #1 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:09.9    2.4
[03/23 22:35:56   4409s] ---------------------------------------------------------------------------------------------
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:35:56   4409s] End: GigaOpt Optimization in TNS mode
[03/23 22:35:56   4409s]   Timing Snapshot: (REF)
[03/23 22:35:56   4409s]      Weighted WNS: -0.751
[03/23 22:35:56   4409s]       All  PG WNS: -0.751
[03/23 22:35:56   4409s]       High PG WNS: -0.751
[03/23 22:35:56   4409s]       All  PG TNS: -9.052
[03/23 22:35:56   4409s]       High PG TNS: -8.691
[03/23 22:35:56   4409s]       Low  PG TNS: -0.407
[03/23 22:35:56   4409s]    Category Slack: { [L, -0.751] [H, -0.751] }
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] **INFO: flowCheckPoint #19 OptimizationPreEco
[03/23 22:35:56   4409s] Running postRoute recovery in preEcoRoute mode
[03/23 22:35:56   4409s] **optDesign ... cpu = 0:01:50, real = 0:00:36, mem = 3199.6M, totSessionCpu=1:13:29 **
[03/23 22:35:56   4409s]   DRV Snapshot: (TGT)
[03/23 22:35:56   4409s]          Tran DRV: 0 (0)
[03/23 22:35:56   4409s]           Cap DRV: 0 (0)
[03/23 22:35:56   4409s]        Fanout DRV: 0 (18)
[03/23 22:35:56   4409s]            Glitch: 0 (0)
[03/23 22:35:56   4409s] Checking DRV degradation...
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] Recovery Manager:
[03/23 22:35:56   4409s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:35:56   4409s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:35:56   4409s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:35:56   4409s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:35:56   4409s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4449.62M, totSessionCpu=1:13:29).
[03/23 22:35:56   4409s] **optDesign ... cpu = 0:01:50, real = 0:00:36, mem = 3198.4M, totSessionCpu=1:13:29 **
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s]   DRV Snapshot: (REF)
[03/23 22:35:56   4409s]          Tran DRV: 0 (0)
[03/23 22:35:56   4409s]           Cap DRV: 0 (0)
[03/23 22:35:56   4409s]        Fanout DRV: 0 (18)
[03/23 22:35:56   4409s]            Glitch: 0 (0)
[03/23 22:35:56   4409s] Skipping post route harden opt
[03/23 22:35:56   4409s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:35:56   4409s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4583.2M, EPOCH TIME: 1679625356.287221
[03/23 22:35:56   4409s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4583.2M, EPOCH TIME: 1679625356.287334
[03/23 22:35:56   4409s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4583.2M, EPOCH TIME: 1679625356.287484
[03/23 22:35:56   4409s] Processing tracks to init pin-track alignment.
[03/23 22:35:56   4409s] z: 2, totalTracks: 1
[03/23 22:35:56   4409s] z: 4, totalTracks: 1
[03/23 22:35:56   4409s] z: 6, totalTracks: 1
[03/23 22:35:56   4409s] z: 8, totalTracks: 1
[03/23 22:35:56   4409s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:35:56   4409s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4583.2M, EPOCH TIME: 1679625356.292394
[03/23 22:35:56   4409s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:56   4409s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:35:56   4409s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.025, REAL:0.024, MEM:4584.6M, EPOCH TIME: 1679625356.316679
[03/23 22:35:56   4409s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4584.6M, EPOCH TIME: 1679625356.316911
[03/23 22:35:56   4409s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.008, MEM:4584.6M, EPOCH TIME: 1679625356.324426
[03/23 22:35:56   4409s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4584.6MB).
[03/23 22:35:56   4409s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.038, MEM:4584.6M, EPOCH TIME: 1679625356.325552
[03/23 22:35:56   4409s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.035, REAL:0.038, MEM:4584.6M, EPOCH TIME: 1679625356.325638
[03/23 22:35:56   4409s] TDRefine: refinePlace mode is spiral
[03/23 22:35:56   4409s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.21
[03/23 22:35:56   4409s] OPERPROF:   Starting RefinePlace at level 2, MEM:4584.6M, EPOCH TIME: 1679625356.325773
[03/23 22:35:56   4409s] *** Starting refinePlace (1:13:30 mem=4584.6M) ***
[03/23 22:35:56   4409s] Total net bbox length = 1.451e+05 (3.892e+04 1.062e+05) (ext = 3.747e+03)
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:56   4409s] (I)      Default pattern map key = PE_top_default.
[03/23 22:35:56   4409s] (I)      Default pattern map key = PE_top_default.
[03/23 22:35:56   4409s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4584.6M, EPOCH TIME: 1679625356.335051
[03/23 22:35:56   4409s] Starting refinePlace ...
[03/23 22:35:56   4409s] (I)      Default pattern map key = PE_top_default.
[03/23 22:35:56   4409s] One DDP V2 for no tweak run.
[03/23 22:35:56   4409s] (I)      Default pattern map key = PE_top_default.
[03/23 22:35:56   4409s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4648.6M, EPOCH TIME: 1679625356.347483
[03/23 22:35:56   4409s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:35:56   4409s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4648.6M, EPOCH TIME: 1679625356.347609
[03/23 22:35:56   4409s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4648.6M, EPOCH TIME: 1679625356.347765
[03/23 22:35:56   4409s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4648.6M, EPOCH TIME: 1679625356.347840
[03/23 22:35:56   4409s] DDP markSite nrRow 135 nrJob 135
[03/23 22:35:56   4409s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4648.6M, EPOCH TIME: 1679625356.348035
[03/23 22:35:56   4409s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4648.6M, EPOCH TIME: 1679625356.348110
[03/23 22:35:56   4409s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:35:56   4409s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4584.6MB) @(1:13:30 - 1:13:30).
[03/23 22:35:56   4409s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:35:56   4409s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:35:56   4409s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:35:56   4409s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:35:56   4409s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:35:56   4409s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4584.6MB) @(1:13:30 - 1:13:30).
[03/23 22:35:56   4409s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:35:56   4409s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:35:56   4409s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4584.6MB
[03/23 22:35:56   4409s] Statistics of distance of Instance movement in refine placement:
[03/23 22:35:56   4409s]   maximum (X+Y) =         0.00 um
[03/23 22:35:56   4409s]   mean    (X+Y) =         0.00 um
[03/23 22:35:56   4409s] Summary Report:
[03/23 22:35:56   4409s] Instances move: 0 (out of 3108 movable)
[03/23 22:35:56   4409s] Instances flipped: 0
[03/23 22:35:56   4409s] Mean displacement: 0.00 um
[03/23 22:35:56   4409s] Max displacement: 0.00 um 
[03/23 22:35:56   4409s] Total instances moved : 0
[03/23 22:35:56   4409s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.169, REAL:0.096, MEM:4584.6M, EPOCH TIME: 1679625356.431492
[03/23 22:35:56   4409s] Total net bbox length = 1.451e+05 (3.892e+04 1.062e+05) (ext = 3.747e+03)
[03/23 22:35:56   4409s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4584.6MB
[03/23 22:35:56   4409s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4584.6MB) @(1:13:30 - 1:13:30).
[03/23 22:35:56   4409s] *** Finished refinePlace (1:13:30 mem=4584.6M) ***
[03/23 22:35:56   4409s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.21
[03/23 22:35:56   4409s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.180, REAL:0.107, MEM:4584.6M, EPOCH TIME: 1679625356.433178
[03/23 22:35:56   4409s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4584.6M, EPOCH TIME: 1679625356.433267
[03/23 22:35:56   4409s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3137).
[03/23 22:35:56   4409s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:56   4409s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:56   4409s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:56   4409s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.036, REAL:0.021, MEM:4451.6M, EPOCH TIME: 1679625356.454217
[03/23 22:35:56   4409s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.252, REAL:0.167, MEM:4451.6M, EPOCH TIME: 1679625356.454424
[03/23 22:35:56   4409s] {MMLU 0 31 3204}
[03/23 22:35:56   4409s] ### Creating LA Mngr. totSessionCpu=1:13:30 mem=4451.6M
[03/23 22:35:56   4409s] ### Creating LA Mngr, finished. totSessionCpu=1:13:30 mem=4451.6M
[03/23 22:35:56   4409s] Default Rule : ""
[03/23 22:35:56   4409s] Non Default Rules :
[03/23 22:35:56   4409s] Worst Slack : -0.751 ns
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] Start Layer Assignment ...
[03/23 22:35:56   4409s] WNS(-0.751ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] Select 375 cadidates out of 3206.
[03/23 22:35:56   4409s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 22:35:56   4409s] GigaOpt: setting up router preferences
[03/23 22:35:56   4409s] GigaOpt: 11 nets assigned router directives
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] Start Assign Priority Nets ...
[03/23 22:35:56   4409s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:35:56   4409s] Existing Priority Nets 0 (0.0%)
[03/23 22:35:56   4409s] Total Assign Priority Nets 95 (3.0%)
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] Set Prefer Layer Routing Effort ...
[03/23 22:35:56   4409s] Total Net(3204) IPOed(29) PreferLayer(0) -> MediumEffort(0)
[03/23 22:35:56   4409s] 
[03/23 22:35:56   4409s] {MMLU 0 31 3204}
[03/23 22:35:56   4409s] ### Creating LA Mngr. totSessionCpu=1:13:30 mem=4470.7M
[03/23 22:35:56   4409s] ### Creating LA Mngr, finished. totSessionCpu=1:13:30 mem=4470.7M
[03/23 22:35:56   4409s] #optDebug: Start CG creation (mem=4470.7M)
[03/23 22:35:56   4409s]  ...initializing CG  maxDriveDist 1648.410000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 164.841000 
[03/23 22:35:56   4409s] (cpu=0:00:00.1, mem=4502.0M)
[03/23 22:35:56   4409s]  ...processing cgPrt (cpu=0:00:00.1, mem=4502.0M)
[03/23 22:35:56   4409s]  ...processing cgEgp (cpu=0:00:00.1, mem=4502.0M)
[03/23 22:35:56   4409s]  ...processing cgPbk (cpu=0:00:00.1, mem=4502.0M)
[03/23 22:35:56   4409s]  ...processing cgNrb(cpu=0:00:00.1, mem=4502.0M)
[03/23 22:35:56   4409s]  ...processing cgObs (cpu=0:00:00.1, mem=4502.0M)
[03/23 22:35:56   4409s]  ...processing cgCon (cpu=0:00:00.1, mem=4502.0M)
[03/23 22:35:56   4409s]  ...processing cgPdm (cpu=0:00:00.1, mem=4502.0M)
[03/23 22:35:56   4409s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4502.0M)
[03/23 22:35:56   4409s] Default Rule : ""
[03/23 22:35:56   4409s] Non Default Rules :
[03/23 22:35:56   4410s] Worst Slack : -0.751 ns
[03/23 22:35:56   4410s] 
[03/23 22:35:56   4410s] Start Layer Assignment ...
[03/23 22:35:56   4410s] WNS(-0.751ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 22:35:56   4410s] 
[03/23 22:35:56   4410s] Select 597 cadidates out of 3206.
[03/23 22:35:56   4410s] Total Assign Layers on 0 Nets (cpu 0:00:00.3).
[03/23 22:35:56   4410s] GigaOpt: setting up router preferences
[03/23 22:35:56   4410s] GigaOpt: 0 nets assigned router directives
[03/23 22:35:56   4410s] 
[03/23 22:35:56   4410s] Start Assign Priority Nets ...
[03/23 22:35:56   4410s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:35:56   4410s] Existing Priority Nets 0 (0.0%)
[03/23 22:35:56   4410s] Total Assign Priority Nets 95 (3.0%)
[03/23 22:35:56   4410s] {MMLU 0 31 3204}
[03/23 22:35:56   4410s] ### Creating LA Mngr. totSessionCpu=1:13:30 mem=4502.0M
[03/23 22:35:56   4410s] ### Creating LA Mngr, finished. totSessionCpu=1:13:30 mem=4502.0M
[03/23 22:35:56   4410s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4502.0M, EPOCH TIME: 1679625356.898227
[03/23 22:35:56   4410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:56   4410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:56   4410s] 
[03/23 22:35:56   4410s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:56   4410s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:4502.0M, EPOCH TIME: 1679625356.921456
[03/23 22:35:56   4410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:56   4410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:57   4410s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.701  | -0.701  | -0.132  |
|           TNS (ns):| -9.051  | -8.691  | -0.407  |
|    Violating Paths:|   44    |   40    |    6    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:35:57   4410s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4607.3M, EPOCH TIME: 1679625357.044252
[03/23 22:35:57   4410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:57   4410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:57   4410s] 
[03/23 22:35:57   4410s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:35:57   4410s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.021, MEM:4608.8M, EPOCH TIME: 1679625357.064771
[03/23 22:35:57   4410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:35:57   4410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:35:57   4410s] Density: 34.355%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:51, real = 0:00:37, mem = 3141.0M, totSessionCpu=1:13:30 **
[03/23 22:35:57   4410s] **INFO: flowCheckPoint #20 GlobalDetailRoute
[03/23 22:35:57   4410s] -routeWithEco false                       # bool, default=false
[03/23 22:35:57   4410s] -routeSelectedNetOnly false               # bool, default=false
[03/23 22:35:57   4410s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 22:35:57   4410s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 22:35:57   4410s] Existing Dirty Nets : 166
[03/23 22:35:57   4410s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 22:35:57   4410s] Reset Dirty Nets : 166
[03/23 22:35:57   4410s] *** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 1:13:30.4/0:33:11.7 (2.2), mem = 4401.3M
[03/23 22:35:57   4410s] 
[03/23 22:35:57   4410s] globalDetailRoute
[03/23 22:35:57   4410s] 
[03/23 22:35:57   4410s] #Start globalDetailRoute on Thu Mar 23 22:35:57 2023
[03/23 22:35:57   4410s] #
[03/23 22:35:57   4410s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:35:57   4410s] ### Time Record (Pre Callback) is installed.
[03/23 22:35:57   4410s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_QXUvmF.rcdb.d/PE_top.rcdb.d': 9095 access done (mem: 4401.266M)
[03/23 22:35:57   4410s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:35:57   4410s] ### Time Record (DB Import) is installed.
[03/23 22:35:57   4410s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:35:57   4410s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:35:57   4410s] ### Net info: total nets: 3206
[03/23 22:35:57   4410s] ### Net info: dirty nets: 0
[03/23 22:35:57   4410s] ### Net info: marked as disconnected nets: 0
[03/23 22:35:57   4410s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:35:57   4410s] #num needed restored net=0
[03/23 22:35:57   4410s] #need_extraction net=0 (total=3206)
[03/23 22:35:57   4410s] ### Net info: fully routed nets: 3195
[03/23 22:35:57   4410s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:35:57   4410s] ### Net info: unrouted nets: 9
[03/23 22:35:57   4410s] ### Net info: re-extraction nets: 0
[03/23 22:35:57   4410s] ### Net info: ignored nets: 0
[03/23 22:35:57   4410s] ### Net info: skip routing nets: 0
[03/23 22:35:57   4410s] ### import design signature (627): route=1826219088 fixed_route=1194178699 flt_obj=0 vio=959817943 swire=282492057 shield_wire=1 net_attr=1451220370 dirty_area=0 del_dirty_area=0 cell=840258324 placement=87921018 pin_access=1979195579 inst_pattern=1
[03/23 22:35:57   4410s] ### Time Record (DB Import) is uninstalled.
[03/23 22:35:57   4410s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:35:57   4410s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/23 22:35:57   4410s] #       85b6bfbe9b500a29e9aef1b8f3f8cefaecb88be5fb660b8c30c4643562a472846c4b1471
[03/23 22:35:57   4410s] #       922be4a49e08735b7a7b66f78be5cbeb0ee314308cce0f0455d317e611a6510f306a63ea
[03/23 22:35:57   4410s] #       eef8f0c3250855d18c1a827ddf37571952fc92293fbba2ad0f50eaaa981af307e7b10033
[03/23 22:35:57   4410s] #       4cae442e13605ddf6906c168065bb88a8908819d3b7bb838f675147653acd5653db5ee2c
[03/23 22:35:57   4410s] #       2914a432163ce51282ba33faa887aba41229b0e190b77da99b705f77ee60a594d734225d
[03/23 22:35:57   4410s] #       ba739bc6d3e9dd84df949e8a188842e11f226eebde6fe3c867406286252109d83adb6db2
[03/23 22:35:57   4410s] #       6cbddbbab5a35008e43e49cbf079d38112bdc38d52dab4d1145d590ca5cdd3ddd4fe478a
[03/23 22:35:57   4410s] #       dfffc041a9c8db53d969f5301421fa19997a19a4c8da2a3edcaa087902895b3ca198d1ce
[03/23 22:35:57   4410s] #       eaf43256113b419e3d11d91b2534756bd7f2aa6e744ea9bd2ab95daac2e3d7bf6fdf7d03
[03/23 22:35:57   4410s] #       f81ab187
[03/23 22:35:57   4410s] #
[03/23 22:35:57   4410s] #Skip comparing routing design signature in db-snapshot flow
[03/23 22:35:57   4410s] ### Time Record (Data Preparation) is installed.
[03/23 22:35:57   4410s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/23 22:35:57   4410s] #       8903db7efddc32061d9d9dfa683d7e25bf92bd58be6fb6c008434c5623462a47c8b64411
[03/23 22:35:57   4410s] #       27b9424eea8930b7a1b76776bf58bebcee304e01c3e8bc20a89abe308f308d7a80511b53
[03/23 22:35:57   4410s] #       77c7871f2e41a88a66d410ecfbbeb9ca90e2974cf9d9156d7d805257c5d4983f388f0598
[03/23 22:35:57   4410s] #       617229729900ebfa4e33084633d8c0554c4408ec9cd9c3c5b12fa3b045b15697f5d4bab5
[03/23 22:35:57   4410s] #       a45090ca58f0944b08eacee8a31eae924aa4c08643def6a56ec27dddb98595525ea711e9
[03/23 22:35:57   4410s] #       d23bb7d378eade4df84deaa988812814fe21e236eebd1b473e0312335c129280adb3dd26
[03/23 22:35:57   4410s] #       cbd6bbaddb76140a81dc9db40c9f371d28d13bdc28a5551b4dd195c5505a3ddd4ded7fa4
[03/23 22:35:57   4410s] #       f87d070e4a45de9c8ae4aca782ca8eb5478c22443f23532f8314595b8b0f7749843c81c4
[03/23 22:35:57   4410s] #       dd214231239df5ddcb582fd909f2d44464bf9ed0d4adddcbabbad139a5f64fe576ab0a8f
[03/23 22:35:57   4410s] #       5fff9ebefb066d5dbe3f
[03/23 22:35:57   4410s] #
[03/23 22:35:57   4410s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:35:57   4410s] ### Time Record (Global Routing) is installed.
[03/23 22:35:57   4410s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:35:57   4410s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:35:57   4410s] #Total number of routable nets = 3204.
[03/23 22:35:57   4410s] #Total number of nets in the design = 3206.
[03/23 22:35:57   4410s] #343 routable nets do not have any wires.
[03/23 22:35:57   4410s] #2861 routable nets have routed wires.
[03/23 22:35:57   4410s] #343 nets will be global routed.
[03/23 22:35:57   4410s] #56 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:35:57   4410s] #164 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:35:57   4410s] #Using multithreading with 6 threads.
[03/23 22:35:57   4410s] ### Time Record (Data Preparation) is installed.
[03/23 22:35:57   4410s] #Start routing data preparation on Thu Mar 23 22:35:57 2023
[03/23 22:35:57   4410s] #
[03/23 22:35:57   4410s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:35:57   4410s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:35:57   4410s] #Voltage range [0.000 - 1.200] has 3204 nets.
[03/23 22:35:57   4410s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:35:57   4410s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:35:57   4411s] #Build and mark too close pins for the same net.
[03/23 22:35:57   4411s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:35:57   4411s] #Initial pin access analysis.
[03/23 22:35:57   4411s] #Detail pin access analysis.
[03/23 22:35:57   4411s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:35:57   4411s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:35:57   4411s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:35:57   4411s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:35:57   4411s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:35:57   4411s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:35:57   4411s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:35:57   4411s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:35:57   4411s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:35:57   4411s] #Processed 287/0 dirty instances, 425/46 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(218 insts marked dirty, reset pre-exisiting dirty flag on 223 insts, 0 nets marked need extraction)
[03/23 22:35:57   4411s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3157.20 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] #Regenerating Ggrids automatically.
[03/23 22:35:57   4411s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:35:57   4411s] #Using automatically generated G-grids.
[03/23 22:35:57   4411s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:35:57   4411s] #Done routing data preparation.
[03/23 22:35:57   4411s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3159.00 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #Finished routing data preparation on Thu Mar 23 22:35:57 2023
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #Cpu time = 00:00:01
[03/23 22:35:57   4411s] #Elapsed time = 00:00:00
[03/23 22:35:57   4411s] #Increased memory = 10.51 (MB)
[03/23 22:35:57   4411s] #Total memory = 3159.00 (MB)
[03/23 22:35:57   4411s] #Peak memory = 3593.68 (MB)
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:35:57   4411s] ### Time Record (Global Routing) is installed.
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #Start global routing on Thu Mar 23 22:35:57 2023
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #Start global routing initialization on Thu Mar 23 22:35:57 2023
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #Number of eco nets is 334
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #Start global routing data preparation on Thu Mar 23 22:35:57 2023
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 22:35:57 2023 with memory = 3159.00 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.03 [6]--
[03/23 22:35:57   4411s] #Start routing resource analysis on Thu Mar 23 22:35:57 2023
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] ### init_is_bin_blocked starts on Thu Mar 23 22:35:57 2023 with memory = 3159.00 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.97 [6]--
[03/23 22:35:57   4411s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 22:35:57 2023 with memory = 3159.26 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --4.33 [6]--
[03/23 22:35:57   4411s] ### adjust_flow_cap starts on Thu Mar 23 22:35:57 2023 with memory = 3158.02 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.07 [6]--
[03/23 22:35:57   4411s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:35:57 2023 with memory = 3158.66 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:57   4411s] ### set_via_blocked starts on Thu Mar 23 22:35:57 2023 with memory = 3158.66 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.08 [6]--
[03/23 22:35:57   4411s] ### copy_flow starts on Thu Mar 23 22:35:57 2023 with memory = 3158.64 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.14 [6]--
[03/23 22:35:57   4411s] #Routing resource analysis is done on Thu Mar 23 22:35:57 2023
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] ### report_flow_cap starts on Thu Mar 23 22:35:57 2023 with memory = 3158.66 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] #  Resource Analysis:
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 22:35:57   4411s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 22:35:57   4411s] #  --------------------------------------------------------------
[03/23 22:35:57   4411s] #  M2             V         221         528        2294     3.05%
[03/23 22:35:57   4411s] #  M3             H         227        1022        2294    57.59%
[03/23 22:35:57   4411s] #  M4             V         206         543        2294    44.25%
[03/23 22:35:57   4411s] #  --------------------------------------------------------------
[03/23 22:35:57   4411s] #  Total                    655      74.88%        6882    34.96%
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #  188 nets (5.86%) with 1 preferred extra spacing.
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.04 [6]--
[03/23 22:35:57   4411s] ### analyze_m2_tracks starts on Thu Mar 23 22:35:57 2023 with memory = 3158.64 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:57   4411s] ### report_initial_resource starts on Thu Mar 23 22:35:57 2023 with memory = 3158.64 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.71 [6]--
[03/23 22:35:57   4411s] ### mark_pg_pins_accessibility starts on Thu Mar 23 22:35:57 2023 with memory = 3158.64 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:35:57   4411s] ### set_net_region starts on Thu Mar 23 22:35:57 2023 with memory = 3158.64 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.03 [6]--
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #Global routing data preparation is done on Thu Mar 23 22:35:57 2023
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3158.64 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] ### prepare_level starts on Thu Mar 23 22:35:57 2023 with memory = 3158.64 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### init level 1 starts on Thu Mar 23 22:35:57 2023 with memory = 3158.64 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:57   4411s] ### Level 1 hgrid = 37 X 62
[03/23 22:35:57   4411s] ### prepare_level_flow starts on Thu Mar 23 22:35:57 2023 with memory = 3158.64 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:57   4411s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #Global routing initialization is done on Thu Mar 23 22:35:57 2023
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3158.64 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4411s] #
[03/23 22:35:57   4411s] #start global routing iteration 1...
[03/23 22:35:57   4412s] ### init_flow_edge starts on Thu Mar 23 22:35:57 2023 with memory = 3158.64 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4412s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.07 [6]--
[03/23 22:35:57   4412s] ### routing at level 1 (topmost level) iter 0
[03/23 22:35:57   4412s] ### measure_qor starts on Thu Mar 23 22:35:57 2023 with memory = 3159.23 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4412s] ### measure_congestion starts on Thu Mar 23 22:35:57 2023 with memory = 3159.23 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4412s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:57   4412s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --4.46 [6]--
[03/23 22:35:57   4412s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:57   4412s] #
[03/23 22:35:57   4412s] #start global routing iteration 2...
[03/23 22:35:57   4412s] ### routing at level 1 (topmost level) iter 1
[03/23 22:35:58   4412s] ### measure_qor starts on Thu Mar 23 22:35:58 2023 with memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### measure_congestion starts on Thu Mar 23 22:35:58 2023 with memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:58   4412s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --4.24 [6]--
[03/23 22:35:58   4412s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #start global routing iteration 3...
[03/23 22:35:58   4412s] ### routing at level 1 (topmost level) iter 2
[03/23 22:35:58   4412s] ### measure_qor starts on Thu Mar 23 22:35:58 2023 with memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### measure_congestion starts on Thu Mar 23 22:35:58 2023 with memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:58   4412s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --5.00 [6]--
[03/23 22:35:58   4412s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #start global routing iteration 4...
[03/23 22:35:58   4412s] ### routing at level 1 (topmost level) iter 3
[03/23 22:35:58   4412s] ### measure_qor starts on Thu Mar 23 22:35:58 2023 with memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### measure_congestion starts on Thu Mar 23 22:35:58 2023 with memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:58   4412s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --4.31 [6]--
[03/23 22:35:58   4412s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] ### route_end starts on Thu Mar 23 22:35:58 2023 with memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:35:58   4412s] #Total number of routable nets = 3204.
[03/23 22:35:58   4412s] #Total number of nets in the design = 3206.
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #3204 routable nets have routed wires.
[03/23 22:35:58   4412s] #56 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:35:58   4412s] #164 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #Routed nets constraints summary:
[03/23 22:35:58   4412s] #---------------------------------------------------------------------------------
[03/23 22:35:58   4412s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:35:58   4412s] #---------------------------------------------------------------------------------
[03/23 22:35:58   4412s] #      Default                 48                 7              3             287  
[03/23 22:35:58   4412s] #---------------------------------------------------------------------------------
[03/23 22:35:58   4412s] #        Total                 48                 7              3             287  
[03/23 22:35:58   4412s] #---------------------------------------------------------------------------------
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #Routing constraints summary of the whole design:
[03/23 22:35:58   4412s] #---------------------------------------------------------------------------------
[03/23 22:35:58   4412s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:35:58   4412s] #---------------------------------------------------------------------------------
[03/23 22:35:58   4412s] #      Default                188                14             26            2984  
[03/23 22:35:58   4412s] #---------------------------------------------------------------------------------
[03/23 22:35:58   4412s] #        Total                188                14             26            2984  
[03/23 22:35:58   4412s] #---------------------------------------------------------------------------------
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:35:58 2023 with memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.02 [6]--
[03/23 22:35:58   4412s] ### cal_base_flow starts on Thu Mar 23 22:35:58 2023 with memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### init_flow_edge starts on Thu Mar 23 22:35:58 2023 with memory = 3158.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.12 [6]--
[03/23 22:35:58   4412s] ### cal_flow starts on Thu Mar 23 22:35:58 2023 with memory = 3159.04 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:58   4412s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.02 [6]--
[03/23 22:35:58   4412s] ### report_overcon starts on Thu Mar 23 22:35:58 2023 with memory = 3159.04 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #                 OverCon       OverCon       OverCon          
[03/23 22:35:58   4412s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/23 22:35:58   4412s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[03/23 22:35:58   4412s] #  --------------------------------------------------------------------------
[03/23 22:35:58   4412s] #  M2          108(4.78%)     20(0.89%)      6(0.27%)   (5.93%)     0.72  
[03/23 22:35:58   4412s] #  M3           69(3.68%)      3(0.16%)      0(0.00%)   (3.84%)     0.78  
[03/23 22:35:58   4412s] #  M4           17(0.87%)      1(0.05%)      0(0.00%)   (0.93%)     0.68  
[03/23 22:35:58   4412s] #  --------------------------------------------------------------------------
[03/23 22:35:58   4412s] #     Total    194(3.19%)     24(0.39%)      6(0.10%)   (3.69%)
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[03/23 22:35:58   4412s] #  Overflow after GR: 1.18% H + 2.50% V
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:58   4412s] ### cal_base_flow starts on Thu Mar 23 22:35:58 2023 with memory = 3159.04 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### init_flow_edge starts on Thu Mar 23 22:35:58 2023 with memory = 3159.04 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.09 [6]--
[03/23 22:35:58   4412s] ### cal_flow starts on Thu Mar 23 22:35:58 2023 with memory = 3159.05 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:58   4412s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.01 [6]--
[03/23 22:35:58   4412s] ### generate_cong_map_content starts on Thu Mar 23 22:35:58 2023 with memory = 3159.05 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.19 [6]--
[03/23 22:35:58   4412s] ### update starts on Thu Mar 23 22:35:58 2023 with memory = 3159.04 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] #Complete Global Routing.
[03/23 22:35:58   4412s] #Total number of nets with non-default rule or having extra spacing = 188
[03/23 22:35:58   4412s] #Total wire length = 341339 um.
[03/23 22:35:58   4412s] #Total half perimeter of net bounding box = 152978 um.
[03/23 22:35:58   4412s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:35:58   4412s] #Total wire length on LAYER M2 = 162360 um.
[03/23 22:35:58   4412s] #Total wire length on LAYER M3 = 85313 um.
[03/23 22:35:58   4412s] #Total wire length on LAYER M4 = 93666 um.
[03/23 22:35:58   4412s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:35:58   4412s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:35:58   4412s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:35:58   4412s] #Total wire length on LAYER LM = 0 um.
[03/23 22:35:58   4412s] #Total number of vias = 66418
[03/23 22:35:58   4412s] #Total number of multi-cut vias = 2914 (  4.4%)
[03/23 22:35:58   4412s] #Total number of single cut vias = 63504 ( 95.6%)
[03/23 22:35:58   4412s] #Up-Via Summary (total 66418):
[03/23 22:35:58   4412s] #                   single-cut          multi-cut      Total
[03/23 22:35:58   4412s] #-----------------------------------------------------------
[03/23 22:35:58   4412s] # M1             10199 ( 97.4%)       276 (  2.6%)      10475
[03/23 22:35:58   4412s] # M2             26785 ( 95.6%)      1244 (  4.4%)      28029
[03/23 22:35:58   4412s] # M3             26520 ( 95.0%)      1394 (  5.0%)      27914
[03/23 22:35:58   4412s] #-----------------------------------------------------------
[03/23 22:35:58   4412s] #                63504 ( 95.6%)      2914 (  4.4%)      66418 
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #Total number of involved priority nets 3
[03/23 22:35:58   4412s] #Maximum src to sink distance for priority net 178.4
[03/23 22:35:58   4412s] #Average of max src_to_sink distance for priority net 144.8
[03/23 22:35:58   4412s] #Average of ave src_to_sink distance for priority net 85.7
[03/23 22:35:58   4412s] ### update cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.95 [6]--
[03/23 22:35:58   4412s] ### report_overcon starts on Thu Mar 23 22:35:58 2023 with memory = 3161.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:58   4412s] ### report_overcon starts on Thu Mar 23 22:35:58 2023 with memory = 3161.87 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] #Max overcon = 6 tracks.
[03/23 22:35:58   4412s] #Total overcon = 4.31%.
[03/23 22:35:58   4412s] #Worst layer Gcell overcon rate = 3.90%.
[03/23 22:35:58   4412s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:35:58   4412s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.19 [6]--
[03/23 22:35:58   4412s] ### global_route design signature (630): route=542314682 net_attr=1494206356
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #Global routing statistics:
[03/23 22:35:58   4412s] #Cpu time = 00:00:01
[03/23 22:35:58   4412s] #Elapsed time = 00:00:01
[03/23 22:35:58   4412s] #Increased memory = 0.04 (MB)
[03/23 22:35:58   4412s] #Total memory = 3159.04 (MB)
[03/23 22:35:58   4412s] #Peak memory = 3593.68 (MB)
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #Finished global routing on Thu Mar 23 22:35:58 2023
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] #
[03/23 22:35:58   4412s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:35:58   4412s] ### Time Record (Data Preparation) is installed.
[03/23 22:35:58   4412s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:35:58   4412s] ### track-assign external-init starts on Thu Mar 23 22:35:58 2023 with memory = 3159.04 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### Time Record (Track Assignment) is installed.
[03/23 22:35:58   4412s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:35:58   4412s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.19 [6]--
[03/23 22:35:58   4412s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3159.04 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### track-assign engine-init starts on Thu Mar 23 22:35:58 2023 with memory = 3159.04 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] ### Time Record (Track Assignment) is installed.
[03/23 22:35:58   4412s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.03 [6]--
[03/23 22:35:58   4412s] ### track-assign core-engine starts on Thu Mar 23 22:35:58 2023 with memory = 3159.04 (MB), peak = 3593.68 (MB)
[03/23 22:35:58   4412s] #Start Track Assignment.
[03/23 22:35:58   4413s] #Done with 48 horizontal wires in 2 hboxes and 113 vertical wires in 2 hboxes.
[03/23 22:35:58   4413s] #Done with 3 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
[03/23 22:35:58   4413s] #Complete Track Assignment.
[03/23 22:35:58   4413s] #Total number of nets with non-default rule or having extra spacing = 188
[03/23 22:35:58   4413s] #Total wire length = 341451 um.
[03/23 22:35:58   4413s] #Total half perimeter of net bounding box = 152978 um.
[03/23 22:35:58   4413s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:35:58   4413s] #Total wire length on LAYER M2 = 162431 um.
[03/23 22:35:58   4413s] #Total wire length on LAYER M3 = 85326 um.
[03/23 22:35:58   4413s] #Total wire length on LAYER M4 = 93695 um.
[03/23 22:35:58   4413s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:35:58   4413s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:35:58   4413s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:35:58   4413s] #Total wire length on LAYER LM = 0 um.
[03/23 22:35:58   4413s] #Total number of vias = 66418
[03/23 22:35:58   4413s] #Total number of multi-cut vias = 2914 (  4.4%)
[03/23 22:35:58   4413s] #Total number of single cut vias = 63504 ( 95.6%)
[03/23 22:35:58   4413s] #Up-Via Summary (total 66418):
[03/23 22:35:58   4413s] #                   single-cut          multi-cut      Total
[03/23 22:35:58   4413s] #-----------------------------------------------------------
[03/23 22:35:58   4413s] # M1             10199 ( 97.4%)       276 (  2.6%)      10475
[03/23 22:35:58   4413s] # M2             26785 ( 95.6%)      1244 (  4.4%)      28029
[03/23 22:35:58   4413s] # M3             26520 ( 95.0%)      1394 (  5.0%)      27914
[03/23 22:35:58   4413s] #-----------------------------------------------------------
[03/23 22:35:58   4413s] #                63504 ( 95.6%)      2914 (  4.4%)      66418 
[03/23 22:35:58   4413s] #
[03/23 22:35:58   4413s] ### track_assign design signature (633): route=1503220860
[03/23 22:35:58   4413s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.5 GB --1.13 [6]--
[03/23 22:35:58   4413s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:35:59   4413s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3157.04 (MB), peak = 3593.68 (MB)
[03/23 22:35:59   4413s] #
[03/23 22:35:59   4413s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 22:35:59   4413s] #Cpu time = 00:00:03
[03/23 22:35:59   4413s] #Elapsed time = 00:00:02
[03/23 22:35:59   4413s] #Increased memory = 8.55 (MB)
[03/23 22:35:59   4413s] #Total memory = 3157.04 (MB)
[03/23 22:35:59   4413s] #Peak memory = 3593.68 (MB)
[03/23 22:35:59   4413s] #Using multithreading with 6 threads.
[03/23 22:35:59   4413s] ### Time Record (Detail Routing) is installed.
[03/23 22:35:59   4413s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:35:59   4413s] #
[03/23 22:35:59   4413s] #Start Detail Routing..
[03/23 22:35:59   4413s] #start initial detail routing ...
[03/23 22:35:59   4413s] ### Design has 0 dirty nets, 5435 dirty-areas)
[03/23 22:36:02   4428s] # ECO: 5.0% of the total area was rechecked for DRC, and 88.3% required routing.
[03/23 22:36:02   4428s] #   number of violations = 1801
[03/23 22:36:02   4428s] #
[03/23 22:36:02   4428s] #    By Layer and Type :
[03/23 22:36:02   4428s] #	         MetSpc    Short   CutSpc      Mar   Totals
[03/23 22:36:02   4428s] #	M1            0        0        3        0        3
[03/23 22:36:02   4428s] #	M2            1      472       20       15      508
[03/23 22:36:02   4428s] #	M3            0      691       72        1      764
[03/23 22:36:02   4428s] #	M4            0      526        0        0      526
[03/23 22:36:02   4428s] #	Totals        1     1689       95       16     1801
[03/23 22:36:02   4428s] #218 out of 3137 instances (6.9%) need to be verified(marked ipoed), dirty area = 2.8%.
[03/23 22:36:02   4428s] #0.0% of the total area is being checked for drcs
[03/23 22:36:02   4428s] #0.0% of the total area was checked
[03/23 22:36:02   4428s] ### Routing stats: routing = 89.76% drc-check-only = 3.97% dirty-area = 54.05%
[03/23 22:36:02   4428s] #   number of violations = 62
[03/23 22:36:02   4428s] #
[03/23 22:36:02   4428s] #    By Layer and Type :
[03/23 22:36:02   4428s] #	          Short   CutSpc   Totals
[03/23 22:36:02   4428s] #	M1            0        0        0
[03/23 22:36:02   4428s] #	M2            7        0        7
[03/23 22:36:02   4428s] #	M3           25        3       28
[03/23 22:36:02   4428s] #	M4           27        0       27
[03/23 22:36:02   4428s] #	Totals       59        3       62
[03/23 22:36:02   4428s] #cpu time = 00:00:15, elapsed time = 00:00:03, memory = 3159.36 (MB), peak = 3593.68 (MB)
[03/23 22:36:02   4429s] #start 1st optimization iteration ...
[03/23 22:36:07   4447s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:07   4447s] #   number of violations = 38
[03/23 22:36:07   4447s] #
[03/23 22:36:07   4447s] #    By Layer and Type :
[03/23 22:36:07   4447s] #	          Short   CutSpc   Totals
[03/23 22:36:07   4447s] #	M1            0        0        0
[03/23 22:36:07   4447s] #	M2            1        0        1
[03/23 22:36:07   4447s] #	M3           11        2       13
[03/23 22:36:07   4447s] #	M4           24        0       24
[03/23 22:36:07   4447s] #	Totals       36        2       38
[03/23 22:36:07   4447s] #    number of process antenna violations = 265
[03/23 22:36:07   4447s] #cpu time = 00:00:18, elapsed time = 00:00:05, memory = 3160.95 (MB), peak = 3593.68 (MB)
[03/23 22:36:08   4447s] #start 2nd optimization iteration ...
[03/23 22:36:12   4458s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:12   4458s] #   number of violations = 34
[03/23 22:36:12   4458s] #
[03/23 22:36:12   4458s] #    By Layer and Type :
[03/23 22:36:12   4458s] #	          Short   CutSpc   Totals
[03/23 22:36:12   4458s] #	M1            0        0        0
[03/23 22:36:12   4458s] #	M2            2        0        2
[03/23 22:36:12   4458s] #	M3           10        2       12
[03/23 22:36:12   4458s] #	M4           20        0       20
[03/23 22:36:12   4458s] #	Totals       32        2       34
[03/23 22:36:12   4458s] #    number of process antenna violations = 252
[03/23 22:36:12   4458s] #cpu time = 00:00:11, elapsed time = 00:00:05, memory = 3160.46 (MB), peak = 3593.68 (MB)
[03/23 22:36:12   4459s] #start 3rd optimization iteration ...
[03/23 22:36:17   4473s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:17   4473s] #   number of violations = 36
[03/23 22:36:17   4473s] #
[03/23 22:36:17   4473s] #    By Layer and Type :
[03/23 22:36:17   4473s] #	          Short   CutSpc   Totals
[03/23 22:36:17   4473s] #	M1            0        0        0
[03/23 22:36:17   4473s] #	M2            1        1        2
[03/23 22:36:17   4473s] #	M3           17        1       18
[03/23 22:36:17   4473s] #	M4           16        0       16
[03/23 22:36:17   4473s] #	Totals       34        2       36
[03/23 22:36:17   4473s] #    number of process antenna violations = 264
[03/23 22:36:17   4473s] #cpu time = 00:00:14, elapsed time = 00:00:04, memory = 3159.80 (MB), peak = 3593.68 (MB)
[03/23 22:36:17   4473s] #start 4th optimization iteration ...
[03/23 22:36:23   4488s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:23   4488s] #   number of violations = 22
[03/23 22:36:23   4488s] #
[03/23 22:36:23   4488s] #    By Layer and Type :
[03/23 22:36:23   4488s] #	          Short   Totals
[03/23 22:36:23   4488s] #	M1            0        0
[03/23 22:36:23   4488s] #	M2            0        0
[03/23 22:36:23   4488s] #	M3            8        8
[03/23 22:36:23   4488s] #	M4           14       14
[03/23 22:36:23   4488s] #	Totals       22       22
[03/23 22:36:23   4488s] #    number of process antenna violations = 255
[03/23 22:36:23   4488s] #cpu time = 00:00:16, elapsed time = 00:00:06, memory = 3156.60 (MB), peak = 3593.68 (MB)
[03/23 22:36:23   4489s] #start 5th optimization iteration ...
[03/23 22:36:28   4499s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:28   4499s] #   number of violations = 13
[03/23 22:36:28   4499s] #
[03/23 22:36:28   4499s] #    By Layer and Type :
[03/23 22:36:28   4499s] #	          Short   Totals
[03/23 22:36:28   4499s] #	M1            0        0
[03/23 22:36:28   4499s] #	M2            0        0
[03/23 22:36:28   4499s] #	M3            4        4
[03/23 22:36:28   4499s] #	M4            9        9
[03/23 22:36:28   4499s] #	Totals       13       13
[03/23 22:36:28   4499s] #    number of process antenna violations = 261
[03/23 22:36:28   4499s] #cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3155.38 (MB), peak = 3593.68 (MB)
[03/23 22:36:28   4499s] #start 6th optimization iteration ...
[03/23 22:36:33   4507s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:33   4507s] #   number of violations = 16
[03/23 22:36:33   4507s] #
[03/23 22:36:33   4507s] #    By Layer and Type :
[03/23 22:36:33   4507s] #	          Short   Totals
[03/23 22:36:33   4507s] #	M1            0        0
[03/23 22:36:33   4507s] #	M2            0        0
[03/23 22:36:33   4507s] #	M3            5        5
[03/23 22:36:33   4507s] #	M4           11       11
[03/23 22:36:33   4507s] #	Totals       16       16
[03/23 22:36:33   4507s] #    number of process antenna violations = 261
[03/23 22:36:33   4507s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 3153.52 (MB), peak = 3593.68 (MB)
[03/23 22:36:33   4507s] #start 7th optimization iteration ...
[03/23 22:36:38   4515s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:38   4515s] #   number of violations = 14
[03/23 22:36:38   4515s] #
[03/23 22:36:38   4515s] #    By Layer and Type :
[03/23 22:36:38   4515s] #	          Short   Totals
[03/23 22:36:38   4515s] #	M1            0        0
[03/23 22:36:38   4515s] #	M2            0        0
[03/23 22:36:38   4515s] #	M3            6        6
[03/23 22:36:38   4515s] #	M4            8        8
[03/23 22:36:38   4515s] #	Totals       14       14
[03/23 22:36:38   4515s] #cpu time = 00:00:08, elapsed time = 00:00:05, memory = 3153.78 (MB), peak = 3593.68 (MB)
[03/23 22:36:38   4515s] #start 8th optimization iteration ...
[03/23 22:36:43   4521s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:43   4521s] #   number of violations = 11
[03/23 22:36:43   4521s] #
[03/23 22:36:43   4521s] #    By Layer and Type :
[03/23 22:36:43   4521s] #	          Short   Totals
[03/23 22:36:43   4521s] #	M1            0        0
[03/23 22:36:43   4521s] #	M2            0        0
[03/23 22:36:43   4521s] #	M3            6        6
[03/23 22:36:43   4521s] #	M4            5        5
[03/23 22:36:43   4521s] #	Totals       11       11
[03/23 22:36:43   4521s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 3154.39 (MB), peak = 3593.68 (MB)
[03/23 22:36:43   4521s] #start 9th optimization iteration ...
[03/23 22:36:45   4525s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:45   4525s] #   number of violations = 14
[03/23 22:36:45   4525s] #
[03/23 22:36:45   4525s] #    By Layer and Type :
[03/23 22:36:45   4525s] #	          Short   CutSpc   Totals
[03/23 22:36:45   4525s] #	M1            0        0        0
[03/23 22:36:45   4525s] #	M2            0        0        0
[03/23 22:36:45   4525s] #	M3            6        1        7
[03/23 22:36:45   4525s] #	M4            7        0        7
[03/23 22:36:45   4525s] #	Totals       13        1       14
[03/23 22:36:45   4525s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3153.88 (MB), peak = 3593.68 (MB)
[03/23 22:36:45   4525s] #start 10th optimization iteration ...
[03/23 22:36:47   4528s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:47   4528s] #   number of violations = 13
[03/23 22:36:47   4528s] #
[03/23 22:36:47   4528s] #    By Layer and Type :
[03/23 22:36:47   4528s] #	          Short   Totals
[03/23 22:36:47   4528s] #	M1            0        0
[03/23 22:36:47   4528s] #	M2            0        0
[03/23 22:36:47   4528s] #	M3            6        6
[03/23 22:36:47   4528s] #	M4            7        7
[03/23 22:36:47   4528s] #	Totals       13       13
[03/23 22:36:47   4528s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3153.17 (MB), peak = 3593.68 (MB)
[03/23 22:36:47   4528s] #start 11th optimization iteration ...
[03/23 22:36:51   4532s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:51   4532s] #   number of violations = 19
[03/23 22:36:51   4532s] #
[03/23 22:36:51   4532s] #    By Layer and Type :
[03/23 22:36:51   4532s] #	          Short   CutSpc   Totals
[03/23 22:36:51   4532s] #	M1            0        0        0
[03/23 22:36:51   4532s] #	M2            0        0        0
[03/23 22:36:51   4532s] #	M3            8        2       10
[03/23 22:36:51   4532s] #	M4            9        0        9
[03/23 22:36:51   4532s] #	Totals       17        2       19
[03/23 22:36:51   4532s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3153.48 (MB), peak = 3593.68 (MB)
[03/23 22:36:51   4532s] #start 12th optimization iteration ...
[03/23 22:36:55   4537s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:55   4537s] #   number of violations = 12
[03/23 22:36:55   4537s] #
[03/23 22:36:55   4537s] #    By Layer and Type :
[03/23 22:36:55   4537s] #	          Short   CutSpc   Totals
[03/23 22:36:55   4537s] #	M1            0        0        0
[03/23 22:36:55   4537s] #	M2            0        0        0
[03/23 22:36:55   4537s] #	M3            2        1        3
[03/23 22:36:55   4537s] #	M4            9        0        9
[03/23 22:36:55   4537s] #	Totals       11        1       12
[03/23 22:36:55   4537s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 3153.11 (MB), peak = 3593.68 (MB)
[03/23 22:36:55   4537s] #start 13th optimization iteration ...
[03/23 22:36:58   4542s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:36:58   4542s] #   number of violations = 9
[03/23 22:36:58   4542s] #
[03/23 22:36:58   4542s] #    By Layer and Type :
[03/23 22:36:58   4542s] #	          Short   CutSpc   Totals
[03/23 22:36:58   4542s] #	M1            0        0        0
[03/23 22:36:58   4542s] #	M2            0        0        0
[03/23 22:36:58   4542s] #	M3            1        1        2
[03/23 22:36:58   4542s] #	M4            7        0        7
[03/23 22:36:58   4542s] #	Totals        8        1        9
[03/23 22:36:58   4542s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3152.99 (MB), peak = 3593.68 (MB)
[03/23 22:36:58   4542s] #start 14th optimization iteration ...
[03/23 22:37:00   4546s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:00   4546s] #   number of violations = 12
[03/23 22:37:00   4546s] #
[03/23 22:37:00   4546s] #    By Layer and Type :
[03/23 22:37:00   4546s] #	          Short   CutSpc   Totals
[03/23 22:37:00   4546s] #	M1            0        0        0
[03/23 22:37:00   4546s] #	M2            0        1        1
[03/23 22:37:00   4546s] #	M3            3        0        3
[03/23 22:37:00   4546s] #	M4            8        0        8
[03/23 22:37:00   4546s] #	Totals       11        1       12
[03/23 22:37:00   4546s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3153.68 (MB), peak = 3593.68 (MB)
[03/23 22:37:00   4546s] #start 15th optimization iteration ...
[03/23 22:37:02   4550s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:02   4550s] #   number of violations = 11
[03/23 22:37:02   4550s] #
[03/23 22:37:02   4550s] #    By Layer and Type :
[03/23 22:37:02   4550s] #	          Short   CutSpc   Totals
[03/23 22:37:02   4550s] #	M1            0        0        0
[03/23 22:37:02   4550s] #	M2            0        1        1
[03/23 22:37:02   4550s] #	M3            3        0        3
[03/23 22:37:02   4550s] #	M4            7        0        7
[03/23 22:37:02   4550s] #	Totals       10        1       11
[03/23 22:37:02   4550s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3152.73 (MB), peak = 3593.68 (MB)
[03/23 22:37:02   4550s] #start 16th optimization iteration ...
[03/23 22:37:08   4555s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:08   4555s] #   number of violations = 10
[03/23 22:37:08   4555s] #
[03/23 22:37:08   4555s] #    By Layer and Type :
[03/23 22:37:08   4555s] #	          Short   Totals
[03/23 22:37:08   4555s] #	M1            0        0
[03/23 22:37:08   4555s] #	M2            0        0
[03/23 22:37:08   4555s] #	M3            3        3
[03/23 22:37:08   4555s] #	M4            7        7
[03/23 22:37:08   4555s] #	Totals       10       10
[03/23 22:37:08   4555s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3153.01 (MB), peak = 3593.68 (MB)
[03/23 22:37:08   4555s] #start 17th optimization iteration ...
[03/23 22:37:13   4560s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:13   4560s] #   number of violations = 16
[03/23 22:37:13   4560s] #
[03/23 22:37:13   4560s] #    By Layer and Type :
[03/23 22:37:13   4560s] #	          Short   CutSpc   Totals
[03/23 22:37:13   4560s] #	M1            0        0        0
[03/23 22:37:13   4560s] #	M2            0        0        0
[03/23 22:37:13   4560s] #	M3            6        1        7
[03/23 22:37:13   4560s] #	M4            9        0        9
[03/23 22:37:13   4560s] #	Totals       15        1       16
[03/23 22:37:13   4560s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3152.67 (MB), peak = 3593.68 (MB)
[03/23 22:37:13   4560s] #start 18th optimization iteration ...
[03/23 22:37:18   4566s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:18   4566s] #   number of violations = 12
[03/23 22:37:18   4566s] #
[03/23 22:37:18   4566s] #    By Layer and Type :
[03/23 22:37:18   4566s] #	          Short   Totals
[03/23 22:37:18   4566s] #	M1            0        0
[03/23 22:37:18   4566s] #	M2            0        0
[03/23 22:37:18   4566s] #	M3            4        4
[03/23 22:37:18   4566s] #	M4            8        8
[03/23 22:37:18   4566s] #	Totals       12       12
[03/23 22:37:18   4566s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3151.86 (MB), peak = 3593.68 (MB)
[03/23 22:37:18   4566s] #start 19th optimization iteration ...
[03/23 22:37:22   4570s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:22   4570s] #   number of violations = 15
[03/23 22:37:22   4570s] #
[03/23 22:37:22   4570s] #    By Layer and Type :
[03/23 22:37:22   4570s] #	          Short   CutSpc   Totals
[03/23 22:37:22   4570s] #	M1            0        0        0
[03/23 22:37:22   4570s] #	M2            1        0        1
[03/23 22:37:22   4570s] #	M3            5        1        6
[03/23 22:37:22   4570s] #	M4            8        0        8
[03/23 22:37:22   4570s] #	Totals       14        1       15
[03/23 22:37:22   4570s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 3152.95 (MB), peak = 3593.68 (MB)
[03/23 22:37:22   4570s] #start 20th optimization iteration ...
[03/23 22:37:23   4573s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:23   4573s] #   number of violations = 12
[03/23 22:37:23   4573s] #
[03/23 22:37:23   4573s] #    By Layer and Type :
[03/23 22:37:23   4573s] #	          Short   Totals
[03/23 22:37:23   4573s] #	M1            0        0
[03/23 22:37:23   4573s] #	M2            0        0
[03/23 22:37:23   4573s] #	M3            3        3
[03/23 22:37:23   4573s] #	M4            9        9
[03/23 22:37:23   4573s] #	Totals       12       12
[03/23 22:37:23   4573s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3152.58 (MB), peak = 3593.68 (MB)
[03/23 22:37:23   4573s] #start 21th optimization iteration ...
[03/23 22:37:26   4576s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:26   4576s] #   number of violations = 8
[03/23 22:37:26   4576s] #
[03/23 22:37:26   4576s] #    By Layer and Type :
[03/23 22:37:26   4576s] #	          Short   Totals
[03/23 22:37:26   4576s] #	M1            0        0
[03/23 22:37:26   4576s] #	M2            0        0
[03/23 22:37:26   4576s] #	M3            3        3
[03/23 22:37:26   4576s] #	M4            5        5
[03/23 22:37:26   4576s] #	Totals        8        8
[03/23 22:37:26   4576s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3152.67 (MB), peak = 3593.68 (MB)
[03/23 22:37:26   4576s] #start 22th optimization iteration ...
[03/23 22:37:30   4579s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:30   4579s] #   number of violations = 8
[03/23 22:37:30   4579s] #
[03/23 22:37:30   4579s] #    By Layer and Type :
[03/23 22:37:30   4579s] #	          Short   Totals
[03/23 22:37:30   4579s] #	M1            0        0
[03/23 22:37:30   4579s] #	M2            0        0
[03/23 22:37:30   4579s] #	M3            3        3
[03/23 22:37:30   4579s] #	M4            5        5
[03/23 22:37:30   4579s] #	Totals        8        8
[03/23 22:37:30   4579s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3150.93 (MB), peak = 3593.68 (MB)
[03/23 22:37:30   4579s] #start 23th optimization iteration ...
[03/23 22:37:33   4583s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:33   4583s] #   number of violations = 7
[03/23 22:37:33   4583s] #
[03/23 22:37:33   4583s] #    By Layer and Type :
[03/23 22:37:33   4583s] #	          Short   Totals
[03/23 22:37:33   4583s] #	M1            0        0
[03/23 22:37:33   4583s] #	M2            0        0
[03/23 22:37:33   4583s] #	M3            2        2
[03/23 22:37:33   4583s] #	M4            5        5
[03/23 22:37:33   4583s] #	Totals        7        7
[03/23 22:37:33   4583s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3150.70 (MB), peak = 3593.68 (MB)
[03/23 22:37:33   4583s] #start 24th optimization iteration ...
[03/23 22:37:36   4585s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:36   4585s] #   number of violations = 7
[03/23 22:37:36   4585s] #
[03/23 22:37:36   4585s] #    By Layer and Type :
[03/23 22:37:36   4585s] #	          Short   Totals
[03/23 22:37:36   4585s] #	M1            0        0
[03/23 22:37:36   4585s] #	M2            0        0
[03/23 22:37:36   4585s] #	M3            2        2
[03/23 22:37:36   4585s] #	M4            5        5
[03/23 22:37:36   4585s] #	Totals        7        7
[03/23 22:37:36   4585s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3150.75 (MB), peak = 3593.68 (MB)
[03/23 22:37:36   4585s] #start 25th optimization iteration ...
[03/23 22:37:37   4587s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:37   4587s] #   number of violations = 6
[03/23 22:37:37   4587s] #
[03/23 22:37:37   4587s] #    By Layer and Type :
[03/23 22:37:37   4587s] #	          Short   Totals
[03/23 22:37:37   4587s] #	M1            0        0
[03/23 22:37:37   4587s] #	M2            0        0
[03/23 22:37:37   4587s] #	M3            2        2
[03/23 22:37:37   4587s] #	M4            4        4
[03/23 22:37:37   4587s] #	Totals        6        6
[03/23 22:37:37   4587s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3151.48 (MB), peak = 3593.68 (MB)
[03/23 22:37:37   4587s] #start 26th optimization iteration ...
[03/23 22:37:40   4590s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:40   4590s] #   number of violations = 7
[03/23 22:37:40   4590s] #
[03/23 22:37:40   4590s] #    By Layer and Type :
[03/23 22:37:40   4590s] #	          Short   Totals
[03/23 22:37:40   4590s] #	M1            0        0
[03/23 22:37:40   4590s] #	M2            0        0
[03/23 22:37:40   4590s] #	M3            2        2
[03/23 22:37:40   4590s] #	M4            5        5
[03/23 22:37:40   4590s] #	Totals        7        7
[03/23 22:37:40   4590s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3151.61 (MB), peak = 3593.68 (MB)
[03/23 22:37:40   4590s] #start 27th optimization iteration ...
[03/23 22:37:43   4593s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:43   4593s] #   number of violations = 8
[03/23 22:37:43   4593s] #
[03/23 22:37:43   4593s] #    By Layer and Type :
[03/23 22:37:43   4593s] #	          Short   Totals
[03/23 22:37:43   4593s] #	M1            0        0
[03/23 22:37:43   4593s] #	M2            0        0
[03/23 22:37:43   4593s] #	M3            2        2
[03/23 22:37:43   4593s] #	M4            6        6
[03/23 22:37:43   4593s] #	Totals        8        8
[03/23 22:37:43   4593s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3151.30 (MB), peak = 3593.68 (MB)
[03/23 22:37:43   4593s] #start 28th optimization iteration ...
[03/23 22:37:46   4596s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:46   4596s] #   number of violations = 6
[03/23 22:37:46   4596s] #
[03/23 22:37:46   4596s] #    By Layer and Type :
[03/23 22:37:46   4596s] #	          Short   Totals
[03/23 22:37:46   4596s] #	M1            0        0
[03/23 22:37:46   4596s] #	M2            0        0
[03/23 22:37:46   4596s] #	M3            2        2
[03/23 22:37:46   4596s] #	M4            4        4
[03/23 22:37:46   4596s] #	Totals        6        6
[03/23 22:37:46   4596s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3151.03 (MB), peak = 3593.68 (MB)
[03/23 22:37:46   4596s] #start 29th optimization iteration ...
[03/23 22:37:48   4598s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:48   4598s] #   number of violations = 5
[03/23 22:37:48   4598s] #
[03/23 22:37:48   4598s] #    By Layer and Type :
[03/23 22:37:48   4598s] #	          Short   Totals
[03/23 22:37:48   4598s] #	M1            0        0
[03/23 22:37:48   4598s] #	M2            0        0
[03/23 22:37:48   4598s] #	M3            2        2
[03/23 22:37:48   4598s] #	M4            3        3
[03/23 22:37:48   4598s] #	Totals        5        5
[03/23 22:37:48   4598s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3151.37 (MB), peak = 3593.68 (MB)
[03/23 22:37:48   4598s] #start 30th optimization iteration ...
[03/23 22:37:49   4599s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:49   4599s] #   number of violations = 5
[03/23 22:37:49   4599s] #
[03/23 22:37:49   4599s] #    By Layer and Type :
[03/23 22:37:49   4599s] #	          Short   Totals
[03/23 22:37:49   4599s] #	M1            0        0
[03/23 22:37:49   4599s] #	M2            0        0
[03/23 22:37:49   4599s] #	M3            2        2
[03/23 22:37:49   4599s] #	M4            3        3
[03/23 22:37:49   4599s] #	Totals        5        5
[03/23 22:37:49   4599s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3151.04 (MB), peak = 3593.68 (MB)
[03/23 22:37:49   4599s] #start 31th optimization iteration ...
[03/23 22:37:51   4601s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:51   4601s] #   number of violations = 3
[03/23 22:37:51   4601s] #
[03/23 22:37:51   4601s] #    By Layer and Type :
[03/23 22:37:51   4601s] #	          Short   Totals
[03/23 22:37:51   4601s] #	M1            0        0
[03/23 22:37:51   4601s] #	M2            0        0
[03/23 22:37:51   4601s] #	M3            2        2
[03/23 22:37:51   4601s] #	M4            1        1
[03/23 22:37:51   4601s] #	Totals        3        3
[03/23 22:37:51   4601s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3150.48 (MB), peak = 3593.68 (MB)
[03/23 22:37:51   4601s] #start 32th optimization iteration ...
[03/23 22:37:51   4601s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:51   4601s] #   number of violations = 3
[03/23 22:37:51   4601s] #
[03/23 22:37:51   4601s] #    By Layer and Type :
[03/23 22:37:51   4601s] #	          Short   Totals
[03/23 22:37:51   4601s] #	M1            0        0
[03/23 22:37:51   4601s] #	M2            0        0
[03/23 22:37:51   4601s] #	M3            2        2
[03/23 22:37:51   4601s] #	M4            1        1
[03/23 22:37:51   4601s] #	Totals        3        3
[03/23 22:37:51   4601s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3150.54 (MB), peak = 3593.68 (MB)
[03/23 22:37:51   4601s] #start 33th optimization iteration ...
[03/23 22:37:52   4602s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:52   4602s] #   number of violations = 2
[03/23 22:37:52   4602s] #
[03/23 22:37:52   4602s] #    By Layer and Type :
[03/23 22:37:52   4602s] #	          Short   Totals
[03/23 22:37:52   4602s] #	M1            0        0
[03/23 22:37:52   4602s] #	M2            0        0
[03/23 22:37:52   4602s] #	M3            1        1
[03/23 22:37:52   4602s] #	M4            1        1
[03/23 22:37:52   4602s] #	Totals        2        2
[03/23 22:37:52   4602s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3150.45 (MB), peak = 3593.68 (MB)
[03/23 22:37:52   4602s] #start 34th optimization iteration ...
[03/23 22:37:53   4603s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:53   4603s] #   number of violations = 3
[03/23 22:37:53   4603s] #
[03/23 22:37:53   4603s] #    By Layer and Type :
[03/23 22:37:53   4603s] #	          Short   Totals
[03/23 22:37:53   4603s] #	M1            0        0
[03/23 22:37:53   4603s] #	M2            0        0
[03/23 22:37:53   4603s] #	M3            1        1
[03/23 22:37:53   4603s] #	M4            2        2
[03/23 22:37:53   4603s] #	Totals        3        3
[03/23 22:37:53   4603s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3150.55 (MB), peak = 3593.68 (MB)
[03/23 22:37:53   4603s] #start 35th optimization iteration ...
[03/23 22:37:53   4603s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:53   4603s] #   number of violations = 1
[03/23 22:37:53   4603s] #
[03/23 22:37:53   4603s] #    By Layer and Type :
[03/23 22:37:53   4603s] #	          Short   Totals
[03/23 22:37:53   4603s] #	M1            0        0
[03/23 22:37:53   4603s] #	M2            0        0
[03/23 22:37:53   4603s] #	M3            0        0
[03/23 22:37:53   4603s] #	M4            1        1
[03/23 22:37:53   4603s] #	Totals        1        1
[03/23 22:37:53   4603s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3150.36 (MB), peak = 3593.68 (MB)
[03/23 22:37:53   4603s] #start 36th optimization iteration ...
[03/23 22:37:53   4604s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:53   4604s] #   number of violations = 2
[03/23 22:37:53   4604s] #
[03/23 22:37:53   4604s] #    By Layer and Type :
[03/23 22:37:53   4604s] #	          Short   Totals
[03/23 22:37:53   4604s] #	M1            0        0
[03/23 22:37:53   4604s] #	M2            0        0
[03/23 22:37:53   4604s] #	M3            1        1
[03/23 22:37:53   4604s] #	M4            1        1
[03/23 22:37:53   4604s] #	Totals        2        2
[03/23 22:37:53   4604s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3149.97 (MB), peak = 3593.68 (MB)
[03/23 22:37:53   4604s] #start 37th optimization iteration ...
[03/23 22:37:54   4604s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:54   4604s] #   number of violations = 3
[03/23 22:37:54   4604s] #
[03/23 22:37:54   4604s] #    By Layer and Type :
[03/23 22:37:54   4604s] #	          Short   Totals
[03/23 22:37:54   4604s] #	M1            0        0
[03/23 22:37:54   4604s] #	M2            0        0
[03/23 22:37:54   4604s] #	M3            1        1
[03/23 22:37:54   4604s] #	M4            2        2
[03/23 22:37:54   4604s] #	Totals        3        3
[03/23 22:37:54   4604s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3149.77 (MB), peak = 3593.68 (MB)
[03/23 22:37:54   4604s] #start 38th optimization iteration ...
[03/23 22:37:55   4605s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:55   4605s] #   number of violations = 3
[03/23 22:37:55   4605s] #
[03/23 22:37:55   4605s] #    By Layer and Type :
[03/23 22:37:55   4605s] #	          Short   Totals
[03/23 22:37:55   4605s] #	M1            0        0
[03/23 22:37:55   4605s] #	M2            0        0
[03/23 22:37:55   4605s] #	M3            0        0
[03/23 22:37:55   4605s] #	M4            3        3
[03/23 22:37:55   4605s] #	Totals        3        3
[03/23 22:37:55   4605s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3149.93 (MB), peak = 3593.68 (MB)
[03/23 22:37:55   4605s] #start 39th optimization iteration ...
[03/23 22:37:55   4605s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:55   4605s] #   number of violations = 1
[03/23 22:37:55   4605s] #
[03/23 22:37:55   4605s] #    By Layer and Type :
[03/23 22:37:55   4605s] #	          Short   Totals
[03/23 22:37:55   4605s] #	M1            0        0
[03/23 22:37:55   4605s] #	M2            0        0
[03/23 22:37:55   4605s] #	M3            1        1
[03/23 22:37:55   4605s] #	Totals        1        1
[03/23 22:37:55   4605s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3149.91 (MB), peak = 3593.68 (MB)
[03/23 22:37:55   4605s] #start 40th optimization iteration ...
[03/23 22:37:55   4605s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:55   4605s] #   number of violations = 1
[03/23 22:37:55   4605s] #
[03/23 22:37:55   4605s] #    By Layer and Type :
[03/23 22:37:55   4605s] #	          Short   Totals
[03/23 22:37:55   4605s] #	M1            0        0
[03/23 22:37:55   4605s] #	M2            0        0
[03/23 22:37:55   4605s] #	M3            1        1
[03/23 22:37:55   4605s] #	Totals        1        1
[03/23 22:37:55   4605s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3149.84 (MB), peak = 3593.68 (MB)
[03/23 22:37:55   4605s] #start 41th optimization iteration ...
[03/23 22:37:55   4605s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:55   4605s] #   number of violations = 1
[03/23 22:37:55   4605s] #
[03/23 22:37:55   4605s] #    By Layer and Type :
[03/23 22:37:55   4605s] #	          Short   Totals
[03/23 22:37:55   4605s] #	M1            0        0
[03/23 22:37:55   4605s] #	M2            0        0
[03/23 22:37:55   4605s] #	M3            1        1
[03/23 22:37:55   4605s] #	Totals        1        1
[03/23 22:37:55   4605s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3149.38 (MB), peak = 3593.68 (MB)
[03/23 22:37:55   4605s] #start 42th optimization iteration ...
[03/23 22:37:56   4606s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:56   4606s] #   number of violations = 1
[03/23 22:37:56   4606s] #
[03/23 22:37:56   4606s] #    By Layer and Type :
[03/23 22:37:56   4606s] #	          Short   Totals
[03/23 22:37:56   4606s] #	M1            0        0
[03/23 22:37:56   4606s] #	M2            0        0
[03/23 22:37:56   4606s] #	M3            1        1
[03/23 22:37:56   4606s] #	Totals        1        1
[03/23 22:37:56   4606s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3149.09 (MB), peak = 3593.68 (MB)
[03/23 22:37:56   4606s] #start 43th optimization iteration ...
[03/23 22:37:56   4606s] ### Routing stats: routing = 89.97% drc-check-only = 3.75% dirty-area = 54.05%
[03/23 22:37:56   4606s] #   number of violations = 1
[03/23 22:37:56   4606s] #
[03/23 22:37:56   4606s] #    By Layer and Type :
[03/23 22:37:56   4606s] #	          Short   Totals
[03/23 22:37:56   4606s] #	M1            0        0
[03/23 22:37:56   4606s] #	M2            0        0
[03/23 22:37:56   4606s] #	M3            1        1
[03/23 22:37:56   4606s] #	Totals        1        1
[03/23 22:37:56   4606s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3149.14 (MB), peak = 3593.68 (MB)
[03/23 22:37:56   4606s] #Complete Detail Routing.
[03/23 22:37:56   4606s] #Total number of nets with non-default rule or having extra spacing = 188
[03/23 22:37:56   4606s] #Total wire length = 339836 um.
[03/23 22:37:56   4606s] #Total half perimeter of net bounding box = 152978 um.
[03/23 22:37:56   4606s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:37:56   4606s] #Total wire length on LAYER M2 = 159149 um.
[03/23 22:37:56   4606s] #Total wire length on LAYER M3 = 86695 um.
[03/23 22:37:56   4606s] #Total wire length on LAYER M4 = 93992 um.
[03/23 22:37:56   4606s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:37:56   4606s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:37:56   4606s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:37:56   4606s] #Total wire length on LAYER LM = 0 um.
[03/23 22:37:56   4606s] #Total number of vias = 67677
[03/23 22:37:56   4606s] #Total number of multi-cut vias = 2706 (  4.0%)
[03/23 22:37:56   4606s] #Total number of single cut vias = 64971 ( 96.0%)
[03/23 22:37:56   4606s] #Up-Via Summary (total 67677):
[03/23 22:37:56   4606s] #                   single-cut          multi-cut      Total
[03/23 22:37:56   4606s] #-----------------------------------------------------------
[03/23 22:37:56   4606s] # M1             10225 ( 97.1%)       305 (  2.9%)      10530
[03/23 22:37:56   4606s] # M2             27526 ( 96.0%)      1158 (  4.0%)      28684
[03/23 22:37:56   4606s] # M3             27220 ( 95.6%)      1243 (  4.4%)      28463
[03/23 22:37:56   4606s] #-----------------------------------------------------------
[03/23 22:37:56   4606s] #                64971 ( 96.0%)      2706 (  4.0%)      67677 
[03/23 22:37:56   4606s] #
[03/23 22:37:56   4606s] #Total number of DRC violations = 1
[03/23 22:37:56   4606s] #Total number of violations on LAYER M1 = 0
[03/23 22:37:56   4606s] #Total number of violations on LAYER M2 = 0
[03/23 22:37:56   4606s] #Total number of violations on LAYER M3 = 1
[03/23 22:37:56   4606s] #Total number of violations on LAYER M4 = 0
[03/23 22:37:56   4606s] #Total number of violations on LAYER M5 = 0
[03/23 22:37:56   4606s] #Total number of violations on LAYER M6 = 0
[03/23 22:37:56   4606s] #Total number of violations on LAYER MQ = 0
[03/23 22:37:56   4606s] #Total number of violations on LAYER LM = 0
[03/23 22:37:56   4606s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:37:56   4606s] #Cpu time = 00:03:13
[03/23 22:37:56   4606s] #Elapsed time = 00:01:57
[03/23 22:37:56   4606s] #Increased memory = -7.89 (MB)
[03/23 22:37:56   4606s] #Total memory = 3149.14 (MB)
[03/23 22:37:56   4606s] #Peak memory = 3593.68 (MB)
[03/23 22:37:56   4606s] ### Time Record (Antenna Fixing) is installed.
[03/23 22:37:56   4606s] #
[03/23 22:37:56   4606s] #start routing for process antenna violation fix ...
[03/23 22:37:56   4607s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:37:56   4607s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:37:56   4607s] #
[03/23 22:37:56   4607s] #    By Layer and Type :
[03/23 22:37:56   4607s] #	          Short   Totals
[03/23 22:37:56   4607s] #	M1            0        0
[03/23 22:37:56   4607s] #	M2            0        0
[03/23 22:37:56   4607s] #	M3            1        1
[03/23 22:37:56   4607s] #	Totals        1        1
[03/23 22:37:56   4607s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3150.43 (MB), peak = 3593.68 (MB)
[03/23 22:37:56   4607s] #
[03/23 22:37:56   4607s] #Total number of nets with non-default rule or having extra spacing = 188
[03/23 22:37:56   4607s] #Total wire length = 339837 um.
[03/23 22:37:56   4607s] #Total half perimeter of net bounding box = 152978 um.
[03/23 22:37:56   4607s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:37:56   4607s] #Total wire length on LAYER M2 = 159146 um.
[03/23 22:37:56   4607s] #Total wire length on LAYER M3 = 86697 um.
[03/23 22:37:56   4607s] #Total wire length on LAYER M4 = 93994 um.
[03/23 22:37:56   4607s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:37:56   4607s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:37:56   4607s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:37:56   4607s] #Total wire length on LAYER LM = 0 um.
[03/23 22:37:56   4607s] #Total number of vias = 67685
[03/23 22:37:56   4607s] #Total number of multi-cut vias = 2706 (  4.0%)
[03/23 22:37:56   4607s] #Total number of single cut vias = 64979 ( 96.0%)
[03/23 22:37:56   4607s] #Up-Via Summary (total 67685):
[03/23 22:37:56   4607s] #                   single-cut          multi-cut      Total
[03/23 22:37:56   4607s] #-----------------------------------------------------------
[03/23 22:37:56   4607s] # M1             10225 ( 97.1%)       305 (  2.9%)      10530
[03/23 22:37:56   4607s] # M2             27530 ( 96.0%)      1158 (  4.0%)      28688
[03/23 22:37:56   4607s] # M3             27224 ( 95.6%)      1243 (  4.4%)      28467
[03/23 22:37:56   4607s] #-----------------------------------------------------------
[03/23 22:37:56   4607s] #                64979 ( 96.0%)      2706 (  4.0%)      67685 
[03/23 22:37:56   4607s] #
[03/23 22:37:56   4607s] #Total number of DRC violations = 1
[03/23 22:37:56   4607s] #Total number of process antenna violations = 71
[03/23 22:37:56   4607s] #Total number of net violated process antenna rule = 55
[03/23 22:37:56   4607s] #Total number of violations on LAYER M1 = 0
[03/23 22:37:56   4607s] #Total number of violations on LAYER M2 = 0
[03/23 22:37:56   4607s] #Total number of violations on LAYER M3 = 1
[03/23 22:37:56   4607s] #Total number of violations on LAYER M4 = 0
[03/23 22:37:56   4607s] #Total number of violations on LAYER M5 = 0
[03/23 22:37:56   4607s] #Total number of violations on LAYER M6 = 0
[03/23 22:37:56   4607s] #Total number of violations on LAYER MQ = 0
[03/23 22:37:56   4607s] #Total number of violations on LAYER LM = 0
[03/23 22:37:56   4607s] #
[03/23 22:37:56   4608s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:37:56   4608s] #
[03/23 22:37:56   4608s] # start diode insertion for process antenna violation fix ...
[03/23 22:37:56   4608s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:37:56   4608s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3150.41 (MB), peak = 3593.68 (MB)
[03/23 22:37:56   4608s] #
[03/23 22:37:56   4608s] #Total number of nets with non-default rule or having extra spacing = 188
[03/23 22:37:56   4608s] #Total wire length = 339837 um.
[03/23 22:37:56   4608s] #Total half perimeter of net bounding box = 152978 um.
[03/23 22:37:56   4608s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:37:56   4608s] #Total wire length on LAYER M2 = 159146 um.
[03/23 22:37:56   4608s] #Total wire length on LAYER M3 = 86697 um.
[03/23 22:37:56   4608s] #Total wire length on LAYER M4 = 93994 um.
[03/23 22:37:56   4608s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:37:56   4608s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:37:56   4608s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:37:56   4608s] #Total wire length on LAYER LM = 0 um.
[03/23 22:37:56   4608s] #Total number of vias = 67685
[03/23 22:37:56   4608s] #Total number of multi-cut vias = 2706 (  4.0%)
[03/23 22:37:56   4608s] #Total number of single cut vias = 64979 ( 96.0%)
[03/23 22:37:56   4608s] #Up-Via Summary (total 67685):
[03/23 22:37:56   4608s] #                   single-cut          multi-cut      Total
[03/23 22:37:56   4608s] #-----------------------------------------------------------
[03/23 22:37:56   4608s] # M1             10225 ( 97.1%)       305 (  2.9%)      10530
[03/23 22:37:56   4608s] # M2             27530 ( 96.0%)      1158 (  4.0%)      28688
[03/23 22:37:56   4608s] # M3             27224 ( 95.6%)      1243 (  4.4%)      28467
[03/23 22:37:56   4608s] #-----------------------------------------------------------
[03/23 22:37:56   4608s] #                64979 ( 96.0%)      2706 (  4.0%)      67685 
[03/23 22:37:56   4608s] #
[03/23 22:37:56   4608s] #Total number of DRC violations = 1
[03/23 22:37:56   4608s] #Total number of process antenna violations = 71
[03/23 22:37:56   4608s] #Total number of net violated process antenna rule = 55
[03/23 22:37:56   4608s] #Total number of violations on LAYER M1 = 0
[03/23 22:37:56   4608s] #Total number of violations on LAYER M2 = 0
[03/23 22:37:56   4608s] #Total number of violations on LAYER M3 = 1
[03/23 22:37:56   4608s] #Total number of violations on LAYER M4 = 0
[03/23 22:37:56   4608s] #Total number of violations on LAYER M5 = 0
[03/23 22:37:56   4608s] #Total number of violations on LAYER M6 = 0
[03/23 22:37:56   4608s] #Total number of violations on LAYER MQ = 0
[03/23 22:37:56   4608s] #Total number of violations on LAYER LM = 0
[03/23 22:37:56   4608s] #
[03/23 22:37:56   4608s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:37:57   4609s] #
[03/23 22:37:57   4609s] #Total number of nets with non-default rule or having extra spacing = 188
[03/23 22:37:57   4609s] #Total wire length = 339837 um.
[03/23 22:37:57   4609s] #Total half perimeter of net bounding box = 152978 um.
[03/23 22:37:57   4609s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:37:57   4609s] #Total wire length on LAYER M2 = 159146 um.
[03/23 22:37:57   4609s] #Total wire length on LAYER M3 = 86697 um.
[03/23 22:37:57   4609s] #Total wire length on LAYER M4 = 93994 um.
[03/23 22:37:57   4609s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:37:57   4609s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:37:57   4609s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:37:57   4609s] #Total wire length on LAYER LM = 0 um.
[03/23 22:37:57   4609s] #Total number of vias = 67685
[03/23 22:37:57   4609s] #Total number of multi-cut vias = 2706 (  4.0%)
[03/23 22:37:57   4609s] #Total number of single cut vias = 64979 ( 96.0%)
[03/23 22:37:57   4609s] #Up-Via Summary (total 67685):
[03/23 22:37:57   4609s] #                   single-cut          multi-cut      Total
[03/23 22:37:57   4609s] #-----------------------------------------------------------
[03/23 22:37:57   4609s] # M1             10225 ( 97.1%)       305 (  2.9%)      10530
[03/23 22:37:57   4609s] # M2             27530 ( 96.0%)      1158 (  4.0%)      28688
[03/23 22:37:57   4609s] # M3             27224 ( 95.6%)      1243 (  4.4%)      28467
[03/23 22:37:57   4609s] #-----------------------------------------------------------
[03/23 22:37:57   4609s] #                64979 ( 96.0%)      2706 (  4.0%)      67685 
[03/23 22:37:57   4609s] #
[03/23 22:37:57   4609s] #Total number of DRC violations = 1
[03/23 22:37:57   4609s] #Total number of process antenna violations = 71
[03/23 22:37:57   4609s] #Total number of net violated process antenna rule = 55
[03/23 22:37:57   4609s] #Total number of violations on LAYER M1 = 0
[03/23 22:37:57   4609s] #Total number of violations on LAYER M2 = 0
[03/23 22:37:57   4609s] #Total number of violations on LAYER M3 = 1
[03/23 22:37:57   4609s] #Total number of violations on LAYER M4 = 0
[03/23 22:37:57   4609s] #Total number of violations on LAYER M5 = 0
[03/23 22:37:57   4609s] #Total number of violations on LAYER M6 = 0
[03/23 22:37:57   4609s] #Total number of violations on LAYER MQ = 0
[03/23 22:37:57   4609s] #Total number of violations on LAYER LM = 0
[03/23 22:37:57   4609s] #
[03/23 22:37:57   4609s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 22:37:57   4609s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 22:37:57   4609s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:37:57   4609s] #
[03/23 22:37:57   4609s] #Start Post Route via swapping..
[03/23 22:37:57   4609s] #89.93% of area are rerouted by ECO routing.
[03/23 22:37:57   4612s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:37:57   4612s] #   number of violations = 1
[03/23 22:37:57   4612s] #
[03/23 22:37:57   4612s] #    By Layer and Type :
[03/23 22:37:57   4612s] #	          Short   Totals
[03/23 22:37:57   4612s] #	M1            0        0
[03/23 22:37:57   4612s] #	M2            0        0
[03/23 22:37:57   4612s] #	M3            1        1
[03/23 22:37:57   4612s] #	Totals        1        1
[03/23 22:37:57   4612s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3150.96 (MB), peak = 3593.68 (MB)
[03/23 22:37:57   4612s] #CELL_VIEW PE_top,init has 1 DRC violations
[03/23 22:37:57   4612s] #Total number of DRC violations = 1
[03/23 22:37:57   4612s] #Total number of process antenna violations = 71
[03/23 22:37:57   4612s] #Total number of net violated process antenna rule = 55
[03/23 22:37:57   4612s] #Total number of violations on LAYER M1 = 0
[03/23 22:37:57   4612s] #Total number of violations on LAYER M2 = 0
[03/23 22:37:57   4612s] #Total number of violations on LAYER M3 = 1
[03/23 22:37:57   4612s] #Total number of violations on LAYER M4 = 0
[03/23 22:37:57   4612s] #Total number of violations on LAYER M5 = 0
[03/23 22:37:57   4612s] #Total number of violations on LAYER M6 = 0
[03/23 22:37:57   4612s] #Total number of violations on LAYER MQ = 0
[03/23 22:37:57   4612s] #Total number of violations on LAYER LM = 0
[03/23 22:37:57   4612s] #Post Route via swapping is done.
[03/23 22:37:57   4612s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 22:37:57   4612s] #Total number of nets with non-default rule or having extra spacing = 188
[03/23 22:37:57   4612s] #Total wire length = 339837 um.
[03/23 22:37:57   4612s] #Total half perimeter of net bounding box = 152978 um.
[03/23 22:37:57   4612s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:37:57   4612s] #Total wire length on LAYER M2 = 159146 um.
[03/23 22:37:57   4612s] #Total wire length on LAYER M3 = 86697 um.
[03/23 22:37:57   4612s] #Total wire length on LAYER M4 = 93994 um.
[03/23 22:37:57   4612s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:37:57   4612s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:37:57   4612s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:37:57   4612s] #Total wire length on LAYER LM = 0 um.
[03/23 22:37:57   4612s] #Total number of vias = 67685
[03/23 22:37:57   4612s] #Total number of multi-cut vias = 2934 (  4.3%)
[03/23 22:37:57   4612s] #Total number of single cut vias = 64751 ( 95.7%)
[03/23 22:37:57   4612s] #Up-Via Summary (total 67685):
[03/23 22:37:57   4612s] #                   single-cut          multi-cut      Total
[03/23 22:37:57   4612s] #-----------------------------------------------------------
[03/23 22:37:57   4612s] # M1             10224 ( 97.1%)       306 (  2.9%)      10530
[03/23 22:37:57   4612s] # M2             27464 ( 95.7%)      1224 (  4.3%)      28688
[03/23 22:37:57   4612s] # M3             27063 ( 95.1%)      1404 (  4.9%)      28467
[03/23 22:37:57   4612s] #-----------------------------------------------------------
[03/23 22:37:57   4612s] #                64751 ( 95.7%)      2934 (  4.3%)      67685 
[03/23 22:37:57   4612s] #
[03/23 22:37:57   4612s] #detailRoute Statistics:
[03/23 22:37:57   4612s] #Cpu time = 00:03:19
[03/23 22:37:57   4612s] #Elapsed time = 00:01:59
[03/23 22:37:57   4612s] #Increased memory = -6.07 (MB)
[03/23 22:37:57   4612s] #Total memory = 3150.96 (MB)
[03/23 22:37:57   4612s] #Peak memory = 3593.68 (MB)
[03/23 22:37:57   4612s] #Skip updating routing design signature in db-snapshot flow
[03/23 22:37:57   4612s] ### global_detail_route design signature (734): route=740600832 flt_obj=0 vio=1677810764 shield_wire=1
[03/23 22:37:57   4612s] ### Time Record (DB Export) is installed.
[03/23 22:37:57   4612s] ### export design design signature (735): route=740600832 fixed_route=1194178699 flt_obj=0 vio=1677810764 swire=282492057 shield_wire=1 net_attr=1825304905 dirty_area=0 del_dirty_area=0 cell=840258324 placement=87921018 pin_access=891065621 inst_pattern=1
[03/23 22:37:57   4613s] #	no debugging net set
[03/23 22:37:58   4613s] ### Time Record (DB Export) is uninstalled.
[03/23 22:37:58   4613s] ### Time Record (Post Callback) is installed.
[03/23 22:37:58   4613s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:37:58   4613s] #
[03/23 22:37:58   4613s] #globalDetailRoute statistics:
[03/23 22:37:58   4613s] #Cpu time = 00:03:23
[03/23 22:37:58   4613s] #Elapsed time = 00:02:01
[03/23 22:37:58   4613s] #Increased memory = -222.73 (MB)
[03/23 22:37:58   4613s] #Total memory = 2918.28 (MB)
[03/23 22:37:58   4613s] #Peak memory = 3593.68 (MB)
[03/23 22:37:58   4613s] #Number of warnings = 5
[03/23 22:37:58   4613s] #Total number of warnings = 47
[03/23 22:37:58   4613s] #Number of fails = 0
[03/23 22:37:58   4613s] #Total number of fails = 0
[03/23 22:37:58   4613s] #Complete globalDetailRoute on Thu Mar 23 22:37:58 2023
[03/23 22:37:58   4613s] #
[03/23 22:37:58   4613s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:37:58   4613s] ### 
[03/23 22:37:58   4613s] ###   Scalability Statistics
[03/23 22:37:58   4613s] ### 
[03/23 22:37:58   4613s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:37:58   4613s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 22:37:58   4613s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:37:58   4613s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:37:58   4613s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:37:58   4613s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:37:58   4613s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:37:58   4613s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:37:58   4613s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 22:37:58   4613s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:37:58   4613s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[03/23 22:37:58   4613s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 22:37:58   4613s] ###   Detail Routing                |        00:03:13|        00:01:57|             1.6|
[03/23 22:37:58   4613s] ###   Antenna Fixing                |        00:00:02|        00:00:01|             1.0|
[03/23 22:37:58   4613s] ###   Post Route Via Swapping       |        00:00:03|        00:00:01|             1.0|
[03/23 22:37:58   4613s] ###   Entire Command                |        00:03:23|        00:02:01|             1.7|
[03/23 22:37:58   4613s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:37:58   4613s] ### 
[03/23 22:37:58   4613s] *** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:03:22.9/0:02:01.0 (1.7), totSession cpu/real = 1:16:53.3/0:35:12.8 (2.2), mem = 4220.4M
[03/23 22:37:58   4613s] 
[03/23 22:37:58   4613s] =============================================================================================
[03/23 22:37:58   4613s]  Step TAT Report : EcoRoute #1 / optDesign #5                                   21.14-s109_1
[03/23 22:37:58   4613s] =============================================================================================
[03/23 22:37:58   4613s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:37:58   4613s] ---------------------------------------------------------------------------------------------
[03/23 22:37:58   4613s] [ GlobalRoute            ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:01.0    1.9
[03/23 22:37:58   4613s] [ DetailRoute            ]      1   0:01:57.4  (  97.0 % )     0:01:57.4 /  0:03:13.4    1.6
[03/23 22:37:58   4613s] [ MISC                   ]          0:00:03.1  (   2.6 % )     0:00:03.1 /  0:00:08.5    2.7
[03/23 22:37:58   4613s] ---------------------------------------------------------------------------------------------
[03/23 22:37:58   4613s]  EcoRoute #1 TOTAL                  0:02:01.0  ( 100.0 % )     0:02:01.0 /  0:03:22.9    1.7
[03/23 22:37:58   4613s] ---------------------------------------------------------------------------------------------
[03/23 22:37:58   4613s] 
[03/23 22:37:58   4613s] **optDesign ... cpu = 0:05:14, real = 0:02:38, mem = 2901.4M, totSessionCpu=1:16:53 **
[03/23 22:37:58   4613s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 22:37:58   4613s] **INFO: flowCheckPoint #21 PostEcoSummary
[03/23 22:37:58   4613s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:37:58   4613s] 
[03/23 22:37:58   4613s] Trim Metal Layers:
[03/23 22:37:58   4613s] LayerId::1 widthSet size::1
[03/23 22:37:58   4613s] LayerId::2 widthSet size::1
[03/23 22:37:58   4613s] LayerId::3 widthSet size::1
[03/23 22:37:58   4613s] LayerId::4 widthSet size::1
[03/23 22:37:58   4613s] LayerId::5 widthSet size::1
[03/23 22:37:58   4613s] LayerId::6 widthSet size::1
[03/23 22:37:58   4613s] LayerId::7 widthSet size::1
[03/23 22:37:58   4613s] LayerId::8 widthSet size::1
[03/23 22:37:58   4613s] eee: pegSigSF::1.070000
[03/23 22:37:58   4613s] Initializing multi-corner resistance tables ...
[03/23 22:37:58   4613s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:37:58   4613s] eee: l::2 avDens::0.410384 usedTrk::4542.946440 availTrk::11070.000000 sigTrk::4542.946440
[03/23 22:37:58   4613s] eee: l::3 avDens::0.216007 usedTrk::2449.515542 availTrk::11340.000000 sigTrk::2449.515542
[03/23 22:37:58   4613s] eee: l::4 avDens::0.236874 usedTrk::2643.512502 availTrk::11160.000000 sigTrk::2643.512502
[03/23 22:37:58   4613s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:37:58   4613s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:37:58   4613s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:37:58   4613s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:37:58   4613s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.401318 uaWl=1.000000 uaWlH=0.268258 aWlH=0.000000 lMod=0 pMax=0.872500 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:37:58   4613s] ### Net info: total nets: 3206
[03/23 22:37:58   4613s] ### Net info: dirty nets: 0
[03/23 22:37:58   4613s] ### Net info: marked as disconnected nets: 0
[03/23 22:37:58   4613s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:37:58   4613s] #num needed restored net=0
[03/23 22:37:58   4613s] #need_extraction net=0 (total=3206)
[03/23 22:37:58   4613s] ### Net info: fully routed nets: 3204
[03/23 22:37:58   4613s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:37:58   4613s] ### Net info: unrouted nets: 0
[03/23 22:37:58   4613s] ### Net info: re-extraction nets: 0
[03/23 22:37:58   4613s] ### Net info: ignored nets: 0
[03/23 22:37:58   4613s] ### Net info: skip routing nets: 0
[03/23 22:37:58   4613s] ### import design signature (736): route=737004660 fixed_route=737004660 flt_obj=0 vio=552142657 swire=282492057 shield_wire=1 net_attr=1517996503 dirty_area=0 del_dirty_area=0 cell=840258324 placement=87921018 pin_access=891065621 inst_pattern=1
[03/23 22:37:58   4613s] #Extract in post route mode
[03/23 22:37:58   4613s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:37:58   4613s] #Fast data preparation for tQuantus.
[03/23 22:37:58   4613s] #Start routing data preparation on Thu Mar 23 22:37:58 2023
[03/23 22:37:58   4613s] #
[03/23 22:37:58   4613s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:37:58   4613s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:37:58   4613s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:37:58   4613s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:37:58   4613s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:37:58   4613s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:37:58   4613s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:37:58   4613s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:37:58   4613s] #Regenerating Ggrids automatically.
[03/23 22:37:58   4613s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:37:58   4613s] #Using automatically generated G-grids.
[03/23 22:37:58   4613s] #Done routing data preparation.
[03/23 22:37:58   4613s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2910.79 (MB), peak = 3593.68 (MB)
[03/23 22:37:58   4614s] #Start routing data preparation on Thu Mar 23 22:37:58 2023
[03/23 22:37:58   4614s] #
[03/23 22:37:58   4614s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:37:58   4614s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:37:58   4614s] #Voltage range [0.000 - 1.200] has 3204 nets.
[03/23 22:37:58   4614s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:37:58   4614s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:37:58   4614s] #Build and mark too close pins for the same net.
[03/23 22:37:58   4614s] #Regenerating Ggrids automatically.
[03/23 22:37:58   4614s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:37:58   4614s] #Using automatically generated G-grids.
[03/23 22:37:58   4614s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:37:58   4614s] #Done routing data preparation.
[03/23 22:37:58   4614s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2916.41 (MB), peak = 3593.68 (MB)
[03/23 22:37:58   4614s] #
[03/23 22:37:58   4614s] #Start tQuantus RC extraction...
[03/23 22:37:58   4614s] #Start building rc corner(s)...
[03/23 22:37:58   4614s] #Number of RC Corner = 1
[03/23 22:37:58   4614s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:37:58   4614s] #M1 -> M1 (1)
[03/23 22:37:58   4614s] #M2 -> M2 (2)
[03/23 22:37:58   4614s] #M3 -> M3 (3)
[03/23 22:37:58   4614s] #M4 -> M4 (4)
[03/23 22:37:58   4614s] #M5 -> M5 (5)
[03/23 22:37:58   4614s] #M6 -> M6 (6)
[03/23 22:37:58   4614s] #MQ -> MQ (7)
[03/23 22:37:58   4614s] #LM -> LM (8)
[03/23 22:37:58   4614s] #SADV-On
[03/23 22:37:58   4614s] # Corner(s) : 
[03/23 22:37:58   4614s] #rc-typ [25.00]
[03/23 22:37:59   4614s] # Corner id: 0
[03/23 22:37:59   4614s] # Layout Scale: 1.000000
[03/23 22:37:59   4614s] # Has Metal Fill model: yes
[03/23 22:37:59   4614s] # Temperature was set
[03/23 22:37:59   4614s] # Temperature : 25.000000
[03/23 22:37:59   4614s] # Ref. Temp   : 25.000000
[03/23 22:37:59   4614s] #SADV-Off
[03/23 22:37:59   4614s] #total pattern=120 [8, 324]
[03/23 22:37:59   4614s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:37:59   4614s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:37:59   4614s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:37:59   4614s] #number model r/c [1,1] [8,324] read
[03/23 22:37:59   4614s] #0 rcmodel(s) requires rebuild
[03/23 22:37:59   4614s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2917.14 (MB), peak = 3593.68 (MB)
[03/23 22:37:59   4614s] #Start building rc corner(s)...
[03/23 22:37:59   4614s] #Number of RC Corner = 1
[03/23 22:37:59   4614s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:37:59   4614s] #M1 -> M1 (1)
[03/23 22:37:59   4614s] #M2 -> M2 (2)
[03/23 22:37:59   4614s] #M3 -> M3 (3)
[03/23 22:37:59   4614s] #M4 -> M4 (4)
[03/23 22:37:59   4614s] #M5 -> M5 (5)
[03/23 22:37:59   4614s] #M6 -> M6 (6)
[03/23 22:37:59   4614s] #MQ -> MQ (7)
[03/23 22:37:59   4614s] #LM -> LM (8)
[03/23 22:37:59   4614s] #SADV-On
[03/23 22:37:59   4614s] # Corner(s) : 
[03/23 22:37:59   4614s] #rc-typ [25.00]
[03/23 22:38:00   4615s] # Corner id: 0
[03/23 22:38:00   4615s] # Layout Scale: 1.000000
[03/23 22:38:00   4615s] # Has Metal Fill model: yes
[03/23 22:38:00   4615s] # Temperature was set
[03/23 22:38:00   4615s] # Temperature : 25.000000
[03/23 22:38:00   4615s] # Ref. Temp   : 25.000000
[03/23 22:38:00   4615s] #SADV-Off
[03/23 22:38:00   4615s] #total pattern=120 [8, 324]
[03/23 22:38:00   4615s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:38:00   4615s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:38:00   4615s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:38:00   4615s] #number model r/c [1,1] [8,324] read
[03/23 22:38:00   4615s] #0 rcmodel(s) requires rebuild
[03/23 22:38:00   4615s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2916.49 (MB), peak = 3593.68 (MB)
[03/23 22:38:00   4615s] #Finish check_net_pin_list step Enter extract
[03/23 22:38:00   4615s] #Start init net ripin tree building
[03/23 22:38:00   4615s] #Finish init net ripin tree building
[03/23 22:38:00   4615s] #Cpu time = 00:00:00
[03/23 22:38:00   4615s] #Elapsed time = 00:00:00
[03/23 22:38:00   4615s] #Increased memory = 0.00 (MB)
[03/23 22:38:00   4615s] #Total memory = 2916.49 (MB)
[03/23 22:38:00   4615s] #Peak memory = 3593.68 (MB)
[03/23 22:38:00   4615s] #Using multithreading with 6 threads.
[03/23 22:38:00   4615s] #begin processing metal fill model file
[03/23 22:38:00   4615s] #end processing metal fill model file
[03/23 22:38:00   4615s] #Length limit = 200 pitches
[03/23 22:38:00   4615s] #opt mode = 2
[03/23 22:38:00   4615s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:38:00   4615s] #Start generate extraction boxes.
[03/23 22:38:00   4615s] #
[03/23 22:38:00   4615s] #Extract using 30 x 30 Hboxes
[03/23 22:38:00   4615s] #3x4 initial hboxes
[03/23 22:38:00   4615s] #Use area based hbox pruning.
[03/23 22:38:00   4615s] #0/0 hboxes pruned.
[03/23 22:38:00   4615s] #Complete generating extraction boxes.
[03/23 22:38:00   4615s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.10GHz 12288KB Cache 12CPU...
[03/23 22:38:00   4615s] #Process 0 special clock nets for rc extraction
[03/23 22:38:00   4615s] #Total 3204 nets were built. 2433 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:38:01   4618s] #Run Statistics for Extraction:
[03/23 22:38:01   4618s] #   Cpu time = 00:00:03, elapsed time = 00:00:02 .
[03/23 22:38:01   4618s] #   Increased memory =    48.54 (MB), total memory =  2965.05 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:01   4618s] #Register nets and terms for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d
[03/23 22:38:02   4618s] #Finish registering nets and terms for rcdb.
[03/23 22:38:02   4618s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2923.88 (MB), peak = 3593.68 (MB)
[03/23 22:38:02   4618s] #RC Statistics: 20628 Res, 13284 Ground Cap, 44671 XCap (Edge to Edge)
[03/23 22:38:02   4618s] #RC V/H edge ratio: 0.05, Avg V/H Edge Length: 1157.15 (8544), Avg L-Edge Length: 21887.83 (9320)
[03/23 22:38:02   4618s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d.
[03/23 22:38:02   4618s] #Start writing RC data.
[03/23 22:38:02   4618s] #Finish writing RC data
[03/23 22:38:02   4618s] #Finish writing rcdb with 23832 nodes, 20628 edges, and 132054 xcaps
[03/23 22:38:02   4618s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2920.68 (MB), peak = 3593.68 (MB)
[03/23 22:38:02   4618s] Restoring parasitic data from file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d' ...
[03/23 22:38:02   4618s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d' for reading (mem: 4267.137M)
[03/23 22:38:02   4618s] Reading RCDB with compressed RC data.
[03/23 22:38:02   4618s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d' for content verification (mem: 4267.137M)
[03/23 22:38:02   4618s] Reading RCDB with compressed RC data.
[03/23 22:38:02   4618s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d': 0 access done (mem: 4267.137M)
[03/23 22:38:02   4618s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d': 0 access done (mem: 4267.137M)
[03/23 22:38:02   4618s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4267.137M)
[03/23 22:38:02   4618s] Following multi-corner parasitics specified:
[03/23 22:38:02   4618s] 	/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d (rcdb)
[03/23 22:38:02   4618s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d' for reading (mem: 4267.137M)
[03/23 22:38:02   4618s] Reading RCDB with compressed RC data.
[03/23 22:38:02   4618s] 		Cell PE_top has rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d specified
[03/23 22:38:02   4618s] Cell PE_top, hinst 
[03/23 22:38:02   4618s] processing rcdb (/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:38:02   4618s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_3jJ9jr.rcdb.d': 0 access done (mem: 4283.137M)
[03/23 22:38:02   4618s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4267.137M)
[03/23 22:38:02   4618s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_3qKmvU.rcdb.d/PE_top.rcdb.d' for reading (mem: 4267.137M)
[03/23 22:38:02   4618s] Reading RCDB with compressed RC data.
[03/23 22:38:02   4619s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_3qKmvU.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4267.137M)
[03/23 22:38:02   4619s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4267.137M)
[03/23 22:38:02   4619s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4267.137M)
[03/23 22:38:02   4619s] #
[03/23 22:38:02   4619s] #Restore RCDB.
[03/23 22:38:02   4619s] #
[03/23 22:38:02   4619s] #Complete tQuantus RC extraction.
[03/23 22:38:02   4619s] #Cpu time = 00:00:05
[03/23 22:38:02   4619s] #Elapsed time = 00:00:04
[03/23 22:38:02   4619s] #Increased memory = 4.27 (MB)
[03/23 22:38:02   4619s] #Total memory = 2920.68 (MB)
[03/23 22:38:02   4619s] #Peak memory = 3593.68 (MB)
[03/23 22:38:02   4619s] #
[03/23 22:38:02   4619s] #2433 inserted nodes are removed
[03/23 22:38:02   4619s] ### export design design signature (738): route=850037004 fixed_route=850037004 flt_obj=0 vio=552142657 swire=282492057 shield_wire=1 net_attr=1946332306 dirty_area=0 del_dirty_area=0 cell=840258324 placement=87921018 pin_access=891065621 inst_pattern=1
[03/23 22:38:03   4619s] #	no debugging net set
[03/23 22:38:03   4619s] #Start Inst Signature in MT(0)
[03/23 22:38:03   4619s] #Start Net Signature in MT(60825932)
[03/23 22:38:03   4619s] #Calculate SNet Signature in MT (100249136)
[03/23 22:38:03   4619s] #Run time and memory report for RC extraction:
[03/23 22:38:03   4619s] #RC extraction running on  Xeon 4.08GHz 12288KB Cache 12CPU.
[03/23 22:38:03   4619s] #Run Statistics for snet signature:
[03/23 22:38:03   4619s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.21/6, scale score = 0.20.
[03/23 22:38:03   4619s] #    Increased memory =    -0.02 (MB), total memory =  2906.47 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:03   4619s] #Run Statistics for Net Final Signature:
[03/23 22:38:03   4619s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:38:03   4619s] #   Increased memory =     0.00 (MB), total memory =  2906.49 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:03   4619s] #Run Statistics for Net launch:
[03/23 22:38:03   4619s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.74/6, scale score = 0.79.
[03/23 22:38:03   4619s] #    Increased memory =     0.02 (MB), total memory =  2906.49 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:03   4619s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:38:03   4619s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:38:03   4619s] #   Increased memory =     0.00 (MB), total memory =  2906.47 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:03   4619s] #Run Statistics for net signature:
[03/23 22:38:03   4619s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.47/6, scale score = 0.58.
[03/23 22:38:03   4619s] #    Increased memory =     0.02 (MB), total memory =  2906.49 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:03   4619s] #Run Statistics for inst signature:
[03/23 22:38:03   4619s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.43/6, scale score = 0.24.
[03/23 22:38:03   4619s] #    Increased memory =    -0.39 (MB), total memory =  2906.47 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:03   4619s] **optDesign ... cpu = 0:05:20, real = 0:02:43, mem = 2906.5M, totSessionCpu=1:17:00 **
[03/23 22:38:03   4619s] Starting delay calculation for Setup views
[03/23 22:38:03   4619s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:38:03   4619s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:38:03   4619s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:38:03   4619s] #################################################################################
[03/23 22:38:03   4619s] # Design Stage: PostRoute
[03/23 22:38:03   4619s] # Design Name: PE_top
[03/23 22:38:03   4619s] # Design Mode: 130nm
[03/23 22:38:03   4619s] # Analysis Mode: MMMC OCV 
[03/23 22:38:03   4619s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:38:03   4619s] # Signoff Settings: SI On 
[03/23 22:38:03   4619s] #################################################################################
[03/23 22:38:03   4619s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[03/23 22:38:03   4619s] Setting infinite Tws ...
[03/23 22:38:03   4619s] First Iteration Infinite Tw... 
[03/23 22:38:03   4620s] Calculate early delays in OCV mode...
[03/23 22:38:03   4620s] Calculate late delays in OCV mode...
[03/23 22:38:03   4620s] Start delay calculation (fullDC) (6 T). (MEM=4244.75)
[03/23 22:38:03   4620s] End AAE Lib Interpolated Model. (MEM=4256.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:03   4620s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_3qKmvU.rcdb.d/PE_top.rcdb.d' for reading (mem: 4256.363M)
[03/23 22:38:03   4620s] Reading RCDB with compressed RC data.
[03/23 22:38:03   4620s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4256.4M)
[03/23 22:38:03   4620s] AAE_INFO: 6 threads acquired from CTE.
[03/23 22:38:03   4621s] Total number of fetched objects 3204
[03/23 22:38:03   4621s] AAE_INFO-618: Total number of nets in the design is 3206,  100.0 percent of the nets selected for SI analysis
[03/23 22:38:03   4621s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:03   4621s] End delay calculation. (MEM=4526.54 CPU=0:00:01.3 REAL=0:00:00.0)
[03/23 22:38:03   4621s] End delay calculation (fullDC). (MEM=4526.54 CPU=0:00:01.4 REAL=0:00:00.0)
[03/23 22:38:03   4621s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 4526.5M) ***
[03/23 22:38:03   4621s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4518.5M)
[03/23 22:38:03   4621s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:38:03   4621s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4518.5M)
[03/23 22:38:03   4621s] Starting SI iteration 2
[03/23 22:38:03   4621s] Calculate early delays in OCV mode...
[03/23 22:38:03   4621s] Calculate late delays in OCV mode...
[03/23 22:38:03   4621s] Start delay calculation (fullDC) (6 T). (MEM=4353.69)
[03/23 22:38:03   4621s] End AAE Lib Interpolated Model. (MEM=4353.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:04   4622s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 2. 
[03/23 22:38:04   4622s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 3204. 
[03/23 22:38:04   4622s] Total number of fetched objects 3204
[03/23 22:38:04   4622s] AAE_INFO-618: Total number of nets in the design is 3206,  32.6 percent of the nets selected for SI analysis
[03/23 22:38:04   4622s] End delay calculation. (MEM=4609.77 CPU=0:00:00.9 REAL=0:00:01.0)
[03/23 22:38:04   4622s] End delay calculation (fullDC). (MEM=4609.77 CPU=0:00:01.0 REAL=0:00:01.0)
[03/23 22:38:04   4622s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4609.8M) ***
[03/23 22:38:04   4623s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:01.0 totSessionCpu=1:17:03 mem=4615.8M)
[03/23 22:38:04   4623s] End AAE Lib Interpolated Model. (MEM=4615.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:04   4623s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4615.8M, EPOCH TIME: 1679625484.385460
[03/23 22:38:04   4623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:04   4623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:04   4623s] 
[03/23 22:38:04   4623s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:04   4623s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.021, MEM:4647.8M, EPOCH TIME: 1679625484.406415
[03/23 22:38:04   4623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:04   4623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:04   4623s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.436  | -1.256  | -1.436  |
|           TNS (ns):| -31.701 | -18.582 | -13.192 |
|    Violating Paths:|   55    |   43    |   15    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.090   |      2 (2)       |
|   max_tran     |      2 (4)       |   -1.710   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      1 (1)       |    -68     |      1 (1)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4646.3M, EPOCH TIME: 1679625484.530084
[03/23 22:38:04   4623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:04   4623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:04   4623s] 
[03/23 22:38:04   4623s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:04   4623s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.018, MEM:4647.8M, EPOCH TIME: 1679625484.548093
[03/23 22:38:04   4623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:04   4623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:04   4623s] Density: 34.355%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:24, real = 0:02:44, mem = 3130.0M, totSessionCpu=1:17:03 **
[03/23 22:38:04   4623s] Executing marking Critical Nets1
[03/23 22:38:04   4623s] **INFO: flowCheckPoint #22 OptimizationRecovery
[03/23 22:38:04   4623s] *** Timing NOT met, worst failing slack is -1.436
[03/23 22:38:04   4623s] *** Check timing (0:00:00.0)
[03/23 22:38:04   4623s] VT info 8.01024641873 5
[03/23 22:38:04   4623s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 22:38:04   4623s] Running postRoute recovery in postEcoRoute mode
[03/23 22:38:04   4623s] **optDesign ... cpu = 0:05:24, real = 0:02:44, mem = 3130.0M, totSessionCpu=1:17:03 **
[03/23 22:38:04   4623s]   Timing/DRV Snapshot: (TGT)
[03/23 22:38:04   4623s]      Weighted WNS: -1.324
[03/23 22:38:04   4623s]       All  PG WNS: -1.486
[03/23 22:38:04   4623s]       High PG WNS: -1.306
[03/23 22:38:04   4623s]       All  PG TNS: -31.701
[03/23 22:38:04   4623s]       High PG TNS: -18.582
[03/23 22:38:04   4623s]       Low  PG TNS: -13.192
[03/23 22:38:04   4623s]          Tran DRV: 2 (2)
[03/23 22:38:04   4623s]           Cap DRV: 2 (2)
[03/23 22:38:04   4623s]        Fanout DRV: 0 (18)
[03/23 22:38:04   4623s]            Glitch: 0 (0)
[03/23 22:38:04   4623s]    Category Slack: { [L, -1.486] [H, -1.306] }
[03/23 22:38:04   4623s] 
[03/23 22:38:04   4623s] Checking setup slack degradation ...
[03/23 22:38:04   4623s] 
[03/23 22:38:04   4623s] Recovery Manager:
[03/23 22:38:04   4623s]   Low  Effort WNS Jump: 0.735 (REF: -0.751, TGT: -1.486, Threshold: 0.150) - Trigger
[03/23 22:38:04   4623s]   High Effort WNS Jump: 0.554 (REF: -0.751, TGT: -1.306, Threshold: 0.075) - Trigger
[03/23 22:38:04   4623s]   Low  Effort TNS Jump: 22.649 (REF: -9.052, TGT: -31.701, Threshold: 10.000) - Trigger
[03/23 22:38:04   4623s]   High Effort TNS Jump: 9.891 (REF: -8.691, TGT: -18.582, Threshold: 5.000) - Skip
[03/23 22:38:04   4623s] 
[03/23 22:38:04   4623s] Checking DRV degradation...
[03/23 22:38:04   4623s] 
[03/23 22:38:04   4623s] Recovery Manager:
[03/23 22:38:04   4623s]     Tran DRV degradation : 2 (0 -> 2, Margin 10) - Skip
[03/23 22:38:04   4623s]      Cap DRV degradation : 2 (0 -> 2, Margin 10) - Skip
[03/23 22:38:04   4623s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:38:04   4623s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:38:04   4623s] 
[03/23 22:38:04   4623s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:38:04   4623s] Begin: GigaOpt WNS recovery
[03/23 22:38:04   4623s] Begin: GigaOpt Optimization in WNS mode (Recovery)
[03/23 22:38:04   4623s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -postEco -nativePathGroupFlow -categoryTargetSlacks {  0 -7512 1 -7512 }
[03/23 22:38:04   4623s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:38:04   4623s] End AAE Lib Interpolated Model. (MEM=4551.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:04   4623s] *** WnsOpt #2 [begin] (optDesign #5) : totSession cpu/real = 1:17:03.4/0:35:19.3 (2.2), mem = 4551.5M
[03/23 22:38:04   4623s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.34
[03/23 22:38:04   4623s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:38:04   4623s] ### Creating PhyDesignMc. totSessionCpu=1:17:03 mem=4551.5M
[03/23 22:38:04   4623s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:38:04   4623s] OPERPROF: Starting DPlace-Init at level 1, MEM:4551.5M, EPOCH TIME: 1679625484.659124
[03/23 22:38:04   4623s] Processing tracks to init pin-track alignment.
[03/23 22:38:04   4623s] z: 2, totalTracks: 1
[03/23 22:38:04   4623s] z: 4, totalTracks: 1
[03/23 22:38:04   4623s] z: 6, totalTracks: 1
[03/23 22:38:04   4623s] z: 8, totalTracks: 1
[03/23 22:38:04   4623s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:38:04   4623s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4551.5M, EPOCH TIME: 1679625484.664642
[03/23 22:38:04   4623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:04   4623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:04   4623s] 
[03/23 22:38:04   4623s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:04   4623s] 
[03/23 22:38:04   4623s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:38:04   4623s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.024, MEM:4552.9M, EPOCH TIME: 1679625484.689088
[03/23 22:38:04   4623s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4552.9M, EPOCH TIME: 1679625484.689246
[03/23 22:38:04   4623s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:4552.9M, EPOCH TIME: 1679625484.692092
[03/23 22:38:04   4623s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4552.9MB).
[03/23 22:38:04   4623s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.034, MEM:4552.9M, EPOCH TIME: 1679625484.692961
[03/23 22:38:04   4623s] TotalInstCnt at PhyDesignMc Initialization: 3137
[03/23 22:38:04   4623s] ### Creating PhyDesignMc, finished. totSessionCpu=1:17:04 mem=4552.9M
[03/23 22:38:04   4623s] #optDebug: Start CG creation (mem=4552.9M)
[03/23 22:38:04   4623s]  ...initializing CG  maxDriveDist 1648.410000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 164.841000 
[03/23 22:38:04   4623s] (cpu=0:00:00.1, mem=4552.9M)
[03/23 22:38:04   4623s]  ...processing cgPrt (cpu=0:00:00.1, mem=4552.9M)
[03/23 22:38:04   4623s]  ...processing cgEgp (cpu=0:00:00.1, mem=4552.9M)
[03/23 22:38:04   4623s]  ...processing cgPbk (cpu=0:00:00.1, mem=4552.9M)
[03/23 22:38:04   4623s]  ...processing cgNrb(cpu=0:00:00.1, mem=4552.9M)
[03/23 22:38:04   4623s]  ...processing cgObs (cpu=0:00:00.1, mem=4552.9M)
[03/23 22:38:04   4623s]  ...processing cgCon (cpu=0:00:00.1, mem=4552.9M)
[03/23 22:38:04   4623s]  ...processing cgPdm (cpu=0:00:00.1, mem=4552.9M)
[03/23 22:38:04   4623s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4552.9M)
[03/23 22:38:04   4623s] ### Creating RouteCongInterface, started
[03/23 22:38:04   4623s] ### Creating RouteCongInterface, finished
[03/23 22:38:05   4623s] *info: 31 clock nets excluded
[03/23 22:38:05   4623s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.7
[03/23 22:38:05   4623s] PathGroup :  reg2reg  TargetSlack : -0.7012 
[03/23 22:38:05   4623s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:38:05   4623s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:38:05   4623s] ** GigaOpt Optimizer WNS Slack -1.436 TNS Slack -31.701 Density 34.35
[03/23 22:38:05   4623s] Optimizer WNS Pass 0
[03/23 22:38:05   4623s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.436|-13.192|
|reg2reg   |-1.256|-18.582|
|HEPG      |-1.256|-18.582|
|All Paths |-1.436|-31.701|
+----------+------+-------+

[03/23 22:38:05   4623s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4749.4M, EPOCH TIME: 1679625485.167803
[03/23 22:38:05   4623s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4749.4M, EPOCH TIME: 1679625485.167907
[03/23 22:38:05   4623s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:38:05   4624s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:38:05   4624s] Active Path Group: reg2reg  
[03/23 22:38:05   4624s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:05   4624s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:38:05   4624s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:05   4624s] |  -1.256|   -1.436| -18.582|  -31.701|   34.35%|   0:00:00.0| 4749.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:05   4624s] |  -1.174|   -1.436| -17.995|  -31.113|   34.36%|   0:00:00.0| 4888.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:06   4627s] |  -1.031|   -1.436| -16.736|  -29.854|   34.38%|   0:00:01.0| 4921.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:06   4627s] |  -1.016|   -1.436| -16.760|  -29.878|   34.37%|   0:00:00.0| 4921.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:06   4627s] |  -1.004|   -1.436| -16.666|  -29.784|   34.37%|   0:00:00.0| 4921.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:06   4628s] |  -0.994|   -1.436| -16.545|  -29.663|   34.38%|   0:00:00.0| 4921.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:07   4630s] |  -0.985|   -1.436| -16.496|  -29.614|   34.41%|   0:00:01.0| 4921.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:07   4630s] |  -0.982|   -1.436| -16.425|  -29.543|   34.40%|   0:00:00.0| 4921.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:07   4631s] |  -0.977|   -1.436| -16.411|  -29.529|   34.40%|   0:00:00.0| 4944.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:07   4632s] |  -0.969|   -1.436| -14.282|  -27.400|   34.40%|   0:00:00.0| 4946.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:08   4633s] |  -0.949|   -1.436| -14.243|  -27.361|   34.40%|   0:00:01.0| 4946.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:08   4635s] |  -0.922|   -1.436| -14.045|  -27.163|   34.40%|   0:00:00.0| 4946.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:09   4638s] |  -0.908|   -1.436| -13.892|  -27.010|   34.41%|   0:00:01.0| 4946.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:09   4639s] |  -0.899|   -1.436| -13.849|  -26.967|   34.40%|   0:00:00.0| 4946.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:10   4641s] |  -0.890|   -1.436| -13.780|  -26.899|   34.40%|   0:00:01.0| 4946.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:10   4645s] |  -0.889|   -1.436| -13.772|  -26.890|   34.40%|   0:00:00.0| 4946.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:11   4647s] |  -0.889|   -1.436| -13.772|  -26.890|   34.40%|   0:00:01.0| 4946.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:11   4647s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s] *** Finish Core Optimize Step (cpu=0:00:22.9 real=0:00:06.0 mem=4946.6M) ***
[03/23 22:38:11   4647s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:38:11   4647s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:38:11   4647s]   Timing Snapshot: (TGT)
[03/23 22:38:11   4647s]      Weighted WNS: -0.994
[03/23 22:38:11   4647s]       All  PG WNS: -1.486
[03/23 22:38:11   4647s]       High PG WNS: -0.939
[03/23 22:38:11   4647s]       All  PG TNS: -26.890
[03/23 22:38:11   4647s]       High PG TNS: -13.772
[03/23 22:38:11   4647s]       Low  PG TNS: -13.192
[03/23 22:38:11   4647s]    Category Slack: { [L, -1.486] [H, -0.939] }
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s] Checking setup slack degradation ...
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s] Recovery Manager:
[03/23 22:38:11   4647s]   Low  Effort WNS Jump: 0.735 (REF: -0.751, TGT: -1.486, Threshold: 0.150) - Trigger
[03/23 22:38:11   4647s]   High Effort WNS Jump: 0.188 (REF: -0.751, TGT: -0.939, Threshold: 0.075) - Trigger
[03/23 22:38:11   4647s]   Low  Effort TNS Jump: 17.839 (REF: -9.052, TGT: -26.890, Threshold: 10.000) - Trigger
[03/23 22:38:11   4647s]   High Effort TNS Jump: 5.081 (REF: -8.691, TGT: -13.772, Threshold: 5.000) - Skip
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s] Active Path Group: default 
[03/23 22:38:11   4647s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:11   4647s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:38:11   4647s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:11   4647s] |  -1.436|   -1.436| -13.192|  -26.890|   34.40%|   0:00:00.0| 4946.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:38:11   4647s] |        |         |        |         |         |            |        |             |         | _r_REG693_S1/D                                     |
[03/23 22:38:11   4647s] |  -0.296|   -0.889|  -1.656|  -15.354|   34.41%|   0:00:00.0| 4946.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:38:11   4647s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:38:11   4647s] |  -0.296|   -0.889|  -1.655|  -15.354|   34.41%|   0:00:00.0| 4946.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:38:11   4647s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:38:11   4647s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4946.6M) ***
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s] *** Finished Optimize Step Cumulative (cpu=0:00:23.0 real=0:00:06.0 mem=4946.6M) ***
[03/23 22:38:11   4647s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296| -1.655|
|reg2reg   |-0.889|-13.772|
|HEPG      |-0.889|-13.772|
|All Paths |-0.889|-15.354|
+----------+------+-------+

[03/23 22:38:11   4647s] ** GigaOpt Optimizer WNS Slack -0.889 TNS Slack -15.354 Density 34.41
[03/23 22:38:11   4647s] Update Timing Windows (Threshold 0.023) ...
[03/23 22:38:11   4647s] Re Calculate Delays on 12 Nets
[03/23 22:38:11   4647s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296| -1.655|
|reg2reg   |-0.889|-13.775|
|HEPG      |-0.889|-13.775|
|All Paths |-0.889|-15.357|
+----------+------+-------+

[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s] *** Finish Post Route Setup Fixing (cpu=0:00:23.3 real=0:00:06.0 mem=4946.6M) ***
[03/23 22:38:11   4647s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.7
[03/23 22:38:11   4647s] Total-nets :: 3207, Stn-nets :: 11, ratio :: 0.343 %, Total-len 339846, Stn-len 3419.1
[03/23 22:38:11   4647s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4786.8M, EPOCH TIME: 1679625491.224294
[03/23 22:38:11   4647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3140).
[03/23 22:38:11   4647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:11   4647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:11   4647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:11   4647s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.039, REAL:0.028, MEM:4482.6M, EPOCH TIME: 1679625491.251859
[03/23 22:38:11   4647s] TotalInstCnt at PhyDesignMc Destruction: 3140
[03/23 22:38:11   4647s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.34
[03/23 22:38:11   4647s] *** WnsOpt #2 [finish] (optDesign #5) : cpu/real = 0:00:23.8/0:00:06.6 (3.6), totSession cpu/real = 1:17:27.3/0:35:25.9 (2.2), mem = 4482.6M
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s] =============================================================================================
[03/23 22:38:11   4647s]  Step TAT Report : WnsOpt #2 / optDesign #5                                     21.14-s109_1
[03/23 22:38:11   4647s] =============================================================================================
[03/23 22:38:11   4647s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:38:11   4647s] ---------------------------------------------------------------------------------------------
[03/23 22:38:11   4647s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:38:11   4647s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:11   4647s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 22:38:11   4647s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:11   4647s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.1
[03/23 22:38:11   4647s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 22:38:11   4647s] [ TransformInit          ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:38:11   4647s] [ OptimizationStep       ]      2   0:00:00.1  (   0.9 % )     0:00:05.9 /  0:00:23.0    3.9
[03/23 22:38:11   4647s] [ OptSingleIteration     ]     20   0:00:00.0  (   0.6 % )     0:00:05.9 /  0:00:22.9    3.9
[03/23 22:38:11   4647s] [ OptGetWeight           ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 22:38:11   4647s] [ OptEval                ]     20   0:00:05.5  (  84.0 % )     0:00:05.5 /  0:00:22.5    4.1
[03/23 22:38:11   4647s] [ OptCommit              ]     20   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 22:38:11   4647s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:38:11   4647s] [ IncrDelayCalc          ]     91   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:38:11   4647s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 22:38:11   4647s] [ SetupOptGetWorkingSet  ]     51   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 22:38:11   4647s] [ SetupOptGetActiveNode  ]     51   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:11   4647s] [ SetupOptSlackGraph     ]     20   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:11   4647s] [ IncrTimingUpdate       ]     25   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.2    2.1
[03/23 22:38:11   4647s] [ MISC                   ]          0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.2    1.9
[03/23 22:38:11   4647s] ---------------------------------------------------------------------------------------------
[03/23 22:38:11   4647s]  WnsOpt #2 TOTAL                    0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:23.8    3.6
[03/23 22:38:11   4647s] ---------------------------------------------------------------------------------------------
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:38:11   4647s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4482.6M, EPOCH TIME: 1679625491.254582
[03/23 22:38:11   4647s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4482.6M, EPOCH TIME: 1679625491.254678
[03/23 22:38:11   4647s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4482.6M, EPOCH TIME: 1679625491.254809
[03/23 22:38:11   4647s] Processing tracks to init pin-track alignment.
[03/23 22:38:11   4647s] z: 2, totalTracks: 1
[03/23 22:38:11   4647s] z: 4, totalTracks: 1
[03/23 22:38:11   4647s] z: 6, totalTracks: 1
[03/23 22:38:11   4647s] z: 8, totalTracks: 1
[03/23 22:38:11   4647s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:38:11   4647s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4482.6M, EPOCH TIME: 1679625491.259904
[03/23 22:38:11   4647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:11   4647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:38:11   4647s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.026, REAL:0.026, MEM:4475.3M, EPOCH TIME: 1679625491.285513
[03/23 22:38:11   4647s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4475.3M, EPOCH TIME: 1679625491.285643
[03/23 22:38:11   4647s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:4475.3M, EPOCH TIME: 1679625491.288077
[03/23 22:38:11   4647s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4475.3MB).
[03/23 22:38:11   4647s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.034, MEM:4475.3M, EPOCH TIME: 1679625491.289007
[03/23 22:38:11   4647s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.035, REAL:0.034, MEM:4475.3M, EPOCH TIME: 1679625491.289098
[03/23 22:38:11   4647s] TDRefine: refinePlace mode is spiral
[03/23 22:38:11   4647s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.22
[03/23 22:38:11   4647s] OPERPROF:   Starting RefinePlace at level 2, MEM:4475.3M, EPOCH TIME: 1679625491.289245
[03/23 22:38:11   4647s] *** Starting refinePlace (1:17:27 mem=4475.3M) ***
[03/23 22:38:11   4647s] Total net bbox length = 1.455e+05 (3.893e+04 1.065e+05) (ext = 3.747e+03)
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:11   4647s] (I)      Default pattern map key = PE_top_default.
[03/23 22:38:11   4647s] (I)      Default pattern map key = PE_top_default.
[03/23 22:38:11   4647s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4475.3M, EPOCH TIME: 1679625491.297930
[03/23 22:38:11   4647s] Starting refinePlace ...
[03/23 22:38:11   4647s] (I)      Default pattern map key = PE_top_default.
[03/23 22:38:11   4647s] One DDP V2 for no tweak run.
[03/23 22:38:11   4647s] (I)      Default pattern map key = PE_top_default.
[03/23 22:38:11   4647s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4539.3M, EPOCH TIME: 1679625491.307608
[03/23 22:38:11   4647s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:38:11   4647s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4539.3M, EPOCH TIME: 1679625491.307769
[03/23 22:38:11   4647s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4539.3M, EPOCH TIME: 1679625491.307949
[03/23 22:38:11   4647s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4539.3M, EPOCH TIME: 1679625491.308016
[03/23 22:38:11   4647s] DDP markSite nrRow 135 nrJob 135
[03/23 22:38:11   4647s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4539.3M, EPOCH TIME: 1679625491.308229
[03/23 22:38:11   4647s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4539.3M, EPOCH TIME: 1679625491.308320
[03/23 22:38:11   4647s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:38:11   4647s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4475.3MB) @(1:17:27 - 1:17:27).
[03/23 22:38:11   4647s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:38:11   4647s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:38:11   4647s] Move report: legalization moves 1 insts, mean move: 3.60 um, max move: 3.60 um spiral
[03/23 22:38:11   4647s] 	Max move on inst (accumulation0/POSTROUTEFE_PSBC599_n): (160.20, 338.20) --> (160.20, 334.60)
[03/23 22:38:11   4647s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:38:11   4647s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:38:11   4647s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4478.4MB) @(1:17:27 - 1:17:27).
[03/23 22:38:11   4647s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:38:11   4647s] Move report: Detail placement moves 1 insts, mean move: 3.60 um, max move: 3.60 um 
[03/23 22:38:11   4647s] 	Max move on inst (accumulation0/POSTROUTEFE_PSBC599_n): (160.20, 338.20) --> (160.20, 334.60)
[03/23 22:38:11   4647s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4478.4MB
[03/23 22:38:11   4647s] Statistics of distance of Instance movement in refine placement:
[03/23 22:38:11   4647s]   maximum (X+Y) =         3.60 um
[03/23 22:38:11   4647s]   inst (accumulation0/POSTROUTEFE_PSBC599_n) with max move: (160.2, 338.2) -> (160.2, 334.6)
[03/23 22:38:11   4647s]   mean    (X+Y) =         3.60 um
[03/23 22:38:11   4647s] Summary Report:
[03/23 22:38:11   4647s] Instances move: 1 (out of 3111 movable)
[03/23 22:38:11   4647s] Instances flipped: 0
[03/23 22:38:11   4647s] Mean displacement: 3.60 um
[03/23 22:38:11   4647s] Max displacement: 3.60 um (Instance: accumulation0/POSTROUTEFE_PSBC599_n) (160.2, 338.2) -> (160.2, 334.6)
[03/23 22:38:11   4647s] 	Length: 12 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX16TR
[03/23 22:38:11   4647s] Total instances moved : 1
[03/23 22:38:11   4647s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.180, REAL:0.107, MEM:4478.4M, EPOCH TIME: 1679625491.405069
[03/23 22:38:11   4647s] Total net bbox length = 1.454e+05 (3.893e+04 1.065e+05) (ext = 3.747e+03)
[03/23 22:38:11   4647s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4478.4MB
[03/23 22:38:11   4647s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4478.4MB) @(1:17:27 - 1:17:28).
[03/23 22:38:11   4647s] *** Finished refinePlace (1:17:28 mem=4478.4M) ***
[03/23 22:38:11   4647s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.22
[03/23 22:38:11   4647s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.190, REAL:0.117, MEM:4478.4M, EPOCH TIME: 1679625491.406666
[03/23 22:38:11   4647s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4478.4M, EPOCH TIME: 1679625491.406739
[03/23 22:38:11   4647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3140).
[03/23 22:38:11   4647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:11   4647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:11   4647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:11   4647s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.039, REAL:0.026, MEM:4475.4M, EPOCH TIME: 1679625491.432447
[03/23 22:38:11   4647s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.265, REAL:0.178, MEM:4475.4M, EPOCH TIME: 1679625491.432598
[03/23 22:38:11   4647s] End: GigaOpt Optimization in WNS mode
[03/23 22:38:11   4647s] End: GigaOpt WNS recovery
[03/23 22:38:11   4647s] Running post route harden opt
[03/23 22:38:11   4647s] Begin: GigaOpt harden opt (Recovery)
[03/23 22:38:11   4647s] GigaOpt Checkpoint: Internal hardenOpt -maxLocalDensity 1.0 -numThreads 6 -postRoute -nativePathGroupFlow -skipLowEffortCategoryOptimization
[03/23 22:38:11   4647s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:38:11   4647s] End AAE Lib Interpolated Model. (MEM=4475.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:11   4647s] *** HardenOpt #1 [begin] (optDesign #5) : totSession cpu/real = 1:17:27.6/0:35:26.1 (2.2), mem = 4475.4M
[03/23 22:38:11   4647s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.35
[03/23 22:38:11   4647s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:38:11   4647s] ### Creating PhyDesignMc. totSessionCpu=1:17:28 mem=4475.4M
[03/23 22:38:11   4647s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:38:11   4647s] OPERPROF: Starting DPlace-Init at level 1, MEM:4475.4M, EPOCH TIME: 1679625491.462941
[03/23 22:38:11   4647s] Processing tracks to init pin-track alignment.
[03/23 22:38:11   4647s] z: 2, totalTracks: 1
[03/23 22:38:11   4647s] z: 4, totalTracks: 1
[03/23 22:38:11   4647s] z: 6, totalTracks: 1
[03/23 22:38:11   4647s] z: 8, totalTracks: 1
[03/23 22:38:11   4647s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:38:11   4647s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4475.4M, EPOCH TIME: 1679625491.466903
[03/23 22:38:11   4647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:11   4647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:11   4647s] 
[03/23 22:38:11   4647s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:38:11   4647s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.025, MEM:4475.4M, EPOCH TIME: 1679625491.491617
[03/23 22:38:11   4647s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4475.4M, EPOCH TIME: 1679625491.491758
[03/23 22:38:11   4647s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:4475.4M, EPOCH TIME: 1679625491.494111
[03/23 22:38:11   4647s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4475.4MB).
[03/23 22:38:11   4647s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:4475.4M, EPOCH TIME: 1679625491.495221
[03/23 22:38:11   4647s] TotalInstCnt at PhyDesignMc Initialization: 3140
[03/23 22:38:11   4647s] ### Creating PhyDesignMc, finished. totSessionCpu=1:17:28 mem=4475.4M
[03/23 22:38:11   4647s] ### Creating RouteCongInterface, started
[03/23 22:38:11   4647s] ### Creating RouteCongInterface, finished
[03/23 22:38:11   4647s] *info: 31 clock nets excluded
[03/23 22:38:11   4648s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4769.3M, EPOCH TIME: 1679625491.908370
[03/23 22:38:11   4648s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4769.3M, EPOCH TIME: 1679625491.908610
[03/23 22:38:11   4648s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:38:11   4648s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:38:11   4648s] Active Path Group: reg2reg  
[03/23 22:38:11   4648s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:38:11   4648s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:38:11   4648s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:11   4648s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:38:11   4648s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:11   4648s] |  -0.889|   -0.889| -13.775|  -15.357|   34.41%|   0:00:00.0| 4769.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:12   4648s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] *** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4935.4M) ***
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] *** Finish post-Route Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=4935.4M) ***
[03/23 22:38:12   4648s] Total-nets :: 3208, Stn-nets :: 13, ratio :: 0.405237 %, Total-len 339846, Stn-len 4257.5
[03/23 22:38:12   4648s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4775.5M, EPOCH TIME: 1679625492.041560
[03/23 22:38:12   4648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3141).
[03/23 22:38:12   4648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4648s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.046, REAL:0.033, MEM:4491.3M, EPOCH TIME: 1679625492.074074
[03/23 22:38:12   4648s] TotalInstCnt at PhyDesignMc Destruction: 3141
[03/23 22:38:12   4648s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.35
[03/23 22:38:12   4648s] *** HardenOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.8/0:00:00.6 (1.3), totSession cpu/real = 1:17:28.4/0:35:26.7 (2.2), mem = 4491.3M
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] =============================================================================================
[03/23 22:38:12   4648s]  Step TAT Report : HardenOpt #1 / optDesign #5                                  21.14-s109_1
[03/23 22:38:12   4648s] =============================================================================================
[03/23 22:38:12   4648s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:38:12   4648s] ---------------------------------------------------------------------------------------------
[03/23 22:38:12   4648s] [ SlackTraversorInit     ]      2   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:38:12   4648s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:12   4648s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 22:38:12   4648s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:12   4648s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:38:12   4648s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:12   4648s] [ TransformInit          ]      1   0:00:00.3  (  57.0 % )     0:00:00.3 /  0:00:00.4    1.0
[03/23 22:38:12   4648s] [ OptimizationStep       ]      1   0:00:00.0  (   3.4 % )     0:00:00.1 /  0:00:00.3    2.7
[03/23 22:38:12   4648s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.2    3.7
[03/23 22:38:12   4648s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:12   4648s] [ OptEval                ]      4   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.2    5.0
[03/23 22:38:12   4648s] [ OptCommit              ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:12   4648s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:12   4648s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:12   4648s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:12   4648s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:12   4648s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:12   4648s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:12   4648s] [ MISC                   ]          0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:38:12   4648s] ---------------------------------------------------------------------------------------------
[03/23 22:38:12   4648s]  HardenOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.8    1.3
[03/23 22:38:12   4648s] ---------------------------------------------------------------------------------------------
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:38:12   4648s] End: GigaOpt harden opt
[03/23 22:38:12   4648s]   Timing Snapshot: (TGT)
[03/23 22:38:12   4648s]      Weighted WNS: -0.939
[03/23 22:38:12   4648s]       All  PG WNS: -0.939
[03/23 22:38:12   4648s]       High PG WNS: -0.939
[03/23 22:38:12   4648s]       All  PG TNS: -14.985
[03/23 22:38:12   4648s]       High PG TNS: -13.403
[03/23 22:38:12   4648s]       Low  PG TNS: -1.655
[03/23 22:38:12   4648s]    Category Slack: { [L, -0.939] [H, -0.939] }
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] Checking setup slack degradation ...
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] Recovery Manager:
[03/23 22:38:12   4648s]   Low  Effort TNS Jump: 5.933 (REF: -9.052, TGT: -14.985, Threshold: 50.000) - Skip
[03/23 22:38:12   4648s]   High Effort TNS Jump: 4.712 (REF: -8.691, TGT: -13.403, Threshold: 25.000) - Skip
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] GigaOpt: Skipping TNS recovery
[03/23 22:38:12   4648s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:38:12   4648s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4491.3M, EPOCH TIME: 1679625492.088606
[03/23 22:38:12   4648s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4491.3M, EPOCH TIME: 1679625492.088680
[03/23 22:38:12   4648s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4491.3M, EPOCH TIME: 1679625492.088812
[03/23 22:38:12   4648s] Processing tracks to init pin-track alignment.
[03/23 22:38:12   4648s] z: 2, totalTracks: 1
[03/23 22:38:12   4648s] z: 4, totalTracks: 1
[03/23 22:38:12   4648s] z: 6, totalTracks: 1
[03/23 22:38:12   4648s] z: 8, totalTracks: 1
[03/23 22:38:12   4648s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:38:12   4648s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4491.3M, EPOCH TIME: 1679625492.093835
[03/23 22:38:12   4648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:38:12   4648s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.025, REAL:0.025, MEM:4484.0M, EPOCH TIME: 1679625492.119213
[03/23 22:38:12   4648s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4484.0M, EPOCH TIME: 1679625492.119334
[03/23 22:38:12   4648s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.002, REAL:0.002, MEM:4484.0M, EPOCH TIME: 1679625492.121631
[03/23 22:38:12   4648s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4484.0MB).
[03/23 22:38:12   4648s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.032, REAL:0.034, MEM:4484.0M, EPOCH TIME: 1679625492.122579
[03/23 22:38:12   4648s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.033, REAL:0.034, MEM:4484.0M, EPOCH TIME: 1679625492.122670
[03/23 22:38:12   4648s] TDRefine: refinePlace mode is spiral
[03/23 22:38:12   4648s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.23
[03/23 22:38:12   4648s] OPERPROF:   Starting RefinePlace at level 2, MEM:4484.0M, EPOCH TIME: 1679625492.122812
[03/23 22:38:12   4648s] *** Starting refinePlace (1:17:28 mem=4484.0M) ***
[03/23 22:38:12   4648s] Total net bbox length = 1.455e+05 (3.895e+04 1.066e+05) (ext = 3.747e+03)
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:12   4648s] (I)      Default pattern map key = PE_top_default.
[03/23 22:38:12   4648s] (I)      Default pattern map key = PE_top_default.
[03/23 22:38:12   4648s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4484.0M, EPOCH TIME: 1679625492.131276
[03/23 22:38:12   4648s] Starting refinePlace ...
[03/23 22:38:12   4648s] (I)      Default pattern map key = PE_top_default.
[03/23 22:38:12   4648s] One DDP V2 for no tweak run.
[03/23 22:38:12   4648s] (I)      Default pattern map key = PE_top_default.
[03/23 22:38:12   4648s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4548.0M, EPOCH TIME: 1679625492.146507
[03/23 22:38:12   4648s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:38:12   4648s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4548.0M, EPOCH TIME: 1679625492.146694
[03/23 22:38:12   4648s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4548.0M, EPOCH TIME: 1679625492.146914
[03/23 22:38:12   4648s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4548.0M, EPOCH TIME: 1679625492.147007
[03/23 22:38:12   4648s] DDP markSite nrRow 135 nrJob 135
[03/23 22:38:12   4648s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4548.0M, EPOCH TIME: 1679625492.147298
[03/23 22:38:12   4648s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4548.0M, EPOCH TIME: 1679625492.147386
[03/23 22:38:12   4648s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:38:12   4648s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4484.0MB) @(1:17:28 - 1:17:28).
[03/23 22:38:12   4648s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:38:12   4648s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:38:12   4648s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:38:12   4648s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:38:12   4648s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:38:12   4648s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=4484.0MB) @(1:17:28 - 1:17:29).
[03/23 22:38:12   4648s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:38:12   4648s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:38:12   4648s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4484.0MB
[03/23 22:38:12   4648s] Statistics of distance of Instance movement in refine placement:
[03/23 22:38:12   4648s]   maximum (X+Y) =         0.00 um
[03/23 22:38:12   4648s]   mean    (X+Y) =         0.00 um
[03/23 22:38:12   4648s] Summary Report:
[03/23 22:38:12   4648s] Instances move: 0 (out of 3112 movable)
[03/23 22:38:12   4648s] Instances flipped: 0
[03/23 22:38:12   4648s] Mean displacement: 0.00 um
[03/23 22:38:12   4648s] Max displacement: 0.00 um 
[03/23 22:38:12   4648s] Total instances moved : 0
[03/23 22:38:12   4648s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.174, REAL:0.094, MEM:4484.0M, EPOCH TIME: 1679625492.225034
[03/23 22:38:12   4648s] Total net bbox length = 1.455e+05 (3.895e+04 1.066e+05) (ext = 3.747e+03)
[03/23 22:38:12   4648s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4484.0MB
[03/23 22:38:12   4648s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4484.0MB) @(1:17:28 - 1:17:29).
[03/23 22:38:12   4648s] *** Finished refinePlace (1:17:29 mem=4484.0M) ***
[03/23 22:38:12   4648s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.23
[03/23 22:38:12   4648s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.184, REAL:0.104, MEM:4484.0M, EPOCH TIME: 1679625492.226486
[03/23 22:38:12   4648s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4484.0M, EPOCH TIME: 1679625492.226562
[03/23 22:38:12   4648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3141).
[03/23 22:38:12   4648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4648s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.039, REAL:0.026, MEM:4484.0M, EPOCH TIME: 1679625492.252809
[03/23 22:38:12   4648s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.256, REAL:0.164, MEM:4484.0M, EPOCH TIME: 1679625492.252929
[03/23 22:38:12   4648s] {MMLU 0 31 3208}
[03/23 22:38:12   4648s] ### Creating LA Mngr. totSessionCpu=1:17:29 mem=4484.0M
[03/23 22:38:12   4648s] ### Creating LA Mngr, finished. totSessionCpu=1:17:29 mem=4484.0M
[03/23 22:38:12   4648s] Default Rule : ""
[03/23 22:38:12   4648s] Non Default Rules :
[03/23 22:38:12   4648s] Worst Slack : -0.939 ns
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] Start Assign Priority Nets ...
[03/23 22:38:12   4648s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:38:12   4648s] Existing Priority Nets 0 (0.0%)
[03/23 22:38:12   4648s] Total Assign Priority Nets 95 (3.0%)
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] Set Prefer Layer Routing Effort ...
[03/23 22:38:12   4648s] Total Net(3208) IPOed(2) PreferLayer(0) -> MediumEffort(0)
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] {MMLU 0 31 3208}
[03/23 22:38:12   4648s] ### Creating LA Mngr. totSessionCpu=1:17:29 mem=4503.1M
[03/23 22:38:12   4648s] ### Creating LA Mngr, finished. totSessionCpu=1:17:29 mem=4503.1M
[03/23 22:38:12   4648s] #optDebug: Start CG creation (mem=4503.1M)
[03/23 22:38:12   4648s]  ...initializing CG  maxDriveDist 1648.410000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 164.841000 
[03/23 22:38:12   4648s] (cpu=0:00:00.1, mem=4534.4M)
[03/23 22:38:12   4648s]  ...processing cgPrt (cpu=0:00:00.1, mem=4534.4M)
[03/23 22:38:12   4648s]  ...processing cgEgp (cpu=0:00:00.1, mem=4534.4M)
[03/23 22:38:12   4648s]  ...processing cgPbk (cpu=0:00:00.1, mem=4534.4M)
[03/23 22:38:12   4648s]  ...processing cgNrb(cpu=0:00:00.1, mem=4534.4M)
[03/23 22:38:12   4648s]  ...processing cgObs (cpu=0:00:00.1, mem=4534.4M)
[03/23 22:38:12   4648s]  ...processing cgCon (cpu=0:00:00.1, mem=4534.4M)
[03/23 22:38:12   4648s]  ...processing cgPdm (cpu=0:00:00.1, mem=4534.4M)
[03/23 22:38:12   4648s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4534.4M)
[03/23 22:38:12   4648s] Default Rule : ""
[03/23 22:38:12   4648s] Non Default Rules :
[03/23 22:38:12   4648s] Worst Slack : -0.939 ns
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s] Start Assign Priority Nets ...
[03/23 22:38:12   4648s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:38:12   4648s] Existing Priority Nets 0 (0.0%)
[03/23 22:38:12   4648s] Total Assign Priority Nets 95 (3.0%)
[03/23 22:38:12   4648s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4534.4M, EPOCH TIME: 1679625492.459248
[03/23 22:38:12   4648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4648s] 
[03/23 22:38:12   4648s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:12   4648s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.029, MEM:4534.4M, EPOCH TIME: 1679625492.487988
[03/23 22:38:12   4648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:12   4648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4649s] 
------------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.889  | -0.889  | -0.296  |
|           TNS (ns):| -14.985 | -13.403 | -1.656  |
|    Violating Paths:|   55    |   43    |   15    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:38:12   4649s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4632.3M, EPOCH TIME: 1679625492.632399
[03/23 22:38:12   4649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4649s] 
[03/23 22:38:12   4649s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:12   4649s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.017, MEM:4633.7M, EPOCH TIME: 1679625492.649609
[03/23 22:38:12   4649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:12   4649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:12   4649s] Density: 34.423%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:50, real = 0:02:52, mem = 3148.6M, totSessionCpu=1:17:29 **
[03/23 22:38:12   4649s] **INFO: flowCheckPoint #23 GlobalDetailRoute
[03/23 22:38:12   4649s] {MMLU 0 31 3208}
[03/23 22:38:12   4649s] ### Creating LA Mngr. totSessionCpu=1:17:29 mem=4450.2M
[03/23 22:38:12   4649s] ### Creating LA Mngr, finished. totSessionCpu=1:17:29 mem=4450.2M
[03/23 22:38:12   4649s] -routeWithEco false                       # bool, default=false
[03/23 22:38:12   4649s] -routeSelectedNetOnly false               # bool, default=false
[03/23 22:38:12   4649s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 22:38:12   4649s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 22:38:12   4649s] Existing Dirty Nets : 13
[03/23 22:38:12   4649s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 22:38:12   4649s] Reset Dirty Nets : 13
[03/23 22:38:12   4649s] *** EcoRoute #2 [begin] (optDesign #5) : totSession cpu/real = 1:17:29.1/0:35:27.3 (2.2), mem = 4450.2M
[03/23 22:38:12   4649s] 
[03/23 22:38:12   4649s] globalDetailRoute
[03/23 22:38:12   4649s] 
[03/23 22:38:12   4649s] #Start globalDetailRoute on Thu Mar 23 22:38:12 2023
[03/23 22:38:12   4649s] #
[03/23 22:38:12   4649s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:38:12   4649s] ### Time Record (Pre Callback) is installed.
[03/23 22:38:12   4649s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_3qKmvU.rcdb.d/PE_top.rcdb.d': 3469 access done (mem: 4450.203M)
[03/23 22:38:12   4649s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:38:12   4649s] ### Time Record (DB Import) is installed.
[03/23 22:38:12   4649s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:38:12   4649s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:38:12   4649s] ### Net info: total nets: 3210
[03/23 22:38:12   4649s] ### Net info: dirty nets: 0
[03/23 22:38:12   4649s] ### Net info: marked as disconnected nets: 0
[03/23 22:38:12   4649s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:38:12   4649s] #num needed restored net=0
[03/23 22:38:12   4649s] #need_extraction net=0 (total=3210)
[03/23 22:38:12   4649s] ### Net info: fully routed nets: 3206
[03/23 22:38:12   4649s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:38:12   4649s] ### Net info: unrouted nets: 2
[03/23 22:38:12   4649s] ### Net info: re-extraction nets: 0
[03/23 22:38:12   4649s] ### Net info: ignored nets: 0
[03/23 22:38:12   4649s] ### Net info: skip routing nets: 0
[03/23 22:38:12   4649s] ### import design signature (739): route=1730116061 fixed_route=1554078026 flt_obj=0 vio=1028203112 swire=282492057 shield_wire=1 net_attr=1229516638 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1204779038 pin_access=891065621 inst_pattern=1
[03/23 22:38:12   4649s] ### Time Record (DB Import) is uninstalled.
[03/23 22:38:12   4649s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:38:12   4649s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/23 22:38:12   4649s] #       85b6bfbe9b500a29e9aef1b8f3f8cefaecb88be5fb660b8c30c4643562a472846c4b1471
[03/23 22:38:12   4649s] #       922be4a49e08735b7a7b66f78be5cbeb0ee314308cce0f0455d317e611a6510f306a63ea
[03/23 22:38:12   4649s] #       eef8f0c3250855d18c1a827ddf37571952fc92293fbba2ad0f50eaaa981af307e7b10033
[03/23 22:38:12   4649s] #       4cae442e13605ddf6906c168065bb88a8908819d3b7bb838f675147653acd5653db5ee2c
[03/23 22:38:12   4649s] #       291420a210c43186a0ee8c3eeae12aaa440a6c38e46d5fea26dcd79d3b5929e5558d4897
[03/23 22:38:12   4649s] #       f2dcaaf1747c37e137a5a72206a250f8a788dbbaf7db38f219909861494802b6ce769b2c
[03/23 22:38:12   4649s] #       5befb66eed281402b94fd2327cde78a044ef74a394366d344557164369f37437b5ff91e2
[03/23 22:38:12   4649s] #       f74770502af2f6545cfa188a10fd8c4cbd0c52646d151f6e55843c81c42d9e50cc686775
[03/23 22:38:12   4649s] #       7a19ab889d20cf9e88ec95129abab56b7955373aa7d4de95dc2e55e1f1ebdfb7efbe01db
[03/23 22:38:12   4649s] #       e9b1a4
[03/23 22:38:12   4649s] #
[03/23 22:38:12   4649s] #Skip comparing routing design signature in db-snapshot flow
[03/23 22:38:12   4649s] ### Time Record (Data Preparation) is installed.
[03/23 22:38:12   4649s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/23 22:38:12   4649s] #       8903db7efddc32061d9d9dfa683d7e25bf92bd58be6fb6c008434c5623462a47c8b64411
[03/23 22:38:12   4649s] #       27b9424eea8930b7a1b76776bf58bebcee304e01c3e8bc20a89abe308f308d7a80511b53
[03/23 22:38:12   4649s] #       77c7871f2e41a88a66d410ecfbbeb9ca90e2974cf9d9156d7d805257c5d4983f388f0598
[03/23 22:38:12   4649s] #       617229729900ebfa4e33084633d8c0554c4408ec9cd9c3c5b12fa3b045b15697f5d4bab5
[03/23 22:38:12   4649s] #       a45080884210c71882ba33faa887aba81229b0e190b77da99b705f776e65a594d76a44ba
[03/23 22:38:12   4649s] #       34cf6d359eda77137e937a2a62200a857f8ab88d7befc691cf80c40c97842460eb6cb7c9
[03/23 22:38:12   4649s] #       b2f56eebb61d85422077272dc3e78d074af44e374a69d5465374653194564f7753fb1f29
[03/23 22:38:12   4649s] #       7e1f8283529137a72239ebada0e2d2274611a29f91a997418aacadc587bb24429e40e2ee
[03/23 22:38:12   4649s] #       10a19891cefaee65ac97ec04796a22b27f4f68ead6eee555dde89c52fba972bb5585c7af
[03/23 22:38:12   4649s] #       7f4fdf7d0355d1be5c
[03/23 22:38:12   4649s] #
[03/23 22:38:12   4649s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:38:12   4649s] ### Time Record (Global Routing) is installed.
[03/23 22:38:12   4649s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:38:12   4649s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:38:12   4649s] #Total number of routable nets = 3208.
[03/23 22:38:12   4649s] #Total number of nets in the design = 3210.
[03/23 22:38:12   4649s] #18 routable nets do not have any wires.
[03/23 22:38:12   4649s] #3190 routable nets have routed wires.
[03/23 22:38:12   4649s] #18 nets will be global routed.
[03/23 22:38:12   4649s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:38:12   4649s] #214 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:38:12   4649s] #Using multithreading with 6 threads.
[03/23 22:38:12   4649s] ### Time Record (Data Preparation) is installed.
[03/23 22:38:12   4649s] #Start routing data preparation on Thu Mar 23 22:38:12 2023
[03/23 22:38:12   4649s] #
[03/23 22:38:12   4649s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:38:12   4649s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:38:12   4649s] #Voltage range [0.000 - 1.200] has 3208 nets.
[03/23 22:38:12   4649s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:38:12   4649s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:38:12   4649s] #Build and mark too close pins for the same net.
[03/23 22:38:12   4649s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:38:12   4649s] #Initial pin access analysis.
[03/23 22:38:12   4649s] #Detail pin access analysis.
[03/23 22:38:12   4649s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:38:12   4649s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:38:12   4649s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:38:12   4649s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:38:12   4649s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:38:12   4649s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:38:12   4649s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:38:12   4649s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:38:12   4649s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:38:13   4649s] #Processed 14/0 dirty instances, 26/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(10 insts marked dirty, reset pre-exisiting dirty flag on 13 insts, 0 nets marked need extraction)
[03/23 22:38:13   4649s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3153.28 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4649s] #Regenerating Ggrids automatically.
[03/23 22:38:13   4649s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:38:13   4649s] #Using automatically generated G-grids.
[03/23 22:38:13   4649s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:38:13   4649s] #Done routing data preparation.
[03/23 22:38:13   4649s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3155.08 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #Finished routing data preparation on Thu Mar 23 22:38:13 2023
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #Cpu time = 00:00:00
[03/23 22:38:13   4650s] #Elapsed time = 00:00:00
[03/23 22:38:13   4650s] #Increased memory = 5.85 (MB)
[03/23 22:38:13   4650s] #Total memory = 3155.08 (MB)
[03/23 22:38:13   4650s] #Peak memory = 3593.68 (MB)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:38:13   4650s] ### Time Record (Global Routing) is installed.
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #Start global routing on Thu Mar 23 22:38:13 2023
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #Start global routing initialization on Thu Mar 23 22:38:13 2023
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #Number of eco nets is 16
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #Start global routing data preparation on Thu Mar 23 22:38:13 2023
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 22:38:13 2023 with memory = 3155.08 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.04 [6]--
[03/23 22:38:13   4650s] #Start routing resource analysis on Thu Mar 23 22:38:13 2023
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] ### init_is_bin_blocked starts on Thu Mar 23 22:38:13 2023 with memory = 3155.08 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 22:38:13 2023 with memory = 3155.34 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --3.95 [6]--
[03/23 22:38:13   4650s] ### adjust_flow_cap starts on Thu Mar 23 22:38:13 2023 with memory = 3154.09 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.14 [6]--
[03/23 22:38:13   4650s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:38:13 2023 with memory = 3154.72 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### set_via_blocked starts on Thu Mar 23 22:38:13 2023 with memory = 3154.72 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.15 [6]--
[03/23 22:38:13   4650s] ### copy_flow starts on Thu Mar 23 22:38:13 2023 with memory = 3154.74 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.23 [6]--
[03/23 22:38:13   4650s] #Routing resource analysis is done on Thu Mar 23 22:38:13 2023
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] ### report_flow_cap starts on Thu Mar 23 22:38:13 2023 with memory = 3154.72 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #  Resource Analysis:
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 22:38:13   4650s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 22:38:13   4650s] #  --------------------------------------------------------------
[03/23 22:38:13   4650s] #  M2             V         168         581        2294     3.05%
[03/23 22:38:13   4650s] #  M3             H         203        1046        2294    57.59%
[03/23 22:38:13   4650s] #  M4             V         176         573        2294    44.25%
[03/23 22:38:13   4650s] #  --------------------------------------------------------------
[03/23 22:38:13   4650s] #  Total                    548      79.24%        6882    34.96%
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #  186 nets (5.79%) with 1 preferred extra spacing.
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.09 [6]--
[03/23 22:38:13   4650s] ### analyze_m2_tracks starts on Thu Mar 23 22:38:13 2023 with memory = 3154.74 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### report_initial_resource starts on Thu Mar 23 22:38:13 2023 with memory = 3154.74 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:38:13   4650s] ### mark_pg_pins_accessibility starts on Thu Mar 23 22:38:13 2023 with memory = 3154.74 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### set_net_region starts on Thu Mar 23 22:38:13 2023 with memory = 3154.74 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #Global routing data preparation is done on Thu Mar 23 22:38:13 2023
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3154.74 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] ### prepare_level starts on Thu Mar 23 22:38:13 2023 with memory = 3154.74 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### init level 1 starts on Thu Mar 23 22:38:13 2023 with memory = 3154.74 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### Level 1 hgrid = 37 X 62
[03/23 22:38:13   4650s] ### prepare_level_flow starts on Thu Mar 23 22:38:13 2023 with memory = 3154.74 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #Global routing initialization is done on Thu Mar 23 22:38:13 2023
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3154.74 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #start global routing iteration 1...
[03/23 22:38:13   4650s] ### init_flow_edge starts on Thu Mar 23 22:38:13 2023 with memory = 3154.74 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.11 [6]--
[03/23 22:38:13   4650s] ### routing at level 1 (topmost level) iter 0
[03/23 22:38:13   4650s] ### measure_qor starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### measure_congestion starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --4.90 [6]--
[03/23 22:38:13   4650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #start global routing iteration 2...
[03/23 22:38:13   4650s] ### routing at level 1 (topmost level) iter 1
[03/23 22:38:13   4650s] ### measure_qor starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### measure_congestion starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --2.88 [6]--
[03/23 22:38:13   4650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #start global routing iteration 3...
[03/23 22:38:13   4650s] ### routing at level 1 (topmost level) iter 2
[03/23 22:38:13   4650s] ### measure_qor starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### measure_congestion starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --5.04 [6]--
[03/23 22:38:13   4650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #start global routing iteration 4...
[03/23 22:38:13   4650s] ### routing at level 1 (topmost level) iter 3
[03/23 22:38:13   4650s] ### measure_qor starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### measure_congestion starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --2.64 [6]--
[03/23 22:38:13   4650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] ### route_end starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:38:13   4650s] #Total number of routable nets = 3208.
[03/23 22:38:13   4650s] #Total number of nets in the design = 3210.
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #3208 routable nets have routed wires.
[03/23 22:38:13   4650s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:38:13   4650s] #214 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #Routed nets constraints summary:
[03/23 22:38:13   4650s] #------------------------------------------------------------------
[03/23 22:38:13   4650s] #        Rules   Pref Extra Space   Expansion Ratio   Unconstrained  
[03/23 22:38:13   4650s] #------------------------------------------------------------------
[03/23 22:38:13   4650s] #      Default                  4                 1              13  
[03/23 22:38:13   4650s] #------------------------------------------------------------------
[03/23 22:38:13   4650s] #        Total                  4                 1              13  
[03/23 22:38:13   4650s] #------------------------------------------------------------------
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #Routing constraints summary of the whole design:
[03/23 22:38:13   4650s] #---------------------------------------------------------------------------------
[03/23 22:38:13   4650s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:38:13   4650s] #---------------------------------------------------------------------------------
[03/23 22:38:13   4650s] #      Default                186                15             26            2989  
[03/23 22:38:13   4650s] #---------------------------------------------------------------------------------
[03/23 22:38:13   4650s] #        Total                186                15             26            2989  
[03/23 22:38:13   4650s] #---------------------------------------------------------------------------------
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.03 [6]--
[03/23 22:38:13   4650s] ### cal_base_flow starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### init_flow_edge starts on Thu Mar 23 22:38:13 2023 with memory = 3155.03 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.12 [6]--
[03/23 22:38:13   4650s] ### cal_flow starts on Thu Mar 23 22:38:13 2023 with memory = 3155.17 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.01 [6]--
[03/23 22:38:13   4650s] ### report_overcon starts on Thu Mar 23 22:38:13 2023 with memory = 3155.17 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #                 OverCon       OverCon          
[03/23 22:38:13   4650s] #                  #Gcell        #Gcell    %Gcell
[03/23 22:38:13   4650s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/23 22:38:13   4650s] #  ------------------------------------------------------------
[03/23 22:38:13   4650s] #  M2           40(1.77%)      6(0.27%)   (2.04%)     0.77  
[03/23 22:38:13   4650s] #  M3            2(0.11%)      1(0.05%)   (0.16%)     0.80  
[03/23 22:38:13   4650s] #  M4            1(0.05%)      0(0.00%)   (0.05%)     0.72  
[03/23 22:38:13   4650s] #  ------------------------------------------------------------
[03/23 22:38:13   4650s] #     Total     43(0.71%)      7(0.12%)   (0.82%)
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/23 22:38:13   4650s] #  Overflow after GR: 0.05% H + 0.77% V
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### cal_base_flow starts on Thu Mar 23 22:38:13 2023 with memory = 3155.17 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### init_flow_edge starts on Thu Mar 23 22:38:13 2023 with memory = 3155.17 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.12 [6]--
[03/23 22:38:13   4650s] ### cal_flow starts on Thu Mar 23 22:38:13 2023 with memory = 3155.16 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.82 [6]--
[03/23 22:38:13   4650s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.85 [6]--
[03/23 22:38:13   4650s] ### generate_cong_map_content starts on Thu Mar 23 22:38:13 2023 with memory = 3155.16 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.11 [6]--
[03/23 22:38:13   4650s] ### update starts on Thu Mar 23 22:38:13 2023 with memory = 3155.17 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #Complete Global Routing.
[03/23 22:38:13   4650s] #Total number of nets with non-default rule or having extra spacing = 186
[03/23 22:38:13   4650s] #Total wire length = 338739 um.
[03/23 22:38:13   4650s] #Total half perimeter of net bounding box = 153408 um.
[03/23 22:38:13   4650s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:38:13   4650s] #Total wire length on LAYER M2 = 159165 um.
[03/23 22:38:13   4650s] #Total wire length on LAYER M3 = 86250 um.
[03/23 22:38:13   4650s] #Total wire length on LAYER M4 = 93324 um.
[03/23 22:38:13   4650s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:38:13   4650s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:38:13   4650s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:38:13   4650s] #Total wire length on LAYER LM = 0 um.
[03/23 22:38:13   4650s] #Total number of vias = 67380
[03/23 22:38:13   4650s] #Total number of multi-cut vias = 2922 (  4.3%)
[03/23 22:38:13   4650s] #Total number of single cut vias = 64458 ( 95.7%)
[03/23 22:38:13   4650s] #Up-Via Summary (total 67380):
[03/23 22:38:13   4650s] #                   single-cut          multi-cut      Total
[03/23 22:38:13   4650s] #-----------------------------------------------------------
[03/23 22:38:13   4650s] # M1             10231 ( 97.1%)       302 (  2.9%)      10533
[03/23 22:38:13   4650s] # M2             27349 ( 95.7%)      1219 (  4.3%)      28568
[03/23 22:38:13   4650s] # M3             26878 ( 95.0%)      1401 (  5.0%)      28279
[03/23 22:38:13   4650s] #-----------------------------------------------------------
[03/23 22:38:13   4650s] #                64458 ( 95.7%)      2922 (  4.3%)      67380 
[03/23 22:38:13   4650s] #
[03/23 22:38:13   4650s] ### update cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.81 [6]--
[03/23 22:38:13   4650s] ### report_overcon starts on Thu Mar 23 22:38:13 2023 with memory = 3158.00 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:38:13   4650s] ### report_overcon starts on Thu Mar 23 22:38:13 2023 with memory = 3158.00 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4650s] #Max overcon = 2 tracks.
[03/23 22:38:13   4650s] #Total overcon = 0.84%.
[03/23 22:38:13   4650s] #Worst layer Gcell overcon rate = 0.16%.
[03/23 22:38:13   4650s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:38:13   4650s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.12 [6]--
[03/23 22:38:13   4651s] ### global_route design signature (742): route=643233249 net_attr=1726755446
[03/23 22:38:13   4651s] #
[03/23 22:38:13   4651s] #Global routing statistics:
[03/23 22:38:13   4651s] #Cpu time = 00:00:01
[03/23 22:38:13   4651s] #Elapsed time = 00:00:01
[03/23 22:38:13   4651s] #Increased memory = 0.09 (MB)
[03/23 22:38:13   4651s] #Total memory = 3155.17 (MB)
[03/23 22:38:13   4651s] #Peak memory = 3593.68 (MB)
[03/23 22:38:13   4651s] #
[03/23 22:38:13   4651s] #Finished global routing on Thu Mar 23 22:38:13 2023
[03/23 22:38:13   4651s] #
[03/23 22:38:13   4651s] #
[03/23 22:38:13   4651s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:38:13   4651s] ### Time Record (Data Preparation) is installed.
[03/23 22:38:13   4651s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:38:13   4651s] ### track-assign external-init starts on Thu Mar 23 22:38:13 2023 with memory = 3155.17 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4651s] ### Time Record (Track Assignment) is installed.
[03/23 22:38:13   4651s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:38:13   4651s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.71 [6]--
[03/23 22:38:13   4651s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3155.17 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4651s] ### track-assign engine-init starts on Thu Mar 23 22:38:13 2023 with memory = 3155.17 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4651s] ### Time Record (Track Assignment) is installed.
[03/23 22:38:13   4651s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.98 [6]--
[03/23 22:38:13   4651s] ### track-assign core-engine starts on Thu Mar 23 22:38:13 2023 with memory = 3155.17 (MB), peak = 3593.68 (MB)
[03/23 22:38:13   4651s] #Start Track Assignment.
[03/23 22:38:14   4651s] #Done with 2 horizontal wires in 2 hboxes and 9 vertical wires in 2 hboxes.
[03/23 22:38:14   4651s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/23 22:38:14   4651s] #Complete Track Assignment.
[03/23 22:38:14   4651s] #Total number of nets with non-default rule or having extra spacing = 186
[03/23 22:38:14   4651s] #Total wire length = 338752 um.
[03/23 22:38:14   4651s] #Total half perimeter of net bounding box = 153408 um.
[03/23 22:38:14   4651s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:38:14   4651s] #Total wire length on LAYER M2 = 159173 um.
[03/23 22:38:14   4651s] #Total wire length on LAYER M3 = 86252 um.
[03/23 22:38:14   4651s] #Total wire length on LAYER M4 = 93327 um.
[03/23 22:38:14   4651s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:38:14   4651s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:38:14   4651s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:38:14   4651s] #Total wire length on LAYER LM = 0 um.
[03/23 22:38:14   4651s] #Total number of vias = 67380
[03/23 22:38:14   4651s] #Total number of multi-cut vias = 2922 (  4.3%)
[03/23 22:38:14   4651s] #Total number of single cut vias = 64458 ( 95.7%)
[03/23 22:38:14   4651s] #Up-Via Summary (total 67380):
[03/23 22:38:14   4651s] #                   single-cut          multi-cut      Total
[03/23 22:38:14   4651s] #-----------------------------------------------------------
[03/23 22:38:14   4651s] # M1             10231 ( 97.1%)       302 (  2.9%)      10533
[03/23 22:38:14   4651s] # M2             27349 ( 95.7%)      1219 (  4.3%)      28568
[03/23 22:38:14   4651s] # M3             26878 ( 95.0%)      1401 (  5.0%)      28279
[03/23 22:38:14   4651s] #-----------------------------------------------------------
[03/23 22:38:14   4651s] #                64458 ( 95.7%)      2922 (  4.3%)      67380 
[03/23 22:38:14   4651s] #
[03/23 22:38:14   4651s] ### track_assign design signature (745): route=1340507975
[03/23 22:38:14   4651s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.5 GB --1.12 [6]--
[03/23 22:38:14   4651s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:38:14   4651s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3154.61 (MB), peak = 3593.68 (MB)
[03/23 22:38:14   4651s] #
[03/23 22:38:14   4651s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 22:38:14   4651s] #Cpu time = 00:00:02
[03/23 22:38:14   4651s] #Elapsed time = 00:00:02
[03/23 22:38:14   4651s] #Increased memory = 5.38 (MB)
[03/23 22:38:14   4651s] #Total memory = 3154.61 (MB)
[03/23 22:38:14   4651s] #Peak memory = 3593.68 (MB)
[03/23 22:38:14   4651s] #Using multithreading with 6 threads.
[03/23 22:38:14   4651s] ### Time Record (Detail Routing) is installed.
[03/23 22:38:14   4652s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:38:14   4652s] #
[03/23 22:38:14   4652s] #Start Detail Routing..
[03/23 22:38:14   4652s] #start initial detail routing ...
[03/23 22:38:14   4652s] ### Design has 0 dirty nets, 1364 dirty-areas)
[03/23 22:38:15   4655s] # ECO: 11.7% of the total area was rechecked for DRC, and 26.7% required routing.
[03/23 22:38:15   4655s] #   number of violations = 443
[03/23 22:38:15   4655s] #
[03/23 22:38:15   4655s] #    By Layer and Type :
[03/23 22:38:15   4655s] #	         MetSpc    Short   CutSpc      Mar   Totals
[03/23 22:38:15   4655s] #	M1            0        0        0        0        0
[03/23 22:38:15   4655s] #	M2            1      131        2        4      138
[03/23 22:38:15   4655s] #	M3            0      170       12        0      182
[03/23 22:38:15   4655s] #	M4            0      123        0        0      123
[03/23 22:38:15   4655s] #	Totals        1      424       14        4      443
[03/23 22:38:15   4655s] #10 out of 3141 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.1%.
[03/23 22:38:15   4655s] #0.7% of the total area is being checked for drcs
[03/23 22:38:15   4655s] #0.7% of the total area was checked
[03/23 22:38:15   4655s] ### Routing stats: routing = 30.51% drc-check-only = 10.37% dirty-area = 12.07%
[03/23 22:38:15   4655s] #   number of violations = 8
[03/23 22:38:15   4655s] #
[03/23 22:38:15   4655s] #    By Layer and Type :
[03/23 22:38:15   4655s] #	          Short   Totals
[03/23 22:38:15   4655s] #	M1            0        0
[03/23 22:38:15   4655s] #	M2            0        0
[03/23 22:38:15   4655s] #	M3            2        2
[03/23 22:38:15   4655s] #	M4            6        6
[03/23 22:38:15   4655s] #	Totals        8        8
[03/23 22:38:15   4655s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3155.41 (MB), peak = 3593.68 (MB)
[03/23 22:38:15   4656s] #start 1st optimization iteration ...
[03/23 22:38:17   4662s] ### Routing stats: routing = 35.66% drc-check-only = 6.06% dirty-area = 12.07%
[03/23 22:38:17   4662s] #   number of violations = 2
[03/23 22:38:17   4662s] #
[03/23 22:38:17   4662s] #    By Layer and Type :
[03/23 22:38:17   4662s] #	          Short   CutSpc   Totals
[03/23 22:38:17   4662s] #	M1            0        0        0
[03/23 22:38:17   4662s] #	M2            0        0        0
[03/23 22:38:17   4662s] #	M3            1        1        2
[03/23 22:38:17   4662s] #	Totals        1        1        2
[03/23 22:38:17   4662s] #    number of process antenna violations = 242
[03/23 22:38:17   4662s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3156.60 (MB), peak = 3593.68 (MB)
[03/23 22:38:18   4662s] #start 2nd optimization iteration ...
[03/23 22:38:19   4667s] ### Routing stats: routing = 36.09% drc-check-only = 5.62% dirty-area = 12.07%
[03/23 22:38:19   4667s] #   number of violations = 6
[03/23 22:38:19   4667s] #
[03/23 22:38:19   4667s] #    By Layer and Type :
[03/23 22:38:19   4667s] #	          Short   Totals
[03/23 22:38:19   4667s] #	M1            0        0
[03/23 22:38:19   4667s] #	M2            0        0
[03/23 22:38:19   4667s] #	M3            4        4
[03/23 22:38:19   4667s] #	M4            2        2
[03/23 22:38:19   4667s] #	Totals        6        6
[03/23 22:38:19   4667s] #    number of process antenna violations = 242
[03/23 22:38:19   4667s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3157.96 (MB), peak = 3593.68 (MB)
[03/23 22:38:19   4667s] #start 3rd optimization iteration ...
[03/23 22:38:21   4673s] ### Routing stats: routing = 36.53% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:21   4673s] #   number of violations = 2
[03/23 22:38:21   4673s] #
[03/23 22:38:21   4673s] #    By Layer and Type :
[03/23 22:38:21   4673s] #	          Short   Totals
[03/23 22:38:21   4673s] #	M1            0        0
[03/23 22:38:21   4673s] #	M2            0        0
[03/23 22:38:21   4673s] #	M3            1        1
[03/23 22:38:21   4673s] #	M4            1        1
[03/23 22:38:21   4673s] #	Totals        2        2
[03/23 22:38:21   4673s] #    number of process antenna violations = 242
[03/23 22:38:21   4673s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3156.64 (MB), peak = 3593.68 (MB)
[03/23 22:38:21   4673s] #start 4th optimization iteration ...
[03/23 22:38:21   4673s] ### Routing stats: routing = 36.66% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:21   4673s] #   number of violations = 2
[03/23 22:38:21   4673s] #
[03/23 22:38:21   4673s] #    By Layer and Type :
[03/23 22:38:21   4673s] #	          Short   Totals
[03/23 22:38:21   4673s] #	M1            0        0
[03/23 22:38:21   4673s] #	M2            0        0
[03/23 22:38:21   4673s] #	M3            0        0
[03/23 22:38:21   4673s] #	M4            2        2
[03/23 22:38:21   4673s] #	Totals        2        2
[03/23 22:38:21   4673s] #    number of process antenna violations = 242
[03/23 22:38:21   4673s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3155.84 (MB), peak = 3593.68 (MB)
[03/23 22:38:21   4673s] #start 5th optimization iteration ...
[03/23 22:38:22   4674s] ### Routing stats: routing = 36.66% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:22   4674s] #   number of violations = 4
[03/23 22:38:22   4674s] #
[03/23 22:38:22   4674s] #    By Layer and Type :
[03/23 22:38:22   4674s] #	          Short   Totals
[03/23 22:38:22   4674s] #	M1            0        0
[03/23 22:38:22   4674s] #	M2            0        0
[03/23 22:38:22   4674s] #	M3            1        1
[03/23 22:38:22   4674s] #	M4            3        3
[03/23 22:38:22   4674s] #	Totals        4        4
[03/23 22:38:22   4674s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3155.68 (MB), peak = 3593.68 (MB)
[03/23 22:38:22   4674s] #start 6th optimization iteration ...
[03/23 22:38:23   4675s] ### Routing stats: routing = 36.66% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:23   4675s] #   number of violations = 7
[03/23 22:38:23   4675s] #
[03/23 22:38:23   4675s] #    By Layer and Type :
[03/23 22:38:23   4675s] #	          Short   CutSpc   Totals
[03/23 22:38:23   4675s] #	M1            0        0        0
[03/23 22:38:23   4675s] #	M2            0        0        0
[03/23 22:38:23   4675s] #	M3            3        1        4
[03/23 22:38:23   4675s] #	M4            3        0        3
[03/23 22:38:23   4675s] #	Totals        6        1        7
[03/23 22:38:23   4675s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3155.26 (MB), peak = 3593.68 (MB)
[03/23 22:38:23   4675s] #start 7th optimization iteration ...
[03/23 22:38:23   4675s] ### Routing stats: routing = 36.66% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:23   4675s] #   number of violations = 3
[03/23 22:38:23   4675s] #
[03/23 22:38:23   4675s] #    By Layer and Type :
[03/23 22:38:23   4675s] #	          Short   Totals
[03/23 22:38:23   4675s] #	M1            0        0
[03/23 22:38:23   4675s] #	M2            0        0
[03/23 22:38:23   4675s] #	M3            0        0
[03/23 22:38:23   4675s] #	M4            3        3
[03/23 22:38:23   4675s] #	Totals        3        3
[03/23 22:38:23   4675s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3155.02 (MB), peak = 3593.68 (MB)
[03/23 22:38:23   4675s] #start 8th optimization iteration ...
[03/23 22:38:24   4676s] ### Routing stats: routing = 36.92% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:24   4676s] #   number of violations = 3
[03/23 22:38:24   4676s] #
[03/23 22:38:24   4676s] #    By Layer and Type :
[03/23 22:38:24   4676s] #	          Short   Totals
[03/23 22:38:24   4676s] #	M1            0        0
[03/23 22:38:24   4676s] #	M2            0        0
[03/23 22:38:24   4676s] #	M3            0        0
[03/23 22:38:24   4676s] #	M4            3        3
[03/23 22:38:24   4676s] #	Totals        3        3
[03/23 22:38:24   4676s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3154.88 (MB), peak = 3593.68 (MB)
[03/23 22:38:24   4676s] #start 9th optimization iteration ...
[03/23 22:38:24   4677s] ### Routing stats: routing = 36.92% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:24   4677s] #   number of violations = 3
[03/23 22:38:24   4677s] #
[03/23 22:38:24   4677s] #    By Layer and Type :
[03/23 22:38:24   4677s] #	          Short   Totals
[03/23 22:38:24   4677s] #	M1            0        0
[03/23 22:38:24   4677s] #	M2            0        0
[03/23 22:38:24   4677s] #	M3            3        3
[03/23 22:38:24   4677s] #	Totals        3        3
[03/23 22:38:24   4677s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3153.82 (MB), peak = 3593.68 (MB)
[03/23 22:38:24   4677s] #start 10th optimization iteration ...
[03/23 22:38:25   4677s] ### Routing stats: routing = 36.92% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:25   4677s] #   number of violations = 1
[03/23 22:38:25   4677s] #
[03/23 22:38:25   4677s] #    By Layer and Type :
[03/23 22:38:25   4677s] #	          Short   Totals
[03/23 22:38:25   4677s] #	M1            0        0
[03/23 22:38:25   4677s] #	M2            0        0
[03/23 22:38:25   4677s] #	M3            1        1
[03/23 22:38:25   4677s] #	Totals        1        1
[03/23 22:38:25   4677s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3152.89 (MB), peak = 3593.68 (MB)
[03/23 22:38:25   4677s] #start 11th optimization iteration ...
[03/23 22:38:25   4678s] ### Routing stats: routing = 37.27% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:25   4678s] #   number of violations = 3
[03/23 22:38:25   4678s] #
[03/23 22:38:25   4678s] #    By Layer and Type :
[03/23 22:38:25   4678s] #	          Short   Totals
[03/23 22:38:25   4678s] #	M1            0        0
[03/23 22:38:25   4678s] #	M2            0        0
[03/23 22:38:25   4678s] #	M3            3        3
[03/23 22:38:25   4678s] #	Totals        3        3
[03/23 22:38:25   4678s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3152.76 (MB), peak = 3593.68 (MB)
[03/23 22:38:25   4678s] #start 12th optimization iteration ...
[03/23 22:38:28   4680s] ### Routing stats: routing = 38.23% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:28   4680s] #   number of violations = 4
[03/23 22:38:28   4680s] #
[03/23 22:38:28   4680s] #    By Layer and Type :
[03/23 22:38:28   4680s] #	          Short   Totals
[03/23 22:38:28   4680s] #	M1            0        0
[03/23 22:38:28   4680s] #	M2            0        0
[03/23 22:38:28   4680s] #	M3            2        2
[03/23 22:38:28   4680s] #	M4            2        2
[03/23 22:38:28   4680s] #	Totals        4        4
[03/23 22:38:28   4680s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3152.36 (MB), peak = 3593.68 (MB)
[03/23 22:38:28   4680s] #start 13th optimization iteration ...
[03/23 22:38:31   4683s] ### Routing stats: routing = 38.23% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:31   4683s] #   number of violations = 2
[03/23 22:38:31   4683s] #
[03/23 22:38:31   4683s] #    By Layer and Type :
[03/23 22:38:31   4683s] #	          Short   Totals
[03/23 22:38:31   4683s] #	M1            0        0
[03/23 22:38:31   4683s] #	M2            0        0
[03/23 22:38:31   4683s] #	M3            1        1
[03/23 22:38:31   4683s] #	M4            1        1
[03/23 22:38:31   4683s] #	Totals        2        2
[03/23 22:38:31   4683s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3152.11 (MB), peak = 3593.68 (MB)
[03/23 22:38:31   4683s] #start 14th optimization iteration ...
[03/23 22:38:31   4684s] ### Routing stats: routing = 38.23% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:31   4684s] #   number of violations = 2
[03/23 22:38:31   4684s] #
[03/23 22:38:31   4684s] #    By Layer and Type :
[03/23 22:38:31   4684s] #	          Short   Totals
[03/23 22:38:31   4684s] #	M1            0        0
[03/23 22:38:31   4684s] #	M2            0        0
[03/23 22:38:31   4684s] #	M3            1        1
[03/23 22:38:31   4684s] #	M4            1        1
[03/23 22:38:31   4684s] #	Totals        2        2
[03/23 22:38:31   4684s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3152.07 (MB), peak = 3593.68 (MB)
[03/23 22:38:31   4684s] #start 15th optimization iteration ...
[03/23 22:38:32   4685s] ### Routing stats: routing = 38.23% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:32   4685s] #   number of violations = 3
[03/23 22:38:32   4685s] #
[03/23 22:38:32   4685s] #    By Layer and Type :
[03/23 22:38:32   4685s] #	          Short   Totals
[03/23 22:38:32   4685s] #	M1            0        0
[03/23 22:38:32   4685s] #	M2            0        0
[03/23 22:38:32   4685s] #	M3            1        1
[03/23 22:38:32   4685s] #	M4            2        2
[03/23 22:38:32   4685s] #	Totals        3        3
[03/23 22:38:32   4685s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3152.11 (MB), peak = 3593.68 (MB)
[03/23 22:38:32   4685s] #start 16th optimization iteration ...
[03/23 22:38:36   4689s] ### Routing stats: routing = 38.27% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:36   4689s] #   number of violations = 1
[03/23 22:38:36   4689s] #
[03/23 22:38:36   4689s] #    By Layer and Type :
[03/23 22:38:36   4689s] #	          Short   Totals
[03/23 22:38:36   4689s] #	M1            0        0
[03/23 22:38:36   4689s] #	M2            0        0
[03/23 22:38:36   4689s] #	M3            0        0
[03/23 22:38:36   4689s] #	M4            1        1
[03/23 22:38:36   4689s] #	Totals        1        1
[03/23 22:38:36   4689s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3153.02 (MB), peak = 3593.68 (MB)
[03/23 22:38:36   4689s] #start 17th optimization iteration ...
[03/23 22:38:37   4689s] ### Routing stats: routing = 38.27% drc-check-only = 5.36% dirty-area = 12.07%
[03/23 22:38:37   4689s] #   number of violations = 0
[03/23 22:38:37   4689s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3152.69 (MB), peak = 3593.68 (MB)
[03/23 22:38:37   4689s] #Complete Detail Routing.
[03/23 22:38:37   4689s] #Total number of nets with non-default rule or having extra spacing = 186
[03/23 22:38:37   4689s] #Total wire length = 338561 um.
[03/23 22:38:37   4689s] #Total half perimeter of net bounding box = 153408 um.
[03/23 22:38:37   4689s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:38:37   4689s] #Total wire length on LAYER M2 = 158816 um.
[03/23 22:38:37   4689s] #Total wire length on LAYER M3 = 86296 um.
[03/23 22:38:37   4689s] #Total wire length on LAYER M4 = 93450 um.
[03/23 22:38:37   4689s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:38:37   4689s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:38:37   4689s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:38:37   4689s] #Total wire length on LAYER LM = 0 um.
[03/23 22:38:37   4689s] #Total number of vias = 67501
[03/23 22:38:37   4689s] #Total number of multi-cut vias = 2834 (  4.2%)
[03/23 22:38:37   4689s] #Total number of single cut vias = 64667 ( 95.8%)
[03/23 22:38:37   4689s] #Up-Via Summary (total 67501):
[03/23 22:38:37   4689s] #                   single-cut          multi-cut      Total
[03/23 22:38:37   4689s] #-----------------------------------------------------------
[03/23 22:38:37   4689s] # M1             10236 ( 97.1%)       302 (  2.9%)      10538
[03/23 22:38:37   4689s] # M2             27424 ( 95.8%)      1192 (  4.2%)      28616
[03/23 22:38:37   4689s] # M3             27007 ( 95.3%)      1340 (  4.7%)      28347
[03/23 22:38:37   4689s] #-----------------------------------------------------------
[03/23 22:38:37   4689s] #                64667 ( 95.8%)      2834 (  4.2%)      67501 
[03/23 22:38:37   4689s] #
[03/23 22:38:37   4689s] #Total number of DRC violations = 0
[03/23 22:38:37   4689s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:38:37   4689s] #Cpu time = 00:00:38
[03/23 22:38:37   4689s] #Elapsed time = 00:00:23
[03/23 22:38:37   4689s] #Increased memory = -1.93 (MB)
[03/23 22:38:37   4689s] #Total memory = 3152.69 (MB)
[03/23 22:38:37   4689s] #Peak memory = 3593.68 (MB)
[03/23 22:38:37   4689s] ### Time Record (Antenna Fixing) is installed.
[03/23 22:38:37   4689s] #
[03/23 22:38:37   4689s] #start routing for process antenna violation fix ...
[03/23 22:38:37   4689s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:38:37   4689s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:38:37   4690s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3152.46 (MB), peak = 3593.68 (MB)
[03/23 22:38:37   4690s] #
[03/23 22:38:37   4690s] #Total number of nets with non-default rule or having extra spacing = 186
[03/23 22:38:37   4690s] #Total wire length = 338561 um.
[03/23 22:38:37   4690s] #Total half perimeter of net bounding box = 153408 um.
[03/23 22:38:37   4690s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:38:37   4690s] #Total wire length on LAYER M2 = 158816 um.
[03/23 22:38:37   4690s] #Total wire length on LAYER M3 = 86296 um.
[03/23 22:38:37   4690s] #Total wire length on LAYER M4 = 93450 um.
[03/23 22:38:37   4690s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:38:37   4690s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:38:37   4690s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:38:37   4690s] #Total wire length on LAYER LM = 0 um.
[03/23 22:38:37   4690s] #Total number of vias = 67501
[03/23 22:38:37   4690s] #Total number of multi-cut vias = 2834 (  4.2%)
[03/23 22:38:37   4690s] #Total number of single cut vias = 64667 ( 95.8%)
[03/23 22:38:37   4690s] #Up-Via Summary (total 67501):
[03/23 22:38:37   4690s] #                   single-cut          multi-cut      Total
[03/23 22:38:37   4690s] #-----------------------------------------------------------
[03/23 22:38:37   4690s] # M1             10236 ( 97.1%)       302 (  2.9%)      10538
[03/23 22:38:37   4690s] # M2             27424 ( 95.8%)      1192 (  4.2%)      28616
[03/23 22:38:37   4690s] # M3             27007 ( 95.3%)      1340 (  4.7%)      28347
[03/23 22:38:37   4690s] #-----------------------------------------------------------
[03/23 22:38:37   4690s] #                64667 ( 95.8%)      2834 (  4.2%)      67501 
[03/23 22:38:37   4690s] #
[03/23 22:38:37   4690s] #Total number of DRC violations = 0
[03/23 22:38:37   4690s] #Total number of process antenna violations = 67
[03/23 22:38:37   4690s] #Total number of net violated process antenna rule = 54
[03/23 22:38:37   4690s] #
[03/23 22:38:37   4690s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:38:37   4691s] #
[03/23 22:38:37   4691s] # start diode insertion for process antenna violation fix ...
[03/23 22:38:37   4691s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:38:37   4691s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3152.42 (MB), peak = 3593.68 (MB)
[03/23 22:38:37   4691s] #
[03/23 22:38:37   4691s] #Total number of nets with non-default rule or having extra spacing = 186
[03/23 22:38:37   4691s] #Total wire length = 338561 um.
[03/23 22:38:37   4691s] #Total half perimeter of net bounding box = 153408 um.
[03/23 22:38:37   4691s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:38:37   4691s] #Total wire length on LAYER M2 = 158816 um.
[03/23 22:38:37   4691s] #Total wire length on LAYER M3 = 86296 um.
[03/23 22:38:37   4691s] #Total wire length on LAYER M4 = 93450 um.
[03/23 22:38:37   4691s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:38:37   4691s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:38:37   4691s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:38:37   4691s] #Total wire length on LAYER LM = 0 um.
[03/23 22:38:37   4691s] #Total number of vias = 67501
[03/23 22:38:37   4691s] #Total number of multi-cut vias = 2834 (  4.2%)
[03/23 22:38:37   4691s] #Total number of single cut vias = 64667 ( 95.8%)
[03/23 22:38:37   4691s] #Up-Via Summary (total 67501):
[03/23 22:38:37   4691s] #                   single-cut          multi-cut      Total
[03/23 22:38:37   4691s] #-----------------------------------------------------------
[03/23 22:38:37   4691s] # M1             10236 ( 97.1%)       302 (  2.9%)      10538
[03/23 22:38:37   4691s] # M2             27424 ( 95.8%)      1192 (  4.2%)      28616
[03/23 22:38:37   4691s] # M3             27007 ( 95.3%)      1340 (  4.7%)      28347
[03/23 22:38:37   4691s] #-----------------------------------------------------------
[03/23 22:38:37   4691s] #                64667 ( 95.8%)      2834 (  4.2%)      67501 
[03/23 22:38:37   4691s] #
[03/23 22:38:37   4691s] #Total number of DRC violations = 0
[03/23 22:38:37   4691s] #Total number of process antenna violations = 67
[03/23 22:38:37   4691s] #Total number of net violated process antenna rule = 54
[03/23 22:38:37   4691s] #
[03/23 22:38:37   4691s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:38:37   4692s] #
[03/23 22:38:37   4692s] #Total number of nets with non-default rule or having extra spacing = 186
[03/23 22:38:37   4692s] #Total wire length = 338561 um.
[03/23 22:38:37   4692s] #Total half perimeter of net bounding box = 153408 um.
[03/23 22:38:37   4692s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:38:37   4692s] #Total wire length on LAYER M2 = 158816 um.
[03/23 22:38:37   4692s] #Total wire length on LAYER M3 = 86296 um.
[03/23 22:38:37   4692s] #Total wire length on LAYER M4 = 93450 um.
[03/23 22:38:37   4692s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:38:37   4692s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:38:37   4692s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:38:37   4692s] #Total wire length on LAYER LM = 0 um.
[03/23 22:38:37   4692s] #Total number of vias = 67501
[03/23 22:38:37   4692s] #Total number of multi-cut vias = 2834 (  4.2%)
[03/23 22:38:37   4692s] #Total number of single cut vias = 64667 ( 95.8%)
[03/23 22:38:37   4692s] #Up-Via Summary (total 67501):
[03/23 22:38:37   4692s] #                   single-cut          multi-cut      Total
[03/23 22:38:37   4692s] #-----------------------------------------------------------
[03/23 22:38:37   4692s] # M1             10236 ( 97.1%)       302 (  2.9%)      10538
[03/23 22:38:37   4692s] # M2             27424 ( 95.8%)      1192 (  4.2%)      28616
[03/23 22:38:37   4692s] # M3             27007 ( 95.3%)      1340 (  4.7%)      28347
[03/23 22:38:37   4692s] #-----------------------------------------------------------
[03/23 22:38:37   4692s] #                64667 ( 95.8%)      2834 (  4.2%)      67501 
[03/23 22:38:37   4692s] #
[03/23 22:38:37   4692s] #Total number of DRC violations = 0
[03/23 22:38:37   4692s] #Total number of process antenna violations = 67
[03/23 22:38:37   4692s] #Total number of net violated process antenna rule = 54
[03/23 22:38:37   4692s] #
[03/23 22:38:37   4692s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 22:38:37   4692s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 22:38:37   4692s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:38:37   4692s] #
[03/23 22:38:37   4692s] #Start Post Route via swapping..
[03/23 22:38:37   4692s] #38.26% of area are rerouted by ECO routing.
[03/23 22:38:38   4693s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:38:38   4694s] #   number of violations = 0
[03/23 22:38:38   4694s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3153.13 (MB), peak = 3593.68 (MB)
[03/23 22:38:38   4694s] #CELL_VIEW PE_top,init has 0 DRC violations
[03/23 22:38:38   4694s] #Total number of DRC violations = 0
[03/23 22:38:38   4694s] #Total number of process antenna violations = 67
[03/23 22:38:38   4694s] #Total number of net violated process antenna rule = 54
[03/23 22:38:38   4694s] #Post Route via swapping is done.
[03/23 22:38:38   4694s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 22:38:38   4694s] #Total number of nets with non-default rule or having extra spacing = 186
[03/23 22:38:38   4694s] #Total wire length = 338561 um.
[03/23 22:38:38   4694s] #Total half perimeter of net bounding box = 153408 um.
[03/23 22:38:38   4694s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:38:38   4694s] #Total wire length on LAYER M2 = 158816 um.
[03/23 22:38:38   4694s] #Total wire length on LAYER M3 = 86296 um.
[03/23 22:38:38   4694s] #Total wire length on LAYER M4 = 93450 um.
[03/23 22:38:38   4694s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:38:38   4694s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:38:38   4694s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:38:38   4694s] #Total wire length on LAYER LM = 0 um.
[03/23 22:38:38   4694s] #Total number of vias = 67501
[03/23 22:38:38   4694s] #Total number of multi-cut vias = 2924 (  4.3%)
[03/23 22:38:38   4694s] #Total number of single cut vias = 64577 ( 95.7%)
[03/23 22:38:38   4694s] #Up-Via Summary (total 67501):
[03/23 22:38:38   4694s] #                   single-cut          multi-cut      Total
[03/23 22:38:38   4694s] #-----------------------------------------------------------
[03/23 22:38:38   4694s] # M1             10233 ( 97.1%)       305 (  2.9%)      10538
[03/23 22:38:38   4694s] # M2             27392 ( 95.7%)      1224 (  4.3%)      28616
[03/23 22:38:38   4694s] # M3             26952 ( 95.1%)      1395 (  4.9%)      28347
[03/23 22:38:38   4694s] #-----------------------------------------------------------
[03/23 22:38:38   4694s] #                64577 ( 95.7%)      2924 (  4.3%)      67501 
[03/23 22:38:38   4694s] #
[03/23 22:38:38   4694s] #detailRoute Statistics:
[03/23 22:38:38   4694s] #Cpu time = 00:00:43
[03/23 22:38:38   4694s] #Elapsed time = 00:00:24
[03/23 22:38:38   4694s] #Increased memory = -1.48 (MB)
[03/23 22:38:38   4694s] #Total memory = 3153.13 (MB)
[03/23 22:38:38   4694s] #Peak memory = 3593.68 (MB)
[03/23 22:38:38   4694s] #Skip updating routing design signature in db-snapshot flow
[03/23 22:38:38   4694s] ### global_detail_route design signature (794): route=458483039 flt_obj=0 vio=601443920 shield_wire=1
[03/23 22:38:38   4694s] ### Time Record (DB Export) is installed.
[03/23 22:38:38   4694s] ### export design design signature (795): route=458483039 fixed_route=1554078026 flt_obj=0 vio=601443920 swire=282492057 shield_wire=1 net_attr=793346523 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1204779038 pin_access=1717582493 inst_pattern=1
[03/23 22:38:38   4694s] #	no debugging net set
[03/23 22:38:38   4694s] ### Time Record (DB Export) is uninstalled.
[03/23 22:38:38   4694s] ### Time Record (Post Callback) is installed.
[03/23 22:38:38   4694s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:38:38   4694s] #
[03/23 22:38:38   4694s] #globalDetailRoute statistics:
[03/23 22:38:38   4694s] #Cpu time = 00:00:46
[03/23 22:38:38   4694s] #Elapsed time = 00:00:26
[03/23 22:38:38   4694s] #Increased memory = -226.11 (MB)
[03/23 22:38:38   4694s] #Total memory = 2922.46 (MB)
[03/23 22:38:38   4694s] #Peak memory = 3593.68 (MB)
[03/23 22:38:38   4694s] #Number of warnings = 5
[03/23 22:38:38   4694s] #Total number of warnings = 52
[03/23 22:38:38   4694s] #Number of fails = 0
[03/23 22:38:38   4694s] #Total number of fails = 0
[03/23 22:38:38   4694s] #Complete globalDetailRoute on Thu Mar 23 22:38:38 2023
[03/23 22:38:38   4694s] #
[03/23 22:38:38   4694s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:38:38   4694s] ### 
[03/23 22:38:38   4694s] ###   Scalability Statistics
[03/23 22:38:38   4694s] ### 
[03/23 22:38:38   4694s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:38:38   4694s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 22:38:38   4694s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:38:38   4694s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:38:38   4694s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:38:38   4694s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:38:38   4694s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:38:38   4694s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:38:38   4694s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 22:38:38   4694s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:38:38   4694s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[03/23 22:38:38   4694s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 22:38:38   4694s] ###   Detail Routing                |        00:00:38|        00:00:23|             1.7|
[03/23 22:38:38   4694s] ###   Antenna Fixing                |        00:00:02|        00:00:00|             1.0|
[03/23 22:38:38   4694s] ###   Post Route Via Swapping       |        00:00:02|        00:00:01|             1.0|
[03/23 22:38:38   4694s] ###   Entire Command                |        00:00:46|        00:00:26|             1.8|
[03/23 22:38:38   4694s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:38:38   4694s] ### 
[03/23 22:38:38   4694s] *** EcoRoute #2 [finish] (optDesign #5) : cpu/real = 0:00:45.8/0:00:25.9 (1.8), totSession cpu/real = 1:18:14.9/0:35:53.3 (2.2), mem = 4265.7M
[03/23 22:38:38   4694s] 
[03/23 22:38:38   4694s] =============================================================================================
[03/23 22:38:38   4694s]  Step TAT Report : EcoRoute #2 / optDesign #5                                   21.14-s109_1
[03/23 22:38:38   4694s] =============================================================================================
[03/23 22:38:38   4694s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:38:38   4694s] ---------------------------------------------------------------------------------------------
[03/23 22:38:38   4694s] [ GlobalRoute            ]      1   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:01.0    2.0
[03/23 22:38:38   4694s] [ DetailRoute            ]      1   0:00:22.6  (  87.1 % )     0:00:22.6 /  0:00:37.7    1.7
[03/23 22:38:38   4694s] [ MISC                   ]          0:00:02.9  (  11.0 % )     0:00:02.9 /  0:00:07.0    2.5
[03/23 22:38:38   4694s] ---------------------------------------------------------------------------------------------
[03/23 22:38:38   4694s]  EcoRoute #2 TOTAL                  0:00:25.9  ( 100.0 % )     0:00:25.9 /  0:00:45.8    1.8
[03/23 22:38:38   4694s] ---------------------------------------------------------------------------------------------
[03/23 22:38:38   4694s] 
[03/23 22:38:38   4694s] **optDesign ... cpu = 0:06:35, real = 0:03:18, mem = 2917.7M, totSessionCpu=1:18:15 **
[03/23 22:38:38   4694s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 22:38:38   4694s] **INFO: flowCheckPoint #24 PostEcoSummary
[03/23 22:38:38   4694s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:38:38   4694s] 
[03/23 22:38:38   4694s] Trim Metal Layers:
[03/23 22:38:38   4694s] LayerId::1 widthSet size::1
[03/23 22:38:38   4694s] LayerId::2 widthSet size::1
[03/23 22:38:38   4694s] LayerId::3 widthSet size::1
[03/23 22:38:38   4694s] LayerId::4 widthSet size::1
[03/23 22:38:38   4694s] LayerId::5 widthSet size::1
[03/23 22:38:38   4694s] LayerId::6 widthSet size::1
[03/23 22:38:38   4694s] LayerId::7 widthSet size::1
[03/23 22:38:38   4694s] LayerId::8 widthSet size::1
[03/23 22:38:38   4694s] eee: pegSigSF::1.070000
[03/23 22:38:38   4694s] Initializing multi-corner resistance tables ...
[03/23 22:38:38   4694s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:38:38   4694s] eee: l::2 avDens::0.409555 usedTrk::4533.768933 availTrk::11070.000000 sigTrk::4533.768933
[03/23 22:38:38   4694s] eee: l::3 avDens::0.215024 usedTrk::2438.376101 availTrk::11340.000000 sigTrk::2438.376101
[03/23 22:38:38   4694s] eee: l::4 avDens::0.235500 usedTrk::2628.179159 availTrk::11160.000000 sigTrk::2628.179159
[03/23 22:38:38   4694s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:38:38   4694s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:38:38   4694s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:38:38   4694s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:38:38   4695s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.398974 uaWl=1.000000 uaWlH=0.267603 aWlH=0.000000 lMod=0 pMax=0.872400 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:38:38   4695s] ### Net info: total nets: 3210
[03/23 22:38:38   4695s] ### Net info: dirty nets: 0
[03/23 22:38:38   4695s] ### Net info: marked as disconnected nets: 0
[03/23 22:38:38   4695s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:38:38   4695s] #num needed restored net=0
[03/23 22:38:38   4695s] #need_extraction net=0 (total=3210)
[03/23 22:38:38   4695s] ### Net info: fully routed nets: 3208
[03/23 22:38:38   4695s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:38:38   4695s] ### Net info: unrouted nets: 0
[03/23 22:38:38   4695s] ### Net info: re-extraction nets: 0
[03/23 22:38:38   4695s] ### Net info: ignored nets: 0
[03/23 22:38:38   4695s] ### Net info: skip routing nets: 0
[03/23 22:38:38   4695s] ### import design signature (796): route=605900809 fixed_route=605900809 flt_obj=0 vio=249596107 swire=282492057 shield_wire=1 net_attr=1620913879 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1204779038 pin_access=1717582493 inst_pattern=1
[03/23 22:38:38   4695s] #Extract in post route mode
[03/23 22:38:38   4695s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:38:38   4695s] #Fast data preparation for tQuantus.
[03/23 22:38:38   4695s] #Start routing data preparation on Thu Mar 23 22:38:38 2023
[03/23 22:38:38   4695s] #
[03/23 22:38:38   4695s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:38:38   4695s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:38:38   4695s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:38:38   4695s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:38:38   4695s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:38:38   4695s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:38:38   4695s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:38:38   4695s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:38:38   4695s] #Regenerating Ggrids automatically.
[03/23 22:38:38   4695s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:38:38   4695s] #Using automatically generated G-grids.
[03/23 22:38:38   4695s] #Done routing data preparation.
[03/23 22:38:39   4695s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2927.44 (MB), peak = 3593.68 (MB)
[03/23 22:38:39   4695s] #Start routing data preparation on Thu Mar 23 22:38:39 2023
[03/23 22:38:39   4695s] #
[03/23 22:38:39   4695s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:38:39   4695s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:38:39   4695s] #Voltage range [0.000 - 1.200] has 3208 nets.
[03/23 22:38:39   4695s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:38:39   4695s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:38:39   4695s] #Build and mark too close pins for the same net.
[03/23 22:38:39   4695s] #Regenerating Ggrids automatically.
[03/23 22:38:39   4695s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:38:39   4695s] #Using automatically generated G-grids.
[03/23 22:38:39   4695s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:38:39   4695s] #Done routing data preparation.
[03/23 22:38:39   4695s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2933.01 (MB), peak = 3593.68 (MB)
[03/23 22:38:39   4695s] #
[03/23 22:38:39   4695s] #Start tQuantus RC extraction...
[03/23 22:38:39   4695s] #Start building rc corner(s)...
[03/23 22:38:39   4695s] #Number of RC Corner = 1
[03/23 22:38:39   4695s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:38:39   4695s] #M1 -> M1 (1)
[03/23 22:38:39   4695s] #M2 -> M2 (2)
[03/23 22:38:39   4695s] #M3 -> M3 (3)
[03/23 22:38:39   4695s] #M4 -> M4 (4)
[03/23 22:38:39   4695s] #M5 -> M5 (5)
[03/23 22:38:39   4695s] #M6 -> M6 (6)
[03/23 22:38:39   4695s] #MQ -> MQ (7)
[03/23 22:38:39   4695s] #LM -> LM (8)
[03/23 22:38:39   4695s] #SADV-On
[03/23 22:38:39   4695s] # Corner(s) : 
[03/23 22:38:39   4695s] #rc-typ [25.00]
[03/23 22:38:39   4696s] # Corner id: 0
[03/23 22:38:39   4696s] # Layout Scale: 1.000000
[03/23 22:38:39   4696s] # Has Metal Fill model: yes
[03/23 22:38:39   4696s] # Temperature was set
[03/23 22:38:39   4696s] # Temperature : 25.000000
[03/23 22:38:39   4696s] # Ref. Temp   : 25.000000
[03/23 22:38:39   4696s] #SADV-Off
[03/23 22:38:39   4696s] #total pattern=120 [8, 324]
[03/23 22:38:39   4696s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:38:39   4696s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:38:39   4696s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:38:39   4696s] #number model r/c [1,1] [8,324] read
[03/23 22:38:39   4696s] #0 rcmodel(s) requires rebuild
[03/23 22:38:39   4696s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2933.63 (MB), peak = 3593.68 (MB)
[03/23 22:38:39   4696s] #Start building rc corner(s)...
[03/23 22:38:39   4696s] #Number of RC Corner = 1
[03/23 22:38:39   4696s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:38:39   4696s] #M1 -> M1 (1)
[03/23 22:38:39   4696s] #M2 -> M2 (2)
[03/23 22:38:39   4696s] #M3 -> M3 (3)
[03/23 22:38:39   4696s] #M4 -> M4 (4)
[03/23 22:38:39   4696s] #M5 -> M5 (5)
[03/23 22:38:39   4696s] #M6 -> M6 (6)
[03/23 22:38:39   4696s] #MQ -> MQ (7)
[03/23 22:38:39   4696s] #LM -> LM (8)
[03/23 22:38:39   4696s] #SADV-On
[03/23 22:38:39   4696s] # Corner(s) : 
[03/23 22:38:39   4696s] #rc-typ [25.00]
[03/23 22:38:40   4696s] # Corner id: 0
[03/23 22:38:40   4696s] # Layout Scale: 1.000000
[03/23 22:38:40   4696s] # Has Metal Fill model: yes
[03/23 22:38:40   4696s] # Temperature was set
[03/23 22:38:40   4696s] # Temperature : 25.000000
[03/23 22:38:40   4696s] # Ref. Temp   : 25.000000
[03/23 22:38:40   4696s] #SADV-Off
[03/23 22:38:40   4696s] #total pattern=120 [8, 324]
[03/23 22:38:40   4696s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:38:40   4696s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:38:40   4696s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:38:40   4696s] #number model r/c [1,1] [8,324] read
[03/23 22:38:40   4696s] #0 rcmodel(s) requires rebuild
[03/23 22:38:40   4696s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2933.28 (MB), peak = 3593.68 (MB)
[03/23 22:38:40   4696s] #Finish check_net_pin_list step Enter extract
[03/23 22:38:40   4696s] #Start init net ripin tree building
[03/23 22:38:40   4696s] #Finish init net ripin tree building
[03/23 22:38:40   4696s] #Cpu time = 00:00:00
[03/23 22:38:40   4696s] #Elapsed time = 00:00:00
[03/23 22:38:40   4696s] #Increased memory = 0.00 (MB)
[03/23 22:38:40   4696s] #Total memory = 2933.28 (MB)
[03/23 22:38:40   4696s] #Peak memory = 3593.68 (MB)
[03/23 22:38:40   4696s] #Using multithreading with 6 threads.
[03/23 22:38:40   4696s] #begin processing metal fill model file
[03/23 22:38:40   4696s] #end processing metal fill model file
[03/23 22:38:40   4696s] #Length limit = 200 pitches
[03/23 22:38:40   4696s] #opt mode = 2
[03/23 22:38:40   4696s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:38:40   4696s] #Start generate extraction boxes.
[03/23 22:38:40   4696s] #
[03/23 22:38:40   4696s] #Extract using 30 x 30 Hboxes
[03/23 22:38:40   4696s] #3x4 initial hboxes
[03/23 22:38:40   4696s] #Use area based hbox pruning.
[03/23 22:38:40   4696s] #0/0 hboxes pruned.
[03/23 22:38:40   4696s] #Complete generating extraction boxes.
[03/23 22:38:40   4696s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.10GHz 12288KB Cache 12CPU...
[03/23 22:38:40   4696s] #Process 0 special clock nets for rc extraction
[03/23 22:38:40   4697s] #Total 3208 nets were built. 2415 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:38:42   4699s] #Run Statistics for Extraction:
[03/23 22:38:42   4699s] #   Cpu time = 00:00:03, elapsed time = 00:00:02 .
[03/23 22:38:42   4699s] #   Increased memory =    57.42 (MB), total memory =  2990.67 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:42   4699s] #Register nets and terms for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d
[03/23 22:38:42   4699s] #Finish registering nets and terms for rcdb.
[03/23 22:38:42   4699s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2948.88 (MB), peak = 3593.68 (MB)
[03/23 22:38:42   4700s] #RC Statistics: 20598 Res, 13250 Ground Cap, 44206 XCap (Edge to Edge)
[03/23 22:38:42   4700s] #RC V/H edge ratio: 0.05, Avg V/H Edge Length: 1154.07 (8523), Avg L-Edge Length: 21869.87 (9293)
[03/23 22:38:42   4700s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d.
[03/23 22:38:42   4700s] #Start writing RC data.
[03/23 22:38:42   4700s] #Finish writing RC data
[03/23 22:38:42   4700s] #Finish writing rcdb with 23806 nodes, 20598 edges, and 130640 xcaps
[03/23 22:38:42   4700s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2945.54 (MB), peak = 3593.68 (MB)
[03/23 22:38:42   4700s] Restoring parasitic data from file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d' ...
[03/23 22:38:42   4700s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d' for reading (mem: 4325.512M)
[03/23 22:38:42   4700s] Reading RCDB with compressed RC data.
[03/23 22:38:42   4700s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d' for content verification (mem: 4325.512M)
[03/23 22:38:42   4700s] Reading RCDB with compressed RC data.
[03/23 22:38:42   4700s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d': 0 access done (mem: 4325.512M)
[03/23 22:38:42   4700s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d': 0 access done (mem: 4325.512M)
[03/23 22:38:42   4700s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4325.512M)
[03/23 22:38:42   4700s] Following multi-corner parasitics specified:
[03/23 22:38:42   4700s] 	/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d (rcdb)
[03/23 22:38:42   4700s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d' for reading (mem: 4325.512M)
[03/23 22:38:42   4700s] Reading RCDB with compressed RC data.
[03/23 22:38:42   4700s] 		Cell PE_top has rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d specified
[03/23 22:38:42   4700s] Cell PE_top, hinst 
[03/23 22:38:42   4700s] processing rcdb (/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:38:42   4700s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_fufuda.rcdb.d': 0 access done (mem: 4341.512M)
[03/23 22:38:42   4700s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4325.512M)
[03/23 22:38:42   4700s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_MiuZlU.rcdb.d/PE_top.rcdb.d' for reading (mem: 4325.512M)
[03/23 22:38:42   4700s] Reading RCDB with compressed RC data.
[03/23 22:38:43   4700s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_MiuZlU.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4325.512M)
[03/23 22:38:43   4700s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4325.512M)
[03/23 22:38:43   4700s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4325.512M)
[03/23 22:38:43   4700s] #
[03/23 22:38:43   4700s] #Restore RCDB.
[03/23 22:38:43   4700s] #
[03/23 22:38:43   4700s] #Complete tQuantus RC extraction.
[03/23 22:38:43   4700s] #Cpu time = 00:00:05
[03/23 22:38:43   4700s] #Elapsed time = 00:00:04
[03/23 22:38:43   4700s] #Increased memory = 12.60 (MB)
[03/23 22:38:43   4700s] #Total memory = 2945.61 (MB)
[03/23 22:38:43   4700s] #Peak memory = 3593.68 (MB)
[03/23 22:38:43   4700s] #
[03/23 22:38:43   4700s] #2415 inserted nodes are removed
[03/23 22:38:43   4700s] ### export design design signature (798): route=1269440787 fixed_route=1269440787 flt_obj=0 vio=249596107 swire=282492057 shield_wire=1 net_attr=1124415985 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1204779038 pin_access=1717582493 inst_pattern=1
[03/23 22:38:43   4701s] #	no debugging net set
[03/23 22:38:43   4701s] #Start Inst Signature in MT(0)
[03/23 22:38:43   4701s] #Start Net Signature in MT(2827198)
[03/23 22:38:43   4701s] #Calculate SNet Signature in MT (67454972)
[03/23 22:38:43   4701s] #Run time and memory report for RC extraction:
[03/23 22:38:43   4701s] #RC extraction running on  Xeon 4.25GHz 12288KB Cache 12CPU.
[03/23 22:38:43   4701s] #Run Statistics for snet signature:
[03/23 22:38:43   4701s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.20/6, scale score = 0.20.
[03/23 22:38:43   4701s] #    Increased memory =     0.00 (MB), total memory =  2925.40 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:43   4701s] #Run Statistics for Net Final Signature:
[03/23 22:38:43   4701s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:38:43   4701s] #   Increased memory =     0.00 (MB), total memory =  2925.40 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:43   4701s] #Run Statistics for Net launch:
[03/23 22:38:43   4701s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.31/6, scale score = 0.55.
[03/23 22:38:43   4701s] #    Increased memory =     0.00 (MB), total memory =  2925.40 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:43   4701s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:38:43   4701s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:38:43   4701s] #   Increased memory =     0.00 (MB), total memory =  2925.40 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:43   4701s] #Run Statistics for net signature:
[03/23 22:38:43   4701s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.65/6, scale score = 0.44.
[03/23 22:38:43   4701s] #    Increased memory =     0.00 (MB), total memory =  2925.40 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:43   4701s] #Run Statistics for inst signature:
[03/23 22:38:43   4701s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.48/6, scale score = 0.25.
[03/23 22:38:43   4701s] #    Increased memory =    -0.38 (MB), total memory =  2925.40 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:43   4701s] Starting delay calculation for Setup views
[03/23 22:38:43   4701s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:38:43   4701s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:38:43   4701s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:38:43   4701s] #################################################################################
[03/23 22:38:43   4701s] # Design Stage: PostRoute
[03/23 22:38:43   4701s] # Design Name: PE_top
[03/23 22:38:43   4701s] # Design Mode: 130nm
[03/23 22:38:43   4701s] # Analysis Mode: MMMC OCV 
[03/23 22:38:43   4701s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:38:43   4701s] # Signoff Settings: SI On 
[03/23 22:38:43   4701s] #################################################################################
[03/23 22:38:43   4701s] Topological Sorting (REAL = 0:00:00.0, MEM = 4291.6M, InitMEM = 4291.6M)
[03/23 22:38:43   4701s] Setting infinite Tws ...
[03/23 22:38:43   4701s] First Iteration Infinite Tw... 
[03/23 22:38:43   4701s] Calculate early delays in OCV mode...
[03/23 22:38:43   4701s] Calculate late delays in OCV mode...
[03/23 22:38:43   4701s] Start delay calculation (fullDC) (6 T). (MEM=4291.61)
[03/23 22:38:43   4701s] End AAE Lib Interpolated Model. (MEM=4303.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:43   4701s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_MiuZlU.rcdb.d/PE_top.rcdb.d' for reading (mem: 4303.215M)
[03/23 22:38:43   4701s] Reading RCDB with compressed RC data.
[03/23 22:38:43   4701s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4303.2M)
[03/23 22:38:43   4701s] AAE_INFO: 6 threads acquired from CTE.
[03/23 22:38:44   4703s] Total number of fetched objects 3208
[03/23 22:38:44   4703s] AAE_INFO-618: Total number of nets in the design is 3210,  100.0 percent of the nets selected for SI analysis
[03/23 22:38:44   4703s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:44   4703s] End delay calculation. (MEM=4558.83 CPU=0:00:01.3 REAL=0:00:01.0)
[03/23 22:38:44   4703s] End delay calculation (fullDC). (MEM=4558.83 CPU=0:00:01.4 REAL=0:00:01.0)
[03/23 22:38:44   4703s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 4558.8M) ***
[03/23 22:38:44   4703s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4550.8M)
[03/23 22:38:44   4703s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:38:44   4703s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4550.8M)
[03/23 22:38:44   4703s] Starting SI iteration 2
[03/23 22:38:44   4703s] Calculate early delays in OCV mode...
[03/23 22:38:44   4703s] Calculate late delays in OCV mode...
[03/23 22:38:44   4703s] Start delay calculation (fullDC) (6 T). (MEM=4395.99)
[03/23 22:38:44   4703s] End AAE Lib Interpolated Model. (MEM=4395.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:44   4704s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 2. 
[03/23 22:38:44   4704s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 3208. 
[03/23 22:38:44   4704s] Total number of fetched objects 3208
[03/23 22:38:44   4704s] AAE_INFO-618: Total number of nets in the design is 3210,  32.5 percent of the nets selected for SI analysis
[03/23 22:38:44   4704s] End delay calculation. (MEM=4656.07 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 22:38:44   4704s] End delay calculation (fullDC). (MEM=4656.07 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 22:38:44   4704s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4656.1M) ***
[03/23 22:38:44   4704s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:01.0 totSessionCpu=1:18:25 mem=4662.1M)
[03/23 22:38:44   4704s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4671.6M, EPOCH TIME: 1679625524.768467
[03/23 22:38:44   4704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:44   4704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:44   4705s] 
[03/23 22:38:44   4705s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:44   4705s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:4703.6M, EPOCH TIME: 1679625524.784742
[03/23 22:38:44   4705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:44   4705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:44   4705s] 
------------------------------------------------------------------
     Post-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.854  | -0.854  | -0.294  |
|           TNS (ns):| -13.870 | -13.488 | -0.459  |
|    Violating Paths:|   46    |   43    |    6    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4702.1M, EPOCH TIME: 1679625524.934145
[03/23 22:38:44   4705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:44   4705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:44   4705s] 
[03/23 22:38:44   4705s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:44   4705s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:4703.6M, EPOCH TIME: 1679625524.949294
[03/23 22:38:44   4705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:44   4705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:44   4705s] Density: 34.423%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:46, real = 0:03:24, mem = 3146.9M, totSessionCpu=1:18:25 **
[03/23 22:38:44   4705s] **INFO: flowCheckPoint #25 OptimizationRecovery
[03/23 22:38:44   4705s] Running LEF-safe VT swap in recovery
[03/23 22:38:44   4705s] VT info 8.01024641873 5
[03/23 22:38:44   4705s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 22:38:44   4705s] Finish postRoute recovery in postEcoRoute mode (cpu=0:01:22, real=0:00:40, mem=4438.07M, totSessionCpu=1:18:25).
[03/23 22:38:44   4705s] **optDesign ... cpu = 0:06:46, real = 0:03:24, mem = 3145.6M, totSessionCpu=1:18:25 **
[03/23 22:38:44   4705s] 
[03/23 22:38:45   4705s] Latch borrow mode reset to max_borrow
[03/23 22:38:45   4705s] **INFO: flowCheckPoint #26 FinalSummary
[03/23 22:38:45   4705s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/23 22:38:45   4705s] **optDesign ... cpu = 0:06:46, real = 0:03:25, mem = 3144.7M, totSessionCpu=1:18:26 **
[03/23 22:38:45   4705s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4399.1M, EPOCH TIME: 1679625525.119736
[03/23 22:38:45   4705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:45   4705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:45   4705s] 
[03/23 22:38:45   4705s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:45   4705s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:4431.1M, EPOCH TIME: 1679625525.138366
[03/23 22:38:45   4705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:45   4705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:47   4706s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.854  | -0.854  | -0.294  |
|           TNS (ns):| -13.870 | -13.488 | -0.459  |
|    Violating Paths:|   46    |   43    |    6    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4438.3M, EPOCH TIME: 1679625527.835891
[03/23 22:38:47   4706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:47   4706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:47   4706s] 
[03/23 22:38:47   4706s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:47   4706s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:4439.7M, EPOCH TIME: 1679625527.853372
[03/23 22:38:47   4706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:47   4706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:47   4706s] Density: 34.423%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4439.7M, EPOCH TIME: 1679625527.863502
[03/23 22:38:47   4706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:47   4706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:47   4706s] 
[03/23 22:38:47   4706s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:47   4706s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:4439.7M, EPOCH TIME: 1679625527.886267
[03/23 22:38:47   4706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:47   4706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:47   4706s] **optDesign ... cpu = 0:06:47, real = 0:03:27, mem = 3146.2M, totSessionCpu=1:18:26 **
[03/23 22:38:47   4706s]  ReSet Options after AAE Based Opt flow 
[03/23 22:38:47   4706s] 
[03/23 22:38:47   4706s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:38:47   4706s] Deleting Lib Analyzer.
[03/23 22:38:47   4706s] 
[03/23 22:38:47   4706s] TimeStamp Deleting Cell Server End ...
[03/23 22:38:47   4706s] *** Finished optDesign ***
[03/23 22:38:47   4706s] 
[03/23 22:38:47   4706s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:47 real=  0:03:28)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.3 real=0:00:05.0)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.7 real=0:00:00.4)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.8 real=0:00:01.5)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:02.9 real=0:00:02.3)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=  0:01:43 real=0:00:31.0)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:   RouterDirectives (count =  2): (cpu=0:00:01.2 real=0:00:01.0)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:           ecoRoute (count =  2): (cpu=  0:04:19 real=  0:02:33)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:03.7 real=0:00:01.4)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:25.3 real=0:00:07.7)
[03/23 22:38:47   4706s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:38:47   4706s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:38:47   4706s] Info: Destroy the CCOpt slew target map.
[03/23 22:38:47   4706s] clean pInstBBox. size 0
[03/23 22:38:47   4706s] All LLGs are deleted
[03/23 22:38:47   4706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:47   4706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:47   4706s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4431.7M, EPOCH TIME: 1679625527.960773
[03/23 22:38:47   4706s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4431.7M, EPOCH TIME: 1679625527.960890
[03/23 22:38:47   4706s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:38:47   4706s] *** optDesign #5 [finish] : cpu/real = 0:06:47.0/0:03:27.9 (2.0), totSession cpu/real = 1:18:26.5/0:36:02.6 (2.2), mem = 4431.7M
[03/23 22:38:47   4706s] 
[03/23 22:38:47   4706s] =============================================================================================
[03/23 22:38:47   4706s]  Final TAT Report : optDesign #5                                                21.14-s109_1
[03/23 22:38:47   4706s] =============================================================================================
[03/23 22:38:47   4706s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:38:47   4706s] ---------------------------------------------------------------------------------------------
[03/23 22:38:47   4706s] [ InitOpt                ]      1   0:00:01.0  (   0.5 % )     0:00:01.1 /  0:00:01.4    1.3
[03/23 22:38:47   4706s] [ WnsOpt                 ]      2   0:00:32.9  (  15.8 % )     0:00:32.9 /  0:01:56.5    3.5
[03/23 22:38:47   4706s] [ TnsOpt                 ]      1   0:00:04.2  (   2.0 % )     0:00:04.2 /  0:00:09.9    2.4
[03/23 22:38:47   4706s] [ HardenOpt              ]      1   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.8    1.3
[03/23 22:38:47   4706s] [ DrvOpt                 ]      1   0:00:02.0  (   1.0 % )     0:00:02.0 /  0:00:02.6    1.3
[03/23 22:38:47   4706s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:47   4706s] [ LayerAssignment        ]      4   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:38:47   4706s] [ OptSummaryReport       ]      7   0:00:00.5  (   0.2 % )     0:00:03.9 /  0:00:02.4    0.6
[03/23 22:38:47   4706s] [ DrvReport              ]     11   0:00:03.1  (   1.5 % )     0:00:03.1 /  0:00:01.3    0.4
[03/23 22:38:47   4706s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:38:47   4706s] [ CheckPlace             ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 22:38:47   4706s] [ RefinePlace            ]      4   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:01.1    1.5
[03/23 22:38:47   4706s] [ ClockDrv               ]      1   0:00:01.5  (   0.7 % )     0:00:01.5 /  0:00:01.7    1.2
[03/23 22:38:47   4706s] [ EcoRoute               ]      2   0:02:26.9  (  70.7 % )     0:02:26.9 /  0:04:08.7    1.7
[03/23 22:38:47   4706s] [ ExtractRC              ]      3   0:00:09.9  (   4.8 % )     0:00:09.9 /  0:00:12.6    1.3
[03/23 22:38:47   4706s] [ TimingUpdate           ]     25   0:00:01.7  (   0.8 % )     0:00:02.9 /  0:00:08.3    2.9
[03/23 22:38:47   4706s] [ FullDelayCalc          ]      4   0:00:01.2  (   0.6 % )     0:00:01.2 /  0:00:05.2    4.2
[03/23 22:38:47   4706s] [ TimingReport           ]      7   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.5    2.1
[03/23 22:38:47   4706s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 22:38:47   4706s] [ MISC                   ]          0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.5    0.9
[03/23 22:38:47   4706s] ---------------------------------------------------------------------------------------------
[03/23 22:38:47   4706s]  optDesign #5 TOTAL                 0:03:27.9  ( 100.0 % )     0:03:27.9 /  0:06:47.0    2.0
[03/23 22:38:47   4706s] ---------------------------------------------------------------------------------------------
[03/23 22:38:47   4706s] 
[03/23 22:38:47   4706s] <CMD> optDesign -postRoute -setup -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/23 22:38:47   4706s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3137.1M, totSessionCpu=1:18:26 **
[03/23 22:38:47   4706s] *** optDesign #6 [begin] : totSession cpu/real = 1:18:26.5/0:36:02.6 (2.2), mem = 4427.7M
[03/23 22:38:47   4706s] Info: 6 threads available for lower-level modules during optimization.
[03/23 22:38:47   4706s] GigaOpt running with 6 threads.
[03/23 22:38:47   4706s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 1:18:26.5/0:36:02.6 (2.2), mem = 4427.7M
[03/23 22:38:47   4706s] **INFO: User settings:
[03/23 22:38:47   4706s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 22:38:47   4706s] setNanoRouteMode -drouteAutoStop                                false
[03/23 22:38:47   4706s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 22:38:47   4706s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 22:38:47   4706s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 22:38:47   4706s] setNanoRouteMode -drouteStartIteration                          0
[03/23 22:38:47   4706s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 22:38:47   4706s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 22:38:47   4706s] setNanoRouteMode -extractDesignSignature                        78978449
[03/23 22:38:47   4706s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 22:38:47   4706s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 22:38:47   4706s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 22:38:47   4706s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 22:38:47   4706s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 22:38:47   4706s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 22:38:47   4706s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 22:38:47   4706s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 22:38:47   4706s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 22:38:47   4706s] setNanoRouteMode -routeSiEffort                                 max
[03/23 22:38:47   4706s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 22:38:47   4706s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 22:38:47   4706s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 22:38:47   4706s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 22:38:47   4706s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 22:38:47   4706s] setNanoRouteMode -timingEngine                                  .timing_file_251356.tif.gz
[03/23 22:38:47   4706s] setDesignMode -process                                          130
[03/23 22:38:47   4706s] setExtractRCMode -coupled                                       true
[03/23 22:38:47   4706s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 22:38:47   4706s] setExtractRCMode -effortLevel                                   medium
[03/23 22:38:47   4706s] setExtractRCMode -engine                                        postRoute
[03/23 22:38:47   4706s] setExtractRCMode -noCleanRCDB                                   true
[03/23 22:38:47   4706s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 22:38:47   4706s] setExtractRCMode -relative_c_th                                 1
[03/23 22:38:47   4706s] setExtractRCMode -total_c_th                                    0
[03/23 22:38:47   4706s] setDelayCalMode -enable_high_fanout                             true
[03/23 22:38:47   4706s] setDelayCalMode -engine                                         aae
[03/23 22:38:47   4706s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 22:38:47   4706s] setDelayCalMode -reportOutBound                                 true
[03/23 22:38:47   4706s] setDelayCalMode -SIAware                                        true
[03/23 22:38:47   4706s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 22:38:47   4706s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 22:38:47   4706s] setOptMode -addInst                                             true
[03/23 22:38:47   4706s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 22:38:47   4706s] setOptMode -allEndPoints                                        true
[03/23 22:38:47   4706s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 22:38:47   4706s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 22:38:47   4706s] setOptMode -deleteInst                                          true
[03/23 22:38:47   4706s] setOptMode -drcMargin                                           0.1
[03/23 22:38:47   4706s] setOptMode -effort                                              high
[03/23 22:38:47   4706s] setOptMode -fixDrc                                              true
[03/23 22:38:47   4706s] setOptMode -fixFanoutLoad                                       true
[03/23 22:38:47   4706s] setOptMode -holdTargetSlack                                     0.05
[03/23 22:38:47   4706s] setOptMode -maxLength                                           1000
[03/23 22:38:47   4706s] setOptMode -optimizeFF                                          true
[03/23 22:38:47   4706s] setOptMode -preserveAllSequential                               false
[03/23 22:38:47   4706s] setOptMode -restruct                                            false
[03/23 22:38:47   4706s] setOptMode -setupTargetSlack                                    0.05
[03/23 22:38:47   4706s] setOptMode -usefulSkew                                          false
[03/23 22:38:47   4706s] setOptMode -usefulSkewCTS                                       true
[03/23 22:38:47   4706s] setSIMode -separate_delta_delay_on_data                         true
[03/23 22:38:47   4706s] setPlaceMode -place_global_max_density                          0.8
[03/23 22:38:47   4706s] setPlaceMode -place_global_uniform_density                      true
[03/23 22:38:47   4706s] setPlaceMode -timingDriven                                      true
[03/23 22:38:47   4706s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 22:38:47   4706s] setAnalysisMode -checkType                                      setup
[03/23 22:38:47   4706s] setAnalysisMode -clkSrcPath                                     true
[03/23 22:38:47   4706s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 22:38:47   4706s] setAnalysisMode -cppr                                           both
[03/23 22:38:47   4706s] 
[03/23 22:38:47   4706s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 22:38:48   4706s] 
[03/23 22:38:48   4706s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:38:48   4706s] Summary for sequential cells identification: 
[03/23 22:38:48   4706s]   Identified SBFF number: 112
[03/23 22:38:48   4706s]   Identified MBFF number: 0
[03/23 22:38:48   4706s]   Identified SB Latch number: 0
[03/23 22:38:48   4706s]   Identified MB Latch number: 0
[03/23 22:38:48   4706s]   Not identified SBFF number: 8
[03/23 22:38:48   4706s]   Not identified MBFF number: 0
[03/23 22:38:48   4706s]   Not identified SB Latch number: 0
[03/23 22:38:48   4706s]   Not identified MB Latch number: 0
[03/23 22:38:48   4706s]   Number of sequential cells which are not FFs: 34
[03/23 22:38:48   4706s]  Visiting view : setupAnalysis
[03/23 22:38:48   4706s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:38:48   4706s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:38:48   4706s]  Visiting view : holdAnalysis
[03/23 22:38:48   4706s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:38:48   4706s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:38:48   4706s] TLC MultiMap info (StdDelay):
[03/23 22:38:48   4706s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:38:48   4706s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:38:48   4706s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:38:48   4706s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:38:48   4706s]  Setting StdDelay to: 22.7ps
[03/23 22:38:48   4706s] 
[03/23 22:38:48   4706s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:38:48   4706s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 22:38:48   4706s] OPERPROF: Starting DPlace-Init at level 1, MEM:4431.7M, EPOCH TIME: 1679625528.047376
[03/23 22:38:48   4706s] Processing tracks to init pin-track alignment.
[03/23 22:38:48   4706s] z: 2, totalTracks: 1
[03/23 22:38:48   4706s] z: 4, totalTracks: 1
[03/23 22:38:48   4706s] z: 6, totalTracks: 1
[03/23 22:38:48   4706s] z: 8, totalTracks: 1
[03/23 22:38:48   4706s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:38:48   4706s] All LLGs are deleted
[03/23 22:38:48   4706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4706s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4431.7M, EPOCH TIME: 1679625528.050699
[03/23 22:38:48   4706s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4431.7M, EPOCH TIME: 1679625528.050927
[03/23 22:38:48   4706s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4431.7M, EPOCH TIME: 1679625528.051602
[03/23 22:38:48   4706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4706s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4495.7M, EPOCH TIME: 1679625528.053307
[03/23 22:38:48   4706s] Max number of tech site patterns supported in site array is 256.
[03/23 22:38:48   4706s] Core basic site is IBM13SITE
[03/23 22:38:48   4706s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4495.7M, EPOCH TIME: 1679625528.065848
[03/23 22:38:48   4706s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:38:48   4706s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:38:48   4706s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:4527.7M, EPOCH TIME: 1679625528.070888
[03/23 22:38:48   4706s] Fast DP-INIT is on for default
[03/23 22:38:48   4706s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:38:48   4706s] Atter site array init, number of instance map data is 0.
[03/23 22:38:48   4706s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.020, MEM:4527.7M, EPOCH TIME: 1679625528.073213
[03/23 22:38:48   4706s] 
[03/23 22:38:48   4706s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:48   4706s] OPERPROF:     Starting CMU at level 3, MEM:4527.7M, EPOCH TIME: 1679625528.074490
[03/23 22:38:48   4706s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.006, MEM:4527.7M, EPOCH TIME: 1679625528.080358
[03/23 22:38:48   4706s] 
[03/23 22:38:48   4706s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:38:48   4706s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.030, MEM:4431.7M, EPOCH TIME: 1679625528.081713
[03/23 22:38:48   4706s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4431.7M, EPOCH TIME: 1679625528.081815
[03/23 22:38:48   4706s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:4431.7M, EPOCH TIME: 1679625528.084063
[03/23 22:38:48   4706s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4431.7MB).
[03/23 22:38:48   4706s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.039, MEM:4431.7M, EPOCH TIME: 1679625528.086876
[03/23 22:38:48   4706s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4431.7M, EPOCH TIME: 1679625528.087041
[03/23 22:38:48   4706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:48   4706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4706s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.021, MEM:4427.7M, EPOCH TIME: 1679625528.108336
[03/23 22:38:48   4706s] 
[03/23 22:38:48   4706s] Creating Lib Analyzer ...
[03/23 22:38:48   4706s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:38:48   4706s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:38:48   4706s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:38:48   4706s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:38:48   4706s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:38:48   4706s] 
[03/23 22:38:48   4706s] {RT rc-typ 0 4 4 0}
[03/23 22:38:48   4707s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:18:27 mem=4433.8M
[03/23 22:38:48   4707s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:18:27 mem=4433.8M
[03/23 22:38:48   4707s] Creating Lib Analyzer, finished. 
[03/23 22:38:48   4707s] Effort level <high> specified for reg2reg path_group
[03/23 22:38:48   4707s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3150.6M, totSessionCpu=1:18:28 **
[03/23 22:38:48   4707s] Existing Dirty Nets : 0
[03/23 22:38:48   4707s] New Signature Flow (optDesignCheckOptions) ....
[03/23 22:38:48   4707s] #Taking db snapshot
[03/23 22:38:48   4707s] #Taking db snapshot ... done
[03/23 22:38:48   4707s] OPERPROF: Starting checkPlace at level 1, MEM:4411.8M, EPOCH TIME: 1679625528.902432
[03/23 22:38:48   4707s] Processing tracks to init pin-track alignment.
[03/23 22:38:48   4707s] z: 2, totalTracks: 1
[03/23 22:38:48   4707s] z: 4, totalTracks: 1
[03/23 22:38:48   4707s] z: 6, totalTracks: 1
[03/23 22:38:48   4707s] z: 8, totalTracks: 1
[03/23 22:38:48   4707s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:38:48   4707s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4411.8M, EPOCH TIME: 1679625528.904977
[03/23 22:38:48   4707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4707s] 
[03/23 22:38:48   4707s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:48   4707s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:4443.8M, EPOCH TIME: 1679625528.924387
[03/23 22:38:48   4707s] Begin checking placement ... (start mem=4411.8M, init mem=4443.8M)
[03/23 22:38:48   4707s] Begin checking exclusive groups violation ...
[03/23 22:38:48   4707s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 22:38:48   4707s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 22:38:48   4707s] 
[03/23 22:38:48   4707s] Running CheckPlace using 6 threads!...
[03/23 22:38:48   4707s] 
[03/23 22:38:48   4707s] ...checkPlace MT is done!
[03/23 22:38:48   4707s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4443.8M, EPOCH TIME: 1679625528.947558
[03/23 22:38:48   4707s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:4443.8M, EPOCH TIME: 1679625528.949148
[03/23 22:38:48   4707s] *info: Placed = 3141           (Fixed = 29)
[03/23 22:38:48   4707s] *info: Unplaced = 0           
[03/23 22:38:48   4707s] Placement Density:34.42%(47847/138996)
[03/23 22:38:48   4707s] Placement Density (including fixed std cells):34.42%(47847/138996)
[03/23 22:38:48   4707s] All LLGs are deleted
[03/23 22:38:48   4707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3141).
[03/23 22:38:48   4707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4707s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4443.8M, EPOCH TIME: 1679625528.951233
[03/23 22:38:48   4707s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4443.8M, EPOCH TIME: 1679625528.951549
[03/23 22:38:48   4707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4707s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4443.8M)
[03/23 22:38:48   4707s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.050, MEM:4443.8M, EPOCH TIME: 1679625528.952852
[03/23 22:38:48   4707s]  Initial DC engine is -> aae
[03/23 22:38:48   4707s]  
[03/23 22:38:48   4707s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 22:38:48   4707s]  
[03/23 22:38:48   4707s]  
[03/23 22:38:48   4707s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 22:38:48   4707s]  
[03/23 22:38:48   4707s] Reset EOS DB
[03/23 22:38:48   4707s] Ignoring AAE DB Resetting ...
[03/23 22:38:48   4707s]  Set Options for AAE Based Opt flow 
[03/23 22:38:48   4707s] *** optDesign -postRoute ***
[03/23 22:38:48   4707s] DRC Margin: user margin 0.1; extra margin 0
[03/23 22:38:48   4707s] Setup Target Slack: user slack 0.05
[03/23 22:38:48   4707s] Hold Target Slack: user slack 0.05
[03/23 22:38:48   4707s] All LLGs are deleted
[03/23 22:38:48   4707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4707s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4443.8M, EPOCH TIME: 1679625528.965333
[03/23 22:38:48   4707s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4443.8M, EPOCH TIME: 1679625528.965734
[03/23 22:38:48   4707s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4443.8M, EPOCH TIME: 1679625528.966527
[03/23 22:38:48   4707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:48   4707s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4507.8M, EPOCH TIME: 1679625528.969047
[03/23 22:38:48   4707s] Max number of tech site patterns supported in site array is 256.
[03/23 22:38:48   4707s] Core basic site is IBM13SITE
[03/23 22:38:48   4707s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4507.8M, EPOCH TIME: 1679625528.978229
[03/23 22:38:48   4707s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:38:48   4707s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:38:48   4707s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:4539.8M, EPOCH TIME: 1679625528.982981
[03/23 22:38:48   4707s] Fast DP-INIT is on for default
[03/23 22:38:48   4707s] Atter site array init, number of instance map data is 0.
[03/23 22:38:48   4707s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.025, MEM:4539.8M, EPOCH TIME: 1679625528.993770
[03/23 22:38:48   4707s] 
[03/23 22:38:48   4707s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:48   4707s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.030, MEM:4443.8M, EPOCH TIME: 1679625528.996304
[03/23 22:38:48   4707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:48   4707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:49   4707s] Multi-VT timing optimization disabled based on library information.
[03/23 22:38:49   4707s] 
[03/23 22:38:49   4707s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:38:49   4707s] Deleting Lib Analyzer.
[03/23 22:38:49   4707s] 
[03/23 22:38:49   4707s] TimeStamp Deleting Cell Server End ...
[03/23 22:38:49   4707s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:38:49   4707s] 
[03/23 22:38:49   4707s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:38:49   4707s] Summary for sequential cells identification: 
[03/23 22:38:49   4707s]   Identified SBFF number: 112
[03/23 22:38:49   4707s]   Identified MBFF number: 0
[03/23 22:38:49   4707s]   Identified SB Latch number: 0
[03/23 22:38:49   4707s]   Identified MB Latch number: 0
[03/23 22:38:49   4707s]   Not identified SBFF number: 8
[03/23 22:38:49   4707s]   Not identified MBFF number: 0
[03/23 22:38:49   4707s]   Not identified SB Latch number: 0
[03/23 22:38:49   4707s]   Not identified MB Latch number: 0
[03/23 22:38:49   4707s]   Number of sequential cells which are not FFs: 34
[03/23 22:38:49   4707s]  Visiting view : setupAnalysis
[03/23 22:38:49   4707s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:38:49   4707s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:38:49   4707s]  Visiting view : holdAnalysis
[03/23 22:38:49   4707s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:38:49   4707s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:38:49   4707s] TLC MultiMap info (StdDelay):
[03/23 22:38:49   4707s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:38:49   4707s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:38:49   4707s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:38:49   4707s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:38:49   4707s]  Setting StdDelay to: 22.7ps
[03/23 22:38:49   4707s] 
[03/23 22:38:49   4707s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:38:49   4707s] 
[03/23 22:38:49   4707s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:38:49   4707s] 
[03/23 22:38:49   4707s] TimeStamp Deleting Cell Server End ...
[03/23 22:38:49   4707s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.3/0:00:01.1 (1.2), totSession cpu/real = 1:18:27.8/0:36:03.7 (2.2), mem = 4443.8M
[03/23 22:38:49   4707s] 
[03/23 22:38:49   4707s] =============================================================================================
[03/23 22:38:49   4707s]  Step TAT Report : InitOpt #1 / optDesign #6                                    21.14-s109_1
[03/23 22:38:49   4707s] =============================================================================================
[03/23 22:38:49   4707s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:38:49   4707s] ---------------------------------------------------------------------------------------------
[03/23 22:38:49   4707s] [ CellServerInit         ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 22:38:49   4707s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  62.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:38:49   4707s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:49   4707s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:49   4707s] [ CheckPlace             ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 22:38:49   4707s] [ TimingUpdate           ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.2    4.2
[03/23 22:38:49   4707s] [ MISC                   ]          0:00:00.3  (  27.2 % )     0:00:00.3 /  0:00:00.4    1.3
[03/23 22:38:49   4707s] ---------------------------------------------------------------------------------------------
[03/23 22:38:49   4707s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.3    1.2
[03/23 22:38:49   4707s] ---------------------------------------------------------------------------------------------
[03/23 22:38:49   4707s] 
[03/23 22:38:49   4707s] ** INFO : this run is activating 'postRoute' automaton
[03/23 22:38:49   4707s] **INFO: flowCheckPoint #27 InitialSummary
[03/23 22:38:49   4707s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_MiuZlU.rcdb.d/PE_top.rcdb.d': 3208 access done (mem: 4443.762M)
[03/23 22:38:49   4707s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 22:38:49   4707s] #Start Inst Signature in MT(0)
[03/23 22:38:49   4707s] #Start Net Signature in MT(2827198)
[03/23 22:38:49   4707s] #Calculate SNet Signature in MT (67454972)
[03/23 22:38:49   4707s] #Run time and memory report for RC extraction:
[03/23 22:38:49   4707s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 22:38:49   4707s] #Run Statistics for snet signature:
[03/23 22:38:49   4707s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.06/6, scale score = 0.18.
[03/23 22:38:49   4707s] #    Increased memory =     0.01 (MB), total memory =  3138.84 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:49   4707s] #Run Statistics for Net Final Signature:
[03/23 22:38:49   4707s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:38:49   4707s] #   Increased memory =     0.00 (MB), total memory =  3138.84 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:49   4707s] #Run Statistics for Net launch:
[03/23 22:38:49   4707s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.82/6, scale score = 0.80.
[03/23 22:38:49   4707s] #    Increased memory =     0.00 (MB), total memory =  3138.84 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:49   4707s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:38:49   4707s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:38:49   4707s] #   Increased memory =     0.00 (MB), total memory =  3138.84 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:49   4707s] #Run Statistics for net signature:
[03/23 22:38:49   4707s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.52/6, scale score = 0.59.
[03/23 22:38:49   4707s] #    Increased memory =     0.00 (MB), total memory =  3138.84 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:49   4707s] #Run Statistics for inst signature:
[03/23 22:38:49   4707s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/6, scale score = 0.23.
[03/23 22:38:49   4707s] #    Increased memory =   -12.28 (MB), total memory =  3138.84 (MB), peak memory =  3593.68 (MB)
[03/23 22:38:49   4707s] tQuantus: Original signature = 78978449, new signature = 78978449
[03/23 22:38:49   4707s] tQuantus: Design is clean by design signature
[03/23 22:38:49   4707s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_MiuZlU.rcdb.d/PE_top.rcdb.d' for reading (mem: 4435.762M)
[03/23 22:38:49   4707s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_MiuZlU.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4435.762M)
[03/23 22:38:49   4707s] The design is extracted. Skipping TQuantus.
[03/23 22:38:49   4707s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_MiuZlU.rcdb.d/PE_top.rcdb.d' for reading (mem: 4435.762M)
[03/23 22:38:49   4707s] Reading RCDB with compressed RC data.
[03/23 22:38:49   4707s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4437.8M)
[03/23 22:38:49   4707s] End AAE Lib Interpolated Model. (MEM=4466.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:49   4707s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4466.4M, EPOCH TIME: 1679625529.151488
[03/23 22:38:49   4707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:49   4707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:49   4707s] 
[03/23 22:38:49   4707s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:49   4707s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:4466.4M, EPOCH TIME: 1679625529.171571
[03/23 22:38:49   4707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:49   4707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:49   4708s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.854  | -0.854  | -0.294  |
|           TNS (ns):| -13.870 | -13.488 | -0.459  |
|    Violating Paths:|   46    |   43    |    6    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4650.8M, EPOCH TIME: 1679625529.333734
[03/23 22:38:49   4708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:49   4708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:49   4708s] 
[03/23 22:38:49   4708s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:49   4708s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:4652.3M, EPOCH TIME: 1679625529.353927
[03/23 22:38:49   4708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:49   4708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:49   4708s] Density: 34.423%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 3137.8M, totSessionCpu=1:18:28 **
[03/23 22:38:49   4708s] OPTC: m1 20.0 20.0
[03/23 22:38:49   4708s] Setting latch borrow mode to budget during optimization.
[03/23 22:38:49   4708s] Info: Done creating the CCOpt slew target map.
[03/23 22:38:49   4708s] **INFO: flowCheckPoint #28 OptimizationPass1
[03/23 22:38:49   4708s] Glitch fixing enabled
[03/23 22:38:49   4708s] *** ClockDrv #1 [begin] (optDesign #6) : totSession cpu/real = 1:18:28.6/0:36:04.1 (2.2), mem = 4430.3M
[03/23 22:38:49   4708s] Running CCOpt-PRO on entire clock network
[03/23 22:38:49   4708s] Net route status summary:
[03/23 22:38:49   4708s]   Clock:        31 (unrouted=0, trialRouted=0, noStatus=0, routed=31, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:38:49   4708s]   Non-clock:  3179 (unrouted=2, trialRouted=0, noStatus=0, routed=3177, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:38:49   4708s] Clock tree cells fixed by user: 0 out of 30 (0%)
[03/23 22:38:49   4708s] PRO...
[03/23 22:38:49   4708s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/23 22:38:49   4708s] Initializing clock structures...
[03/23 22:38:49   4708s]   Creating own balancer
[03/23 22:38:49   4708s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/23 22:38:49   4708s]   Removing CTS place status from clock tree and sinks.
[03/23 22:38:49   4708s]   Removed CTS place status from 29 clock cells (out of 32 ) and 0 clock sinks (out of 0 ).
[03/23 22:38:49   4708s]   Initializing legalizer
[03/23 22:38:49   4708s]   Using cell based legalization.
[03/23 22:38:49   4708s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 22:38:49   4708s] OPERPROF: Starting DPlace-Init at level 1, MEM:4430.3M, EPOCH TIME: 1679625529.538998
[03/23 22:38:49   4708s] Processing tracks to init pin-track alignment.
[03/23 22:38:49   4708s] z: 2, totalTracks: 1
[03/23 22:38:49   4708s] z: 4, totalTracks: 1
[03/23 22:38:49   4708s] z: 6, totalTracks: 1
[03/23 22:38:49   4708s] z: 8, totalTracks: 1
[03/23 22:38:49   4708s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:38:49   4708s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4430.3M, EPOCH TIME: 1679625529.544440
[03/23 22:38:49   4708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:49   4708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:49   4708s] 
[03/23 22:38:49   4708s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:49   4708s] 
[03/23 22:38:49   4708s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:38:49   4708s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.025, MEM:4462.3M, EPOCH TIME: 1679625529.569478
[03/23 22:38:49   4708s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4462.3M, EPOCH TIME: 1679625529.569666
[03/23 22:38:49   4708s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:4462.3M, EPOCH TIME: 1679625529.571706
[03/23 22:38:49   4708s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4462.3MB).
[03/23 22:38:49   4708s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.033, MEM:4462.3M, EPOCH TIME: 1679625529.572218
[03/23 22:38:49   4708s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:38:49   4708s] (I)      Default pattern map key = PE_top_default.
[03/23 22:38:49   4708s] (I)      Load db... (mem=4462.3M)
[03/23 22:38:49   4708s] (I)      Read data from FE... (mem=4462.3M)
[03/23 22:38:49   4708s] (I)      Number of ignored instance 0
[03/23 22:38:49   4708s] (I)      Number of inbound cells 0
[03/23 22:38:49   4708s] (I)      Number of opened ILM blockages 0
[03/23 22:38:49   4708s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/23 22:38:49   4708s] (I)      numMoveCells=2425, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 22:38:49   4708s] (I)      cell height: 3600, count: 3141
[03/23 22:38:49   4708s] (I)      Read rows... (mem=4462.3M)
[03/23 22:38:49   4708s] (I)      Done Read rows (cpu=0.000s, mem=4462.3M)
[03/23 22:38:49   4708s] (I)      Done Read data from FE (cpu=0.003s, mem=4462.3M)
[03/23 22:38:49   4708s] (I)      Done Load db (cpu=0.004s, mem=4462.3M)
[03/23 22:38:49   4708s] (I)      Constructing placeable region... (mem=4462.3M)
[03/23 22:38:49   4708s] (I)      Constructing bin map
[03/23 22:38:49   4708s] (I)      Initialize bin information with width=36000 height=36000
[03/23 22:38:49   4708s] (I)      Done constructing bin map
[03/23 22:38:49   4708s] (I)      Compute region effective width... (mem=4462.3M)
[03/23 22:38:49   4708s] (I)      Done Compute region effective width (cpu=0.000s, mem=4462.3M)
[03/23 22:38:49   4708s] (I)      Done Constructing placeable region (cpu=0.001s, mem=4462.3M)
[03/23 22:38:49   4708s]   Legalizer reserving space for clock trees
[03/23 22:38:49   4708s]   Accumulated time to calculate placeable region: 0.0102
[03/23 22:38:49   4708s]   Accumulated time to calculate placeable region: 0.0102
[03/23 22:38:49   4708s]   Accumulated time to calculate placeable region: 0.0102
[03/23 22:38:49   4708s]   Accumulated time to calculate placeable region: 0.0102
[03/23 22:38:49   4708s]   Reconstructing clock tree datastructures, skew aware...
[03/23 22:38:49   4708s]     Validating CTS configuration...
[03/23 22:38:49   4708s]     Checking module port directions...
[03/23 22:38:49   4708s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:38:49   4708s]     Non-default CCOpt properties:
[03/23 22:38:49   4708s]       Public non-default CCOpt properties:
[03/23 22:38:49   4708s]         adjacent_rows_legal: true (default: false)
[03/23 22:38:49   4708s]         cell_density is set for at least one object
[03/23 22:38:49   4708s]         cell_halo_rows: 0 (default: 1)
[03/23 22:38:49   4708s]         cell_halo_sites: 0 (default: 4)
[03/23 22:38:49   4708s]         original_names is set for at least one object
[03/23 22:38:49   4708s]         primary_delay_corner: worstDelay (default: )
[03/23 22:38:49   4708s]         route_type is set for at least one object
[03/23 22:38:49   4708s]         source_driver is set for at least one object
[03/23 22:38:49   4708s]         target_insertion_delay is set for at least one object
[03/23 22:38:49   4708s]         target_max_trans is set for at least one object
[03/23 22:38:49   4708s]         target_max_trans_sdc is set for at least one object
[03/23 22:38:49   4708s]         target_skew is set for at least one object
[03/23 22:38:49   4708s]         target_skew_wire is set for at least one object
[03/23 22:38:49   4708s]         use_inverters is set for at least one object
[03/23 22:38:49   4708s]       Private non-default CCOpt properties:
[03/23 22:38:49   4708s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/23 22:38:49   4708s]         clock_nets_detailed_routed: 1 (default: false)
[03/23 22:38:49   4708s]         cluster_when_starting_skewing: 1 (default: false)
[03/23 22:38:49   4708s]         force_design_routing_status: 1 (default: auto)
[03/23 22:38:49   4708s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/23 22:38:49   4708s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/23 22:38:49   4708s]         r2r_iterations: 5 (default: 1)
[03/23 22:38:49   4708s]     Route type trimming info:
[03/23 22:38:49   4708s]       No route type modifications were made.
[03/23 22:38:49   4708s] End AAE Lib Interpolated Model. (MEM=4462.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0104
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0104
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0104
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0104
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0104
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0105
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0105
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0105
[03/23 22:38:49   4708s] (I)      Initializing Steiner engine. 
[03/23 22:38:49   4708s] (I)      ================== Layers ==================
[03/23 22:38:49   4708s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:38:49   4708s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:38:49   4708s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:38:49   4708s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:38:49   4708s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:38:49   4708s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:38:49   4708s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:38:49   4708s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:38:49   4708s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:38:49   4708s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:38:49   4708s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:38:49   4708s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:38:49   4708s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:38:49   4708s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:38:49   4708s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:38:49   4708s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:38:49   4708s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:38:49   4708s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:38:49   4708s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:38:49   4708s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:38:49   4708s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:38:49   4708s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:38:49   4708s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 22:38:49   4708s]     Original list had 8 cells:
[03/23 22:38:49   4708s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:38:49   4708s]     Library trimming was not able to trim any cells:
[03/23 22:38:49   4708s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0106
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0107
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0107
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0109
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.011
[03/23 22:38:49   4708s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 22:38:49   4708s]     Original list had 9 cells:
[03/23 22:38:49   4708s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 22:38:49   4708s]     New trimmed list has 8 cells:
[03/23 22:38:49   4708s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0111
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0112
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0112
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0112
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0113
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0113
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0113
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0113
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0113
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0114
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0114
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0114
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0114
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0114
[03/23 22:38:49   4708s] Accumulated time to calculate placeable region: 0.0115
[03/23 22:38:49   4708s]     Accumulated time to calculate placeable region: 0.0114
[03/23 22:38:50   4709s]     Clock tree balancer configuration for clock_tree clk:
[03/23 22:38:50   4709s]     Non-default CCOpt properties:
[03/23 22:38:50   4709s]       Public non-default CCOpt properties:
[03/23 22:38:50   4709s]         cell_density: 1 (default: 0.75)
[03/23 22:38:50   4709s]         route_type (leaf): default_route_type_leaf (default: default)
[03/23 22:38:50   4709s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 22:38:50   4709s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 22:38:50   4709s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 22:38:50   4709s]         use_inverters: true (default: auto)
[03/23 22:38:50   4709s]       No private non-default CCOpt properties
[03/23 22:38:50   4709s]     For power domain auto-default:
[03/23 22:38:50   4709s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:38:50   4709s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 22:38:50   4709s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 22:38:50   4709s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 22:38:50   4709s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 138996.000um^2
[03/23 22:38:50   4709s]     Top Routing info:
[03/23 22:38:50   4709s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 22:38:50   4709s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 22:38:50   4709s]     Trunk Routing info:
[03/23 22:38:50   4709s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:38:50   4709s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:38:50   4709s]     Leaf Routing info:
[03/23 22:38:50   4709s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:38:50   4709s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:38:50   4709s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 22:38:50   4709s]       Slew time target (leaf):    0.100ns
[03/23 22:38:50   4709s]       Slew time target (trunk):   0.100ns
[03/23 22:38:50   4709s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 22:38:50   4709s]       Buffer unit delay: 0.084ns
[03/23 22:38:50   4709s]       Buffer max distance: 540.378um
[03/23 22:38:50   4709s]     Fastest wire driving cells and distances:
[03/23 22:38:50   4709s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 22:38:50   4709s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 22:38:50   4709s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 22:38:50   4709s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Logic Sizing Table:
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     ----------------------------------------------------------
[03/23 22:38:50   4709s]     Cell    Instance count    Source    Eligible library cells
[03/23 22:38:50   4709s]     ----------------------------------------------------------
[03/23 22:38:50   4709s]       (empty table)
[03/23 22:38:50   4709s]     ----------------------------------------------------------
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:38:50   4709s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:38:50   4709s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 22:38:50   4709s]       Sources:                     pin clk
[03/23 22:38:50   4709s]       Total number of sinks:       716
[03/23 22:38:50   4709s]       Delay constrained sinks:     716
[03/23 22:38:50   4709s]       Constrains:                  default
[03/23 22:38:50   4709s]       Non-leaf sinks:              0
[03/23 22:38:50   4709s]       Ignore pins:                 0
[03/23 22:38:50   4709s]      Timing corner worstDelay:setup.late:
[03/23 22:38:50   4709s]       Skew target:                 0.100ns
[03/23 22:38:50   4709s]       Insertion delay target:      0.100ns
[03/23 22:38:50   4709s]     Primary reporting skew groups are:
[03/23 22:38:50   4709s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Clock DAG stats initial state:
[03/23 22:38:50   4709s]       cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:38:50   4709s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:38:50   4709s]       misc counts      : r=1, pp=0
[03/23 22:38:50   4709s]       cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:38:50   4709s]       hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3247.200um, total=4409.200um
[03/23 22:38:50   4709s]     Clock DAG library cell distribution initial state {count}:
[03/23 22:38:50   4709s]        Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:38:50   4709s]     Clock DAG hash initial state: 7018062488214727625 15518657053951917380
[03/23 22:38:50   4709s]     CTS services accumulated run-time stats initial state:
[03/23 22:38:50   4709s]       delay calculator: calls=40939, total_wall_time=1.310s, mean_wall_time=0.032ms
[03/23 22:38:50   4709s]       legalizer: calls=3290, total_wall_time=0.084s, mean_wall_time=0.025ms
[03/23 22:38:50   4709s]       steiner router: calls=34288, total_wall_time=4.012s, mean_wall_time=0.117ms
[03/23 22:38:50   4709s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 22:38:50   4709s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     --------------------------------------------------------------------
[03/23 22:38:50   4709s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:38:50   4709s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:38:50   4709s]     --------------------------------------------------------------------
[03/23 22:38:50   4709s]     M1       N            H          0.317         0.288         0.091
[03/23 22:38:50   4709s]     M2       Y            V          0.186         0.327         0.061
[03/23 22:38:50   4709s]     M3       Y            H          0.186         0.328         0.061
[03/23 22:38:50   4709s]     M4       Y            V          0.186         0.327         0.061
[03/23 22:38:50   4709s]     M5       N            H          0.186         0.328         0.061
[03/23 22:38:50   4709s]     M6       N            V          0.181         0.323         0.058
[03/23 22:38:50   4709s]     MQ       N            H          0.075         0.283         0.021
[03/23 22:38:50   4709s]     LM       N            V          0.068         0.289         0.020
[03/23 22:38:50   4709s]     --------------------------------------------------------------------
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:38:50   4709s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Layer information for route type default_route_type_leaf:
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     --------------------------------------------------------------------
[03/23 22:38:50   4709s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:38:50   4709s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:38:50   4709s]     --------------------------------------------------------------------
[03/23 22:38:50   4709s]     M1       N            H          0.317         0.213         0.068
[03/23 22:38:50   4709s]     M2       N            V          0.186         0.267         0.050
[03/23 22:38:50   4709s]     M3       Y            H          0.186         0.265         0.049
[03/23 22:38:50   4709s]     M4       Y            V          0.186         0.265         0.049
[03/23 22:38:50   4709s]     M5       N            H          0.186         0.263         0.049
[03/23 22:38:50   4709s]     M6       N            V          0.181         0.254         0.046
[03/23 22:38:50   4709s]     MQ       N            H          0.075         0.240         0.018
[03/23 22:38:50   4709s]     LM       N            V          0.068         0.231         0.016
[03/23 22:38:50   4709s]     --------------------------------------------------------------------
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:38:50   4709s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Layer information for route type default_route_type_nonleaf:
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     --------------------------------------------------------------------
[03/23 22:38:50   4709s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:38:50   4709s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:38:50   4709s]     --------------------------------------------------------------------
[03/23 22:38:50   4709s]     M1       N            H          0.317         0.213         0.068
[03/23 22:38:50   4709s]     M2       N            V          0.186         0.267         0.050
[03/23 22:38:50   4709s]     M3       Y            H          0.186         0.265         0.049
[03/23 22:38:50   4709s]     M4       Y            V          0.186         0.265         0.049
[03/23 22:38:50   4709s]     M5       N            H          0.186         0.263         0.049
[03/23 22:38:50   4709s]     M6       N            V          0.181         0.254         0.046
[03/23 22:38:50   4709s]     MQ       N            H          0.075         0.240         0.018
[03/23 22:38:50   4709s]     LM       N            V          0.068         0.231         0.016
[03/23 22:38:50   4709s]     --------------------------------------------------------------------
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Via selection for estimated routes (rule default):
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     ------------------------------------------------------------
[03/23 22:38:50   4709s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 22:38:50   4709s]     Range                (Ohm)    (fF)     (fs)     Only
[03/23 22:38:50   4709s]     ------------------------------------------------------------
[03/23 22:38:50   4709s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/23 22:38:50   4709s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 22:38:50   4709s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 22:38:50   4709s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 22:38:50   4709s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 22:38:50   4709s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 22:38:50   4709s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 22:38:50   4709s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 22:38:50   4709s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 22:38:50   4709s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 22:38:50   4709s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 22:38:50   4709s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 22:38:50   4709s]     ------------------------------------------------------------
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 22:38:50   4709s]     No ideal or dont_touch nets found in the clock tree
[03/23 22:38:50   4709s]     No dont_touch hnets found in the clock tree
[03/23 22:38:50   4709s]     No dont_touch hpins found in the clock network.
[03/23 22:38:50   4709s]     Checking for illegal sizes of clock logic instances...
[03/23 22:38:50   4709s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Filtering reasons for cell type: buffer
[03/23 22:38:50   4709s]     =======================================
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4709s]     Clock trees    Power domain    Reason                         Library cells
[03/23 22:38:50   4709s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4709s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 22:38:50   4709s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Filtering reasons for cell type: inverter
[03/23 22:38:50   4709s]     =========================================
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4709s]     Clock trees    Power domain    Reason                         Library cells
[03/23 22:38:50   4709s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4709s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 22:38:50   4709s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 22:38:50   4709s]                                                                     INVXLTR }
[03/23 22:38:50   4709s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/23 22:38:50   4709s]     CCOpt configuration status: all checks passed.
[03/23 22:38:50   4709s]   Reconstructing clock tree datastructures, skew aware done.
[03/23 22:38:50   4709s] Initializing clock structures done.
[03/23 22:38:50   4709s] PRO...
[03/23 22:38:50   4709s]   PRO active optimizations:
[03/23 22:38:50   4709s]    - DRV fixing with sizing
[03/23 22:38:50   4709s]   
[03/23 22:38:50   4709s]   Detected clock skew data from CTS
[03/23 22:38:50   4709s]   Clock DAG stats PRO initial state:
[03/23 22:38:50   4709s]     cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:38:50   4709s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:38:50   4709s]     misc counts      : r=1, pp=0
[03/23 22:38:50   4709s]     cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:38:50   4709s]     cell capacitance : b=0.000pF, i=0.770pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.770pF
[03/23 22:38:50   4709s]     sink capacitance : total=1.240pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[03/23 22:38:50   4709s]     wire capacitance : top=0.000pF, trunk=0.514pF, leaf=2.655pF, total=3.169pF
[03/23 22:38:50   4709s]     wire lengths     : top=0.000um, trunk=2017.660um, leaf=10839.470um, total=12857.130um
[03/23 22:38:50   4709s]     hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3247.200um, total=4409.200um
[03/23 22:38:50   4709s]   Clock DAG net violations PRO initial state:
[03/23 22:38:50   4709s]     Remaining Transition : {count=18, worst=[0.173ns, 0.073ns, 0.067ns, 0.063ns, 0.044ns, 0.033ns, 0.029ns, 0.025ns, 0.021ns, 0.011ns, ...]} avg=0.033ns sd=0.042ns sum=0.587ns
[03/23 22:38:50   4709s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/23 22:38:50   4709s]     Trunk : target=0.100ns count=12 avg=0.092ns sd=0.031ns min=0.047ns max=0.173ns {1 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:38:50   4709s]     Leaf  : target=0.100ns count=19 avg=0.122ns sd=0.045ns min=0.043ns max=0.273ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {3 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 4 <= 0.150ns, 3 > 0.150ns}
[03/23 22:38:50   4709s]   Clock DAG library cell distribution PRO initial state {count}:
[03/23 22:38:50   4709s]      Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:38:50   4709s]   Clock DAG hash PRO initial state: 7018062488214727625 15518657053951917380
[03/23 22:38:50   4709s]   CTS services accumulated run-time stats PRO initial state:
[03/23 22:38:50   4709s]     delay calculator: calls=40939, total_wall_time=1.310s, mean_wall_time=0.032ms
[03/23 22:38:50   4709s]     legalizer: calls=3290, total_wall_time=0.084s, mean_wall_time=0.025ms
[03/23 22:38:50   4709s]     steiner router: calls=34288, total_wall_time=4.012s, mean_wall_time=0.117ms
[03/23 22:38:50   4709s]   Primary reporting skew groups PRO initial state:
[03/23 22:38:50   4709s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:38:50   4709s]         min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:38:50   4709s]         max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/CK
[03/23 22:38:50   4709s]   Skew group summary PRO initial state:
[03/23 22:38:50   4709s]     skew_group clk/typConstraintMode: insertion delay [min=0.407, max=0.573, avg=0.474, sd=0.017], skew [0.167 vs 0.100*], 99.2% {0.436, 0.536} (wid=0.173 ws=0.090) (gid=0.400 gs=0.078)
[03/23 22:38:50   4709s]   Recomputing CTS skew targets...
[03/23 22:38:50   4709s]   Resolving skew group constraints...
[03/23 22:38:50   4709s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 22:38:50   4709s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.573ns.
[03/23 22:38:50   4709s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     Slackened skew group targets:
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     ---------------------------------------------------------------------
[03/23 22:38:50   4709s]     Skew group               Desired    Slackened    Desired    Slackened
[03/23 22:38:50   4709s]                              Target     Target       Target     Target
[03/23 22:38:50   4709s]                              Max ID     Max ID       Skew       Skew
[03/23 22:38:50   4709s]     ---------------------------------------------------------------------
[03/23 22:38:50   4709s]     clk/typConstraintMode     0.150       0.573         -           -
[03/23 22:38:50   4709s]     ---------------------------------------------------------------------
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]     
[03/23 22:38:50   4709s]   Resolving skew group constraints done.
[03/23 22:38:50   4709s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:38:50   4709s]   PRO Fixing DRVs...
[03/23 22:38:50   4709s]     Clock DAG hash before 'PRO Fixing DRVs': 7018062488214727625 15518657053951917380
[03/23 22:38:50   4709s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/23 22:38:50   4709s]       delay calculator: calls=40979, total_wall_time=1.311s, mean_wall_time=0.032ms
[03/23 22:38:50   4709s]       legalizer: calls=3290, total_wall_time=0.084s, mean_wall_time=0.025ms
[03/23 22:38:50   4709s]       steiner router: calls=34328, total_wall_time=4.012s, mean_wall_time=0.117ms
[03/23 22:38:50   4709s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:38:50   4710s]     CCOpt-PRO: considered: 31, tested: 31, violation detected: 18, violation ignored (due to small violation): 0, cannot run: 0, attempted: 18, unsuccessful: 0, sized: 0
[03/23 22:38:50   4710s]     
[03/23 22:38:50   4710s]     PRO Statistics: Fix DRVs (cell sizing):
[03/23 22:38:50   4710s]     =======================================
[03/23 22:38:50   4710s]     
[03/23 22:38:50   4710s]     Cell changes by Net Type:
[03/23 22:38:50   4710s]     
[03/23 22:38:50   4710s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4710s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 22:38:50   4710s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4710s]     top                0                    0           0            0                    0                  0
[03/23 22:38:50   4710s]     trunk              2 [11.1%]            0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 22:38:50   4710s]     leaf              16 [88.9%]            0           0            0                    0 (0.0%)          16 (100.0%)
[03/23 22:38:50   4710s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4710s]     Total             18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
[03/23 22:38:50   4710s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4710s]     
[03/23 22:38:50   4710s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 18, Area change: 0.000um^2 (0.000%)
[03/23 22:38:50   4710s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 22:38:50   4710s]     
[03/23 22:38:50   4710s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/23 22:38:50   4710s]       cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:38:50   4710s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:38:50   4710s]       misc counts      : r=1, pp=0
[03/23 22:38:50   4710s]       cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:38:50   4710s]       cell capacitance : b=0.000pF, i=0.770pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.770pF
[03/23 22:38:50   4710s]       sink capacitance : total=1.240pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[03/23 22:38:50   4710s]       wire capacitance : top=0.000pF, trunk=0.514pF, leaf=2.655pF, total=3.169pF
[03/23 22:38:50   4710s]       wire lengths     : top=0.000um, trunk=2017.660um, leaf=10839.470um, total=12857.130um
[03/23 22:38:50   4710s]       hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3247.200um, total=4409.200um
[03/23 22:38:50   4710s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/23 22:38:50   4710s]       Remaining Transition : {count=18, worst=[0.173ns, 0.073ns, 0.067ns, 0.063ns, 0.044ns, 0.033ns, 0.029ns, 0.025ns, 0.021ns, 0.011ns, ...]} avg=0.033ns sd=0.042ns sum=0.587ns
[03/23 22:38:50   4710s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/23 22:38:50   4710s]       Trunk : target=0.100ns count=12 avg=0.092ns sd=0.031ns min=0.047ns max=0.173ns {1 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:38:50   4710s]       Leaf  : target=0.100ns count=19 avg=0.122ns sd=0.045ns min=0.043ns max=0.273ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {3 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 4 <= 0.150ns, 3 > 0.150ns}
[03/23 22:38:50   4710s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/23 22:38:50   4710s]        Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:38:50   4710s]     Clock DAG hash after 'PRO Fixing DRVs': 7018062488214727625 15518657053951917380
[03/23 22:38:50   4710s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/23 22:38:50   4710s]       delay calculator: calls=41508, total_wall_time=1.338s, mean_wall_time=0.032ms
[03/23 22:38:50   4710s]       legalizer: calls=3336, total_wall_time=0.085s, mean_wall_time=0.026ms
[03/23 22:38:50   4710s]       steiner router: calls=34616, total_wall_time=4.013s, mean_wall_time=0.116ms
[03/23 22:38:50   4710s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/23 22:38:50   4710s]       skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:38:50   4710s]           min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:38:50   4710s]           max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/CK
[03/23 22:38:50   4710s]     Skew group summary after 'PRO Fixing DRVs':
[03/23 22:38:50   4710s]       skew_group clk/typConstraintMode: insertion delay [min=0.407, max=0.573], skew [0.167 vs 0.100*]
[03/23 22:38:50   4710s]     Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:38:50   4710s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 22:38:50   4710s]   
[03/23 22:38:50   4710s]   Slew Diagnostics: After DRV fixing
[03/23 22:38:50   4710s]   ==================================
[03/23 22:38:50   4710s]   
[03/23 22:38:50   4710s]   Global Causes:
[03/23 22:38:50   4710s]   
[03/23 22:38:50   4710s]   -------------------------------------
[03/23 22:38:50   4710s]   Cause
[03/23 22:38:50   4710s]   -------------------------------------
[03/23 22:38:50   4710s]   DRV fixing with buffering is disabled
[03/23 22:38:50   4710s]   -------------------------------------
[03/23 22:38:50   4710s]   
[03/23 22:38:50   4710s]   Top 5 overslews:
[03/23 22:38:50   4710s]   
[03/23 22:38:50   4710s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4710s]   Overslew    Causes                                        Driving Pin
[03/23 22:38:50   4710s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4710s]   0.173ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00007/Y
[03/23 22:38:50   4710s]   0.073ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00025/Y
[03/23 22:38:50   4710s]   0.067ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00003/Y
[03/23 22:38:50   4710s]   0.063ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 22:38:50   4710s]   0.044ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/Y
[03/23 22:38:50   4710s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:38:50   4710s]   
[03/23 22:38:50   4710s]   Slew diagnostics counts from the 18 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 22:38:50   4710s]   
[03/23 22:38:50   4710s]   ------------------------------------------
[03/23 22:38:50   4710s]   Cause                           Occurences
[03/23 22:38:50   4710s]   ------------------------------------------
[03/23 22:38:50   4710s]   Inst already optimally sized        18
[03/23 22:38:50   4710s]   ------------------------------------------
[03/23 22:38:50   4710s]   
[03/23 22:38:50   4710s]   Violation diagnostics counts from the 18 nodes that have violations:
[03/23 22:38:50   4710s]   
[03/23 22:38:50   4710s]   ------------------------------------------
[03/23 22:38:50   4710s]   Cause                           Occurences
[03/23 22:38:50   4710s]   ------------------------------------------
[03/23 22:38:50   4710s]   Inst already optimally sized        18
[03/23 22:38:50   4710s]   ------------------------------------------
[03/23 22:38:50   4710s]   
[03/23 22:38:50   4710s]   Reconnecting optimized routes...
[03/23 22:38:50   4710s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:38:50   4710s]   Set dirty flag on 0 instances, 0 nets
[03/23 22:38:50   4710s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:38:50   4710s] End AAE Lib Interpolated Model. (MEM=4741.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:50   4710s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 22:38:50   4710s]   Clock DAG stats PRO final:
[03/23 22:38:50   4710s]     cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:38:50   4710s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:38:50   4710s]     misc counts      : r=1, pp=0
[03/23 22:38:50   4710s]     cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:38:50   4710s]     cell capacitance : b=0.000pF, i=0.770pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.770pF
[03/23 22:38:50   4710s]     sink capacitance : total=1.240pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[03/23 22:38:50   4710s]     wire capacitance : top=0.000pF, trunk=0.514pF, leaf=2.655pF, total=3.169pF
[03/23 22:38:50   4710s]     wire lengths     : top=0.000um, trunk=2017.660um, leaf=10839.470um, total=12857.130um
[03/23 22:38:50   4710s]     hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3247.200um, total=4409.200um
[03/23 22:38:50   4710s]   Clock DAG net violations PRO final:
[03/23 22:38:50   4710s]     Remaining Transition : {count=18, worst=[0.173ns, 0.073ns, 0.067ns, 0.063ns, 0.044ns, 0.033ns, 0.029ns, 0.025ns, 0.021ns, 0.011ns, ...]} avg=0.033ns sd=0.042ns sum=0.587ns
[03/23 22:38:50   4710s]   Clock DAG primary half-corner transition distribution PRO final:
[03/23 22:38:50   4710s]     Trunk : target=0.100ns count=12 avg=0.092ns sd=0.031ns min=0.047ns max=0.173ns {1 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:38:50   4710s]     Leaf  : target=0.100ns count=19 avg=0.122ns sd=0.045ns min=0.043ns max=0.273ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {3 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 4 <= 0.150ns, 3 > 0.150ns}
[03/23 22:38:50   4710s]   Clock DAG library cell distribution PRO final {count}:
[03/23 22:38:50   4710s]      Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:38:50   4710s]   Clock DAG hash PRO final: 7018062488214727625 15518657053951917380
[03/23 22:38:50   4710s]   CTS services accumulated run-time stats PRO final:
[03/23 22:38:50   4710s]     delay calculator: calls=41539, total_wall_time=1.342s, mean_wall_time=0.032ms
[03/23 22:38:50   4710s]     legalizer: calls=3336, total_wall_time=0.085s, mean_wall_time=0.026ms
[03/23 22:38:50   4710s]     steiner router: calls=34616, total_wall_time=4.013s, mean_wall_time=0.116ms
[03/23 22:38:50   4710s]   Primary reporting skew groups PRO final:
[03/23 22:38:50   4710s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:38:50   4710s]         min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:38:50   4710s]         max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/CK
[03/23 22:38:50   4710s]   Skew group summary PRO final:
[03/23 22:38:50   4710s]     skew_group clk/typConstraintMode: insertion delay [min=0.407, max=0.573, avg=0.474, sd=0.017], skew [0.167 vs 0.100*], 99.2% {0.436, 0.536} (wid=0.173 ws=0.090) (gid=0.400 gs=0.078)
[03/23 22:38:50   4710s] PRO done.
[03/23 22:38:50   4710s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/23 22:38:50   4710s] numClockCells = 32, numClockCellsFixed = 0, numClockCellsRestored = 29, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 22:38:50   4710s] Net route status summary:
[03/23 22:38:50   4710s]   Clock:        31 (unrouted=0, trialRouted=0, noStatus=0, routed=31, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:38:50   4710s]   Non-clock:  3179 (unrouted=2, trialRouted=0, noStatus=0, routed=3177, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:38:50   4710s] Updating delays...
[03/23 22:38:50   4710s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:50   4710s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:50   4710s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:50   4710s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:50   4710s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:50   4710s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:50   4710s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:50   4710s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:50   4710s] Dumping Information for Job ...
[03/23 22:38:50   4710s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:38:50   4710s] Updating delays done.
[03/23 22:38:50   4710s] PRO done. (took cpu=0:00:01.7 real=0:00:01.4)
[03/23 22:38:50   4710s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 22:38:50   4710s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5319.1M, EPOCH TIME: 1679625530.973294
[03/23 22:38:50   4710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 22:38:50   4710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:50   4710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:50   4710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:50   4710s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.039, REAL:0.026, MEM:4825.8M, EPOCH TIME: 1679625530.999278
[03/23 22:38:50   4710s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:38:51   4710s] *** ClockDrv #1 [finish] (optDesign #6) : cpu/real = 0:00:01.7/0:00:01.5 (1.2), totSession cpu/real = 1:18:30.3/0:36:05.6 (2.2), mem = 4817.8M
[03/23 22:38:51   4710s] 
[03/23 22:38:51   4710s] =============================================================================================
[03/23 22:38:51   4710s]  Step TAT Report : ClockDrv #1 / optDesign #6                                   21.14-s109_1
[03/23 22:38:51   4710s] =============================================================================================
[03/23 22:38:51   4710s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:38:51   4710s] ---------------------------------------------------------------------------------------------
[03/23 22:38:51   4710s] [ OptimizationStep       ]      1   0:00:01.5  (  98.5 % )     0:00:01.5 /  0:00:01.7    1.2
[03/23 22:38:51   4710s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 22:38:51   4710s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    2.8
[03/23 22:38:51   4710s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:51   4710s] ---------------------------------------------------------------------------------------------
[03/23 22:38:51   4710s]  ClockDrv #1 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.7    1.2
[03/23 22:38:51   4710s] ---------------------------------------------------------------------------------------------
[03/23 22:38:51   4710s] 
[03/23 22:38:51   4710s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:38:51   4710s] **INFO: Start fixing DRV (Mem = 4514.55M) ...
[03/23 22:38:51   4710s] Begin: GigaOpt DRV Optimization
[03/23 22:38:51   4710s] Glitch fixing enabled
[03/23 22:38:51   4710s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/23 22:38:51   4710s] *** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 1:18:30.5/0:36:05.7 (2.2), mem = 4514.6M
[03/23 22:38:51   4710s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:38:51   4710s] End AAE Lib Interpolated Model. (MEM=4514.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:51   4710s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.36
[03/23 22:38:51   4710s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:38:51   4710s] ### Creating PhyDesignMc. totSessionCpu=1:18:30 mem=4514.6M
[03/23 22:38:51   4710s] OPERPROF: Starting DPlace-Init at level 1, MEM:4514.6M, EPOCH TIME: 1679625531.097526
[03/23 22:38:51   4710s] Processing tracks to init pin-track alignment.
[03/23 22:38:51   4710s] z: 2, totalTracks: 1
[03/23 22:38:51   4710s] z: 4, totalTracks: 1
[03/23 22:38:51   4710s] z: 6, totalTracks: 1
[03/23 22:38:51   4710s] z: 8, totalTracks: 1
[03/23 22:38:51   4710s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:38:51   4710s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4514.6M, EPOCH TIME: 1679625531.102597
[03/23 22:38:51   4710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:51   4710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:51   4710s] 
[03/23 22:38:51   4710s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:51   4710s] 
[03/23 22:38:51   4710s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:38:51   4710s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:4483.6M, EPOCH TIME: 1679625531.125638
[03/23 22:38:51   4710s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4483.6M, EPOCH TIME: 1679625531.125753
[03/23 22:38:51   4710s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4483.6M, EPOCH TIME: 1679625531.129078
[03/23 22:38:51   4710s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4483.6MB).
[03/23 22:38:51   4710s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.033, MEM:4483.6M, EPOCH TIME: 1679625531.130040
[03/23 22:38:51   4710s] TotalInstCnt at PhyDesignMc Initialization: 3141
[03/23 22:38:51   4710s] ### Creating PhyDesignMc, finished. totSessionCpu=1:18:31 mem=4483.6M
[03/23 22:38:51   4710s] #optDebug: Start CG creation (mem=4483.6M)
[03/23 22:38:51   4710s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 22:38:51   4710s] (cpu=0:00:00.1, mem=4560.1M)
[03/23 22:38:51   4710s]  ...processing cgPrt (cpu=0:00:00.1, mem=4560.1M)
[03/23 22:38:51   4710s]  ...processing cgEgp (cpu=0:00:00.1, mem=4560.1M)
[03/23 22:38:51   4710s]  ...processing cgPbk (cpu=0:00:00.1, mem=4560.1M)
[03/23 22:38:51   4710s]  ...processing cgNrb(cpu=0:00:00.1, mem=4560.1M)
[03/23 22:38:51   4710s]  ...processing cgObs (cpu=0:00:00.1, mem=4560.1M)
[03/23 22:38:51   4710s]  ...processing cgCon (cpu=0:00:00.1, mem=4560.1M)
[03/23 22:38:51   4710s]  ...processing cgPdm (cpu=0:00:00.1, mem=4560.1M)
[03/23 22:38:51   4710s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4560.1M)
[03/23 22:38:51   4710s] ### Creating RouteCongInterface, started
[03/23 22:38:51   4710s] {MMLU 0 31 3208}
[03/23 22:38:51   4710s] ### Creating LA Mngr. totSessionCpu=1:18:31 mem=4560.1M
[03/23 22:38:51   4710s] ### Creating LA Mngr, finished. totSessionCpu=1:18:31 mem=4560.1M
[03/23 22:38:51   4710s] ### Creating RouteCongInterface, finished
[03/23 22:38:51   4710s] 
[03/23 22:38:51   4710s] Creating Lib Analyzer ...
[03/23 22:38:51   4710s] 
[03/23 22:38:51   4710s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:38:51   4710s] Summary for sequential cells identification: 
[03/23 22:38:51   4710s]   Identified SBFF number: 112
[03/23 22:38:51   4710s]   Identified MBFF number: 0
[03/23 22:38:51   4710s]   Identified SB Latch number: 0
[03/23 22:38:51   4710s]   Identified MB Latch number: 0
[03/23 22:38:51   4710s]   Not identified SBFF number: 8
[03/23 22:38:51   4710s]   Not identified MBFF number: 0
[03/23 22:38:51   4710s]   Not identified SB Latch number: 0
[03/23 22:38:51   4710s]   Not identified MB Latch number: 0
[03/23 22:38:51   4710s]   Number of sequential cells which are not FFs: 34
[03/23 22:38:51   4710s]  Visiting view : setupAnalysis
[03/23 22:38:51   4710s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:38:51   4710s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:38:51   4710s]  Visiting view : holdAnalysis
[03/23 22:38:51   4710s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:38:51   4710s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:38:51   4710s] TLC MultiMap info (StdDelay):
[03/23 22:38:51   4710s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:38:51   4710s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:38:51   4710s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:38:51   4710s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:38:51   4710s]  Setting StdDelay to: 22.7ps
[03/23 22:38:51   4710s] 
[03/23 22:38:51   4710s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:38:51   4710s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:38:51   4710s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:38:51   4710s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:38:51   4710s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:38:51   4710s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:38:51   4710s] 
[03/23 22:38:51   4710s] {RT rc-typ 0 4 4 0}
[03/23 22:38:51   4711s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:18:31 mem=4560.1M
[03/23 22:38:51   4711s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:18:31 mem=4560.1M
[03/23 22:38:51   4711s] Creating Lib Analyzer, finished. 
[03/23 22:38:52   4711s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/23 22:38:52   4711s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 22:38:52   4711s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 22:38:52   4711s] [GPS-DRV] maxDensity (design): 0.95
[03/23 22:38:52   4711s] [GPS-DRV] maxLocalDensity: 0.96
[03/23 22:38:52   4711s] [GPS-DRV] MaintainWNS: 1
[03/23 22:38:52   4711s] [GPS-DRV] All active and enabled setup views
[03/23 22:38:52   4711s] [GPS-DRV]     setupAnalysis
[03/23 22:38:52   4711s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:38:52   4711s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:38:52   4711s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 22:38:52   4711s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 22:38:52   4711s] [GPS-DRV] timing-driven DRV settings
[03/23 22:38:52   4711s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 22:38:52   4711s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4802.4M, EPOCH TIME: 1679625532.151704
[03/23 22:38:52   4711s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4802.4M, EPOCH TIME: 1679625532.151866
[03/23 22:38:52   4711s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:38:52   4711s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:38:52   4711s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:38:52   4711s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 22:38:52   4711s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:38:52   4711s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 22:38:52   4711s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:38:52   4711s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:38:52   4711s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:38:52   4711s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:38:52   4711s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.85|   -13.87|       0|       0|       0| 34.42%|          |         |
[03/23 22:38:52   4711s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:38:52   4711s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:38:52   4711s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:38:52   4711s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.85|   -13.87|       0|       0|       0| 34.42%| 0:00:00.0|  4834.4M|
[03/23 22:38:52   4711s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:38:52   4711s] 
[03/23 22:38:52   4711s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4834.4M) ***
[03/23 22:38:52   4711s] 
[03/23 22:38:52   4711s] Begin: glitch net info
[03/23 22:38:52   4711s] glitch slack range: number of glitch nets
[03/23 22:38:52   4711s] glitch slack < -0.32 : 0
[03/23 22:38:52   4711s] -0.32 < glitch slack < -0.28 : 0
[03/23 22:38:52   4711s] -0.28 < glitch slack < -0.24 : 0
[03/23 22:38:52   4711s] -0.24 < glitch slack < -0.2 : 0
[03/23 22:38:52   4711s] -0.2 < glitch slack < -0.16 : 0
[03/23 22:38:52   4711s] -0.16 < glitch slack < -0.12 : 0
[03/23 22:38:52   4711s] -0.12 < glitch slack < -0.08 : 0
[03/23 22:38:52   4711s] -0.08 < glitch slack < -0.04 : 0
[03/23 22:38:52   4711s] -0.04 < glitch slack : 0
[03/23 22:38:52   4711s] End: glitch net info
[03/23 22:38:52   4711s] Total-nets :: 3208, Stn-nets :: 0, ratio :: 0 %, Total-len 338563, Stn-len 0
[03/23 22:38:52   4711s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4673.1M, EPOCH TIME: 1679625532.414462
[03/23 22:38:52   4711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3141).
[03/23 22:38:52   4711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:52   4711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:52   4711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:52   4711s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.041, REAL:0.025, MEM:4535.8M, EPOCH TIME: 1679625532.439896
[03/23 22:38:52   4711s] TotalInstCnt at PhyDesignMc Destruction: 3141
[03/23 22:38:52   4711s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.36
[03/23 22:38:52   4711s] *** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.5/0:00:01.4 (1.1), totSession cpu/real = 1:18:32.0/0:36:07.1 (2.2), mem = 4535.8M
[03/23 22:38:52   4711s] 
[03/23 22:38:52   4711s] =============================================================================================
[03/23 22:38:52   4711s]  Step TAT Report : DrvOpt #1 / optDesign #6                                     21.14-s109_1
[03/23 22:38:52   4711s] =============================================================================================
[03/23 22:38:52   4711s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:38:52   4711s] ---------------------------------------------------------------------------------------------
[03/23 22:38:52   4711s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 22:38:52   4711s] [ CellServerInit         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.5
[03/23 22:38:52   4711s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  47.4 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 22:38:52   4711s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:52   4711s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.1    1.2
[03/23 22:38:52   4711s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:52   4711s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:38:52   4711s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:38:52   4711s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 22:38:52   4711s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    3.7
[03/23 22:38:52   4711s] [ DrvComputeSummary      ]      2   0:00:00.2  (  11.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 22:38:52   4711s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:38:52   4711s] [ MISC                   ]          0:00:00.3  (  21.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:38:52   4711s] ---------------------------------------------------------------------------------------------
[03/23 22:38:52   4711s]  DrvOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.5    1.1
[03/23 22:38:52   4711s] ---------------------------------------------------------------------------------------------
[03/23 22:38:52   4711s] 
[03/23 22:38:52   4711s] drv optimizer changes nothing and skips refinePlace
[03/23 22:38:52   4711s] End: GigaOpt DRV Optimization
[03/23 22:38:52   4711s] **optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 3194.8M, totSessionCpu=1:18:32 **
[03/23 22:38:52   4711s] *info:
[03/23 22:38:52   4711s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 4535.84M).
[03/23 22:38:52   4711s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4535.8M, EPOCH TIME: 1679625532.449632
[03/23 22:38:52   4711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:52   4711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:52   4712s] 
[03/23 22:38:52   4712s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:52   4712s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.021, MEM:4528.6M, EPOCH TIME: 1679625532.470795
[03/23 22:38:52   4712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:52   4712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:52   4712s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.02min mem=4535.8M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.853  | -0.853  | -0.294  |
|           TNS (ns):| -13.871 | -13.487 | -0.460  |
|    Violating Paths:|   46    |   43    |    6    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4717.0M, EPOCH TIME: 1679625532.629591
[03/23 22:38:52   4712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:52   4712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:52   4712s] 
[03/23 22:38:52   4712s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:52   4712s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:4718.5M, EPOCH TIME: 1679625532.653311
[03/23 22:38:52   4712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:38:52   4712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:52   4712s] Density: 34.423%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 3193.8M, totSessionCpu=1:18:32 **
[03/23 22:38:52   4712s]   DRV Snapshot: (REF)
[03/23 22:38:52   4712s]          Tran DRV: 0 (0)
[03/23 22:38:52   4712s]           Cap DRV: 0 (0)
[03/23 22:38:52   4712s]        Fanout DRV: 0 (18)
[03/23 22:38:52   4712s]            Glitch: 0 (0)
[03/23 22:38:52   4712s] *** Timing NOT met, worst failing slack is -0.853
[03/23 22:38:52   4712s] *** Check timing (0:00:00.0)
[03/23 22:38:52   4712s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:38:52   4712s] Deleting Lib Analyzer.
[03/23 22:38:52   4712s] Begin: GigaOpt Optimization in WNS mode
[03/23 22:38:52   4712s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/23 22:38:52   4712s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:38:52   4712s] End AAE Lib Interpolated Model. (MEM=4659.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:38:52   4712s] *** WnsOpt #1 [begin] (optDesign #6) : totSession cpu/real = 1:18:32.4/0:36:07.4 (2.2), mem = 4659.6M
[03/23 22:38:52   4712s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.37
[03/23 22:38:52   4712s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:38:52   4712s] ### Creating PhyDesignMc. totSessionCpu=1:18:32 mem=4659.6M
[03/23 22:38:52   4712s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:38:52   4712s] OPERPROF: Starting DPlace-Init at level 1, MEM:4659.6M, EPOCH TIME: 1679625532.734265
[03/23 22:38:52   4712s] Processing tracks to init pin-track alignment.
[03/23 22:38:52   4712s] z: 2, totalTracks: 1
[03/23 22:38:52   4712s] z: 4, totalTracks: 1
[03/23 22:38:52   4712s] z: 6, totalTracks: 1
[03/23 22:38:52   4712s] z: 8, totalTracks: 1
[03/23 22:38:52   4712s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:38:52   4712s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4659.6M, EPOCH TIME: 1679625532.739310
[03/23 22:38:52   4712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:52   4712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:38:52   4712s] 
[03/23 22:38:52   4712s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:38:52   4712s] 
[03/23 22:38:52   4712s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:38:52   4712s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:4661.0M, EPOCH TIME: 1679625532.761598
[03/23 22:38:52   4712s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4661.0M, EPOCH TIME: 1679625532.761755
[03/23 22:38:52   4712s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:4661.0M, EPOCH TIME: 1679625532.764122
[03/23 22:38:52   4712s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4661.0MB).
[03/23 22:38:52   4712s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.031, MEM:4661.0M, EPOCH TIME: 1679625532.764883
[03/23 22:38:52   4712s] TotalInstCnt at PhyDesignMc Initialization: 3141
[03/23 22:38:52   4712s] ### Creating PhyDesignMc, finished. totSessionCpu=1:18:32 mem=4661.0M
[03/23 22:38:52   4712s] ### Creating RouteCongInterface, started
[03/23 22:38:52   4712s] ### Creating RouteCongInterface, finished
[03/23 22:38:52   4712s] 
[03/23 22:38:52   4712s] Creating Lib Analyzer ...
[03/23 22:38:52   4712s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:38:52   4712s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:38:52   4712s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:38:52   4712s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:38:52   4712s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:38:52   4712s] 
[03/23 22:38:52   4712s] {RT rc-typ 0 4 4 0}
[03/23 22:38:53   4713s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:18:33 mem=4661.0M
[03/23 22:38:53   4713s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:18:33 mem=4661.0M
[03/23 22:38:53   4713s] Creating Lib Analyzer, finished. 
[03/23 22:38:53   4713s] *info: 31 clock nets excluded
[03/23 22:38:53   4713s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.8
[03/23 22:38:53   4713s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 22:38:54   4713s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:38:54   4713s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:38:54   4713s] ** GigaOpt Optimizer WNS Slack -0.853 TNS Slack -13.870 Density 34.42
[03/23 22:38:54   4713s] Optimizer WNS Pass 0
[03/23 22:38:54   4713s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.294| -0.460|
|reg2reg   |-0.853|-13.487|
|HEPG      |-0.853|-13.487|
|All Paths |-0.853|-13.870|
+----------+------+-------+

[03/23 22:38:54   4713s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4820.8M, EPOCH TIME: 1679625534.012045
[03/23 22:38:54   4713s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4820.8M, EPOCH TIME: 1679625534.012163
[03/23 22:38:54   4713s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:38:54   4713s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:38:54   4713s] Active Path Group: reg2reg  
[03/23 22:38:54   4713s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:54   4713s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:38:54   4713s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:54   4713s] |  -0.853|   -0.853| -13.487|  -13.870|   34.42%|   0:00:00.0| 4820.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:54   4714s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U59, Cell type : AO22X4TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0264 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:54   4715s] Dumping Information for Job 77 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U59, Cell type : AO22X4TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0264 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:38:54   4716s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:54   4716s] Dumping Information for Job 14 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:38:54   4716s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:54   4716s] Dumping Information for Job ...
[03/23 22:38:54   4716s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:38:54   4716s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:54   4716s] Dumping Information for Job 1 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:38:54   4716s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:54   4716s] Dumping Information for Job ...
[03/23 22:38:54   4716s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:38:55   4718s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:55   4719s] Dumping Information for Job 28 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:38:55   4719s] |  -0.838|   -0.838| -13.509|  -13.892|   34.40%|   0:00:01.0| 5002.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:55   4720s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U32, Cell type : AOI21X4TR, Arc : B0v->Y^ because it's outside the characterized table range. The actual slew is 0.0249 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:55   4720s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U32, Cell type : AOI21X4TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 0.0279 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:55   4720s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U32, Cell type : AOI21X4TR, Arc : B0v->Y^ because it's outside the characterized table range. The actual slew is 0.0247 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:55   4721s] |  -0.822|   -0.822| -13.387|  -13.771|   34.40%|   0:00:00.0| 5002.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:56   4721s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U32, Cell type : AOI21X4TR, Arc : B0v->Y^ because it's outside the characterized table range. The actual slew is 0.0249 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:56   4721s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U32, Cell type : AOI21X4TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 0.0279 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:56   4721s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U32, Cell type : AOI21X4TR, Arc : B0v->Y^ because it's outside the characterized table range. The actual slew is 0.0247 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:38:56   4722s] |  -0.809|   -0.809| -13.296|  -13.679|   34.40%|   0:00:01.0| 5002.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:56   4725s] |  -0.809|   -0.809| -13.272|  -13.656|   34.40%|   0:00:00.0| 5002.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:57   4727s] |  -0.806|   -0.806| -13.267|  -13.650|   34.40%|   0:00:01.0| 5004.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:59   4736s] |  -0.806|   -0.806| -13.267|  -13.650|   34.40%|   0:00:02.0| 5004.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:59   4736s] |  -0.806|   -0.806| -13.267|  -13.650|   34.40%|   0:00:00.0| 5004.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:38:59   4736s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:59   4736s] 
[03/23 22:38:59   4736s] *** Finish Core Optimize Step (cpu=0:00:22.7 real=0:00:05.0 mem=5004.1M) ***
[03/23 22:38:59   4736s] Active Path Group: default 
[03/23 22:38:59   4736s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:59   4736s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:38:59   4736s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:38:59   4736s] |  -0.294|   -0.806|  -0.460|  -13.650|   34.40%|   0:00:00.0| 5004.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:38:59   4736s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:39:03   4750s] |  -0.152|   -0.806|  -0.411|  -13.601|   34.48%|   0:00:04.0| 5063.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:39:03   4750s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:39:03   4752s] |  -0.152|   -0.806|  -0.401|  -13.592|   34.48%|   0:00:00.0| 5063.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:39:03   4752s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:39:03   4753s] |  -0.152|   -0.806|  -0.401|  -13.591|   34.49%|   0:00:00.0| 5063.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:39:03   4753s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:39:04   4753s] |  -0.152|   -0.806|  -0.396|  -13.586|   34.50%|   0:00:01.0| 5063.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:39:04   4753s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:39:04   4755s] |  -0.151|   -0.806|  -0.396|  -13.586|   34.52%|   0:00:00.0| 5063.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:39:04   4755s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:39:04   4755s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:39:04   4755s] 
[03/23 22:39:04   4755s] *** Finish Core Optimize Step (cpu=0:00:18.6 real=0:00:05.0 mem=5063.4M) ***
[03/23 22:39:04   4755s] 
[03/23 22:39:04   4755s] *** Finished Optimize Step Cumulative (cpu=0:00:41.4 real=0:00:10.0 mem=5063.4M) ***
[03/23 22:39:04   4755s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.151| -0.396|
|reg2reg   |-0.806|-13.223|
|HEPG      |-0.806|-13.223|
|All Paths |-0.806|-13.586|
+----------+------+-------+

[03/23 22:39:04   4755s] ** GigaOpt Optimizer WNS Slack -0.806 TNS Slack -13.586 Density 34.52
[03/23 22:39:04   4755s] Update Timing Windows (Threshold 0.023) ...
[03/23 22:39:04   4755s] Re Calculate Delays on 7 Nets
[03/23 22:39:04   4755s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.151| -0.397|
|reg2reg   |-0.806|-13.225|
|HEPG      |-0.806|-13.225|
|All Paths |-0.806|-13.589|
+----------+------+-------+

[03/23 22:39:04   4755s] 
[03/23 22:39:04   4755s] *** Finish Post Route Setup Fixing (cpu=0:00:41.7 real=0:00:11.0 mem=5063.4M) ***
[03/23 22:39:04   4755s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.8
[03/23 22:39:04   4755s] Total-nets :: 3218, Stn-nets :: 38, ratio :: 1.18086 %, Total-len 338599, Stn-len 9216.02
[03/23 22:39:04   4755s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4902.1M, EPOCH TIME: 1679625544.775733
[03/23 22:39:04   4755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3151).
[03/23 22:39:04   4755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:04   4755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:04   4755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:04   4755s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.055, REAL:0.040, MEM:4560.8M, EPOCH TIME: 1679625544.815237
[03/23 22:39:04   4755s] TotalInstCnt at PhyDesignMc Destruction: 3151
[03/23 22:39:04   4755s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.37
[03/23 22:39:04   4755s] *** WnsOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:43.0/0:00:12.1 (3.6), totSession cpu/real = 1:19:15.4/0:36:19.5 (2.2), mem = 4560.8M
[03/23 22:39:04   4755s] 
[03/23 22:39:04   4755s] =============================================================================================
[03/23 22:39:04   4755s]  Step TAT Report : WnsOpt #1 / optDesign #6                                     21.14-s109_1
[03/23 22:39:04   4755s] =============================================================================================
[03/23 22:39:04   4755s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:39:04   4755s] ---------------------------------------------------------------------------------------------
[03/23 22:39:04   4755s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 22:39:04   4755s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   5.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:39:04   4755s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:04   4755s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.2
[03/23 22:39:04   4755s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:04   4755s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 22:39:04   4755s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:04   4755s] [ TransformInit          ]      1   0:00:00.4  (   3.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 22:39:04   4755s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 22:39:04   4755s] [ OptimizationStep       ]      2   0:00:00.1  (   0.6 % )     0:00:10.6 /  0:00:41.4    3.9
[03/23 22:39:04   4755s] [ OptSingleIteration     ]     47   0:00:00.1  (   0.6 % )     0:00:10.6 /  0:00:41.3    3.9
[03/23 22:39:04   4755s] [ OptGetWeight           ]     47   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:39:04   4755s] [ OptEval                ]     47   0:00:09.8  (  81.0 % )     0:00:09.8 /  0:00:40.0    4.1
[03/23 22:39:04   4755s] [ OptCommit              ]     47   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 22:39:04   4755s] [ PostCommitDelayUpdate  ]     48   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.4    1.9
[03/23 22:39:04   4755s] [ IncrDelayCalc          ]    201   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.3    2.0
[03/23 22:39:04   4755s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[03/23 22:39:04   4755s] [ SetupOptGetWorkingSet  ]    132   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.4    2.3
[03/23 22:39:04   4755s] [ SetupOptGetActiveNode  ]    132   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:04   4755s] [ SetupOptSlackGraph     ]     47   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:04   4755s] [ IncrTimingUpdate       ]     50   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.3    1.8
[03/23 22:39:04   4755s] [ MISC                   ]          0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.3    1.9
[03/23 22:39:04   4755s] ---------------------------------------------------------------------------------------------
[03/23 22:39:04   4755s]  WnsOpt #1 TOTAL                    0:00:12.1  ( 100.0 % )     0:00:12.1 /  0:00:43.0    3.6
[03/23 22:39:04   4755s] ---------------------------------------------------------------------------------------------
[03/23 22:39:04   4755s] 
[03/23 22:39:04   4755s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:39:04   4755s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4560.8M, EPOCH TIME: 1679625544.817462
[03/23 22:39:04   4755s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4560.8M, EPOCH TIME: 1679625544.817531
[03/23 22:39:04   4755s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4560.8M, EPOCH TIME: 1679625544.817684
[03/23 22:39:04   4755s] Processing tracks to init pin-track alignment.
[03/23 22:39:04   4755s] z: 2, totalTracks: 1
[03/23 22:39:04   4755s] z: 4, totalTracks: 1
[03/23 22:39:04   4755s] z: 6, totalTracks: 1
[03/23 22:39:04   4755s] z: 8, totalTracks: 1
[03/23 22:39:04   4755s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:39:04   4755s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4560.8M, EPOCH TIME: 1679625544.821297
[03/23 22:39:04   4755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:04   4755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:04   4755s] 
[03/23 22:39:04   4755s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:04   4755s] 
[03/23 22:39:04   4755s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:39:04   4755s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.025, MEM:4553.6M, EPOCH TIME: 1679625544.845809
[03/23 22:39:04   4755s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4553.6M, EPOCH TIME: 1679625544.845930
[03/23 22:39:04   4755s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:4553.6M, EPOCH TIME: 1679625544.848716
[03/23 22:39:04   4755s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4553.6MB).
[03/23 22:39:04   4755s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.027, REAL:0.032, MEM:4553.6M, EPOCH TIME: 1679625544.849720
[03/23 22:39:04   4755s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.027, REAL:0.032, MEM:4553.6M, EPOCH TIME: 1679625544.849812
[03/23 22:39:04   4755s] TDRefine: refinePlace mode is spiral
[03/23 22:39:04   4755s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.24
[03/23 22:39:04   4755s] OPERPROF:   Starting RefinePlace at level 2, MEM:4553.6M, EPOCH TIME: 1679625544.849961
[03/23 22:39:04   4755s] *** Starting refinePlace (1:19:15 mem=4553.6M) ***
[03/23 22:39:04   4755s] Total net bbox length = 1.460e+05 (3.914e+04 1.069e+05) (ext = 3.747e+03)
[03/23 22:39:04   4755s] 
[03/23 22:39:04   4755s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:04   4755s] (I)      Default pattern map key = PE_top_default.
[03/23 22:39:04   4755s] (I)      Default pattern map key = PE_top_default.
[03/23 22:39:04   4755s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4553.6M, EPOCH TIME: 1679625544.859725
[03/23 22:39:04   4755s] Starting refinePlace ...
[03/23 22:39:04   4755s] (I)      Default pattern map key = PE_top_default.
[03/23 22:39:04   4755s] One DDP V2 for no tweak run.
[03/23 22:39:04   4755s] (I)      Default pattern map key = PE_top_default.
[03/23 22:39:04   4755s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4617.6M, EPOCH TIME: 1679625544.874917
[03/23 22:39:04   4755s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:39:04   4755s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4617.6M, EPOCH TIME: 1679625544.875078
[03/23 22:39:04   4755s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.001, MEM:4617.6M, EPOCH TIME: 1679625544.875660
[03/23 22:39:04   4755s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4617.6M, EPOCH TIME: 1679625544.875742
[03/23 22:39:04   4755s] DDP markSite nrRow 135 nrJob 135
[03/23 22:39:04   4755s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4617.6M, EPOCH TIME: 1679625544.875962
[03/23 22:39:04   4755s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4617.6M, EPOCH TIME: 1679625544.876059
[03/23 22:39:04   4755s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:39:04   4755s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4553.6MB) @(1:19:15 - 1:19:15).
[03/23 22:39:04   4755s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:39:04   4755s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:39:04   4755s] 
[03/23 22:39:04   4755s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:39:04   4755s] Move report: legalization moves 17 insts, mean move: 2.92 um, max move: 6.80 um spiral
[03/23 22:39:04   4755s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U66): (169.80, 316.60) --> (163.00, 316.60)
[03/23 22:39:04   4755s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:39:04   4755s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:39:04   4755s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4568.9MB) @(1:19:15 - 1:19:16).
[03/23 22:39:04   4755s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:39:04   4755s] Move report: Detail placement moves 17 insts, mean move: 2.92 um, max move: 6.80 um 
[03/23 22:39:04   4755s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U66): (169.80, 316.60) --> (163.00, 316.60)
[03/23 22:39:04   4755s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4568.9MB
[03/23 22:39:04   4755s] Statistics of distance of Instance movement in refine placement:
[03/23 22:39:04   4755s]   maximum (X+Y) =         6.80 um
[03/23 22:39:04   4755s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U66) with max move: (169.8, 316.6) -> (163, 316.6)
[03/23 22:39:04   4755s]   mean    (X+Y) =         2.92 um
[03/23 22:39:04   4755s] Summary Report:
[03/23 22:39:04   4755s] Instances move: 17 (out of 3122 movable)
[03/23 22:39:04   4755s] Instances flipped: 0
[03/23 22:39:04   4755s] Mean displacement: 2.92 um
[03/23 22:39:04   4755s] Max displacement: 6.80 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U66) (169.8, 316.6) -> (163, 316.6)
[03/23 22:39:04   4755s] 	Length: 12 sites, height: 1 rows, site name: IBM13SITE, cell type: AOI32X4TR
[03/23 22:39:04   4755s] Total instances moved : 17
[03/23 22:39:04   4755s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.201, REAL:0.132, MEM:4568.9M, EPOCH TIME: 1679625544.991449
[03/23 22:39:04   4755s] Total net bbox length = 1.460e+05 (3.917e+04 1.069e+05) (ext = 3.747e+03)
[03/23 22:39:04   4755s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4568.9MB
[03/23 22:39:04   4755s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4568.9MB) @(1:19:15 - 1:19:16).
[03/23 22:39:04   4755s] *** Finished refinePlace (1:19:16 mem=4568.9M) ***
[03/23 22:39:04   4755s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.24
[03/23 22:39:04   4755s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.213, REAL:0.143, MEM:4568.9M, EPOCH TIME: 1679625544.993181
[03/23 22:39:04   4755s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4568.9M, EPOCH TIME: 1679625544.993261
[03/23 22:39:04   4755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3151).
[03/23 22:39:04   4755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:05   4755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:05   4755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:05   4755s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.042, REAL:0.028, MEM:4553.9M, EPOCH TIME: 1679625545.020853
[03/23 22:39:05   4755s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.283, REAL:0.204, MEM:4553.9M, EPOCH TIME: 1679625545.021079
[03/23 22:39:05   4755s] End: GigaOpt Optimization in WNS mode
[03/23 22:39:05   4755s] Skipping post route harden opt
[03/23 22:39:05   4755s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:39:05   4755s] Deleting Lib Analyzer.
[03/23 22:39:05   4755s] Begin: GigaOpt Optimization in TNS mode
[03/23 22:39:05   4755s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 6 -nativePathGroupFlow
[03/23 22:39:05   4755s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:39:05   4755s] End AAE Lib Interpolated Model. (MEM=4553.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:39:05   4755s] *** TnsOpt #1 [begin] (optDesign #6) : totSession cpu/real = 1:19:15.7/0:36:19.7 (2.2), mem = 4553.9M
[03/23 22:39:05   4755s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.38
[03/23 22:39:05   4755s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:39:05   4755s] ### Creating PhyDesignMc. totSessionCpu=1:19:16 mem=4553.9M
[03/23 22:39:05   4755s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:39:05   4755s] OPERPROF: Starting DPlace-Init at level 1, MEM:4553.9M, EPOCH TIME: 1679625545.056041
[03/23 22:39:05   4755s] Processing tracks to init pin-track alignment.
[03/23 22:39:05   4755s] z: 2, totalTracks: 1
[03/23 22:39:05   4755s] z: 4, totalTracks: 1
[03/23 22:39:05   4755s] z: 6, totalTracks: 1
[03/23 22:39:05   4755s] z: 8, totalTracks: 1
[03/23 22:39:05   4755s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:39:05   4755s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4553.9M, EPOCH TIME: 1679625545.061538
[03/23 22:39:05   4755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:05   4755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:05   4755s] 
[03/23 22:39:05   4755s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:05   4755s] 
[03/23 22:39:05   4755s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:39:05   4755s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.024, MEM:4553.9M, EPOCH TIME: 1679625545.085516
[03/23 22:39:05   4755s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4553.9M, EPOCH TIME: 1679625545.085640
[03/23 22:39:05   4755s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4553.9M, EPOCH TIME: 1679625545.088401
[03/23 22:39:05   4755s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4553.9MB).
[03/23 22:39:05   4755s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.033, MEM:4553.9M, EPOCH TIME: 1679625545.089087
[03/23 22:39:05   4755s] TotalInstCnt at PhyDesignMc Initialization: 3151
[03/23 22:39:05   4755s] ### Creating PhyDesignMc, finished. totSessionCpu=1:19:16 mem=4553.9M
[03/23 22:39:05   4755s] ### Creating RouteCongInterface, started
[03/23 22:39:05   4755s] ### Creating RouteCongInterface, finished
[03/23 22:39:05   4755s] 
[03/23 22:39:05   4755s] Creating Lib Analyzer ...
[03/23 22:39:05   4755s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:39:05   4755s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:39:05   4755s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:39:05   4755s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:39:05   4755s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:39:05   4755s] 
[03/23 22:39:05   4755s] {RT rc-typ 0 4 4 0}
[03/23 22:39:05   4756s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:19:16 mem=4555.9M
[03/23 22:39:05   4756s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:19:17 mem=4555.9M
[03/23 22:39:05   4756s] Creating Lib Analyzer, finished. 
[03/23 22:39:06   4756s] *info: 31 clock nets excluded
[03/23 22:39:06   4756s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.9
[03/23 22:39:06   4756s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 22:39:06   4756s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:39:06   4756s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:39:06   4756s] ** GigaOpt Optimizer WNS Slack -0.806 TNS Slack -13.589 Density 34.52
[03/23 22:39:06   4756s] Optimizer TNS Opt
[03/23 22:39:06   4756s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.151| -0.397|
|reg2reg   |-0.806|-13.225|
|HEPG      |-0.806|-13.225|
|All Paths |-0.806|-13.589|
+----------+------+-------+

[03/23 22:39:06   4756s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4849.2M, EPOCH TIME: 1679625546.135555
[03/23 22:39:06   4756s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4849.2M, EPOCH TIME: 1679625546.135713
[03/23 22:39:06   4756s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:39:06   4757s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:39:06   4757s] Active Path Group: reg2reg  
[03/23 22:39:06   4757s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:39:06   4757s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:39:06   4757s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:39:06   4757s] |  -0.806|   -0.806| -13.225|  -13.589|   34.52%|   0:00:00.0| 4849.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:39:06   4757s] |  -0.806|   -0.806| -12.315|  -12.679|   34.53%|   0:00:00.0| 5020.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 22:39:06   4757s] |  -0.806|   -0.806| -12.304|  -12.667|   34.53%|   0:00:00.0| 5024.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 22:39:06   4757s] |  -0.806|   -0.806| -11.560|  -11.924|   34.54%|   0:00:00.0| 5024.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:39:06   4757s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 22:39:06   4757s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:39:06   4757s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:06   4757s] |  -0.806|   -0.806| -11.481|  -11.845|   34.52%|   0:00:00.0| 5024.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:39:06   4757s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 22:39:06   4757s] |  -0.806|   -0.806| -11.454|  -11.818|   34.52%|   0:00:00.0| 5024.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG57_S3/D                     |
[03/23 22:39:06   4757s] |  -0.806|   -0.806| -11.436|  -11.800|   34.53%|   0:00:00.0| 5024.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 22:39:06   4757s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:39:06   4757s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:06   4757s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:39:06   4757s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:06   4757s] |  -0.806|   -0.806| -11.059|  -11.423|   34.55%|   0:00:00.0| 5024.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 22:39:06   4757s] |  -0.806|   -0.806| -10.863|  -11.226|   34.54%|   0:00:00.0| 5024.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 22:39:06   4758s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:39:06   4758s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:06   4758s] |  -0.806|   -0.806| -10.827|  -11.191|   34.55%|   0:00:00.0| 5047.5M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4/D        |
[03/23 22:39:06   4758s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:39:06   4758s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:06   4758s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:39:06   4758s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:06   4758s] |  -0.806|   -0.806| -10.788|  -11.151|   34.54%|   0:00:00.0| 5047.5M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:39:06   4758s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG623_S2/D                                |
[03/23 22:39:06   4758s] |  -0.806|   -0.806| -10.665|  -11.029|   34.53%|   0:00:00.0| 5047.5M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:39:06   4758s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG623_S2/D                                |
[03/23 22:39:06   4758s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:39:06   4758s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:07   4758s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:39:07   4758s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:07   4759s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:39:07   4759s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:07   4759s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:39:07   4759s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:07   4759s] |  -0.806|   -0.806| -10.665|  -11.029|   34.55%|   0:00:01.0| 5047.5M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG54_S2/D                     |
[03/23 22:39:07   4759s] |  -0.806|   -0.806| -10.665|  -11.029|   34.55%|   0:00:00.0| 5047.5M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:39:07   4759s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:39:07   4759s] 
[03/23 22:39:07   4759s] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:01.0 mem=5047.5M) ***
[03/23 22:39:07   4759s] Active Path Group: default 
[03/23 22:39:07   4759s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:39:07   4759s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:39:07   4759s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:39:07   4759s] |  -0.151|   -0.806|  -0.398|  -11.029|   34.55%|   0:00:00.0| 5047.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:39:07   4759s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:39:07   4759s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:39:07   4759s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:07   4760s] |  -0.152|   -0.806|  -0.352|  -10.983|   34.58%|   0:00:00.0| 5066.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 22:39:07   4760s] |        |         |        |         |         |            |        |             |         | _r_REG499_S1/D                                     |
[03/23 22:39:07   4760s] |  -0.151|   -0.806|  -0.352|  -10.983|   34.58%|   0:00:00.0| 5066.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:39:07   4760s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:39:07   4760s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:00.0 mem=5066.5M) ***
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:01.0 mem=5066.5M) ***
[03/23 22:39:07   4760s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.151| -0.352|
|reg2reg   |-0.806|-10.665|
|HEPG      |-0.806|-10.665|
|All Paths |-0.806|-10.983|
+----------+------+-------+

[03/23 22:39:07   4760s] Update Timing Windows (Threshold 0.023) ...
[03/23 22:39:07   4760s] Re Calculate Delays on 14 Nets
[03/23 22:39:07   4760s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.151| -0.351|
|reg2reg   |-0.806|-10.666|
|HEPG      |-0.806|-10.666|
|All Paths |-0.806|-10.984|
+----------+------+-------+

[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] *** Finish Post Route Setup Fixing (cpu=0:00:03.5 real=0:00:01.0 mem=5066.5M) ***
[03/23 22:39:07   4760s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.9
[03/23 22:39:07   4760s] Total-nets :: 3216, Stn-nets :: 43, ratio :: 1.33706 %, Total-len 338604, Stn-len 11611
[03/23 22:39:07   4760s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4905.2M, EPOCH TIME: 1679625547.570403
[03/23 22:39:07   4760s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3149).
[03/23 22:39:07   4760s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:07   4760s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:07   4760s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:07   4760s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.057, REAL:0.047, MEM:4581.0M, EPOCH TIME: 1679625547.617825
[03/23 22:39:07   4760s] TotalInstCnt at PhyDesignMc Destruction: 3149
[03/23 22:39:07   4760s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.38
[03/23 22:39:07   4760s] *** TnsOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:04.7/0:00:02.6 (1.8), totSession cpu/real = 1:19:20.4/0:36:22.3 (2.2), mem = 4581.0M
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] =============================================================================================
[03/23 22:39:07   4760s]  Step TAT Report : TnsOpt #1 / optDesign #6                                     21.14-s109_1
[03/23 22:39:07   4760s] =============================================================================================
[03/23 22:39:07   4760s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:39:07   4760s] ---------------------------------------------------------------------------------------------
[03/23 22:39:07   4760s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:39:07   4760s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  25.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:39:07   4760s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:07   4760s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 22:39:07   4760s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:07   4760s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:39:07   4760s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:07   4760s] [ TransformInit          ]      1   0:00:00.3  (  12.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/23 22:39:07   4760s] [ OptimizationStep       ]      2   0:00:00.1  (   2.6 % )     0:00:01.3 /  0:00:03.2    2.5
[03/23 22:39:07   4760s] [ OptSingleIteration     ]     54   0:00:00.1  (   2.9 % )     0:00:01.1 /  0:00:03.1    2.7
[03/23 22:39:07   4760s] [ OptGetWeight           ]     54   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 22:39:07   4760s] [ OptEval                ]     54   0:00:00.7  (  28.3 % )     0:00:00.7 /  0:00:02.5    3.5
[03/23 22:39:07   4760s] [ OptCommit              ]     54   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:39:07   4760s] [ PostCommitDelayUpdate  ]     55   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 22:39:07   4760s] [ IncrDelayCalc          ]     62   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 22:39:07   4760s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 22:39:07   4760s] [ SetupOptGetWorkingSet  ]     89   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.2    2.2
[03/23 22:39:07   4760s] [ SetupOptGetActiveNode  ]     89   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:07   4760s] [ SetupOptSlackGraph     ]     54   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:39:07   4760s] [ IncrTimingUpdate       ]     51   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 22:39:07   4760s] [ MISC                   ]          0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.3    1.9
[03/23 22:39:07   4760s] ---------------------------------------------------------------------------------------------
[03/23 22:39:07   4760s]  TnsOpt #1 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:04.7    1.8
[03/23 22:39:07   4760s] ---------------------------------------------------------------------------------------------
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:39:07   4760s] End: GigaOpt Optimization in TNS mode
[03/23 22:39:07   4760s]   Timing Snapshot: (REF)
[03/23 22:39:07   4760s]      Weighted WNS: -0.856
[03/23 22:39:07   4760s]       All  PG WNS: -0.856
[03/23 22:39:07   4760s]       High PG WNS: -0.856
[03/23 22:39:07   4760s]       All  PG TNS: -10.984
[03/23 22:39:07   4760s]       High PG TNS: -10.666
[03/23 22:39:07   4760s]       Low  PG TNS: -0.352
[03/23 22:39:07   4760s]    Category Slack: { [L, -0.856] [H, -0.856] }
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] **INFO: flowCheckPoint #29 OptimizationHold
[03/23 22:39:07   4760s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:39:07   4760s] Deleting Lib Analyzer.
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] TimeStamp Deleting Cell Server End ...
[03/23 22:39:07   4760s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:39:07   4760s] Summary for sequential cells identification: 
[03/23 22:39:07   4760s]   Identified SBFF number: 112
[03/23 22:39:07   4760s]   Identified MBFF number: 0
[03/23 22:39:07   4760s]   Identified SB Latch number: 0
[03/23 22:39:07   4760s]   Identified MB Latch number: 0
[03/23 22:39:07   4760s]   Not identified SBFF number: 8
[03/23 22:39:07   4760s]   Not identified MBFF number: 0
[03/23 22:39:07   4760s]   Not identified SB Latch number: 0
[03/23 22:39:07   4760s]   Not identified MB Latch number: 0
[03/23 22:39:07   4760s]   Number of sequential cells which are not FFs: 34
[03/23 22:39:07   4760s]  Visiting view : setupAnalysis
[03/23 22:39:07   4760s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:07   4760s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:07   4760s]  Visiting view : holdAnalysis
[03/23 22:39:07   4760s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:07   4760s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:07   4760s] TLC MultiMap info (StdDelay):
[03/23 22:39:07   4760s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:07   4760s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:07   4760s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:07   4760s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:07   4760s]  Setting StdDelay to: 22.7ps
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] TimeStamp Deleting Cell Server End ...
[03/23 22:39:07   4760s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4581.0M, EPOCH TIME: 1679625547.672160
[03/23 22:39:07   4760s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:07   4760s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:07   4760s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.026, MEM:4573.7M, EPOCH TIME: 1679625547.698202
[03/23 22:39:07   4760s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:39:07   4760s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:07   4760s] GigaOpt Hold Optimizer is used
[03/23 22:39:07   4760s] End AAE Lib Interpolated Model. (MEM=4573.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] Creating Lib Analyzer ...
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:39:07   4760s] Summary for sequential cells identification: 
[03/23 22:39:07   4760s]   Identified SBFF number: 112
[03/23 22:39:07   4760s]   Identified MBFF number: 0
[03/23 22:39:07   4760s]   Identified SB Latch number: 0
[03/23 22:39:07   4760s]   Identified MB Latch number: 0
[03/23 22:39:07   4760s]   Not identified SBFF number: 8
[03/23 22:39:07   4760s]   Not identified MBFF number: 0
[03/23 22:39:07   4760s]   Not identified SB Latch number: 0
[03/23 22:39:07   4760s]   Not identified MB Latch number: 0
[03/23 22:39:07   4760s]   Number of sequential cells which are not FFs: 34
[03/23 22:39:07   4760s]  Visiting view : setupAnalysis
[03/23 22:39:07   4760s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:07   4760s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:07   4760s]  Visiting view : holdAnalysis
[03/23 22:39:07   4760s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:07   4760s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:07   4760s] TLC MultiMap info (StdDelay):
[03/23 22:39:07   4760s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:07   4760s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:07   4760s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:07   4760s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:07   4760s]  Setting StdDelay to: 22.7ps
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:39:07   4760s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:39:07   4760s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:39:07   4760s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:39:07   4760s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:39:07   4760s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:39:07   4760s] 
[03/23 22:39:07   4760s] {RT rc-typ 0 4 4 0}
[03/23 22:39:08   4761s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:19:21 mem=4577.7M
[03/23 22:39:08   4761s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:19:21 mem=4577.7M
[03/23 22:39:08   4761s] Creating Lib Analyzer, finished. 
[03/23 22:39:08   4761s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:19:21 mem=4577.7M ***
[03/23 22:39:08   4761s] *** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 1:19:21.2/0:36:23.1 (2.2), mem = 4577.7M
[03/23 22:39:08   4761s] Saving timing graph ...
[03/23 22:39:08   4761s] Done save timing graph
[03/23 22:39:08   4761s] Latch borrow mode reset to max_borrow
[03/23 22:39:08   4761s] 
[03/23 22:39:08   4761s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:39:08   4761s] Deleting Lib Analyzer.
[03/23 22:39:08   4761s] 
[03/23 22:39:08   4761s] TimeStamp Deleting Cell Server End ...
[03/23 22:39:08   4761s] Starting delay calculation for Hold views
[03/23 22:39:09   4761s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:39:09   4761s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 22:39:09   4761s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:39:09   4762s] #################################################################################
[03/23 22:39:09   4762s] # Design Stage: PostRoute
[03/23 22:39:09   4762s] # Design Name: PE_top
[03/23 22:39:09   4762s] # Design Mode: 130nm
[03/23 22:39:09   4762s] # Analysis Mode: MMMC OCV 
[03/23 22:39:09   4762s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:39:09   4762s] # Signoff Settings: SI On 
[03/23 22:39:09   4762s] #################################################################################
[03/23 22:39:09   4762s] Topological Sorting (REAL = 0:00:00.0, MEM = 4663.6M, InitMEM = 4663.6M)
[03/23 22:39:09   4762s] Setting infinite Tws ...
[03/23 22:39:09   4762s] First Iteration Infinite Tw... 
[03/23 22:39:09   4762s] Calculate late delays in OCV mode...
[03/23 22:39:09   4762s] Calculate early delays in OCV mode...
[03/23 22:39:09   4762s] Start delay calculation (fullDC) (6 T). (MEM=4663.62)
[03/23 22:39:09   4762s] End AAE Lib Interpolated Model. (MEM=4675.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:39:09   4763s] Total number of fetched objects 3216
[03/23 22:39:09   4763s] AAE_INFO-618: Total number of nets in the design is 3218,  100.0 percent of the nets selected for SI analysis
[03/23 22:39:09   4763s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:39:09   4763s] End delay calculation. (MEM=4716.46 CPU=0:00:01.3 REAL=0:00:00.0)
[03/23 22:39:09   4763s] End delay calculation (fullDC). (MEM=4716.46 CPU=0:00:01.4 REAL=0:00:00.0)
[03/23 22:39:09   4763s] *** CDM Built up (cpu=0:00:01.5  real=0:00:00.0  mem= 4716.5M) ***
[03/23 22:39:09   4763s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4708.5M)
[03/23 22:39:09   4763s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:39:09   4763s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4708.5M)
[03/23 22:39:09   4763s] 
[03/23 22:39:09   4763s] Executing IPO callback for view pruning ..
[03/23 22:39:09   4763s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:39:09   4763s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:39:09   4763s] 
[03/23 22:39:09   4763s] Active hold views:
[03/23 22:39:09   4763s]  holdAnalysis
[03/23 22:39:09   4763s]   Dominating endpoints: 0
[03/23 22:39:09   4763s]   Dominating TNS: -0.000
[03/23 22:39:09   4763s] 
[03/23 22:39:09   4763s] Starting SI iteration 2
[03/23 22:39:09   4764s] Calculate late delays in OCV mode...
[03/23 22:39:09   4764s] Calculate early delays in OCV mode...
[03/23 22:39:09   4764s] Start delay calculation (fullDC) (6 T). (MEM=4558.14)
[03/23 22:39:09   4764s] End AAE Lib Interpolated Model. (MEM=4558.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:39:09   4764s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 2. 
[03/23 22:39:09   4764s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 3216. 
[03/23 22:39:09   4764s] Total number of fetched objects 3216
[03/23 22:39:09   4764s] AAE_INFO-618: Total number of nets in the design is 3218,  1.0 percent of the nets selected for SI analysis
[03/23 22:39:09   4764s] End delay calculation. (MEM=4790.79 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:39:09   4764s] End delay calculation (fullDC). (MEM=4790.79 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:39:09   4764s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4790.8M) ***
[03/23 22:39:10   4764s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=1:19:24 mem=4796.8M)
[03/23 22:39:10   4764s] Done building cte hold timing graph (fixHold) cpu=0:00:03.3 real=0:00:02.0 totSessionCpu=1:19:24 mem=4796.8M ***
[03/23 22:39:10   4764s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 6 threads.
[03/23 22:39:10   4764s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:39:10   4764s] Done building hold timer [792 node(s), 819 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.4 real=0:00:02.0 totSessionCpu=1:19:25 mem=4827.3M ***
[03/23 22:39:10   4764s] Restoring timing graph ...
[03/23 22:39:10   4765s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 22:39:10   4765s] Done restore timing graph
[03/23 22:39:10   4765s] Done building cte setup timing graph (fixHold) cpu=0:00:03.9 real=0:00:02.0 totSessionCpu=1:19:25 mem=5000.5M ***
[03/23 22:39:10   4765s] *info: category slack lower bound [L -856.4] default
[03/23 22:39:10   4765s] *info: category slack lower bound [H -856.4] reg2reg 
[03/23 22:39:10   4765s] --------------------------------------------------- 
[03/23 22:39:10   4765s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 22:39:10   4765s] --------------------------------------------------- 
[03/23 22:39:10   4765s]          WNS    reg2regWNS
[03/23 22:39:10   4765s]    -0.856 ns     -0.856 ns
[03/23 22:39:10   4765s] --------------------------------------------------- 
[03/23 22:39:10   4765s] OPTC: m1 20.0 20.0
[03/23 22:39:10   4765s] Setting latch borrow mode to budget during optimization.
[03/23 22:39:10   4765s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:39:10   4765s] 
[03/23 22:39:10   4765s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:39:10   4765s] Summary for sequential cells identification: 
[03/23 22:39:10   4765s]   Identified SBFF number: 112
[03/23 22:39:10   4765s]   Identified MBFF number: 0
[03/23 22:39:10   4765s]   Identified SB Latch number: 0
[03/23 22:39:10   4765s]   Identified MB Latch number: 0
[03/23 22:39:10   4765s]   Not identified SBFF number: 8
[03/23 22:39:10   4765s]   Not identified MBFF number: 0
[03/23 22:39:10   4765s]   Not identified SB Latch number: 0
[03/23 22:39:10   4765s]   Not identified MB Latch number: 0
[03/23 22:39:10   4765s]   Number of sequential cells which are not FFs: 34
[03/23 22:39:10   4765s]  Visiting view : setupAnalysis
[03/23 22:39:10   4765s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:10   4765s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:10   4765s]  Visiting view : holdAnalysis
[03/23 22:39:10   4765s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:10   4765s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:10   4765s] TLC MultiMap info (StdDelay):
[03/23 22:39:10   4765s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:10   4765s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:10   4765s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:10   4765s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:10   4765s]  Setting StdDelay to: 22.7ps
[03/23 22:39:10   4765s] 
[03/23 22:39:10   4765s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:39:10   4765s] 
[03/23 22:39:10   4765s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:39:10   4765s] 
[03/23 22:39:10   4765s] TimeStamp Deleting Cell Server End ...
[03/23 22:39:10   4765s] 
[03/23 22:39:10   4765s] Creating Lib Analyzer ...
[03/23 22:39:10   4765s] 
[03/23 22:39:10   4765s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:39:10   4765s] Summary for sequential cells identification: 
[03/23 22:39:10   4765s]   Identified SBFF number: 112
[03/23 22:39:10   4765s]   Identified MBFF number: 0
[03/23 22:39:10   4765s]   Identified SB Latch number: 0
[03/23 22:39:10   4765s]   Identified MB Latch number: 0
[03/23 22:39:10   4765s]   Not identified SBFF number: 8
[03/23 22:39:10   4765s]   Not identified MBFF number: 0
[03/23 22:39:10   4765s]   Not identified SB Latch number: 0
[03/23 22:39:10   4765s]   Not identified MB Latch number: 0
[03/23 22:39:10   4765s]   Number of sequential cells which are not FFs: 34
[03/23 22:39:10   4765s]  Visiting view : setupAnalysis
[03/23 22:39:10   4765s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:10   4765s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:10   4765s]  Visiting view : holdAnalysis
[03/23 22:39:10   4765s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:10   4765s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:10   4765s] TLC MultiMap info (StdDelay):
[03/23 22:39:10   4765s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:10   4765s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:10   4765s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:10   4765s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:10   4765s]  Setting StdDelay to: 22.7ps
[03/23 22:39:10   4765s] 
[03/23 22:39:10   4765s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:39:10   4765s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:39:10   4765s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:39:10   4765s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:39:10   4765s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:39:10   4765s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:39:10   4765s] 
[03/23 22:39:10   4765s] {RT rc-typ 0 4 4 0}
[03/23 22:39:11   4765s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:19:26 mem=5009.9M
[03/23 22:39:11   4765s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:19:26 mem=5009.9M
[03/23 22:39:11   4765s] Creating Lib Analyzer, finished. 
[03/23 22:39:11   4765s] 
[03/23 22:39:11   4765s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 22:39:11   4765s] *Info: worst delay setup view: setupAnalysis
[03/23 22:39:11   4765s] Footprint list for hold buffering (delay unit: ps)
[03/23 22:39:11   4765s] =================================================================
[03/23 22:39:11   4765s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 22:39:11   4765s] ------------------------------------------------------------------
[03/23 22:39:11   4765s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 22:39:11   4765s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 22:39:11   4765s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 22:39:11   4765s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 22:39:11   4765s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 22:39:11   4765s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 22:39:11   4765s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 22:39:11   4765s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 22:39:11   4765s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 22:39:11   4765s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 22:39:11   4765s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 22:39:11   4765s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 22:39:11   4765s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 22:39:11   4765s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 22:39:11   4765s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 22:39:11   4765s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 22:39:11   4765s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 22:39:11   4765s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 22:39:11   4765s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 22:39:11   4765s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 22:39:11   4765s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 22:39:11   4765s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 22:39:11   4765s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 22:39:11   4765s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 22:39:11   4765s] =================================================================
[03/23 22:39:11   4765s] Hold Timer stdDelay = 22.7ps
[03/23 22:39:11   4765s]  Visiting view : holdAnalysis
[03/23 22:39:11   4765s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:11   4765s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:11   4765s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 22:39:11   4765s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5009.9M, EPOCH TIME: 1679625551.376509
[03/23 22:39:11   4765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4765s] 
[03/23 22:39:11   4765s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:11   4765s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.015, MEM:5009.9M, EPOCH TIME: 1679625551.391280
[03/23 22:39:11   4765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:39:11   4765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.806  | -0.806  | -0.151  |
|           TNS (ns):| -10.984 | -10.666 | -0.351  |
|    Violating Paths:|   45    |   41    |    6    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.150  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:5008.5M, EPOCH TIME: 1679625551.501648
[03/23 22:39:11   4766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:11   4766s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.019, MEM:5009.9M, EPOCH TIME: 1679625551.520294
[03/23 22:39:11   4766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:39:11   4766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] Density: 34.577%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:00:24, mem = 3226.0M, totSessionCpu=1:19:26 **
[03/23 22:39:11   4766s] *** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:04.9/0:00:03.1 (1.6), totSession cpu/real = 1:19:26.1/0:36:26.2 (2.2), mem = 4587.9M
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] =============================================================================================
[03/23 22:39:11   4766s]  Step TAT Report : BuildHoldData #1 / optDesign #6                              21.14-s109_1
[03/23 22:39:11   4766s] =============================================================================================
[03/23 22:39:11   4766s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:39:11   4766s] ---------------------------------------------------------------------------------------------
[03/23 22:39:11   4766s] [ ViewPruning            ]     10   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:39:11   4766s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.3
[03/23 22:39:11   4766s] [ DrvReport              ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 22:39:11   4766s] [ SlackTraversorInit     ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 22:39:11   4766s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 22:39:11   4766s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  20.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:39:11   4766s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:39:11   4766s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ TimingUpdate           ]      6   0:00:00.7  (  21.7 % )     0:00:01.1 /  0:00:02.6    2.3
[03/23 22:39:11   4766s] [ FullDelayCalc          ]      3   0:00:00.4  (  12.8 % )     0:00:00.4 /  0:00:01.6    3.9
[03/23 22:39:11   4766s] [ TimingReport           ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    2.1
[03/23 22:39:11   4766s] [ SaveTimingGraph        ]      1   0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:00.4    1.4
[03/23 22:39:11   4766s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 22:39:11   4766s] [ MISC                   ]          0:00:00.6  (  17.8 % )     0:00:00.6 /  0:00:00.6    1.1
[03/23 22:39:11   4766s] ---------------------------------------------------------------------------------------------
[03/23 22:39:11   4766s]  BuildHoldData #1 TOTAL             0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:04.9    1.6
[03/23 22:39:11   4766s] ---------------------------------------------------------------------------------------------
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] *** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 1:19:26.1/0:36:26.2 (2.2), mem = 4587.9M
[03/23 22:39:11   4766s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.39
[03/23 22:39:11   4766s] HoldSingleBuffer minRootGain=0.000
[03/23 22:39:11   4766s] HoldSingleBuffer minRootGain=0.000
[03/23 22:39:11   4766s] HoldSingleBuffer minRootGain=0.000
[03/23 22:39:11   4766s] HoldSingleBuffer minRootGain=0.000
[03/23 22:39:11   4766s] *info: Run optDesign holdfix with 6 threads.
[03/23 22:39:11   4766s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:39:11   4766s] --------------------------------------------------- 
[03/23 22:39:11   4766s]    Hold Timing Summary  - Initial 
[03/23 22:39:11   4766s] --------------------------------------------------- 
[03/23 22:39:11   4766s]  Target slack:       0.0500 ns
[03/23 22:39:11   4766s]  View: holdAnalysis 
[03/23 22:39:11   4766s]    WNS:       0.0485  >>>  WNS:      -0.0015 with TargetSlack
[03/23 22:39:11   4766s]    TNS:       0.0000  >>>  TNS:      -0.0015 with TargetSlack
[03/23 22:39:11   4766s]    VP :            0  >>>  VP:            1  with TargetSlack
[03/23 22:39:11   4766s]    Worst hold path end point: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84_S1/D
[03/23 22:39:11   4766s] --------------------------------------------------- 
[03/23 22:39:11   4766s] Info: Do not create the CCOpt slew target map as it already exists.
[03/23 22:39:11   4766s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:39:11   4766s] ### Creating PhyDesignMc. totSessionCpu=1:19:26 mem=4849.3M
[03/23 22:39:11   4766s] OPERPROF: Starting DPlace-Init at level 1, MEM:4849.3M, EPOCH TIME: 1679625551.599328
[03/23 22:39:11   4766s] Processing tracks to init pin-track alignment.
[03/23 22:39:11   4766s] z: 2, totalTracks: 1
[03/23 22:39:11   4766s] z: 4, totalTracks: 1
[03/23 22:39:11   4766s] z: 6, totalTracks: 1
[03/23 22:39:11   4766s] z: 8, totalTracks: 1
[03/23 22:39:11   4766s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:39:11   4766s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4849.3M, EPOCH TIME: 1679625551.603712
[03/23 22:39:11   4766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:39:11   4766s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.021, MEM:4881.3M, EPOCH TIME: 1679625551.624724
[03/23 22:39:11   4766s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4881.3M, EPOCH TIME: 1679625551.624817
[03/23 22:39:11   4766s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:4881.3M, EPOCH TIME: 1679625551.627154
[03/23 22:39:11   4766s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4881.3MB).
[03/23 22:39:11   4766s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.028, MEM:4881.3M, EPOCH TIME: 1679625551.627804
[03/23 22:39:11   4766s] TotalInstCnt at PhyDesignMc Initialization: 3149
[03/23 22:39:11   4766s] ### Creating PhyDesignMc, finished. totSessionCpu=1:19:26 mem=4881.3M
[03/23 22:39:11   4766s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4881.3M, EPOCH TIME: 1679625551.638911
[03/23 22:39:11   4766s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4881.3M, EPOCH TIME: 1679625551.639075
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] *** Starting Core Fixing (fixHold) cpu=0:00:05.0 real=0:00:03.0 totSessionCpu=1:19:26 mem=4881.3M density=34.577% ***
[03/23 22:39:11   4766s] Optimizer Target Slack 0.050 StdDelay is 0.02270  
[03/23 22:39:11   4766s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:39:11   4766s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:39:11   4766s] ### Creating RouteCongInterface, started
[03/23 22:39:11   4766s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.806  | -0.806  | -0.151  |
|           TNS (ns):| -10.984 | -10.666 | -0.351  |
|    Violating Paths:|   45    |   41    |    6    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Density: 34.577%
------------------------------------------------------------------
[03/23 22:39:11   4766s] *info: Hold Batch Commit is enabled
[03/23 22:39:11   4766s] *info: Levelized Batch Commit is enabled
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] Phase I ......
[03/23 22:39:11   4766s] Executing transform: ECO Safe Resize
[03/23 22:39:11   4766s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:39:11   4766s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/23 22:39:11   4766s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:39:11   4766s] Worst hold path end point:
[03/23 22:39:11   4766s]   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84_S1/D
[03/23 22:39:11   4766s]     net: buff_mult_arr0/genblk1_2__buffer_mult0/mult_A[0] (nrTerm=2)
[03/23 22:39:11   4766s] |   0|   0.049|     0.00|       0|          0|       0(     0)|   34.58%|   0:00:00.0|  4956.7M|
[03/23 22:39:11   4766s] Worst hold path end point:
[03/23 22:39:11   4766s]   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84_S1/D
[03/23 22:39:11   4766s]     net: buff_mult_arr0/genblk1_2__buffer_mult0/mult_A[0] (nrTerm=2)
[03/23 22:39:11   4766s] |   1|   0.049|     0.00|       0|          0|       0(     0)|   34.58%|   0:00:00.0|  4956.7M|
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] Capturing REF for hold ...
[03/23 22:39:11   4766s]    Hold Timing Snapshot: (REF)
[03/23 22:39:11   4766s]              All PG WNS: 0.049
[03/23 22:39:11   4766s]              All PG TNS: 0.000
[03/23 22:39:11   4766s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:39:11   4766s] Executing transform: AddBuffer + LegalResize
[03/23 22:39:11   4766s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:39:11   4766s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/23 22:39:11   4766s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:39:11   4766s] Worst hold path end point:
[03/23 22:39:11   4766s]   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84_S1/D
[03/23 22:39:11   4766s]     net: buff_mult_arr0/genblk1_2__buffer_mult0/mult_A[0] (nrTerm=2)
[03/23 22:39:11   4766s] |   0|   0.049|     0.00|       0|          0|       0(     0)|   34.58%|   0:00:00.0|  4956.7M|
[03/23 22:39:11   4766s] Worst hold path end point:
[03/23 22:39:11   4766s]   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/D
[03/23 22:39:11   4766s]     net: buff_mult_arr0/genblk1_1__buffer_mult0/mult_A[3] (nrTerm=2)
[03/23 22:39:11   4766s] |   1|   0.050|     0.00|       0|          1|       0(     0)|   34.58%|   0:00:00.0|  5014.0M|
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] Capturing REF for hold ...
[03/23 22:39:11   4766s]    Hold Timing Snapshot: (REF)
[03/23 22:39:11   4766s]              All PG WNS: 0.050
[03/23 22:39:11   4766s]              All PG TNS: 0.000
[03/23 22:39:11   4766s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] *info:    Total 1 cells added for Phase I
[03/23 22:39:11   4766s] *info:        in which 0 is ripple commits (0.000%)
[03/23 22:39:11   4766s] --------------------------------------------------- 
[03/23 22:39:11   4766s]    Hold Timing Summary  - Phase I 
[03/23 22:39:11   4766s] --------------------------------------------------- 
[03/23 22:39:11   4766s]  Target slack:       0.0500 ns
[03/23 22:39:11   4766s]  View: holdAnalysis 
[03/23 22:39:11   4766s]    WNS:       0.0501  >>>  WNS:       0.0001 with TargetSlack
[03/23 22:39:11   4766s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 22:39:11   4766s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 22:39:11   4766s]    Worst hold path end point: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/D
[03/23 22:39:11   4766s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.806  | -0.806  | -0.151  |
|           TNS (ns):| -10.984 | -10.666 | -0.351  |
|    Violating Paths:|   45    |   41    |    6    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Density: 34.581%
------------------------------------------------------------------
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] *** Finished Core Fixing (fixHold) cpu=0:00:05.4 real=0:00:03.0 totSessionCpu=1:19:27 mem=5044.5M density=34.581% ***
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] *info:
[03/23 22:39:11   4766s] *info: Added a total of 1 cells to fix/reduce hold violation
[03/23 22:39:11   4766s] *info:          in which 1 termBuffering
[03/23 22:39:11   4766s] *info:          in which 0 dummyBuffering
[03/23 22:39:11   4766s] *info:
[03/23 22:39:11   4766s] *info: Summary: 
[03/23 22:39:11   4766s] *info:            1 cell  of type 'CLKBUFX2TR' (4.0, 	25.603) used
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] *** Finish Post Route Hold Fixing (cpu=0:00:05.4 real=0:00:03.0 totSessionCpu=1:19:27 mem=5044.5M density=34.581%) ***
[03/23 22:39:11   4766s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.39
[03/23 22:39:11   4766s] **INFO: total 1 insts, 0 nets marked don't touch
[03/23 22:39:11   4766s] **INFO: total 1 insts, 0 nets marked don't touch DB property
[03/23 22:39:11   4766s] **INFO: total 1 insts, 0 nets unmarked don't touch

[03/23 22:39:11   4766s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4883.2M, EPOCH TIME: 1679625551.893132
[03/23 22:39:11   4766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3150).
[03/23 22:39:11   4766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.041, REAL:0.029, MEM:4549.9M, EPOCH TIME: 1679625551.922524
[03/23 22:39:11   4766s] TotalInstCnt at PhyDesignMc Destruction: 3150
[03/23 22:39:11   4766s] *** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.5/0:00:00.4 (1.3), totSession cpu/real = 1:19:26.6/0:36:26.6 (2.2), mem = 4549.9M
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] =============================================================================================
[03/23 22:39:11   4766s]  Step TAT Report : HoldOpt #1 / optDesign #6                                    21.14-s109_1
[03/23 22:39:11   4766s] =============================================================================================
[03/23 22:39:11   4766s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:39:11   4766s] ---------------------------------------------------------------------------------------------
[03/23 22:39:11   4766s] [ OptSummaryReport       ]      2   0:00:00.0  (   2.0 % )     0:00:00.1 /  0:00:00.2    1.7
[03/23 22:39:11   4766s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 22:39:11   4766s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.6 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 22:39:11   4766s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  12.6 % )     0:00:00.0 /  0:00:00.1    1.1
[03/23 22:39:11   4766s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ OptimizationStep       ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 22:39:11   4766s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 22:39:11   4766s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ OptEval                ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    2.4
[03/23 22:39:11   4766s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 22:39:11   4766s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ HoldReEval             ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:39:11   4766s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ TimingUpdate           ]      4   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:39:11   4766s] [ TimingReport           ]      2   0:00:00.1  (  15.7 % )     0:00:00.1 /  0:00:00.1    2.0
[03/23 22:39:11   4766s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:39:11   4766s] [ MISC                   ]          0:00:00.1  (  29.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:39:11   4766s] ---------------------------------------------------------------------------------------------
[03/23 22:39:11   4766s]  HoldOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 22:39:11   4766s] ---------------------------------------------------------------------------------------------
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:39:11   4766s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4549.9M, EPOCH TIME: 1679625551.930039
[03/23 22:39:11   4766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:11   4766s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.027, MEM:4542.7M, EPOCH TIME: 1679625551.956869
[03/23 22:39:11   4766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:39:11   4766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:39:11   4766s] Deleting Lib Analyzer.
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] TimeStamp Deleting Cell Server End ...
[03/23 22:39:11   4766s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:39:11   4766s] Summary for sequential cells identification: 
[03/23 22:39:11   4766s]   Identified SBFF number: 112
[03/23 22:39:11   4766s]   Identified MBFF number: 0
[03/23 22:39:11   4766s]   Identified SB Latch number: 0
[03/23 22:39:11   4766s]   Identified MB Latch number: 0
[03/23 22:39:11   4766s]   Not identified SBFF number: 8
[03/23 22:39:11   4766s]   Not identified MBFF number: 0
[03/23 22:39:11   4766s]   Not identified SB Latch number: 0
[03/23 22:39:11   4766s]   Not identified MB Latch number: 0
[03/23 22:39:11   4766s]   Number of sequential cells which are not FFs: 34
[03/23 22:39:11   4766s]  Visiting view : setupAnalysis
[03/23 22:39:11   4766s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:11   4766s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:11   4766s]  Visiting view : holdAnalysis
[03/23 22:39:11   4766s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:11   4766s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:11   4766s] TLC MultiMap info (StdDelay):
[03/23 22:39:11   4766s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:11   4766s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:11   4766s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:11   4766s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:11   4766s]  Setting StdDelay to: 22.7ps
[03/23 22:39:11   4766s] 
[03/23 22:39:11   4766s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:39:12   4766s] 
[03/23 22:39:12   4766s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:39:12   4766s] 
[03/23 22:39:12   4766s] TimeStamp Deleting Cell Server End ...
[03/23 22:39:12   4766s] **INFO: flowCheckPoint #30 OptimizationPreEco
[03/23 22:39:12   4766s] Running postRoute recovery in preEcoRoute mode
[03/23 22:39:12   4766s] **optDesign ... cpu = 0:01:00, real = 0:00:25, mem = 3179.2M, totSessionCpu=1:19:27 **
[03/23 22:39:12   4766s]   DRV Snapshot: (TGT)
[03/23 22:39:12   4766s]          Tran DRV: 0 (0)
[03/23 22:39:12   4766s]           Cap DRV: 0 (0)
[03/23 22:39:12   4766s]        Fanout DRV: 0 (18)
[03/23 22:39:12   4766s]            Glitch: 0 (0)
[03/23 22:39:12   4766s] 
[03/23 22:39:12   4766s] Creating Lib Analyzer ...
[03/23 22:39:12   4766s] 
[03/23 22:39:12   4766s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:39:12   4766s] Summary for sequential cells identification: 
[03/23 22:39:12   4766s]   Identified SBFF number: 112
[03/23 22:39:12   4766s]   Identified MBFF number: 0
[03/23 22:39:12   4766s]   Identified SB Latch number: 0
[03/23 22:39:12   4766s]   Identified MB Latch number: 0
[03/23 22:39:12   4766s]   Not identified SBFF number: 8
[03/23 22:39:12   4766s]   Not identified MBFF number: 0
[03/23 22:39:12   4766s]   Not identified SB Latch number: 0
[03/23 22:39:12   4766s]   Not identified MB Latch number: 0
[03/23 22:39:12   4766s]   Number of sequential cells which are not FFs: 34
[03/23 22:39:12   4766s]  Visiting view : setupAnalysis
[03/23 22:39:12   4766s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:12   4766s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:12   4766s]  Visiting view : holdAnalysis
[03/23 22:39:12   4766s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:39:12   4766s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:39:12   4766s] TLC MultiMap info (StdDelay):
[03/23 22:39:12   4766s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:12   4766s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:12   4766s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:39:12   4766s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:39:12   4766s]  Setting StdDelay to: 22.7ps
[03/23 22:39:12   4766s] 
[03/23 22:39:12   4766s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:39:12   4766s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:39:12   4766s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:39:12   4766s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:39:12   4766s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:39:12   4766s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:39:12   4766s] 
[03/23 22:39:12   4766s] {RT rc-typ 0 4 4 0}
[03/23 22:39:12   4767s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:19:27 mem=4668.2M
[03/23 22:39:12   4767s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:19:27 mem=4668.2M
[03/23 22:39:12   4767s] Creating Lib Analyzer, finished. 
[03/23 22:39:12   4767s] Checking DRV degradation...
[03/23 22:39:12   4767s] 
[03/23 22:39:12   4767s] Recovery Manager:
[03/23 22:39:12   4767s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:39:12   4767s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:39:12   4767s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:39:12   4767s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:39:12   4767s] 
[03/23 22:39:12   4767s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:39:12   4767s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=4541.22M, totSessionCpu=1:19:27).
[03/23 22:39:12   4767s] **optDesign ... cpu = 0:01:01, real = 0:00:25, mem = 3185.2M, totSessionCpu=1:19:27 **
[03/23 22:39:12   4767s] 
[03/23 22:39:12   4767s]   DRV Snapshot: (REF)
[03/23 22:39:12   4767s]          Tran DRV: 0 (0)
[03/23 22:39:12   4767s]           Cap DRV: 0 (0)
[03/23 22:39:12   4767s]        Fanout DRV: 0 (18)
[03/23 22:39:12   4767s]            Glitch: 0 (0)
[03/23 22:39:12   4767s] Skipping post route harden opt
[03/23 22:39:12   4767s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:39:12   4767s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4673.3M, EPOCH TIME: 1679625552.785543
[03/23 22:39:12   4767s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4673.3M, EPOCH TIME: 1679625552.785651
[03/23 22:39:12   4767s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4673.3M, EPOCH TIME: 1679625552.785784
[03/23 22:39:12   4767s] Processing tracks to init pin-track alignment.
[03/23 22:39:12   4767s] z: 2, totalTracks: 1
[03/23 22:39:12   4767s] z: 4, totalTracks: 1
[03/23 22:39:12   4767s] z: 6, totalTracks: 1
[03/23 22:39:12   4767s] z: 8, totalTracks: 1
[03/23 22:39:12   4767s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:39:12   4767s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4673.3M, EPOCH TIME: 1679625552.789199
[03/23 22:39:12   4767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:12   4767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:12   4767s] 
[03/23 22:39:12   4767s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:12   4767s] 
[03/23 22:39:12   4767s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:39:12   4767s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.024, REAL:0.026, MEM:4674.8M, EPOCH TIME: 1679625552.815620
[03/23 22:39:12   4767s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4674.8M, EPOCH TIME: 1679625552.815750
[03/23 22:39:12   4767s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:4674.8M, EPOCH TIME: 1679625552.819063
[03/23 22:39:12   4767s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4674.8MB).
[03/23 22:39:12   4767s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.031, REAL:0.034, MEM:4674.8M, EPOCH TIME: 1679625552.820049
[03/23 22:39:12   4767s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.032, REAL:0.034, MEM:4674.8M, EPOCH TIME: 1679625552.820139
[03/23 22:39:12   4767s] TDRefine: refinePlace mode is spiral
[03/23 22:39:12   4767s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.25
[03/23 22:39:12   4767s] OPERPROF:   Starting RefinePlace at level 2, MEM:4674.8M, EPOCH TIME: 1679625552.820278
[03/23 22:39:12   4767s] *** Starting refinePlace (1:19:28 mem=4674.8M) ***
[03/23 22:39:12   4767s] Total net bbox length = 1.460e+05 (3.918e+04 1.069e+05) (ext = 3.740e+03)
[03/23 22:39:12   4767s] 
[03/23 22:39:12   4767s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:12   4767s] (I)      Default pattern map key = PE_top_default.
[03/23 22:39:12   4767s] (I)      Default pattern map key = PE_top_default.
[03/23 22:39:12   4767s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4674.8M, EPOCH TIME: 1679625552.829745
[03/23 22:39:12   4767s] Starting refinePlace ...
[03/23 22:39:12   4767s] (I)      Default pattern map key = PE_top_default.
[03/23 22:39:12   4767s] One DDP V2 for no tweak run.
[03/23 22:39:12   4767s] (I)      Default pattern map key = PE_top_default.
[03/23 22:39:12   4767s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4738.8M, EPOCH TIME: 1679625552.840384
[03/23 22:39:12   4767s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:39:12   4767s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4738.8M, EPOCH TIME: 1679625552.840528
[03/23 22:39:12   4767s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4738.8M, EPOCH TIME: 1679625552.840654
[03/23 22:39:12   4767s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4738.8M, EPOCH TIME: 1679625552.840727
[03/23 22:39:12   4767s] DDP markSite nrRow 135 nrJob 135
[03/23 22:39:12   4767s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4738.8M, EPOCH TIME: 1679625552.840914
[03/23 22:39:12   4767s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4738.8M, EPOCH TIME: 1679625552.840971
[03/23 22:39:12   4767s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:39:12   4767s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4674.8MB) @(1:19:28 - 1:19:28).
[03/23 22:39:12   4767s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:39:12   4767s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:39:12   4767s] 
[03/23 22:39:12   4767s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:39:12   4767s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:39:12   4767s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:39:12   4767s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:39:12   4767s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4674.8MB) @(1:19:28 - 1:19:28).
[03/23 22:39:12   4767s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:39:12   4767s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:39:12   4767s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4674.8MB
[03/23 22:39:12   4767s] Statistics of distance of Instance movement in refine placement:
[03/23 22:39:12   4767s]   maximum (X+Y) =         0.00 um
[03/23 22:39:12   4767s]   mean    (X+Y) =         0.00 um
[03/23 22:39:12   4767s] Summary Report:
[03/23 22:39:12   4767s] Instances move: 0 (out of 3121 movable)
[03/23 22:39:12   4767s] Instances flipped: 0
[03/23 22:39:12   4767s] Mean displacement: 0.00 um
[03/23 22:39:12   4767s] Max displacement: 0.00 um 
[03/23 22:39:12   4767s] Total instances moved : 0
[03/23 22:39:12   4767s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.182, REAL:0.107, MEM:4674.8M, EPOCH TIME: 1679625552.937238
[03/23 22:39:12   4767s] Total net bbox length = 1.460e+05 (3.918e+04 1.069e+05) (ext = 3.740e+03)
[03/23 22:39:12   4767s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4674.8MB
[03/23 22:39:12   4767s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4674.8MB) @(1:19:28 - 1:19:28).
[03/23 22:39:12   4767s] *** Finished refinePlace (1:19:28 mem=4674.8M) ***
[03/23 22:39:12   4767s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.25
[03/23 22:39:12   4767s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.193, REAL:0.118, MEM:4674.8M, EPOCH TIME: 1679625552.938394
[03/23 22:39:12   4767s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4674.8M, EPOCH TIME: 1679625552.938511
[03/23 22:39:12   4767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3150).
[03/23 22:39:12   4767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:12   4767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:12   4767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:12   4767s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.039, REAL:0.025, MEM:4541.8M, EPOCH TIME: 1679625552.963975
[03/23 22:39:12   4767s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.263, REAL:0.179, MEM:4541.8M, EPOCH TIME: 1679625552.964116
[03/23 22:39:12   4767s] {MMLU 0 31 3217}
[03/23 22:39:12   4767s] ### Creating LA Mngr. totSessionCpu=1:19:28 mem=4541.8M
[03/23 22:39:12   4767s] ### Creating LA Mngr, finished. totSessionCpu=1:19:28 mem=4541.8M
[03/23 22:39:13   4767s] Default Rule : ""
[03/23 22:39:13   4767s] Non Default Rules :
[03/23 22:39:13   4767s] Worst Slack : -0.856 ns
[03/23 22:39:13   4767s] 
[03/23 22:39:13   4767s] Start Layer Assignment ...
[03/23 22:39:13   4767s] WNS(-0.856ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 22:39:13   4767s] 
[03/23 22:39:13   4767s] Select 374 cadidates out of 3219.
[03/23 22:39:13   4767s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 22:39:13   4767s] GigaOpt: setting up router preferences
[03/23 22:39:13   4767s] GigaOpt: 3 nets assigned router directives
[03/23 22:39:13   4767s] 
[03/23 22:39:13   4767s] Start Assign Priority Nets ...
[03/23 22:39:13   4767s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:39:13   4767s] Existing Priority Nets 0 (0.0%)
[03/23 22:39:13   4767s] Total Assign Priority Nets 95 (3.0%)
[03/23 22:39:13   4767s] 
[03/23 22:39:13   4767s] Set Prefer Layer Routing Effort ...
[03/23 22:39:13   4767s] Total Net(3217) IPOed(2) PreferLayer(0) -> MediumEffort(0)
[03/23 22:39:13   4767s] 
[03/23 22:39:13   4767s] {MMLU 0 31 3217}
[03/23 22:39:13   4767s] ### Creating LA Mngr. totSessionCpu=1:19:28 mem=4560.8M
[03/23 22:39:13   4767s] ### Creating LA Mngr, finished. totSessionCpu=1:19:28 mem=4560.8M
[03/23 22:39:13   4767s] #optDebug: Start CG creation (mem=4560.8M)
[03/23 22:39:13   4767s]  ...initializing CG  maxDriveDist 1568.887000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 156.888000 
[03/23 22:39:13   4768s] (cpu=0:00:00.1, mem=4592.1M)
[03/23 22:39:13   4768s]  ...processing cgPrt (cpu=0:00:00.1, mem=4592.1M)
[03/23 22:39:13   4768s]  ...processing cgEgp (cpu=0:00:00.1, mem=4592.1M)
[03/23 22:39:13   4768s]  ...processing cgPbk (cpu=0:00:00.1, mem=4592.1M)
[03/23 22:39:13   4768s]  ...processing cgNrb(cpu=0:00:00.1, mem=4592.1M)
[03/23 22:39:13   4768s]  ...processing cgObs (cpu=0:00:00.1, mem=4592.1M)
[03/23 22:39:13   4768s]  ...processing cgCon (cpu=0:00:00.1, mem=4592.1M)
[03/23 22:39:13   4768s]  ...processing cgPdm (cpu=0:00:00.1, mem=4592.1M)
[03/23 22:39:13   4768s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4592.1M)
[03/23 22:39:13   4768s] Default Rule : ""
[03/23 22:39:13   4768s] Non Default Rules :
[03/23 22:39:13   4768s] Worst Slack : -0.856 ns
[03/23 22:39:13   4768s] 
[03/23 22:39:13   4768s] Start Layer Assignment ...
[03/23 22:39:13   4768s] WNS(-0.856ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 22:39:13   4768s] 
[03/23 22:39:13   4768s] Select 597 cadidates out of 3219.
[03/23 22:39:13   4768s] Total Assign Layers on 0 Nets (cpu 0:00:00.3).
[03/23 22:39:13   4768s] GigaOpt: setting up router preferences
[03/23 22:39:13   4768s] GigaOpt: 0 nets assigned router directives
[03/23 22:39:13   4768s] 
[03/23 22:39:13   4768s] Start Assign Priority Nets ...
[03/23 22:39:13   4768s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:39:13   4768s] Existing Priority Nets 0 (0.0%)
[03/23 22:39:13   4768s] Total Assign Priority Nets 95 (3.0%)
[03/23 22:39:13   4768s] {MMLU 0 31 3217}
[03/23 22:39:13   4768s] ### Creating LA Mngr. totSessionCpu=1:19:28 mem=4592.1M
[03/23 22:39:13   4768s] ### Creating LA Mngr, finished. totSessionCpu=1:19:28 mem=4592.1M
[03/23 22:39:13   4768s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4592.1M, EPOCH TIME: 1679625553.404828
[03/23 22:39:13   4768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:13   4768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:13   4768s] 
[03/23 22:39:13   4768s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:13   4768s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.025, MEM:4592.1M, EPOCH TIME: 1679625553.429479
[03/23 22:39:13   4768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:39:13   4768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:13   4768s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.806  | -0.806  | -0.151  |
|           TNS (ns):| -10.984 | -10.666 | -0.351  |
|    Violating Paths:|   45    |   41    |    6    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4697.5M, EPOCH TIME: 1679625553.561335
[03/23 22:39:13   4768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:13   4768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:13   4768s] 
[03/23 22:39:13   4768s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:39:13   4768s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.021, MEM:4698.9M, EPOCH TIME: 1679625553.582221
[03/23 22:39:13   4768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:39:13   4768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:39:13   4768s] Density: 34.581%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:02, real = 0:00:26, mem = 3149.0M, totSessionCpu=1:19:28 **
[03/23 22:39:13   4768s] **INFO: flowCheckPoint #31 GlobalDetailRoute
[03/23 22:39:13   4768s] -routeWithEco false                       # bool, default=false
[03/23 22:39:13   4768s] -routeSelectedNetOnly false               # bool, default=false
[03/23 22:39:13   4768s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 22:39:13   4768s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 22:39:13   4768s] Existing Dirty Nets : 45
[03/23 22:39:13   4768s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 22:39:13   4768s] Reset Dirty Nets : 45
[03/23 22:39:13   4768s] *** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 1:19:28.5/0:36:28.3 (2.2), mem = 4500.4M
[03/23 22:39:13   4768s] 
[03/23 22:39:13   4768s] globalDetailRoute
[03/23 22:39:13   4768s] 
[03/23 22:39:13   4768s] #Start globalDetailRoute on Thu Mar 23 22:39:13 2023
[03/23 22:39:13   4768s] #
[03/23 22:39:13   4768s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:39:13   4768s] ### Time Record (Pre Callback) is installed.
[03/23 22:39:13   4768s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_MiuZlU.rcdb.d/PE_top.rcdb.d': 7716 access done (mem: 4500.391M)
[03/23 22:39:13   4768s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:39:13   4768s] ### Time Record (DB Import) is installed.
[03/23 22:39:13   4768s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:39:13   4768s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:39:13   4768s] ### Net info: total nets: 3219
[03/23 22:39:13   4768s] ### Net info: dirty nets: 0
[03/23 22:39:13   4768s] ### Net info: marked as disconnected nets: 0
[03/23 22:39:13   4768s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:39:13   4768s] #num needed restored net=0
[03/23 22:39:13   4768s] #need_extraction net=0 (total=3219)
[03/23 22:39:13   4768s] ### Net info: fully routed nets: 3211
[03/23 22:39:13   4768s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:39:13   4768s] ### Net info: unrouted nets: 6
[03/23 22:39:13   4768s] ### Net info: re-extraction nets: 0
[03/23 22:39:13   4768s] ### Net info: ignored nets: 0
[03/23 22:39:13   4768s] ### Net info: skip routing nets: 0
[03/23 22:39:13   4769s] ### import design signature (799): route=182188314 fixed_route=590330270 flt_obj=0 vio=795984889 swire=282492057 shield_wire=1 net_attr=1966883247 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1741871349 pin_access=1717582493 inst_pattern=1
[03/23 22:39:13   4769s] ### Time Record (DB Import) is uninstalled.
[03/23 22:39:13   4769s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:39:13   4769s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/23 22:39:13   4769s] #       85b6bfbe9b500a29e9aef1b8f3f8cefaecb88be5fb660b8c30c4643562a472846c4b1471
[03/23 22:39:13   4769s] #       922be4a49e08735b7a7b66f78be5cbeb0ee314308cce0f0455d317e611a6510f306a63ea
[03/23 22:39:13   4769s] #       eef8f0c3250855d18c1a827ddf37571952fc92293fbba2ad0f50eaaa981af307e7b10033
[03/23 22:39:13   4769s] #       4cae442e13605ddf6906c168065bb88a8908819d3b7bb838f675147653acd5653db5ee2c
[03/23 22:39:13   4769s] #       291408a9844c120541dd197dd4c355528914d870c8dbbed44db8af3b77b052ca6b1a912e
[03/23 22:39:13   4769s] #       ddb94de3e9f46ec26f4a4f450c44a1f00f11b775efb771e4332031c39290046c9ded3659
[03/23 22:39:13   4769s] #       b6de6dddda512804729fa465f8bce94089dee146296dda688aae2c86d2e6e96e6aff23c5
[03/23 22:39:13   4769s] #       ef7fe0a054e4eda9b8f4311421fa19997a19a4c8da2a3edcaa087902895b3ca198d1ceea
[03/23 22:39:13   4769s] #       f43256113b419e3d11d91b2534756bd7f2aa6e744ea9bd2ab95daac2e3d7bf6fdf7d0318
[03/23 22:39:13   4769s] #       b7b18f
[03/23 22:39:13   4769s] #
[03/23 22:39:13   4769s] #Skip comparing routing design signature in db-snapshot flow
[03/23 22:39:13   4769s] ### Time Record (Data Preparation) is installed.
[03/23 22:39:13   4769s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/23 22:39:13   4769s] #       8903db7efddc32061d9d9dfa683d7e25bf92bd58be6fb6c008434c5623462a47c8b64411
[03/23 22:39:13   4769s] #       27b9424eea8930b7a1b76776bf58bebcee304e01c3e8bc20a89abe308f308d7a80511b53
[03/23 22:39:13   4769s] #       77c7871f2e41a88a66d410ecfbbeb9ca90e2974cf9d9156d7d805257c5d4983f388f0598
[03/23 22:39:13   4769s] #       617229729900ebfa4e33084633d8c0554c4408ec9cd9c3c5b12fa3b045b15697f5d4bab5
[03/23 22:39:13   4769s] #       a45020a412324914047567f4510f5749255260c3216ffb5237e1beeedcc24a29afd38874
[03/23 22:39:13   4769s] #       e99ddb693c75ef26fc26f554c440140aff10711bf7de8d239f0189192e0949c0d6d96e93
[03/23 22:39:13   4769s] #       65ebddd66d3b0a8540ee4e5a86cf9b0e94e81d6e94d2aa8da6e8ca6228ad9eeea6f63f52
[03/23 22:39:13   4769s] #       fcbe0307a5226f4e4572d65341c5a54f8c22443f23532f8314595b8b0f7749843c81c4dd
[03/23 22:39:13   4769s] #       214231239df5ddcb582fd909f2d44464bf9ed0d4adddcbabbad139a5f64fe576ab0a8f5f
[03/23 22:39:13   4769s] #       ff9ebefb068f33be47
[03/23 22:39:13   4769s] #
[03/23 22:39:13   4769s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:39:13   4769s] ### Time Record (Global Routing) is installed.
[03/23 22:39:13   4769s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:39:13   4769s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:39:13   4769s] #Total number of routable nets = 3217.
[03/23 22:39:13   4769s] #Total number of nets in the design = 3219.
[03/23 22:39:13   4769s] #126 routable nets do not have any wires.
[03/23 22:39:13   4769s] #3091 routable nets have routed wires.
[03/23 22:39:13   4769s] #126 nets will be global routed.
[03/23 22:39:13   4769s] #19 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:39:13   4769s] #204 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:39:13   4769s] #Using multithreading with 6 threads.
[03/23 22:39:13   4769s] ### Time Record (Data Preparation) is installed.
[03/23 22:39:13   4769s] #Start routing data preparation on Thu Mar 23 22:39:13 2023
[03/23 22:39:13   4769s] #
[03/23 22:39:13   4769s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:39:13   4769s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:39:13   4769s] #Voltage range [0.000 - 1.200] has 3217 nets.
[03/23 22:39:13   4769s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:39:13   4769s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:39:13   4769s] #Build and mark too close pins for the same net.
[03/23 22:39:13   4769s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:39:13   4769s] #Initial pin access analysis.
[03/23 22:39:13   4769s] #Detail pin access analysis.
[03/23 22:39:13   4769s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:39:13   4769s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:39:13   4769s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:39:13   4769s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:39:13   4769s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:39:13   4769s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:39:13   4769s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:39:13   4769s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:39:13   4769s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:39:13   4769s] #Processed 99/0 dirty instances, 108/6 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(63 insts marked dirty, reset pre-exisiting dirty flag on 71 insts, 0 nets marked need extraction)
[03/23 22:39:13   4769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3155.36 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] #Regenerating Ggrids automatically.
[03/23 22:39:14   4769s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:39:14   4769s] #Using automatically generated G-grids.
[03/23 22:39:14   4769s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:39:14   4769s] #Done routing data preparation.
[03/23 22:39:14   4769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3157.16 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #Finished routing data preparation on Thu Mar 23 22:39:14 2023
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #Cpu time = 00:00:00
[03/23 22:39:14   4769s] #Elapsed time = 00:00:00
[03/23 22:39:14   4769s] #Increased memory = 5.85 (MB)
[03/23 22:39:14   4769s] #Total memory = 3157.16 (MB)
[03/23 22:39:14   4769s] #Peak memory = 3593.68 (MB)
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:39:14   4769s] ### Time Record (Global Routing) is installed.
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #Start global routing on Thu Mar 23 22:39:14 2023
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #Start global routing initialization on Thu Mar 23 22:39:14 2023
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #Number of eco nets is 120
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #Start global routing data preparation on Thu Mar 23 22:39:14 2023
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 22:39:14 2023 with memory = 3157.16 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.02 [6]--
[03/23 22:39:14   4769s] #Start routing resource analysis on Thu Mar 23 22:39:14 2023
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] ### init_is_bin_blocked starts on Thu Mar 23 22:39:14 2023 with memory = 3157.16 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4769s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 22:39:14 2023 with memory = 3157.42 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --3.85 [6]--
[03/23 22:39:14   4769s] ### adjust_flow_cap starts on Thu Mar 23 22:39:14 2023 with memory = 3156.16 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.17 [6]--
[03/23 22:39:14   4769s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:39:14 2023 with memory = 3156.80 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4769s] ### set_via_blocked starts on Thu Mar 23 22:39:14 2023 with memory = 3156.80 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.21 [6]--
[03/23 22:39:14   4769s] ### copy_flow starts on Thu Mar 23 22:39:14 2023 with memory = 3156.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.25 [6]--
[03/23 22:39:14   4769s] #Routing resource analysis is done on Thu Mar 23 22:39:14 2023
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] ### report_flow_cap starts on Thu Mar 23 22:39:14 2023 with memory = 3156.80 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] #  Resource Analysis:
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 22:39:14   4769s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 22:39:14   4769s] #  --------------------------------------------------------------
[03/23 22:39:14   4769s] #  M2             V         182         567        2294     3.05%
[03/23 22:39:14   4769s] #  M3             H         209        1040        2294    57.59%
[03/23 22:39:14   4769s] #  M4             V         182         567        2294    44.25%
[03/23 22:39:14   4769s] #  --------------------------------------------------------------
[03/23 22:39:14   4769s] #  Total                    573      78.22%        6882    34.96%
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #  189 nets (5.87%) with 1 preferred extra spacing.
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.08 [6]--
[03/23 22:39:14   4769s] ### analyze_m2_tracks starts on Thu Mar 23 22:39:14 2023 with memory = 3156.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4769s] ### report_initial_resource starts on Thu Mar 23 22:39:14 2023 with memory = 3156.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4769s] ### mark_pg_pins_accessibility starts on Thu Mar 23 22:39:14 2023 with memory = 3156.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4769s] ### set_net_region starts on Thu Mar 23 22:39:14 2023 with memory = 3156.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.01 [6]--
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #Global routing data preparation is done on Thu Mar 23 22:39:14 2023
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3156.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] ### prepare_level starts on Thu Mar 23 22:39:14 2023 with memory = 3156.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### init level 1 starts on Thu Mar 23 22:39:14 2023 with memory = 3156.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4769s] ### Level 1 hgrid = 37 X 62
[03/23 22:39:14   4769s] ### prepare_level_flow starts on Thu Mar 23 22:39:14 2023 with memory = 3156.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4769s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #Global routing initialization is done on Thu Mar 23 22:39:14 2023
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3156.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] #
[03/23 22:39:14   4769s] #start global routing iteration 1...
[03/23 22:39:14   4769s] ### init_flow_edge starts on Thu Mar 23 22:39:14 2023 with memory = 3156.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4769s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.11 [6]--
[03/23 22:39:14   4769s] ### routing at level 1 (topmost level) iter 0
[03/23 22:39:14   4769s] ### measure_qor starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### measure_congestion starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4770s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --2.51 [6]--
[03/23 22:39:14   4770s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #start global routing iteration 2...
[03/23 22:39:14   4770s] ### routing at level 1 (topmost level) iter 1
[03/23 22:39:14   4770s] ### measure_qor starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### measure_congestion starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4770s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --2.67 [6]--
[03/23 22:39:14   4770s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #start global routing iteration 3...
[03/23 22:39:14   4770s] ### routing at level 1 (topmost level) iter 2
[03/23 22:39:14   4770s] ### measure_qor starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### measure_congestion starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4770s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --4.64 [6]--
[03/23 22:39:14   4770s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #start global routing iteration 4...
[03/23 22:39:14   4770s] ### routing at level 1 (topmost level) iter 3
[03/23 22:39:14   4770s] ### measure_qor starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### measure_congestion starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4770s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --4.05 [6]--
[03/23 22:39:14   4770s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] ### route_end starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:39:14   4770s] #Total number of routable nets = 3217.
[03/23 22:39:14   4770s] #Total number of nets in the design = 3219.
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #3217 routable nets have routed wires.
[03/23 22:39:14   4770s] #19 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:39:14   4770s] #204 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #Routed nets constraints summary:
[03/23 22:39:14   4770s] #---------------------------------------------------------------------------------
[03/23 22:39:14   4770s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:39:14   4770s] #---------------------------------------------------------------------------------
[03/23 22:39:14   4770s] #      Default                 16                 2              1             107  
[03/23 22:39:14   4770s] #---------------------------------------------------------------------------------
[03/23 22:39:14   4770s] #        Total                 16                 2              1             107  
[03/23 22:39:14   4770s] #---------------------------------------------------------------------------------
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #Routing constraints summary of the whole design:
[03/23 22:39:14   4770s] #---------------------------------------------------------------------------------
[03/23 22:39:14   4770s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:39:14   4770s] #---------------------------------------------------------------------------------
[03/23 22:39:14   4770s] #      Default                189                16             26            2994  
[03/23 22:39:14   4770s] #---------------------------------------------------------------------------------
[03/23 22:39:14   4770s] #        Total                189                16             26            2994  
[03/23 22:39:14   4770s] #---------------------------------------------------------------------------------
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.02 [6]--
[03/23 22:39:14   4770s] ### cal_base_flow starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### init_flow_edge starts on Thu Mar 23 22:39:14 2023 with memory = 3157.05 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.98 [6]--
[03/23 22:39:14   4770s] ### cal_flow starts on Thu Mar 23 22:39:14 2023 with memory = 3157.29 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:39:14   4770s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:39:14   4770s] ### report_overcon starts on Thu Mar 23 22:39:14 2023 with memory = 3157.29 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #                 OverCon       OverCon       OverCon          
[03/23 22:39:14   4770s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/23 22:39:14   4770s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[03/23 22:39:14   4770s] #  --------------------------------------------------------------------------
[03/23 22:39:14   4770s] #  M2          185(8.19%)     10(0.44%)      1(0.04%)   (8.68%)     0.77  
[03/23 22:39:14   4770s] #  M3           39(2.08%)      3(0.16%)      0(0.00%)   (2.24%)     0.80  
[03/23 22:39:14   4770s] #  M4           17(0.87%)      0(0.00%)      0(0.00%)   (0.87%)     0.72  
[03/23 22:39:14   4770s] #  --------------------------------------------------------------------------
[03/23 22:39:14   4770s] #     Total    241(3.97%)     13(0.21%)      1(0.02%)   (4.20%)
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[03/23 22:39:14   4770s] #  Overflow after GR: 0.69% H + 3.51% V
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4770s] ### cal_base_flow starts on Thu Mar 23 22:39:14 2023 with memory = 3157.29 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### init_flow_edge starts on Thu Mar 23 22:39:14 2023 with memory = 3157.29 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.07 [6]--
[03/23 22:39:14   4770s] ### cal_flow starts on Thu Mar 23 22:39:14 2023 with memory = 3157.31 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:39:14   4770s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.01 [6]--
[03/23 22:39:14   4770s] ### generate_cong_map_content starts on Thu Mar 23 22:39:14 2023 with memory = 3157.31 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.49 [6]--
[03/23 22:39:14   4770s] ### update starts on Thu Mar 23 22:39:14 2023 with memory = 3157.29 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] #Complete Global Routing.
[03/23 22:39:14   4770s] #Total number of nets with non-default rule or having extra spacing = 189
[03/23 22:39:14   4770s] #Total wire length = 342642 um.
[03/23 22:39:14   4770s] #Total half perimeter of net bounding box = 153959 um.
[03/23 22:39:14   4770s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:39:14   4770s] #Total wire length on LAYER M2 = 162246 um.
[03/23 22:39:14   4770s] #Total wire length on LAYER M3 = 86168 um.
[03/23 22:39:14   4770s] #Total wire length on LAYER M4 = 94228 um.
[03/23 22:39:14   4770s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:39:14   4770s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:39:14   4770s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:39:14   4770s] #Total wire length on LAYER LM = 0 um.
[03/23 22:39:14   4770s] #Total number of vias = 67266
[03/23 22:39:14   4770s] #Total number of multi-cut vias = 2907 (  4.3%)
[03/23 22:39:14   4770s] #Total number of single cut vias = 64359 ( 95.7%)
[03/23 22:39:14   4770s] #Up-Via Summary (total 67266):
[03/23 22:39:14   4770s] #                   single-cut          multi-cut      Total
[03/23 22:39:14   4770s] #-----------------------------------------------------------
[03/23 22:39:14   4770s] # M1             10237 ( 97.2%)       296 (  2.8%)      10533
[03/23 22:39:14   4770s] # M2             27309 ( 95.7%)      1218 (  4.3%)      28527
[03/23 22:39:14   4770s] # M3             26813 ( 95.1%)      1393 (  4.9%)      28206
[03/23 22:39:14   4770s] #-----------------------------------------------------------
[03/23 22:39:14   4770s] #                64359 ( 95.7%)      2907 (  4.3%)      67266 
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #Total number of involved priority nets 3
[03/23 22:39:14   4770s] #Maximum src to sink distance for priority net 209.2
[03/23 22:39:14   4770s] #Average of max src_to_sink distance for priority net 142.6
[03/23 22:39:14   4770s] #Average of ave src_to_sink distance for priority net 85.7
[03/23 22:39:14   4770s] ### update cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.95 [6]--
[03/23 22:39:14   4770s] ### report_overcon starts on Thu Mar 23 22:39:14 2023 with memory = 3160.12 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4770s] ### report_overcon starts on Thu Mar 23 22:39:14 2023 with memory = 3160.12 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] #Max overcon = 5 tracks.
[03/23 22:39:14   4770s] #Total overcon = 4.38%.
[03/23 22:39:14   4770s] #Worst layer Gcell overcon rate = 2.29%.
[03/23 22:39:14   4770s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:39:14   4770s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.14 [6]--
[03/23 22:39:14   4770s] ### global_route design signature (802): route=1896042732 net_attr=1818994996
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #Global routing statistics:
[03/23 22:39:14   4770s] #Cpu time = 00:00:01
[03/23 22:39:14   4770s] #Elapsed time = 00:00:01
[03/23 22:39:14   4770s] #Increased memory = 0.13 (MB)
[03/23 22:39:14   4770s] #Total memory = 3157.29 (MB)
[03/23 22:39:14   4770s] #Peak memory = 3593.68 (MB)
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #Finished global routing on Thu Mar 23 22:39:14 2023
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] #
[03/23 22:39:14   4770s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:39:14   4770s] ### Time Record (Data Preparation) is installed.
[03/23 22:39:14   4770s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:39:14   4770s] ### track-assign external-init starts on Thu Mar 23 22:39:14 2023 with memory = 3157.29 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### Time Record (Track Assignment) is installed.
[03/23 22:39:14   4770s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:39:14   4770s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.66 [6]--
[03/23 22:39:14   4770s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3157.29 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### track-assign engine-init starts on Thu Mar 23 22:39:14 2023 with memory = 3157.29 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] ### Time Record (Track Assignment) is installed.
[03/23 22:39:14   4770s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.05 [6]--
[03/23 22:39:14   4770s] ### track-assign core-engine starts on Thu Mar 23 22:39:14 2023 with memory = 3157.29 (MB), peak = 3593.68 (MB)
[03/23 22:39:14   4770s] #Start Track Assignment.
[03/23 22:39:15   4770s] #Done with 25 horizontal wires in 2 hboxes and 64 vertical wires in 2 hboxes.
[03/23 22:39:15   4771s] #Done with 6 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
[03/23 22:39:15   4771s] #Complete Track Assignment.
[03/23 22:39:15   4771s] #Total number of nets with non-default rule or having extra spacing = 189
[03/23 22:39:15   4771s] #Total wire length = 342652 um.
[03/23 22:39:15   4771s] #Total half perimeter of net bounding box = 153959 um.
[03/23 22:39:15   4771s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:39:15   4771s] #Total wire length on LAYER M2 = 162272 um.
[03/23 22:39:15   4771s] #Total wire length on LAYER M3 = 86150 um.
[03/23 22:39:15   4771s] #Total wire length on LAYER M4 = 94230 um.
[03/23 22:39:15   4771s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:39:15   4771s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:39:15   4771s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:39:15   4771s] #Total wire length on LAYER LM = 0 um.
[03/23 22:39:15   4771s] #Total number of vias = 67266
[03/23 22:39:15   4771s] #Total number of multi-cut vias = 2907 (  4.3%)
[03/23 22:39:15   4771s] #Total number of single cut vias = 64359 ( 95.7%)
[03/23 22:39:15   4771s] #Up-Via Summary (total 67266):
[03/23 22:39:15   4771s] #                   single-cut          multi-cut      Total
[03/23 22:39:15   4771s] #-----------------------------------------------------------
[03/23 22:39:15   4771s] # M1             10237 ( 97.2%)       296 (  2.8%)      10533
[03/23 22:39:15   4771s] # M2             27309 ( 95.7%)      1218 (  4.3%)      28527
[03/23 22:39:15   4771s] # M3             26813 ( 95.1%)      1393 (  4.9%)      28206
[03/23 22:39:15   4771s] #-----------------------------------------------------------
[03/23 22:39:15   4771s] #                64359 ( 95.7%)      2907 (  4.3%)      67266 
[03/23 22:39:15   4771s] #
[03/23 22:39:15   4771s] ### track_assign design signature (805): route=1690770433
[03/23 22:39:15   4771s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.5 GB --1.13 [6]--
[03/23 22:39:15   4771s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:39:15   4771s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3149.21 (MB), peak = 3593.68 (MB)
[03/23 22:39:15   4771s] #
[03/23 22:39:15   4771s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 22:39:15   4771s] #Cpu time = 00:00:02
[03/23 22:39:15   4771s] #Elapsed time = 00:00:02
[03/23 22:39:15   4771s] #Increased memory = -2.09 (MB)
[03/23 22:39:15   4771s] #Total memory = 3149.21 (MB)
[03/23 22:39:15   4771s] #Peak memory = 3593.68 (MB)
[03/23 22:39:15   4771s] #Using multithreading with 6 threads.
[03/23 22:39:15   4771s] ### Time Record (Detail Routing) is installed.
[03/23 22:39:15   4771s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:39:15   4771s] #
[03/23 22:39:15   4771s] #Start Detail Routing..
[03/23 22:39:15   4771s] #start initial detail routing ...
[03/23 22:39:15   4771s] ### Design has 0 dirty nets, 1722 dirty-areas)
[03/23 22:39:17   4780s] # ECO: 16.7% of the total area was rechecked for DRC, and 63.3% required routing.
[03/23 22:39:17   4780s] #   number of violations = 1469
[03/23 22:39:17   4780s] #
[03/23 22:39:17   4780s] #    By Layer and Type :
[03/23 22:39:17   4780s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[03/23 22:39:17   4780s] #	M1            0        0        1        0        0        1
[03/23 22:39:17   4780s] #	M2            1      431       12        0       18      462
[03/23 22:39:17   4780s] #	M3            0      558       60        1        1      620
[03/23 22:39:17   4780s] #	M4            0      386        0        0        0      386
[03/23 22:39:17   4780s] #	Totals        1     1375       73        1       19     1469
[03/23 22:39:17   4780s] #63 out of 3150 instances (2.0%) need to be verified(marked ipoed), dirty area = 0.8%.
[03/23 22:39:17   4780s] #0.0% of the total area is being checked for drcs
[03/23 22:39:17   4780s] #0.0% of the total area was checked
[03/23 22:39:17   4780s] ### Routing stats: routing = 68.35% drc-check-only = 14.12% dirty-area = 32.39%
[03/23 22:39:17   4780s] #   number of violations = 74
[03/23 22:39:17   4780s] #
[03/23 22:39:17   4780s] #    By Layer and Type :
[03/23 22:39:17   4780s] #	          Short   CutSpc   Totals
[03/23 22:39:17   4780s] #	M1            0        0        0
[03/23 22:39:17   4780s] #	M2           10        1       11
[03/23 22:39:17   4780s] #	M3           28        6       34
[03/23 22:39:17   4780s] #	M4           29        0       29
[03/23 22:39:17   4780s] #	Totals       67        7       74
[03/23 22:39:17   4780s] #cpu time = 00:00:09, elapsed time = 00:00:02, memory = 3179.74 (MB), peak = 3593.68 (MB)
[03/23 22:39:18   4780s] #start 1st optimization iteration ...
[03/23 22:39:25   4798s] ### Routing stats: routing = 71.49% drc-check-only = 10.99% dirty-area = 32.39%
[03/23 22:39:25   4798s] #   number of violations = 45
[03/23 22:39:25   4798s] #
[03/23 22:39:25   4798s] #    By Layer and Type :
[03/23 22:39:25   4798s] #	          Short   CutSpc   Totals
[03/23 22:39:25   4798s] #	M1            0        0        0
[03/23 22:39:25   4798s] #	M2            1        1        2
[03/23 22:39:25   4798s] #	M3           12        2       14
[03/23 22:39:25   4798s] #	M4           29        0       29
[03/23 22:39:25   4798s] #	Totals       42        3       45
[03/23 22:39:25   4798s] #    number of process antenna violations = 251
[03/23 22:39:25   4798s] #cpu time = 00:00:17, elapsed time = 00:00:07, memory = 3214.49 (MB), peak = 3593.68 (MB)
[03/23 22:39:25   4798s] #start 2nd optimization iteration ...
[03/23 22:39:31   4814s] ### Routing stats: routing = 72.71% drc-check-only = 9.76% dirty-area = 32.39%
[03/23 22:39:31   4814s] #   number of violations = 31
[03/23 22:39:31   4814s] #
[03/23 22:39:31   4814s] #    By Layer and Type :
[03/23 22:39:31   4814s] #	          Short   CutSpc      Mar   Totals
[03/23 22:39:31   4814s] #	M1            0        0        0        0
[03/23 22:39:31   4814s] #	M2            1        0        1        2
[03/23 22:39:31   4814s] #	M3            9        1        0       10
[03/23 22:39:31   4814s] #	M4           19        0        0       19
[03/23 22:39:31   4814s] #	Totals       29        1        1       31
[03/23 22:39:31   4814s] #    number of process antenna violations = 279
[03/23 22:39:31   4814s] #cpu time = 00:00:16, elapsed time = 00:00:06, memory = 3226.71 (MB), peak = 3593.68 (MB)
[03/23 22:39:31   4814s] #start 3rd optimization iteration ...
[03/23 22:39:36   4828s] ### Routing stats: routing = 73.06% drc-check-only = 9.55% dirty-area = 32.39%
[03/23 22:39:36   4828s] #   number of violations = 28
[03/23 22:39:36   4828s] #
[03/23 22:39:36   4828s] #    By Layer and Type :
[03/23 22:39:36   4828s] #	          Short   Totals
[03/23 22:39:36   4828s] #	M1            0        0
[03/23 22:39:36   4828s] #	M2            0        0
[03/23 22:39:36   4828s] #	M3            8        8
[03/23 22:39:36   4828s] #	M4           20       20
[03/23 22:39:36   4828s] #	Totals       28       28
[03/23 22:39:36   4828s] #    number of process antenna violations = 251
[03/23 22:39:36   4828s] #cpu time = 00:00:14, elapsed time = 00:00:05, memory = 3224.89 (MB), peak = 3593.68 (MB)
[03/23 22:39:36   4828s] #start 4th optimization iteration ...
[03/23 22:39:40   4840s] ### Routing stats: routing = 73.06% drc-check-only = 9.55% dirty-area = 32.39%
[03/23 22:39:40   4840s] #   number of violations = 20
[03/23 22:39:40   4840s] #
[03/23 22:39:40   4840s] #    By Layer and Type :
[03/23 22:39:40   4840s] #	          Short   CutSpc   Totals
[03/23 22:39:40   4840s] #	M1            0        0        0
[03/23 22:39:40   4840s] #	M2            0        0        0
[03/23 22:39:40   4840s] #	M3            4        1        5
[03/23 22:39:40   4840s] #	M4           15        0       15
[03/23 22:39:40   4840s] #	Totals       19        1       20
[03/23 22:39:40   4840s] #    number of process antenna violations = 251
[03/23 22:39:40   4841s] #cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3216.30 (MB), peak = 3593.68 (MB)
[03/23 22:39:40   4841s] #start 5th optimization iteration ...
[03/23 22:39:44   4850s] ### Routing stats: routing = 73.06% drc-check-only = 9.55% dirty-area = 32.39%
[03/23 22:39:44   4850s] #   number of violations = 15
[03/23 22:39:44   4850s] #
[03/23 22:39:44   4850s] #    By Layer and Type :
[03/23 22:39:44   4850s] #	          Short   Totals
[03/23 22:39:44   4850s] #	M1            0        0
[03/23 22:39:44   4850s] #	M2            0        0
[03/23 22:39:44   4850s] #	M3            0        0
[03/23 22:39:44   4850s] #	M4           15       15
[03/23 22:39:44   4850s] #	Totals       15       15
[03/23 22:39:44   4850s] #    number of process antenna violations = 252
[03/23 22:39:44   4850s] #cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3209.33 (MB), peak = 3593.68 (MB)
[03/23 22:39:44   4850s] #start 6th optimization iteration ...
[03/23 22:39:47   4856s] ### Routing stats: routing = 73.23% drc-check-only = 9.46% dirty-area = 32.39%
[03/23 22:39:47   4856s] #   number of violations = 11
[03/23 22:39:47   4856s] #
[03/23 22:39:47   4856s] #    By Layer and Type :
[03/23 22:39:47   4856s] #	          Short   Totals
[03/23 22:39:47   4856s] #	M1            0        0
[03/23 22:39:47   4856s] #	M2            0        0
[03/23 22:39:47   4856s] #	M3            1        1
[03/23 22:39:47   4856s] #	M4           10       10
[03/23 22:39:47   4856s] #	Totals       11       11
[03/23 22:39:47   4856s] #    number of process antenna violations = 252
[03/23 22:39:47   4856s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 3203.87 (MB), peak = 3593.68 (MB)
[03/23 22:39:47   4856s] #start 7th optimization iteration ...
[03/23 22:39:50   4861s] ### Routing stats: routing = 73.23% drc-check-only = 9.46% dirty-area = 32.39%
[03/23 22:39:50   4861s] #   number of violations = 13
[03/23 22:39:50   4861s] #
[03/23 22:39:50   4861s] #    By Layer and Type :
[03/23 22:39:50   4861s] #	          Short   CutSpc   Totals
[03/23 22:39:50   4861s] #	M1            0        0        0
[03/23 22:39:50   4861s] #	M2            0        0        0
[03/23 22:39:50   4861s] #	M3            1        1        2
[03/23 22:39:50   4861s] #	M4           11        0       11
[03/23 22:39:50   4861s] #	Totals       12        1       13
[03/23 22:39:50   4861s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3202.79 (MB), peak = 3593.68 (MB)
[03/23 22:39:50   4861s] #start 8th optimization iteration ...
[03/23 22:39:53   4865s] ### Routing stats: routing = 73.23% drc-check-only = 9.46% dirty-area = 32.39%
[03/23 22:39:53   4865s] #   number of violations = 12
[03/23 22:39:53   4865s] #
[03/23 22:39:53   4865s] #    By Layer and Type :
[03/23 22:39:53   4865s] #	          Short   Totals
[03/23 22:39:53   4865s] #	M1            0        0
[03/23 22:39:53   4865s] #	M2            0        0
[03/23 22:39:53   4865s] #	M3            1        1
[03/23 22:39:53   4865s] #	M4           11       11
[03/23 22:39:53   4865s] #	Totals       12       12
[03/23 22:39:53   4865s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3203.06 (MB), peak = 3593.68 (MB)
[03/23 22:39:53   4865s] #start 9th optimization iteration ...
[03/23 22:39:55   4867s] ### Routing stats: routing = 73.23% drc-check-only = 9.46% dirty-area = 32.39%
[03/23 22:39:55   4867s] #   number of violations = 10
[03/23 22:39:55   4867s] #
[03/23 22:39:55   4867s] #    By Layer and Type :
[03/23 22:39:55   4867s] #	          Short   Totals
[03/23 22:39:55   4867s] #	M1            0        0
[03/23 22:39:55   4867s] #	M2            0        0
[03/23 22:39:55   4867s] #	M3            0        0
[03/23 22:39:55   4867s] #	M4           10       10
[03/23 22:39:55   4867s] #	Totals       10       10
[03/23 22:39:55   4867s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3200.95 (MB), peak = 3593.68 (MB)
[03/23 22:39:55   4867s] #start 10th optimization iteration ...
[03/23 22:39:56   4869s] ### Routing stats: routing = 73.23% drc-check-only = 9.46% dirty-area = 32.39%
[03/23 22:39:56   4869s] #   number of violations = 9
[03/23 22:39:56   4869s] #
[03/23 22:39:56   4869s] #    By Layer and Type :
[03/23 22:39:56   4869s] #	          Short   Totals
[03/23 22:39:56   4869s] #	M1            0        0
[03/23 22:39:56   4869s] #	M2            0        0
[03/23 22:39:56   4869s] #	M3            0        0
[03/23 22:39:56   4869s] #	M4            9        9
[03/23 22:39:56   4869s] #	Totals        9        9
[03/23 22:39:56   4869s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3200.14 (MB), peak = 3593.68 (MB)
[03/23 22:39:56   4869s] #start 11th optimization iteration ...
[03/23 22:40:01   4875s] ### Routing stats: routing = 73.41% drc-check-only = 9.29% dirty-area = 32.39%
[03/23 22:40:01   4875s] #   number of violations = 8
[03/23 22:40:01   4875s] #
[03/23 22:40:01   4875s] #    By Layer and Type :
[03/23 22:40:01   4875s] #	          Short   Totals
[03/23 22:40:01   4875s] #	M1            0        0
[03/23 22:40:01   4875s] #	M2            0        0
[03/23 22:40:01   4875s] #	M3            0        0
[03/23 22:40:01   4875s] #	M4            8        8
[03/23 22:40:01   4875s] #	Totals        8        8
[03/23 22:40:01   4875s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 3199.92 (MB), peak = 3593.68 (MB)
[03/23 22:40:01   4875s] #start 12th optimization iteration ...
[03/23 22:40:05   4879s] ### Routing stats: routing = 73.41% drc-check-only = 9.29% dirty-area = 32.39%
[03/23 22:40:05   4879s] #   number of violations = 13
[03/23 22:40:05   4879s] #
[03/23 22:40:05   4879s] #    By Layer and Type :
[03/23 22:40:05   4879s] #	         MetSpc    Short   Totals
[03/23 22:40:05   4879s] #	M1            0        0        0
[03/23 22:40:05   4879s] #	M2            0        0        0
[03/23 22:40:05   4879s] #	M3            1        1        2
[03/23 22:40:05   4879s] #	M4            0       11       11
[03/23 22:40:05   4879s] #	Totals        1       12       13
[03/23 22:40:05   4879s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 3199.38 (MB), peak = 3593.68 (MB)
[03/23 22:40:05   4879s] #start 13th optimization iteration ...
[03/23 22:40:10   4885s] ### Routing stats: routing = 73.41% drc-check-only = 9.29% dirty-area = 32.39%
[03/23 22:40:10   4885s] #   number of violations = 14
[03/23 22:40:10   4885s] #
[03/23 22:40:10   4885s] #    By Layer and Type :
[03/23 22:40:10   4885s] #	          Short   Totals
[03/23 22:40:10   4885s] #	M1            0        0
[03/23 22:40:10   4885s] #	M2            0        0
[03/23 22:40:10   4885s] #	M3            1        1
[03/23 22:40:10   4885s] #	M4           13       13
[03/23 22:40:10   4885s] #	Totals       14       14
[03/23 22:40:10   4885s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 3199.27 (MB), peak = 3593.68 (MB)
[03/23 22:40:10   4885s] #start 14th optimization iteration ...
[03/23 22:40:13   4889s] ### Routing stats: routing = 73.41% drc-check-only = 9.29% dirty-area = 32.39%
[03/23 22:40:13   4889s] #   number of violations = 10
[03/23 22:40:13   4889s] #
[03/23 22:40:13   4889s] #    By Layer and Type :
[03/23 22:40:13   4889s] #	          Short   Totals
[03/23 22:40:13   4889s] #	M1            0        0
[03/23 22:40:13   4889s] #	M2            0        0
[03/23 22:40:13   4889s] #	M3            0        0
[03/23 22:40:13   4889s] #	M4           10       10
[03/23 22:40:13   4889s] #	Totals       10       10
[03/23 22:40:13   4889s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3199.68 (MB), peak = 3593.68 (MB)
[03/23 22:40:13   4889s] #start 15th optimization iteration ...
[03/23 22:40:15   4892s] ### Routing stats: routing = 73.41% drc-check-only = 9.29% dirty-area = 32.39%
[03/23 22:40:15   4892s] #   number of violations = 10
[03/23 22:40:15   4892s] #
[03/23 22:40:15   4892s] #    By Layer and Type :
[03/23 22:40:15   4892s] #	          Short   Totals
[03/23 22:40:15   4892s] #	M1            0        0
[03/23 22:40:15   4892s] #	M2            0        0
[03/23 22:40:15   4892s] #	M3            0        0
[03/23 22:40:15   4892s] #	M4           10       10
[03/23 22:40:15   4892s] #	Totals       10       10
[03/23 22:40:15   4892s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3198.35 (MB), peak = 3593.68 (MB)
[03/23 22:40:15   4892s] #start 16th optimization iteration ...
[03/23 22:40:23   4901s] ### Routing stats: routing = 73.93% drc-check-only = 8.94% dirty-area = 32.39%
[03/23 22:40:23   4901s] #   number of violations = 7
[03/23 22:40:23   4901s] #
[03/23 22:40:23   4901s] #    By Layer and Type :
[03/23 22:40:23   4901s] #	          Short   Totals
[03/23 22:40:23   4901s] #	M1            0        0
[03/23 22:40:23   4901s] #	M2            0        0
[03/23 22:40:23   4901s] #	M3            1        1
[03/23 22:40:23   4901s] #	M4            6        6
[03/23 22:40:23   4901s] #	Totals        7        7
[03/23 22:40:23   4901s] #cpu time = 00:00:10, elapsed time = 00:00:09, memory = 3201.85 (MB), peak = 3593.68 (MB)
[03/23 22:40:23   4901s] #start 17th optimization iteration ...
[03/23 22:40:30   4909s] ### Routing stats: routing = 73.93% drc-check-only = 8.94% dirty-area = 32.39%
[03/23 22:40:30   4909s] #   number of violations = 12
[03/23 22:40:30   4909s] #
[03/23 22:40:30   4909s] #    By Layer and Type :
[03/23 22:40:30   4909s] #	          Short   CutSpc   Totals
[03/23 22:40:30   4909s] #	M1            0        0        0
[03/23 22:40:30   4909s] #	M2            2        0        2
[03/23 22:40:30   4909s] #	M3            2        1        3
[03/23 22:40:30   4909s] #	M4            7        0        7
[03/23 22:40:30   4909s] #	Totals       11        1       12
[03/23 22:40:30   4909s] #cpu time = 00:00:08, elapsed time = 00:00:07, memory = 3201.36 (MB), peak = 3593.68 (MB)
[03/23 22:40:30   4909s] #start 18th optimization iteration ...
[03/23 22:40:35   4916s] ### Routing stats: routing = 73.93% drc-check-only = 8.94% dirty-area = 32.39%
[03/23 22:40:35   4916s] #   number of violations = 11
[03/23 22:40:35   4916s] #
[03/23 22:40:35   4916s] #    By Layer and Type :
[03/23 22:40:35   4916s] #	          Short   CutSpc   Totals
[03/23 22:40:35   4916s] #	M1            0        0        0
[03/23 22:40:35   4916s] #	M2            0        0        0
[03/23 22:40:35   4916s] #	M3            2        1        3
[03/23 22:40:35   4916s] #	M4            8        0        8
[03/23 22:40:35   4916s] #	Totals       10        1       11
[03/23 22:40:35   4916s] #cpu time = 00:00:07, elapsed time = 00:00:05, memory = 3214.20 (MB), peak = 3593.68 (MB)
[03/23 22:40:35   4916s] #start 19th optimization iteration ...
[03/23 22:40:39   4923s] ### Routing stats: routing = 73.93% drc-check-only = 8.94% dirty-area = 32.39%
[03/23 22:40:39   4923s] #   number of violations = 10
[03/23 22:40:39   4923s] #
[03/23 22:40:39   4923s] #    By Layer and Type :
[03/23 22:40:39   4923s] #	          Short   Totals
[03/23 22:40:39   4923s] #	M1            0        0
[03/23 22:40:39   4923s] #	M2            0        0
[03/23 22:40:39   4923s] #	M3            1        1
[03/23 22:40:39   4923s] #	M4            9        9
[03/23 22:40:39   4923s] #	Totals       10       10
[03/23 22:40:39   4923s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 3209.61 (MB), peak = 3593.68 (MB)
[03/23 22:40:39   4923s] #start 20th optimization iteration ...
[03/23 22:40:40   4926s] ### Routing stats: routing = 73.93% drc-check-only = 8.94% dirty-area = 32.39%
[03/23 22:40:40   4926s] #   number of violations = 7
[03/23 22:40:40   4926s] #
[03/23 22:40:40   4926s] #    By Layer and Type :
[03/23 22:40:40   4926s] #	         MetSpc    Short   Totals
[03/23 22:40:40   4926s] #	M1            0        0        0
[03/23 22:40:40   4926s] #	M2            0        0        0
[03/23 22:40:40   4926s] #	M3            1        1        2
[03/23 22:40:40   4926s] #	M4            0        5        5
[03/23 22:40:40   4926s] #	Totals        1        6        7
[03/23 22:40:40   4926s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3207.53 (MB), peak = 3593.68 (MB)
[03/23 22:40:40   4926s] #start 21th optimization iteration ...
[03/23 22:40:46   4933s] ### Routing stats: routing = 74.63% drc-check-only = 8.94% dirty-area = 32.39%
[03/23 22:40:46   4933s] #   number of violations = 9
[03/23 22:40:46   4933s] #
[03/23 22:40:46   4933s] #    By Layer and Type :
[03/23 22:40:46   4933s] #	          Short   Totals
[03/23 22:40:46   4933s] #	M1            0        0
[03/23 22:40:46   4933s] #	M2            0        0
[03/23 22:40:46   4933s] #	M3            4        4
[03/23 22:40:46   4933s] #	M4            5        5
[03/23 22:40:46   4933s] #	Totals        9        9
[03/23 22:40:46   4934s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 3227.58 (MB), peak = 3593.68 (MB)
[03/23 22:40:46   4934s] #start 22th optimization iteration ...
[03/23 22:40:49   4937s] ### Routing stats: routing = 74.63% drc-check-only = 8.94% dirty-area = 32.39%
[03/23 22:40:49   4937s] #   number of violations = 6
[03/23 22:40:49   4937s] #
[03/23 22:40:49   4937s] #    By Layer and Type :
[03/23 22:40:49   4937s] #	          Short   Totals
[03/23 22:40:49   4937s] #	M1            0        0
[03/23 22:40:49   4937s] #	M2            0        0
[03/23 22:40:49   4937s] #	M3            2        2
[03/23 22:40:49   4937s] #	M4            4        4
[03/23 22:40:49   4937s] #	Totals        6        6
[03/23 22:40:49   4937s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3227.44 (MB), peak = 3593.68 (MB)
[03/23 22:40:49   4937s] #start 23th optimization iteration ...
[03/23 22:40:50   4939s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:50   4939s] #   number of violations = 3
[03/23 22:40:50   4939s] #
[03/23 22:40:50   4939s] #    By Layer and Type :
[03/23 22:40:50   4939s] #	          Short   Totals
[03/23 22:40:50   4939s] #	M1            0        0
[03/23 22:40:50   4939s] #	M2            0        0
[03/23 22:40:50   4939s] #	M3            0        0
[03/23 22:40:50   4939s] #	M4            3        3
[03/23 22:40:50   4939s] #	Totals        3        3
[03/23 22:40:50   4939s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3226.49 (MB), peak = 3593.68 (MB)
[03/23 22:40:50   4939s] #start 24th optimization iteration ...
[03/23 22:40:51   4940s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:51   4940s] #   number of violations = 3
[03/23 22:40:51   4940s] #
[03/23 22:40:51   4940s] #    By Layer and Type :
[03/23 22:40:51   4940s] #	          Short   Totals
[03/23 22:40:51   4940s] #	M1            0        0
[03/23 22:40:51   4940s] #	M2            0        0
[03/23 22:40:51   4940s] #	M3            0        0
[03/23 22:40:51   4940s] #	M4            3        3
[03/23 22:40:51   4940s] #	Totals        3        3
[03/23 22:40:51   4940s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3226.04 (MB), peak = 3593.68 (MB)
[03/23 22:40:51   4940s] #start 25th optimization iteration ...
[03/23 22:40:52   4940s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:52   4940s] #   number of violations = 3
[03/23 22:40:52   4940s] #
[03/23 22:40:52   4940s] #    By Layer and Type :
[03/23 22:40:52   4940s] #	          Short   Totals
[03/23 22:40:52   4940s] #	M1            0        0
[03/23 22:40:52   4940s] #	M2            0        0
[03/23 22:40:52   4940s] #	M3            0        0
[03/23 22:40:52   4940s] #	M4            3        3
[03/23 22:40:52   4940s] #	Totals        3        3
[03/23 22:40:52   4940s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3224.84 (MB), peak = 3593.68 (MB)
[03/23 22:40:52   4940s] #start 26th optimization iteration ...
[03/23 22:40:53   4941s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:53   4941s] #   number of violations = 3
[03/23 22:40:53   4941s] #
[03/23 22:40:53   4941s] #    By Layer and Type :
[03/23 22:40:53   4941s] #	          Short   Totals
[03/23 22:40:53   4941s] #	M1            0        0
[03/23 22:40:53   4941s] #	M2            0        0
[03/23 22:40:53   4941s] #	M3            0        0
[03/23 22:40:53   4941s] #	M4            3        3
[03/23 22:40:53   4941s] #	Totals        3        3
[03/23 22:40:53   4941s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3224.89 (MB), peak = 3593.68 (MB)
[03/23 22:40:53   4941s] #start 27th optimization iteration ...
[03/23 22:40:54   4942s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:54   4942s] #   number of violations = 3
[03/23 22:40:54   4942s] #
[03/23 22:40:54   4942s] #    By Layer and Type :
[03/23 22:40:54   4942s] #	          Short   Totals
[03/23 22:40:54   4942s] #	M1            0        0
[03/23 22:40:54   4942s] #	M2            0        0
[03/23 22:40:54   4942s] #	M3            0        0
[03/23 22:40:54   4942s] #	M4            3        3
[03/23 22:40:54   4942s] #	Totals        3        3
[03/23 22:40:54   4942s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3224.74 (MB), peak = 3593.68 (MB)
[03/23 22:40:54   4942s] #start 28th optimization iteration ...
[03/23 22:40:55   4943s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:55   4943s] #   number of violations = 2
[03/23 22:40:55   4943s] #
[03/23 22:40:55   4943s] #    By Layer and Type :
[03/23 22:40:55   4943s] #	          Short   Totals
[03/23 22:40:55   4943s] #	M1            0        0
[03/23 22:40:55   4943s] #	M2            0        0
[03/23 22:40:55   4943s] #	M3            0        0
[03/23 22:40:55   4943s] #	M4            2        2
[03/23 22:40:55   4943s] #	Totals        2        2
[03/23 22:40:55   4943s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3224.64 (MB), peak = 3593.68 (MB)
[03/23 22:40:55   4943s] #start 29th optimization iteration ...
[03/23 22:40:56   4944s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:56   4944s] #   number of violations = 2
[03/23 22:40:56   4944s] #
[03/23 22:40:56   4944s] #    By Layer and Type :
[03/23 22:40:56   4944s] #	          Short   Totals
[03/23 22:40:56   4944s] #	M1            0        0
[03/23 22:40:56   4944s] #	M2            0        0
[03/23 22:40:56   4944s] #	M3            0        0
[03/23 22:40:56   4944s] #	M4            2        2
[03/23 22:40:56   4944s] #	Totals        2        2
[03/23 22:40:56   4944s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3224.22 (MB), peak = 3593.68 (MB)
[03/23 22:40:56   4944s] #start 30th optimization iteration ...
[03/23 22:40:56   4945s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:56   4945s] #   number of violations = 1
[03/23 22:40:56   4945s] #
[03/23 22:40:56   4945s] #    By Layer and Type :
[03/23 22:40:56   4945s] #	          Short   Totals
[03/23 22:40:56   4945s] #	M1            0        0
[03/23 22:40:56   4945s] #	M2            0        0
[03/23 22:40:56   4945s] #	M3            0        0
[03/23 22:40:56   4945s] #	M4            1        1
[03/23 22:40:56   4945s] #	Totals        1        1
[03/23 22:40:56   4945s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3224.03 (MB), peak = 3593.68 (MB)
[03/23 22:40:56   4945s] #start 31th optimization iteration ...
[03/23 22:40:57   4945s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:57   4945s] #   number of violations = 1
[03/23 22:40:57   4945s] #
[03/23 22:40:57   4945s] #    By Layer and Type :
[03/23 22:40:57   4945s] #	          Short   Totals
[03/23 22:40:57   4945s] #	M1            0        0
[03/23 22:40:57   4945s] #	M2            0        0
[03/23 22:40:57   4945s] #	M3            0        0
[03/23 22:40:57   4945s] #	M4            1        1
[03/23 22:40:57   4945s] #	Totals        1        1
[03/23 22:40:57   4945s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3223.52 (MB), peak = 3593.68 (MB)
[03/23 22:40:57   4945s] #start 32th optimization iteration ...
[03/23 22:40:57   4945s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:57   4945s] #   number of violations = 1
[03/23 22:40:57   4945s] #
[03/23 22:40:57   4945s] #    By Layer and Type :
[03/23 22:40:57   4945s] #	          Short   Totals
[03/23 22:40:57   4945s] #	M1            0        0
[03/23 22:40:57   4945s] #	M2            0        0
[03/23 22:40:57   4945s] #	M3            0        0
[03/23 22:40:57   4945s] #	M4            1        1
[03/23 22:40:57   4945s] #	Totals        1        1
[03/23 22:40:57   4945s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3223.51 (MB), peak = 3593.68 (MB)
[03/23 22:40:57   4945s] #start 33th optimization iteration ...
[03/23 22:40:57   4946s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:57   4946s] #   number of violations = 1
[03/23 22:40:57   4946s] #
[03/23 22:40:57   4946s] #    By Layer and Type :
[03/23 22:40:57   4946s] #	          Short   Totals
[03/23 22:40:57   4946s] #	M1            0        0
[03/23 22:40:57   4946s] #	M2            0        0
[03/23 22:40:57   4946s] #	M3            0        0
[03/23 22:40:57   4946s] #	M4            1        1
[03/23 22:40:57   4946s] #	Totals        1        1
[03/23 22:40:57   4946s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3223.00 (MB), peak = 3593.68 (MB)
[03/23 22:40:57   4946s] #start 34th optimization iteration ...
[03/23 22:40:57   4946s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:57   4946s] #   number of violations = 1
[03/23 22:40:57   4946s] #
[03/23 22:40:57   4946s] #    By Layer and Type :
[03/23 22:40:57   4946s] #	          Short   Totals
[03/23 22:40:57   4946s] #	M1            0        0
[03/23 22:40:57   4946s] #	M2            0        0
[03/23 22:40:57   4946s] #	M3            0        0
[03/23 22:40:57   4946s] #	M4            1        1
[03/23 22:40:57   4946s] #	Totals        1        1
[03/23 22:40:57   4946s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3223.17 (MB), peak = 3593.68 (MB)
[03/23 22:40:57   4946s] #start 35th optimization iteration ...
[03/23 22:40:58   4946s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:58   4946s] #   number of violations = 1
[03/23 22:40:58   4946s] #
[03/23 22:40:58   4946s] #    By Layer and Type :
[03/23 22:40:58   4946s] #	          Short   Totals
[03/23 22:40:58   4946s] #	M1            0        0
[03/23 22:40:58   4946s] #	M2            0        0
[03/23 22:40:58   4946s] #	M3            0        0
[03/23 22:40:58   4946s] #	M4            1        1
[03/23 22:40:58   4946s] #	Totals        1        1
[03/23 22:40:58   4946s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3222.64 (MB), peak = 3593.68 (MB)
[03/23 22:40:58   4946s] #start 36th optimization iteration ...
[03/23 22:40:58   4947s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:58   4947s] #   number of violations = 1
[03/23 22:40:58   4947s] #
[03/23 22:40:58   4947s] #    By Layer and Type :
[03/23 22:40:58   4947s] #	          Short   Totals
[03/23 22:40:58   4947s] #	M1            0        0
[03/23 22:40:58   4947s] #	M2            0        0
[03/23 22:40:58   4947s] #	M3            0        0
[03/23 22:40:58   4947s] #	M4            1        1
[03/23 22:40:58   4947s] #	Totals        1        1
[03/23 22:40:58   4947s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3222.61 (MB), peak = 3593.68 (MB)
[03/23 22:40:58   4947s] #start 37th optimization iteration ...
[03/23 22:40:58   4947s] ### Routing stats: routing = 74.85% drc-check-only = 8.72% dirty-area = 32.39%
[03/23 22:40:58   4947s] #   number of violations = 1
[03/23 22:40:58   4947s] #
[03/23 22:40:58   4947s] #    By Layer and Type :
[03/23 22:40:58   4947s] #	          Short   Totals
[03/23 22:40:58   4947s] #	M1            0        0
[03/23 22:40:58   4947s] #	M2            0        0
[03/23 22:40:58   4947s] #	M3            0        0
[03/23 22:40:58   4947s] #	M4            1        1
[03/23 22:40:58   4947s] #	Totals        1        1
[03/23 22:40:58   4947s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3222.38 (MB), peak = 3593.68 (MB)
[03/23 22:40:58   4947s] #Complete Detail Routing.
[03/23 22:40:58   4947s] #Total number of nets with non-default rule or having extra spacing = 189
[03/23 22:40:58   4947s] #Total wire length = 341136 um.
[03/23 22:40:58   4947s] #Total half perimeter of net bounding box = 153959 um.
[03/23 22:40:58   4947s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:40:58   4947s] #Total wire length on LAYER M2 = 159215 um.
[03/23 22:40:58   4947s] #Total wire length on LAYER M3 = 86945 um.
[03/23 22:40:58   4947s] #Total wire length on LAYER M4 = 94976 um.
[03/23 22:40:58   4947s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:40:58   4947s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:40:58   4947s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:40:58   4947s] #Total wire length on LAYER LM = 0 um.
[03/23 22:40:58   4947s] #Total number of vias = 68191
[03/23 22:40:58   4947s] #Total number of multi-cut vias = 2690 (  3.9%)
[03/23 22:40:58   4947s] #Total number of single cut vias = 65501 ( 96.1%)
[03/23 22:40:58   4947s] #Up-Via Summary (total 68191):
[03/23 22:40:58   4947s] #                   single-cut          multi-cut      Total
[03/23 22:40:58   4947s] #-----------------------------------------------------------
[03/23 22:40:58   4947s] # M1             10253 ( 97.1%)       306 (  2.9%)      10559
[03/23 22:40:58   4947s] # M2             27780 ( 96.0%)      1149 (  4.0%)      28929
[03/23 22:40:58   4947s] # M3             27468 ( 95.7%)      1235 (  4.3%)      28703
[03/23 22:40:58   4947s] #-----------------------------------------------------------
[03/23 22:40:58   4947s] #                65501 ( 96.1%)      2690 (  3.9%)      68191 
[03/23 22:40:58   4947s] #
[03/23 22:40:58   4947s] #Total number of DRC violations = 1
[03/23 22:40:58   4947s] #Total number of violations on LAYER M1 = 0
[03/23 22:40:58   4947s] #Total number of violations on LAYER M2 = 0
[03/23 22:40:58   4947s] #Total number of violations on LAYER M3 = 0
[03/23 22:40:58   4947s] #Total number of violations on LAYER M4 = 1
[03/23 22:40:58   4947s] #Total number of violations on LAYER M5 = 0
[03/23 22:40:58   4947s] #Total number of violations on LAYER M6 = 0
[03/23 22:40:58   4947s] #Total number of violations on LAYER MQ = 0
[03/23 22:40:58   4947s] #Total number of violations on LAYER LM = 0
[03/23 22:40:58   4947s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:40:58   4947s] #Cpu time = 00:02:56
[03/23 22:40:58   4947s] #Elapsed time = 00:01:43
[03/23 22:40:58   4947s] #Increased memory = 72.63 (MB)
[03/23 22:40:58   4947s] #Total memory = 3221.85 (MB)
[03/23 22:40:58   4947s] #Peak memory = 3593.68 (MB)
[03/23 22:40:58   4947s] ### Time Record (Antenna Fixing) is installed.
[03/23 22:40:58   4947s] #
[03/23 22:40:58   4947s] #start routing for process antenna violation fix ...
[03/23 22:40:58   4947s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:40:58   4947s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:40:59   4948s] #
[03/23 22:40:59   4948s] #    By Layer and Type :
[03/23 22:40:59   4948s] #	          Short   Totals
[03/23 22:40:59   4948s] #	M1            0        0
[03/23 22:40:59   4948s] #	M2            0        0
[03/23 22:40:59   4948s] #	M3            0        0
[03/23 22:40:59   4948s] #	M4            6        6
[03/23 22:40:59   4948s] #	Totals        6        6
[03/23 22:40:59   4948s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3223.08 (MB), peak = 3593.68 (MB)
[03/23 22:40:59   4948s] #
[03/23 22:40:59   4948s] #Total number of nets with non-default rule or having extra spacing = 189
[03/23 22:40:59   4948s] #Total wire length = 341136 um.
[03/23 22:40:59   4948s] #Total half perimeter of net bounding box = 153959 um.
[03/23 22:40:59   4948s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:40:59   4948s] #Total wire length on LAYER M2 = 159214 um.
[03/23 22:40:59   4948s] #Total wire length on LAYER M3 = 86945 um.
[03/23 22:40:59   4948s] #Total wire length on LAYER M4 = 94976 um.
[03/23 22:40:59   4948s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:40:59   4948s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:40:59   4948s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:40:59   4948s] #Total wire length on LAYER LM = 0 um.
[03/23 22:40:59   4948s] #Total number of vias = 68193
[03/23 22:40:59   4948s] #Total number of multi-cut vias = 2690 (  3.9%)
[03/23 22:40:59   4948s] #Total number of single cut vias = 65503 ( 96.1%)
[03/23 22:40:59   4948s] #Up-Via Summary (total 68193):
[03/23 22:40:59   4948s] #                   single-cut          multi-cut      Total
[03/23 22:40:59   4948s] #-----------------------------------------------------------
[03/23 22:40:59   4948s] # M1             10253 ( 97.1%)       306 (  2.9%)      10559
[03/23 22:40:59   4948s] # M2             27782 ( 96.0%)      1149 (  4.0%)      28931
[03/23 22:40:59   4948s] # M3             27468 ( 95.7%)      1235 (  4.3%)      28703
[03/23 22:40:59   4948s] #-----------------------------------------------------------
[03/23 22:40:59   4948s] #                65503 ( 96.1%)      2690 (  3.9%)      68193 
[03/23 22:40:59   4948s] #
[03/23 22:40:59   4948s] #Total number of DRC violations = 6
[03/23 22:40:59   4948s] #Total number of process antenna violations = 71
[03/23 22:40:59   4948s] #Total number of net violated process antenna rule = 57
[03/23 22:40:59   4948s] #Total number of violations on LAYER M1 = 0
[03/23 22:40:59   4948s] #Total number of violations on LAYER M2 = 0
[03/23 22:40:59   4948s] #Total number of violations on LAYER M3 = 0
[03/23 22:40:59   4948s] #Total number of violations on LAYER M4 = 6
[03/23 22:40:59   4948s] #Total number of violations on LAYER M5 = 0
[03/23 22:40:59   4948s] #Total number of violations on LAYER M6 = 0
[03/23 22:40:59   4948s] #Total number of violations on LAYER MQ = 0
[03/23 22:40:59   4948s] #Total number of violations on LAYER LM = 0
[03/23 22:40:59   4948s] #
[03/23 22:40:59   4948s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:40:59   4949s] #
[03/23 22:40:59   4949s] # start diode insertion for process antenna violation fix ...
[03/23 22:40:59   4949s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:40:59   4949s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3223.08 (MB), peak = 3593.68 (MB)
[03/23 22:40:59   4949s] #
[03/23 22:40:59   4949s] #Total number of nets with non-default rule or having extra spacing = 189
[03/23 22:40:59   4949s] #Total wire length = 341136 um.
[03/23 22:40:59   4949s] #Total half perimeter of net bounding box = 153959 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M2 = 159214 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M3 = 86945 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M4 = 94976 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER LM = 0 um.
[03/23 22:40:59   4949s] #Total number of vias = 68193
[03/23 22:40:59   4949s] #Total number of multi-cut vias = 2690 (  3.9%)
[03/23 22:40:59   4949s] #Total number of single cut vias = 65503 ( 96.1%)
[03/23 22:40:59   4949s] #Up-Via Summary (total 68193):
[03/23 22:40:59   4949s] #                   single-cut          multi-cut      Total
[03/23 22:40:59   4949s] #-----------------------------------------------------------
[03/23 22:40:59   4949s] # M1             10253 ( 97.1%)       306 (  2.9%)      10559
[03/23 22:40:59   4949s] # M2             27782 ( 96.0%)      1149 (  4.0%)      28931
[03/23 22:40:59   4949s] # M3             27468 ( 95.7%)      1235 (  4.3%)      28703
[03/23 22:40:59   4949s] #-----------------------------------------------------------
[03/23 22:40:59   4949s] #                65503 ( 96.1%)      2690 (  3.9%)      68193 
[03/23 22:40:59   4949s] #
[03/23 22:40:59   4949s] #Total number of DRC violations = 6
[03/23 22:40:59   4949s] #Total number of process antenna violations = 71
[03/23 22:40:59   4949s] #Total number of net violated process antenna rule = 57
[03/23 22:40:59   4949s] #Total number of violations on LAYER M1 = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER M2 = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER M3 = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER M4 = 6
[03/23 22:40:59   4949s] #Total number of violations on LAYER M5 = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER M6 = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER MQ = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER LM = 0
[03/23 22:40:59   4949s] #
[03/23 22:40:59   4949s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:40:59   4949s] #
[03/23 22:40:59   4949s] #Total number of nets with non-default rule or having extra spacing = 189
[03/23 22:40:59   4949s] #Total wire length = 341136 um.
[03/23 22:40:59   4949s] #Total half perimeter of net bounding box = 153959 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M2 = 159214 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M3 = 86945 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M4 = 94976 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:40:59   4949s] #Total wire length on LAYER LM = 0 um.
[03/23 22:40:59   4949s] #Total number of vias = 68193
[03/23 22:40:59   4949s] #Total number of multi-cut vias = 2690 (  3.9%)
[03/23 22:40:59   4949s] #Total number of single cut vias = 65503 ( 96.1%)
[03/23 22:40:59   4949s] #Up-Via Summary (total 68193):
[03/23 22:40:59   4949s] #                   single-cut          multi-cut      Total
[03/23 22:40:59   4949s] #-----------------------------------------------------------
[03/23 22:40:59   4949s] # M1             10253 ( 97.1%)       306 (  2.9%)      10559
[03/23 22:40:59   4949s] # M2             27782 ( 96.0%)      1149 (  4.0%)      28931
[03/23 22:40:59   4949s] # M3             27468 ( 95.7%)      1235 (  4.3%)      28703
[03/23 22:40:59   4949s] #-----------------------------------------------------------
[03/23 22:40:59   4949s] #                65503 ( 96.1%)      2690 (  3.9%)      68193 
[03/23 22:40:59   4949s] #
[03/23 22:40:59   4949s] #Total number of DRC violations = 6
[03/23 22:40:59   4949s] #Total number of process antenna violations = 71
[03/23 22:40:59   4949s] #Total number of net violated process antenna rule = 57
[03/23 22:40:59   4949s] #Total number of violations on LAYER M1 = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER M2 = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER M3 = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER M4 = 6
[03/23 22:40:59   4949s] #Total number of violations on LAYER M5 = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER M6 = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER MQ = 0
[03/23 22:40:59   4949s] #Total number of violations on LAYER LM = 0
[03/23 22:40:59   4949s] #
[03/23 22:40:59   4949s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 22:40:59   4950s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 22:40:59   4950s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:40:59   4950s] #
[03/23 22:40:59   4950s] #Start Post Route via swapping..
[03/23 22:40:59   4950s] #74.81% of area are rerouted by ECO routing.
[03/23 22:40:59   4952s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:40:59   4953s] #   number of violations = 1
[03/23 22:40:59   4953s] #
[03/23 22:40:59   4953s] #    By Layer and Type :
[03/23 22:40:59   4953s] #	          Short   Totals
[03/23 22:40:59   4953s] #	M1            0        0
[03/23 22:40:59   4953s] #	M2            0        0
[03/23 22:40:59   4953s] #	M3            0        0
[03/23 22:40:59   4953s] #	M4            1        1
[03/23 22:40:59   4953s] #	Totals        1        1
[03/23 22:41:00   4953s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3216.51 (MB), peak = 3593.68 (MB)
[03/23 22:41:00   4953s] #CELL_VIEW PE_top,init has 1 DRC violations
[03/23 22:41:00   4953s] #Total number of DRC violations = 1
[03/23 22:41:00   4953s] #Total number of process antenna violations = 71
[03/23 22:41:00   4953s] #Total number of net violated process antenna rule = 57
[03/23 22:41:00   4953s] #Total number of violations on LAYER M1 = 0
[03/23 22:41:00   4953s] #Total number of violations on LAYER M2 = 0
[03/23 22:41:00   4953s] #Total number of violations on LAYER M3 = 0
[03/23 22:41:00   4953s] #Total number of violations on LAYER M4 = 1
[03/23 22:41:00   4953s] #Total number of violations on LAYER M5 = 0
[03/23 22:41:00   4953s] #Total number of violations on LAYER M6 = 0
[03/23 22:41:00   4953s] #Total number of violations on LAYER MQ = 0
[03/23 22:41:00   4953s] #Total number of violations on LAYER LM = 0
[03/23 22:41:00   4953s] #Post Route via swapping is done.
[03/23 22:41:00   4953s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 22:41:00   4953s] #Total number of nets with non-default rule or having extra spacing = 189
[03/23 22:41:00   4953s] #Total wire length = 341136 um.
[03/23 22:41:00   4953s] #Total half perimeter of net bounding box = 153959 um.
[03/23 22:41:00   4953s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:41:00   4953s] #Total wire length on LAYER M2 = 159214 um.
[03/23 22:41:00   4953s] #Total wire length on LAYER M3 = 86945 um.
[03/23 22:41:00   4953s] #Total wire length on LAYER M4 = 94976 um.
[03/23 22:41:00   4953s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:41:00   4953s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:41:00   4953s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:41:00   4953s] #Total wire length on LAYER LM = 0 um.
[03/23 22:41:00   4953s] #Total number of vias = 68193
[03/23 22:41:00   4953s] #Total number of multi-cut vias = 2912 (  4.3%)
[03/23 22:41:00   4953s] #Total number of single cut vias = 65281 ( 95.7%)
[03/23 22:41:00   4953s] #Up-Via Summary (total 68193):
[03/23 22:41:00   4953s] #                   single-cut          multi-cut      Total
[03/23 22:41:00   4953s] #-----------------------------------------------------------
[03/23 22:41:00   4953s] # M1             10252 ( 97.1%)       307 (  2.9%)      10559
[03/23 22:41:00   4953s] # M2             27728 ( 95.8%)      1203 (  4.2%)      28931
[03/23 22:41:00   4953s] # M3             27301 ( 95.1%)      1402 (  4.9%)      28703
[03/23 22:41:00   4953s] #-----------------------------------------------------------
[03/23 22:41:00   4953s] #                65281 ( 95.7%)      2912 (  4.3%)      68193 
[03/23 22:41:00   4953s] #
[03/23 22:41:00   4953s] #detailRoute Statistics:
[03/23 22:41:00   4953s] #Cpu time = 00:03:02
[03/23 22:41:00   4953s] #Elapsed time = 00:01:44
[03/23 22:41:00   4953s] #Increased memory = 67.21 (MB)
[03/23 22:41:00   4953s] #Total memory = 3216.42 (MB)
[03/23 22:41:00   4953s] #Peak memory = 3593.68 (MB)
[03/23 22:41:00   4953s] #Skip updating routing design signature in db-snapshot flow
[03/23 22:41:00   4953s] ### global_detail_route design signature (894): route=1277860377 flt_obj=0 vio=625591654 shield_wire=1
[03/23 22:41:00   4953s] ### Time Record (DB Export) is installed.
[03/23 22:41:00   4953s] ### export design design signature (895): route=1277860377 fixed_route=590330270 flt_obj=0 vio=625591654 swire=282492057 shield_wire=1 net_attr=1833890247 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1741871349 pin_access=1564734703 inst_pattern=1
[03/23 22:41:00   4953s] #	no debugging net set
[03/23 22:41:00   4953s] ### Time Record (DB Export) is uninstalled.
[03/23 22:41:00   4953s] ### Time Record (Post Callback) is installed.
[03/23 22:41:00   4953s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:41:00   4953s] #
[03/23 22:41:00   4953s] #globalDetailRoute statistics:
[03/23 22:41:00   4953s] #Cpu time = 00:03:05
[03/23 22:41:00   4953s] #Elapsed time = 00:01:47
[03/23 22:41:00   4953s] #Increased memory = -161.55 (MB)
[03/23 22:41:00   4953s] #Total memory = 2987.43 (MB)
[03/23 22:41:00   4953s] #Peak memory = 3593.68 (MB)
[03/23 22:41:00   4953s] #Number of warnings = 5
[03/23 22:41:00   4953s] #Total number of warnings = 57
[03/23 22:41:00   4953s] #Number of fails = 0
[03/23 22:41:00   4953s] #Total number of fails = 0
[03/23 22:41:00   4953s] #Complete globalDetailRoute on Thu Mar 23 22:41:00 2023
[03/23 22:41:00   4953s] #
[03/23 22:41:00   4953s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:41:00   4953s] ### 
[03/23 22:41:00   4953s] ###   Scalability Statistics
[03/23 22:41:00   4953s] ### 
[03/23 22:41:00   4953s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:41:00   4953s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 22:41:00   4953s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:41:00   4953s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:41:00   4953s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:41:00   4953s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:41:00   4953s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:41:00   4953s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:41:00   4953s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 22:41:00   4953s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:41:00   4953s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[03/23 22:41:00   4953s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 22:41:00   4953s] ###   Detail Routing                |        00:02:56|        00:01:43|             1.7|
[03/23 22:41:00   4953s] ###   Antenna Fixing                |        00:00:02|        00:00:01|             1.0|
[03/23 22:41:00   4953s] ###   Post Route Via Swapping       |        00:00:03|        00:00:01|             1.0|
[03/23 22:41:00   4953s] ###   Entire Command                |        00:03:05|        00:01:47|             1.7|
[03/23 22:41:00   4953s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:41:00   4953s] ### 
[03/23 22:41:00   4953s] *** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:03:05.2/0:01:46.7 (1.7), totSession cpu/real = 1:22:33.7/0:38:15.0 (2.2), mem = 4364.0M
[03/23 22:41:00   4953s] 
[03/23 22:41:00   4953s] =============================================================================================
[03/23 22:41:00   4953s]  Step TAT Report : EcoRoute #1 / optDesign #6                                   21.14-s109_1
[03/23 22:41:00   4953s] =============================================================================================
[03/23 22:41:00   4953s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:41:00   4953s] ---------------------------------------------------------------------------------------------
[03/23 22:41:00   4953s] [ GlobalRoute            ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:01.0    1.9
[03/23 22:41:00   4953s] [ DetailRoute            ]      1   0:01:43.1  (  96.6 % )     0:01:43.1 /  0:02:56.1    1.7
[03/23 22:41:00   4953s] [ MISC                   ]          0:00:03.1  (   2.9 % )     0:00:03.1 /  0:00:08.1    2.6
[03/23 22:41:00   4953s] ---------------------------------------------------------------------------------------------
[03/23 22:41:00   4953s]  EcoRoute #1 TOTAL                  0:01:46.7  ( 100.0 % )     0:01:46.7 /  0:03:05.2    1.7
[03/23 22:41:00   4953s] ---------------------------------------------------------------------------------------------
[03/23 22:41:00   4953s] 
[03/23 22:41:00   4953s] **optDesign ... cpu = 0:04:07, real = 0:02:13, mem = 2969.7M, totSessionCpu=1:22:34 **
[03/23 22:41:00   4953s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 22:41:00   4953s] **INFO: flowCheckPoint #32 PostEcoSummary
[03/23 22:41:00   4953s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:41:00   4953s] 
[03/23 22:41:00   4953s] Trim Metal Layers:
[03/23 22:41:00   4953s] LayerId::1 widthSet size::1
[03/23 22:41:00   4953s] LayerId::2 widthSet size::1
[03/23 22:41:00   4953s] LayerId::3 widthSet size::1
[03/23 22:41:00   4953s] LayerId::4 widthSet size::1
[03/23 22:41:00   4953s] LayerId::5 widthSet size::1
[03/23 22:41:00   4953s] LayerId::6 widthSet size::1
[03/23 22:41:00   4953s] LayerId::7 widthSet size::1
[03/23 22:41:00   4953s] LayerId::8 widthSet size::1
[03/23 22:41:00   4953s] eee: pegSigSF::1.070000
[03/23 22:41:00   4953s] Initializing multi-corner resistance tables ...
[03/23 22:41:00   4953s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:41:00   4953s] eee: l::2 avDens::0.410557 usedTrk::4544.866969 availTrk::11070.000000 sigTrk::4544.866969
[03/23 22:41:00   4953s] eee: l::3 avDens::0.216617 usedTrk::2456.438333 availTrk::11340.000000 sigTrk::2456.438333
[03/23 22:41:00   4953s] eee: l::4 avDens::0.239315 usedTrk::2670.756948 availTrk::11160.000000 sigTrk::2670.756948
[03/23 22:41:00   4953s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:41:00   4953s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:41:00   4953s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:41:00   4953s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:41:00   4953s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.398850 uaWl=1.000000 uaWlH=0.270075 aWlH=0.000000 lMod=0 pMax=0.873000 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:41:00   4953s] ### Net info: total nets: 3219
[03/23 22:41:00   4953s] ### Net info: dirty nets: 0
[03/23 22:41:00   4953s] ### Net info: marked as disconnected nets: 0
[03/23 22:41:00   4953s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:41:00   4954s] #num needed restored net=0
[03/23 22:41:00   4954s] #need_extraction net=0 (total=3219)
[03/23 22:41:00   4954s] ### Net info: fully routed nets: 3217
[03/23 22:41:00   4954s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:41:00   4954s] ### Net info: unrouted nets: 0
[03/23 22:41:00   4954s] ### Net info: re-extraction nets: 0
[03/23 22:41:00   4954s] ### Net info: ignored nets: 0
[03/23 22:41:00   4954s] ### Net info: skip routing nets: 0
[03/23 22:41:00   4954s] ### import design signature (896): route=623667566 fixed_route=623667566 flt_obj=0 vio=1344184429 swire=282492057 shield_wire=1 net_attr=1709823189 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1741871349 pin_access=1564734703 inst_pattern=1
[03/23 22:41:00   4954s] #Extract in post route mode
[03/23 22:41:00   4954s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:41:00   4954s] #Fast data preparation for tQuantus.
[03/23 22:41:00   4954s] #Start routing data preparation on Thu Mar 23 22:41:00 2023
[03/23 22:41:00   4954s] #
[03/23 22:41:00   4954s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:41:00   4954s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:41:00   4954s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:41:00   4954s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:41:00   4954s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:41:00   4954s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:41:00   4954s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:41:00   4954s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:41:00   4954s] #Regenerating Ggrids automatically.
[03/23 22:41:00   4954s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:41:00   4954s] #Using automatically generated G-grids.
[03/23 22:41:00   4954s] #Done routing data preparation.
[03/23 22:41:00   4954s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2978.97 (MB), peak = 3593.68 (MB)
[03/23 22:41:00   4954s] #Start routing data preparation on Thu Mar 23 22:41:00 2023
[03/23 22:41:00   4954s] #
[03/23 22:41:00   4954s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:41:00   4954s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:41:00   4954s] #Voltage range [0.000 - 1.200] has 3217 nets.
[03/23 22:41:00   4954s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:41:00   4954s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:41:00   4954s] #Build and mark too close pins for the same net.
[03/23 22:41:00   4954s] #Regenerating Ggrids automatically.
[03/23 22:41:00   4954s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:41:00   4954s] #Using automatically generated G-grids.
[03/23 22:41:00   4954s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:41:00   4954s] #Done routing data preparation.
[03/23 22:41:00   4954s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2984.54 (MB), peak = 3593.68 (MB)
[03/23 22:41:00   4954s] #
[03/23 22:41:00   4954s] #Start tQuantus RC extraction...
[03/23 22:41:00   4954s] #Start building rc corner(s)...
[03/23 22:41:00   4954s] #Number of RC Corner = 1
[03/23 22:41:00   4954s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:41:00   4954s] #M1 -> M1 (1)
[03/23 22:41:00   4954s] #M2 -> M2 (2)
[03/23 22:41:00   4954s] #M3 -> M3 (3)
[03/23 22:41:00   4954s] #M4 -> M4 (4)
[03/23 22:41:00   4954s] #M5 -> M5 (5)
[03/23 22:41:00   4954s] #M6 -> M6 (6)
[03/23 22:41:00   4954s] #MQ -> MQ (7)
[03/23 22:41:00   4954s] #LM -> LM (8)
[03/23 22:41:01   4954s] #SADV-On
[03/23 22:41:01   4954s] # Corner(s) : 
[03/23 22:41:01   4954s] #rc-typ [25.00]
[03/23 22:41:01   4955s] # Corner id: 0
[03/23 22:41:01   4955s] # Layout Scale: 1.000000
[03/23 22:41:01   4955s] # Has Metal Fill model: yes
[03/23 22:41:01   4955s] # Temperature was set
[03/23 22:41:01   4955s] # Temperature : 25.000000
[03/23 22:41:01   4955s] # Ref. Temp   : 25.000000
[03/23 22:41:01   4955s] #SADV-Off
[03/23 22:41:01   4955s] #total pattern=120 [8, 324]
[03/23 22:41:01   4955s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:41:01   4955s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:41:01   4955s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:41:01   4955s] #number model r/c [1,1] [8,324] read
[03/23 22:41:01   4955s] #0 rcmodel(s) requires rebuild
[03/23 22:41:01   4955s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2984.32 (MB), peak = 3593.68 (MB)
[03/23 22:41:01   4955s] #Start building rc corner(s)...
[03/23 22:41:01   4955s] #Number of RC Corner = 1
[03/23 22:41:01   4955s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:41:01   4955s] #M1 -> M1 (1)
[03/23 22:41:01   4955s] #M2 -> M2 (2)
[03/23 22:41:01   4955s] #M3 -> M3 (3)
[03/23 22:41:01   4955s] #M4 -> M4 (4)
[03/23 22:41:01   4955s] #M5 -> M5 (5)
[03/23 22:41:01   4955s] #M6 -> M6 (6)
[03/23 22:41:01   4955s] #MQ -> MQ (7)
[03/23 22:41:01   4955s] #LM -> LM (8)
[03/23 22:41:01   4955s] #SADV-On
[03/23 22:41:01   4955s] # Corner(s) : 
[03/23 22:41:01   4955s] #rc-typ [25.00]
[03/23 22:41:02   4955s] # Corner id: 0
[03/23 22:41:02   4955s] # Layout Scale: 1.000000
[03/23 22:41:02   4955s] # Has Metal Fill model: yes
[03/23 22:41:02   4955s] # Temperature was set
[03/23 22:41:02   4955s] # Temperature : 25.000000
[03/23 22:41:02   4955s] # Ref. Temp   : 25.000000
[03/23 22:41:02   4955s] #SADV-Off
[03/23 22:41:02   4955s] #total pattern=120 [8, 324]
[03/23 22:41:02   4955s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:41:02   4955s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:41:02   4955s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:41:02   4955s] #number model r/c [1,1] [8,324] read
[03/23 22:41:02   4955s] #0 rcmodel(s) requires rebuild
[03/23 22:41:02   4955s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2984.42 (MB), peak = 3593.68 (MB)
[03/23 22:41:02   4955s] #Finish check_net_pin_list step Enter extract
[03/23 22:41:02   4955s] #Start init net ripin tree building
[03/23 22:41:02   4955s] #Finish init net ripin tree building
[03/23 22:41:02   4955s] #Cpu time = 00:00:00
[03/23 22:41:02   4955s] #Elapsed time = 00:00:00
[03/23 22:41:02   4955s] #Increased memory = 0.00 (MB)
[03/23 22:41:02   4955s] #Total memory = 2984.42 (MB)
[03/23 22:41:02   4955s] #Peak memory = 3593.68 (MB)
[03/23 22:41:02   4955s] #Using multithreading with 6 threads.
[03/23 22:41:02   4955s] #begin processing metal fill model file
[03/23 22:41:02   4955s] #end processing metal fill model file
[03/23 22:41:02   4955s] #Length limit = 200 pitches
[03/23 22:41:02   4955s] #opt mode = 2
[03/23 22:41:02   4955s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:41:02   4955s] #Start generate extraction boxes.
[03/23 22:41:02   4955s] #
[03/23 22:41:02   4955s] #Extract using 30 x 30 Hboxes
[03/23 22:41:02   4955s] #3x4 initial hboxes
[03/23 22:41:02   4955s] #Use area based hbox pruning.
[03/23 22:41:02   4955s] #0/0 hboxes pruned.
[03/23 22:41:02   4955s] #Complete generating extraction boxes.
[03/23 22:41:02   4955s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.08GHz 12288KB Cache 12CPU...
[03/23 22:41:02   4955s] #Process 0 special clock nets for rc extraction
[03/23 22:41:02   4955s] #Total 3217 nets were built. 2451 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:41:03   4958s] #Run Statistics for Extraction:
[03/23 22:41:03   4958s] #   Cpu time = 00:00:03, elapsed time = 00:00:02 .
[03/23 22:41:03   4958s] #   Increased memory =    82.39 (MB), total memory =  3066.80 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:03   4958s] #Register nets and terms for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d
[03/23 22:41:04   4959s] #Finish registering nets and terms for rcdb.
[03/23 22:41:04   4959s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2995.07 (MB), peak = 3593.68 (MB)
[03/23 22:41:04   4959s] #RC Statistics: 20676 Res, 13319 Ground Cap, 44970 XCap (Edge to Edge)
[03/23 22:41:04   4959s] #RC V/H edge ratio: 0.05, Avg V/H Edge Length: 1150.11 (8512), Avg L-Edge Length: 21934.50 (9358)
[03/23 22:41:04   4959s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d.
[03/23 22:41:04   4959s] #Start writing RC data.
[03/23 22:41:04   4959s] #Finish writing RC data
[03/23 22:41:04   4959s] #Finish writing rcdb with 23893 nodes, 20676 edges, and 133112 xcaps
[03/23 22:41:04   4959s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2991.70 (MB), peak = 3593.68 (MB)
[03/23 22:41:04   4959s] Restoring parasitic data from file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d' ...
[03/23 22:41:04   4959s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d' for reading (mem: 4411.801M)
[03/23 22:41:04   4959s] Reading RCDB with compressed RC data.
[03/23 22:41:04   4959s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d' for content verification (mem: 4411.801M)
[03/23 22:41:04   4959s] Reading RCDB with compressed RC data.
[03/23 22:41:04   4959s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d': 0 access done (mem: 4411.801M)
[03/23 22:41:04   4959s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d': 0 access done (mem: 4411.801M)
[03/23 22:41:04   4959s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4411.801M)
[03/23 22:41:04   4959s] Following multi-corner parasitics specified:
[03/23 22:41:04   4959s] 	/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d (rcdb)
[03/23 22:41:04   4959s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d' for reading (mem: 4411.801M)
[03/23 22:41:04   4959s] Reading RCDB with compressed RC data.
[03/23 22:41:04   4959s] 		Cell PE_top has rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d specified
[03/23 22:41:04   4959s] Cell PE_top, hinst 
[03/23 22:41:04   4959s] processing rcdb (/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:41:04   4959s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_FZmcPq.rcdb.d': 0 access done (mem: 4427.801M)
[03/23 22:41:04   4959s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4411.801M)
[03/23 22:41:04   4959s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_1jdeYZ.rcdb.d/PE_top.rcdb.d' for reading (mem: 4411.801M)
[03/23 22:41:04   4959s] Reading RCDB with compressed RC data.
[03/23 22:41:04   4959s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_1jdeYZ.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4411.801M)
[03/23 22:41:04   4959s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4411.801M)
[03/23 22:41:04   4959s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 4411.801M)
[03/23 22:41:04   4959s] #
[03/23 22:41:04   4959s] #Restore RCDB.
[03/23 22:41:04   4959s] #
[03/23 22:41:04   4959s] #Complete tQuantus RC extraction.
[03/23 22:41:04   4959s] #Cpu time = 00:00:05
[03/23 22:41:04   4959s] #Elapsed time = 00:00:04
[03/23 22:41:04   4959s] #Increased memory = 7.20 (MB)
[03/23 22:41:04   4959s] #Total memory = 2991.73 (MB)
[03/23 22:41:04   4959s] #Peak memory = 3593.68 (MB)
[03/23 22:41:04   4959s] #
[03/23 22:41:05   4959s] #2451 inserted nodes are removed
[03/23 22:41:05   4959s] ### export design design signature (898): route=1617356911 fixed_route=1617356911 flt_obj=0 vio=1344184429 swire=282492057 shield_wire=1 net_attr=1360892034 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1741871349 pin_access=1564734703 inst_pattern=1
[03/23 22:41:05   4960s] #	no debugging net set
[03/23 22:41:05   4960s] #Start Inst Signature in MT(0)
[03/23 22:41:05   4960s] #Start Net Signature in MT(49441654)
[03/23 22:41:05   4960s] #Calculate SNet Signature in MT (91359058)
[03/23 22:41:05   4960s] #Run time and memory report for RC extraction:
[03/23 22:41:05   4960s] #RC extraction running on  Xeon 4.00GHz 12288KB Cache 12CPU.
[03/23 22:41:05   4960s] #Run Statistics for snet signature:
[03/23 22:41:05   4960s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.14/6, scale score = 0.19.
[03/23 22:41:05   4960s] #    Increased memory =    -0.02 (MB), total memory =  2969.59 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:05   4960s] #Run Statistics for Net Final Signature:
[03/23 22:41:05   4960s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:41:05   4960s] #   Increased memory =     0.00 (MB), total memory =  2969.61 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:05   4960s] #Run Statistics for Net launch:
[03/23 22:41:05   4960s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.66/6, scale score = 0.94.
[03/23 22:41:05   4960s] #    Increased memory =     0.02 (MB), total memory =  2969.61 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:05   4960s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:41:05   4960s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:41:05   4960s] #   Increased memory =     0.00 (MB), total memory =  2969.59 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:05   4960s] #Run Statistics for net signature:
[03/23 22:41:05   4960s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.62/6, scale score = 0.60.
[03/23 22:41:05   4960s] #    Increased memory =     0.02 (MB), total memory =  2969.61 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:05   4960s] #Run Statistics for inst signature:
[03/23 22:41:05   4960s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.42/6, scale score = 0.24.
[03/23 22:41:05   4960s] #    Increased memory =    -0.45 (MB), total memory =  2969.59 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:05   4960s] **optDesign ... cpu = 0:04:14, real = 0:02:18, mem = 2969.6M, totSessionCpu=1:22:40 **
[03/23 22:41:05   4960s] Starting delay calculation for Setup views
[03/23 22:41:05   4960s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:41:05   4960s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:41:05   4960s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:41:05   4960s] #################################################################################
[03/23 22:41:05   4960s] # Design Stage: PostRoute
[03/23 22:41:05   4960s] # Design Name: PE_top
[03/23 22:41:05   4960s] # Design Mode: 130nm
[03/23 22:41:05   4960s] # Analysis Mode: MMMC OCV 
[03/23 22:41:05   4960s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:41:05   4960s] # Signoff Settings: SI On 
[03/23 22:41:05   4960s] #################################################################################
[03/23 22:41:05   4960s] Topological Sorting (REAL = 0:00:00.0, MEM = 4399.9M, InitMEM = 4399.9M)
[03/23 22:41:05   4960s] Setting infinite Tws ...
[03/23 22:41:05   4960s] First Iteration Infinite Tw... 
[03/23 22:41:05   4960s] Calculate early delays in OCV mode...
[03/23 22:41:05   4960s] Calculate late delays in OCV mode...
[03/23 22:41:05   4960s] Start delay calculation (fullDC) (6 T). (MEM=4399.93)
[03/23 22:41:05   4960s] End AAE Lib Interpolated Model. (MEM=4411.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:05   4960s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_1jdeYZ.rcdb.d/PE_top.rcdb.d' for reading (mem: 4411.535M)
[03/23 22:41:05   4960s] Reading RCDB with compressed RC data.
[03/23 22:41:05   4960s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4411.5M)
[03/23 22:41:05   4960s] AAE_INFO: 6 threads acquired from CTE.
[03/23 22:41:05   4962s] Total number of fetched objects 3217
[03/23 22:41:05   4962s] AAE_INFO-618: Total number of nets in the design is 3219,  100.0 percent of the nets selected for SI analysis
[03/23 22:41:05   4962s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:05   4962s] End delay calculation. (MEM=4674.71 CPU=0:00:01.4 REAL=0:00:00.0)
[03/23 22:41:05   4962s] End delay calculation (fullDC). (MEM=4674.71 CPU=0:00:01.4 REAL=0:00:00.0)
[03/23 22:41:05   4962s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 4674.7M) ***
[03/23 22:41:06   4962s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4666.7M)
[03/23 22:41:06   4962s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:41:06   4962s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4666.7M)
[03/23 22:41:06   4962s] Starting SI iteration 2
[03/23 22:41:06   4962s] Calculate early delays in OCV mode...
[03/23 22:41:06   4962s] Calculate late delays in OCV mode...
[03/23 22:41:06   4962s] Start delay calculation (fullDC) (6 T). (MEM=4551.86)
[03/23 22:41:06   4962s] End AAE Lib Interpolated Model. (MEM=4551.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:06   4963s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 2. 
[03/23 22:41:06   4963s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 3217. 
[03/23 22:41:06   4963s] Total number of fetched objects 3217
[03/23 22:41:06   4963s] AAE_INFO-618: Total number of nets in the design is 3219,  33.6 percent of the nets selected for SI analysis
[03/23 22:41:06   4963s] End delay calculation. (MEM=4807.94 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 22:41:06   4963s] End delay calculation (fullDC). (MEM=4807.94 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 22:41:06   4963s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4807.9M) ***
[03/23 22:41:06   4963s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:01.0 totSessionCpu=1:22:44 mem=4813.9M)
[03/23 22:41:06   4963s] End AAE Lib Interpolated Model. (MEM=4813.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:06   4963s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4813.9M, EPOCH TIME: 1679625666.535017
[03/23 22:41:06   4963s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:06   4963s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:06   4963s] 
[03/23 22:41:06   4963s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:06   4963s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.026, MEM:4845.9M, EPOCH TIME: 1679625666.560963
[03/23 22:41:06   4963s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:06   4963s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:06   4964s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -1.189  | -0.952  |
|           TNS (ns):| -18.193 | -15.521 | -3.225  |
|    Violating Paths:|   57    |   48    |   13    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.050   |      1 (1)       |
|   max_tran     |      1 (2)       |   -0.803   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      1 (1)       |    -180    |      1 (1)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4844.5M, EPOCH TIME: 1679625666.678882
[03/23 22:41:06   4964s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:06   4964s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:06   4964s] 
[03/23 22:41:06   4964s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:06   4964s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:4845.9M, EPOCH TIME: 1679625666.702339
[03/23 22:41:06   4964s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:06   4964s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:06   4964s] Density: 34.581%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:04:18, real = 0:02:19, mem = 3239.3M, totSessionCpu=1:22:44 **
[03/23 22:41:06   4964s] Executing marking Critical Nets1
[03/23 22:41:06   4964s] **INFO: flowCheckPoint #33 OptimizationRecovery
[03/23 22:41:06   4964s] *** Timing NOT met, worst failing slack is -1.189
[03/23 22:41:06   4964s] *** Check timing (0:00:00.0)
[03/23 22:41:06   4964s] VT info 8.01024641873 5
[03/23 22:41:06   4964s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 22:41:06   4964s] Running postRoute recovery in postEcoRoute mode
[03/23 22:41:06   4964s] **optDesign ... cpu = 0:04:18, real = 0:02:19, mem = 3239.3M, totSessionCpu=1:22:44 **
[03/23 22:41:06   4964s]   Timing/DRV Snapshot: (TGT)
[03/23 22:41:06   4964s]      Weighted WNS: -1.239
[03/23 22:41:06   4964s]       All  PG WNS: -1.239
[03/23 22:41:06   4964s]       High PG WNS: -1.239
[03/23 22:41:06   4964s]       All  PG TNS: -18.193
[03/23 22:41:06   4964s]       High PG TNS: -15.522
[03/23 22:41:06   4964s]       Low  PG TNS: -3.225
[03/23 22:41:06   4964s]          Tran DRV: 1 (1)
[03/23 22:41:06   4964s]           Cap DRV: 1 (1)
[03/23 22:41:06   4964s]        Fanout DRV: 0 (18)
[03/23 22:41:06   4964s]            Glitch: 0 (0)
[03/23 22:41:06   4964s]    Category Slack: { [L, -1.239] [H, -1.239] }
[03/23 22:41:06   4964s] 
[03/23 22:41:06   4964s] Checking setup slack degradation ...
[03/23 22:41:06   4964s] **INFO: The REF Timing Snapshot High PG WNS is worse than auto recovery threshold (-0.500ns). Skipping setup recovery
[03/23 22:41:06   4964s] 
[03/23 22:41:06   4964s] Recovery Manager:
[03/23 22:41:06   4964s]   Low  Effort WNS Jump: 0.383 (REF: -0.856, TGT: -1.239, Threshold: 0.150) - Skip
[03/23 22:41:06   4964s]   High Effort WNS Jump: 0.383 (REF: -0.856, TGT: -1.239, Threshold: 0.086) - Skip
[03/23 22:41:06   4964s]   Low  Effort TNS Jump: 7.209 (REF: -10.984, TGT: -18.193, Threshold: 50.000) - Skip
[03/23 22:41:06   4964s]   High Effort TNS Jump: 4.856 (REF: -10.666, TGT: -15.522, Threshold: 25.000) - Skip
[03/23 22:41:06   4964s] 
[03/23 22:41:06   4964s] Checking DRV degradation...
[03/23 22:41:06   4964s] 
[03/23 22:41:06   4964s] Recovery Manager:
[03/23 22:41:06   4964s]     Tran DRV degradation : 1 (0 -> 1, Margin 20) - Skip
[03/23 22:41:06   4964s]      Cap DRV degradation : 1 (0 -> 1, Margin 20) - Skip
[03/23 22:41:06   4964s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:41:06   4964s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:41:06   4964s] 
[03/23 22:41:06   4964s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:41:06   4964s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4593.09M, totSessionCpu=1:22:44).
[03/23 22:41:06   4964s] **optDesign ... cpu = 0:04:18, real = 0:02:19, mem = 3239.4M, totSessionCpu=1:22:44 **
[03/23 22:41:06   4964s] 
[03/23 22:41:06   4964s] Latch borrow mode reset to max_borrow
[03/23 22:41:06   4964s] **INFO: flowCheckPoint #34 FinalSummary
[03/23 22:41:06   4964s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/23 22:41:06   4964s] **optDesign ... cpu = 0:04:18, real = 0:02:19, mem = 3237.9M, totSessionCpu=1:22:45 **
[03/23 22:41:06   4964s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4554.6M, EPOCH TIME: 1679625666.973080
[03/23 22:41:06   4964s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:06   4964s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:06   4964s] 
[03/23 22:41:06   4964s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:06   4964s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:4586.6M, EPOCH TIME: 1679625666.997494
[03/23 22:41:07   4964s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:07   4964s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:07   4964s] Saving timing graph ...
[03/23 22:41:07   4965s] Done save timing graph
[03/23 22:41:07   4965s] 
[03/23 22:41:07   4965s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:41:07   4965s] 
[03/23 22:41:07   4965s] TimeStamp Deleting Cell Server End ...
[03/23 22:41:07   4965s] Starting delay calculation for Hold views
[03/23 22:41:07   4965s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:41:07   4965s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 22:41:07   4965s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:41:07   4965s] #################################################################################
[03/23 22:41:07   4965s] # Design Stage: PostRoute
[03/23 22:41:07   4965s] # Design Name: PE_top
[03/23 22:41:07   4965s] # Design Mode: 130nm
[03/23 22:41:07   4965s] # Analysis Mode: MMMC OCV 
[03/23 22:41:07   4965s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:41:07   4965s] # Signoff Settings: SI On 
[03/23 22:41:07   4965s] #################################################################################
[03/23 22:41:07   4965s] Topological Sorting (REAL = 0:00:00.0, MEM = 4669.5M, InitMEM = 4669.5M)
[03/23 22:41:07   4965s] Setting infinite Tws ...
[03/23 22:41:07   4965s] First Iteration Infinite Tw... 
[03/23 22:41:07   4965s] Calculate late delays in OCV mode...
[03/23 22:41:07   4965s] Calculate early delays in OCV mode...
[03/23 22:41:07   4965s] Start delay calculation (fullDC) (6 T). (MEM=4669.47)
[03/23 22:41:07   4965s] End AAE Lib Interpolated Model. (MEM=4681.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:08   4967s] Total number of fetched objects 3217
[03/23 22:41:08   4967s] AAE_INFO-618: Total number of nets in the design is 3219,  100.0 percent of the nets selected for SI analysis
[03/23 22:41:08   4967s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:08   4967s] End delay calculation. (MEM=4736.29 CPU=0:00:01.3 REAL=0:00:01.0)
[03/23 22:41:08   4967s] End delay calculation (fullDC). (MEM=4736.29 CPU=0:00:01.4 REAL=0:00:01.0)
[03/23 22:41:08   4967s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 4736.3M) ***
[03/23 22:41:08   4967s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4728.3M)
[03/23 22:41:08   4967s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:41:08   4967s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4728.3M)
[03/23 22:41:08   4967s] Starting SI iteration 2
[03/23 22:41:08   4967s] Calculate late delays in OCV mode...
[03/23 22:41:08   4967s] Calculate early delays in OCV mode...
[03/23 22:41:08   4967s] Start delay calculation (fullDC) (6 T). (MEM=4569.44)
[03/23 22:41:08   4967s] End AAE Lib Interpolated Model. (MEM=4569.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:08   4967s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 2. 
[03/23 22:41:08   4967s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 3217. 
[03/23 22:41:08   4967s] Total number of fetched objects 3217
[03/23 22:41:08   4967s] AAE_INFO-618: Total number of nets in the design is 3219,  0.9 percent of the nets selected for SI analysis
[03/23 22:41:08   4967s] End delay calculation. (MEM=4826.55 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:41:08   4967s] End delay calculation (fullDC). (MEM=4826.55 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:41:08   4967s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4826.6M) ***
[03/23 22:41:08   4968s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:01.0 totSessionCpu=1:22:48 mem=4832.6M)
[03/23 22:41:08   4968s] Restoring timing graph ...
[03/23 22:41:09   4968s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 22:41:09   4968s] Done restore timing graph
[03/23 22:41:11   4969s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -1.189  | -0.952  |
|           TNS (ns):| -18.193 | -15.521 | -3.225  |
|    Violating Paths:|   57    |   48    |   13    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.138  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.050   |      1 (1)       |
|   max_tran     |      1 (2)       |   -0.803   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      1 (1)       |    -180    |      1 (1)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:41:11   4969s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4605.5M, EPOCH TIME: 1679625671.909531
[03/23 22:41:11   4969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:11   4969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:11   4969s] 
[03/23 22:41:11   4969s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:11   4969s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:4606.9M, EPOCH TIME: 1679625671.928899
[03/23 22:41:11   4969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:11   4969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:11   4969s] Density: 34.581%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4606.9M, EPOCH TIME: 1679625671.938514
[03/23 22:41:11   4969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:11   4969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:11   4969s] 
[03/23 22:41:11   4969s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:11   4969s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.023, MEM:4606.9M, EPOCH TIME: 1679625671.961869
[03/23 22:41:11   4969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:11   4969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:11   4969s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4606.9M, EPOCH TIME: 1679625671.967965
[03/23 22:41:11   4969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:11   4969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:11   4969s] 
[03/23 22:41:11   4969s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:11   4969s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:4606.9M, EPOCH TIME: 1679625671.983876
[03/23 22:41:11   4969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:11   4969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:11   4969s] *** Final Summary (holdfix) CPU=0:00:04.8, REAL=0:00:05.0, MEM=4606.9M
[03/23 22:41:12   4969s] **optDesign ... cpu = 0:04:23, real = 0:02:25, mem = 3233.1M, totSessionCpu=1:22:49 **
[03/23 22:41:12   4969s]  ReSet Options after AAE Based Opt flow 
[03/23 22:41:12   4969s] *** Finished optDesign ***
[03/23 22:41:12   4969s] 
[03/23 22:41:12   4969s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:23 real=  0:02:24)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.7 real=0:00:04.9)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.7 real=0:00:00.4)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.8 real=0:00:01.6)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.9 real=0:00:01.6)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:48.1 real=0:00:14.9)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:07.4 real=0:00:05.3)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:03:05 real=  0:01:47)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:03.9 real=0:00:01.5)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[03/23 22:41:12   4969s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:41:12   4969s] Info: Destroy the CCOpt slew target map.
[03/23 22:41:12   4969s] clean pInstBBox. size 0
[03/23 22:41:12   4969s] All LLGs are deleted
[03/23 22:41:12   4969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:12   4969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:12   4969s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4598.9M, EPOCH TIME: 1679625672.094706
[03/23 22:41:12   4969s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4598.9M, EPOCH TIME: 1679625672.094836
[03/23 22:41:12   4969s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:41:12   4969s] *** optDesign #6 [finish] : cpu/real = 0:04:23.1/0:02:24.1 (1.8), totSession cpu/real = 1:22:49.6/0:38:26.7 (2.2), mem = 4598.9M
[03/23 22:41:12   4969s] 
[03/23 22:41:12   4969s] =============================================================================================
[03/23 22:41:12   4969s]  Final TAT Report : optDesign #6                                                21.14-s109_1
[03/23 22:41:12   4969s] =============================================================================================
[03/23 22:41:12   4969s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:41:12   4969s] ---------------------------------------------------------------------------------------------
[03/23 22:41:12   4969s] [ InitOpt                ]      1   0:00:01.0  (   0.7 % )     0:00:01.1 /  0:00:01.4    1.3
[03/23 22:41:12   4969s] [ WnsOpt                 ]      1   0:00:12.1  (   8.4 % )     0:00:12.1 /  0:00:43.0    3.6
[03/23 22:41:12   4969s] [ TnsOpt                 ]      1   0:00:02.6  (   1.8 % )     0:00:02.6 /  0:00:04.7    1.8
[03/23 22:41:12   4969s] [ DrvOpt                 ]      1   0:00:01.4  (   0.9 % )     0:00:01.4 /  0:00:01.5    1.1
[03/23 22:41:12   4969s] [ HoldOpt                ]      1   0:00:00.3  (   0.2 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 22:41:12   4969s] [ ViewPruning            ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:41:12   4969s] [ LayerAssignment        ]      2   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 22:41:12   4969s] [ BuildHoldData          ]      1   0:00:01.8  (   1.3 % )     0:00:03.1 /  0:00:04.9    1.6
[03/23 22:41:12   4969s] [ OptSummaryReport       ]      8   0:00:01.4  (   1.0 % )     0:00:06.0 /  0:00:06.2    1.0
[03/23 22:41:12   4969s] [ DrvReport              ]     10   0:00:03.0  (   2.1 % )     0:00:03.0 /  0:00:01.1    0.4
[03/23 22:41:12   4969s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 22:41:12   4969s] [ CellServerInit         ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:41:12   4969s] [ LibAnalyzerInit        ]      2   0:00:01.4  (   0.9 % )     0:00:01.4 /  0:00:01.4    1.0
[03/23 22:41:12   4969s] [ CheckPlace             ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 22:41:12   4969s] [ RefinePlace            ]      2   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.5    1.4
[03/23 22:41:12   4969s] [ ClockDrv               ]      1   0:00:01.5  (   1.0 % )     0:00:01.5 /  0:00:01.7    1.2
[03/23 22:41:12   4969s] [ EcoRoute               ]      1   0:01:46.7  (  74.1 % )     0:01:46.7 /  0:03:05.2    1.7
[03/23 22:41:12   4969s] [ ExtractRC              ]      2   0:00:04.9  (   3.4 % )     0:00:04.9 /  0:00:06.7    1.4
[03/23 22:41:12   4969s] [ TimingUpdate           ]     32   0:00:02.3  (   1.6 % )     0:00:03.8 /  0:00:09.8    2.6
[03/23 22:41:12   4969s] [ FullDelayCalc          ]      8   0:00:01.5  (   1.0 % )     0:00:01.5 /  0:00:05.8    4.0
[03/23 22:41:12   4969s] [ TimingReport           ]     10   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.5    2.0
[03/23 22:41:12   4969s] [ GenerateReports        ]      2   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    0.9
[03/23 22:41:12   4969s] [ MISC                   ]          0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:41:12   4969s] ---------------------------------------------------------------------------------------------
[03/23 22:41:12   4969s]  optDesign #6 TOTAL                 0:02:24.1  ( 100.0 % )     0:02:24.1 /  0:04:23.1    1.8
[03/23 22:41:12   4969s] ---------------------------------------------------------------------------------------------
[03/23 22:41:12   4969s] 
[03/23 22:41:12   4969s] <CMD> saveDesign db/PE_top_postroute_1.enc
[03/23 22:41:12   4969s] The in-memory database contained RC information but was not saved. To save 
[03/23 22:41:12   4969s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 22:41:12   4969s] so it should only be saved when it is really desired.
[03/23 22:41:12   4969s] #% Begin save design ... (date=03/23 22:41:12, mem=3231.7M)
[03/23 22:41:12   4969s] % Begin Save ccopt configuration ... (date=03/23 22:41:12, mem=3231.7M)
[03/23 22:41:12   4969s] % End Save ccopt configuration ... (date=03/23 22:41:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=3231.9M, current mem=3231.9M)
[03/23 22:41:12   4969s] % Begin Save netlist data ... (date=03/23 22:41:12, mem=3231.9M)
[03/23 22:41:12   4969s] Writing Binary DB to db/PE_top_postroute_1.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:41:12   4969s] % End Save netlist data ... (date=03/23 22:41:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=3233.3M, current mem=3233.3M)
[03/23 22:41:12   4969s] Saving symbol-table file in separate thread ...
[03/23 22:41:12   4969s] Saving congestion map file in separate thread ...
[03/23 22:41:12   4969s] Saving congestion map file db/PE_top_postroute_1.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:41:12   4969s] % Begin Save AAE data ... (date=03/23 22:41:12, mem=3233.3M)
[03/23 22:41:12   4969s] Saving AAE Data ...
[03/23 22:41:12   4969s] % End Save AAE data ... (date=03/23 22:41:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=3233.3M, current mem=3233.3M)
[03/23 22:41:12   4969s] Saving preference file db/PE_top_postroute_1.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:41:12   4969s] Saving mode setting ...
[03/23 22:41:12   4970s] Saving global file ...
[03/23 22:41:13   4970s] Saving Drc markers ...
[03/23 22:41:13   4970s] ... 72 markers are saved ...
[03/23 22:41:13   4970s] ... 1 geometry drc markers are saved ...
[03/23 22:41:13   4970s] ... 71 antenna drc markers are saved ...
[03/23 22:41:13   4970s] % Begin Save routing data ... (date=03/23 22:41:13, mem=3233.6M)
[03/23 22:41:13   4970s] Saving route file ...
[03/23 22:41:13   4970s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=4600.5M) ***
[03/23 22:41:13   4970s] % End Save routing data ... (date=03/23 22:41:13, total cpu=0:00:00.2, real=0:00:00.0, peak res=3234.7M, current mem=3233.8M)
[03/23 22:41:13   4970s] Saving special route data file in separate thread ...
[03/23 22:41:13   4970s] Saving PG file in separate thread ...
[03/23 22:41:13   4970s] Saving placement file in separate thread ...
[03/23 22:41:13   4970s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:41:13   4970s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:41:13   4970s] Saving PG file db/PE_top_postroute_1.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:41:13 2023)
[03/23 22:41:13   4970s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4630.5M) ***
[03/23 22:41:13   4970s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:41:14   4970s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=4630.5M) ***
[03/23 22:41:14   4970s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:41:14   4970s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:41:14   4970s] Saving property file db/PE_top_postroute_1.enc.dat.tmp/PE_top.prop
[03/23 22:41:14   4970s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4622.5M) ***
[03/23 22:41:14   4970s] #Saving pin access data to file db/PE_top_postroute_1.enc.dat.tmp/PE_top.apa ...
[03/23 22:41:14   4970s] #
[03/23 22:41:14   4970s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_1.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:41:14   4970s] Saving preRoute extraction data in directory 'db/PE_top_postroute_1.enc.dat.tmp/extraction/' ...
[03/23 22:41:14   4970s] Checksum of RCGrid density data::96
[03/23 22:41:15   4970s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:41:15   4970s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:41:15   4970s] % Begin Save power constraints data ... (date=03/23 22:41:15, mem=3233.8M)
[03/23 22:41:15   4970s] % End Save power constraints data ... (date=03/23 22:41:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=3233.8M, current mem=3233.8M)
[03/23 22:41:15   4970s] Generated self-contained design PE_top_postroute_1.enc.dat.tmp
[03/23 22:41:15   4970s] #% End save design ... (date=03/23 22:41:15, total cpu=0:00:01.1, real=0:00:03.0, peak res=3234.7M, current mem=3234.2M)
[03/23 22:41:15   4970s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:41:15   4970s] 
[03/23 22:41:15   4970s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2
[03/23 22:41:15   4970s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3234.2M, totSessionCpu=1:22:51 **
[03/23 22:41:15   4970s] *** optDesign #7 [begin] : totSession cpu/real = 1:22:50.7/0:38:30.2 (2.2), mem = 4598.5M
[03/23 22:41:15   4970s] Info: 6 threads available for lower-level modules during optimization.
[03/23 22:41:15   4970s] GigaOpt running with 6 threads.
[03/23 22:41:15   4970s] *** InitOpt #1 [begin] (optDesign #7) : totSession cpu/real = 1:22:50.7/0:38:30.2 (2.2), mem = 4598.5M
[03/23 22:41:15   4970s] **INFO: User settings:
[03/23 22:41:15   4970s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 22:41:15   4970s] setNanoRouteMode -drouteAutoStop                                false
[03/23 22:41:15   4970s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 22:41:15   4970s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 22:41:15   4970s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 22:41:15   4970s] setNanoRouteMode -drouteStartIteration                          0
[03/23 22:41:15   4970s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 22:41:15   4970s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 22:41:15   4970s] setNanoRouteMode -extractDesignSignature                        102882535
[03/23 22:41:15   4970s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 22:41:15   4970s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 22:41:15   4970s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 22:41:15   4970s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 22:41:15   4970s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 22:41:15   4970s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 22:41:15   4970s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 22:41:15   4970s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 22:41:15   4970s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 22:41:15   4970s] setNanoRouteMode -routeSiEffort                                 max
[03/23 22:41:15   4970s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 22:41:15   4970s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 22:41:15   4970s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 22:41:15   4970s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 22:41:15   4970s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 22:41:15   4970s] setNanoRouteMode -timingEngine                                  .timing_file_251356.tif.gz
[03/23 22:41:15   4970s] setDesignMode -process                                          130
[03/23 22:41:15   4970s] setExtractRCMode -coupled                                       true
[03/23 22:41:15   4970s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 22:41:15   4970s] setExtractRCMode -effortLevel                                   medium
[03/23 22:41:15   4970s] setExtractRCMode -engine                                        postRoute
[03/23 22:41:15   4970s] setExtractRCMode -noCleanRCDB                                   true
[03/23 22:41:15   4970s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 22:41:15   4970s] setExtractRCMode -relative_c_th                                 1
[03/23 22:41:15   4970s] setExtractRCMode -total_c_th                                    0
[03/23 22:41:15   4970s] setDelayCalMode -enable_high_fanout                             true
[03/23 22:41:15   4970s] setDelayCalMode -engine                                         aae
[03/23 22:41:15   4970s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 22:41:15   4970s] setDelayCalMode -reportOutBound                                 true
[03/23 22:41:15   4970s] setDelayCalMode -SIAware                                        true
[03/23 22:41:15   4970s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 22:41:15   4970s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/23 22:41:15   4970s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 22:41:15   4970s] setOptMode -addInst                                             true
[03/23 22:41:15   4970s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 22:41:15   4970s] setOptMode -allEndPoints                                        true
[03/23 22:41:15   4970s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/23 22:41:15   4970s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 22:41:15   4970s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 22:41:15   4970s] setOptMode -autoViewHoldTargetSlack                             500
[03/23 22:41:15   4970s] setOptMode -deleteInst                                          true
[03/23 22:41:15   4970s] setOptMode -drcMargin                                           0.1
[03/23 22:41:15   4970s] setOptMode -effort                                              high
[03/23 22:41:15   4970s] setOptMode -fixDrc                                              true
[03/23 22:41:15   4970s] setOptMode -fixFanoutLoad                                       true
[03/23 22:41:15   4970s] setOptMode -holdTargetSlack                                     0.05
[03/23 22:41:15   4970s] setOptMode -maxLength                                           1000
[03/23 22:41:15   4970s] setOptMode -optimizeFF                                          true
[03/23 22:41:15   4970s] setOptMode -preserveAllSequential                               false
[03/23 22:41:15   4970s] setOptMode -restruct                                            false
[03/23 22:41:15   4970s] setOptMode -setupTargetSlack                                    0.05
[03/23 22:41:15   4970s] setOptMode -usefulSkew                                          false
[03/23 22:41:15   4970s] setOptMode -usefulSkewCTS                                       true
[03/23 22:41:15   4970s] setSIMode -separate_delta_delay_on_data                         true
[03/23 22:41:15   4970s] setPlaceMode -place_global_max_density                          0.8
[03/23 22:41:15   4970s] setPlaceMode -place_global_uniform_density                      true
[03/23 22:41:15   4970s] setPlaceMode -timingDriven                                      true
[03/23 22:41:15   4970s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 22:41:15   4970s] setAnalysisMode -checkType                                      setup
[03/23 22:41:15   4970s] setAnalysisMode -clkSrcPath                                     true
[03/23 22:41:15   4970s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 22:41:15   4970s] setAnalysisMode -cppr                                           both
[03/23 22:41:15   4970s] 
[03/23 22:41:15   4970s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 22:41:15   4970s] 
[03/23 22:41:15   4970s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:41:15   4970s] Summary for sequential cells identification: 
[03/23 22:41:15   4970s]   Identified SBFF number: 112
[03/23 22:41:15   4970s]   Identified MBFF number: 0
[03/23 22:41:15   4970s]   Identified SB Latch number: 0
[03/23 22:41:15   4970s]   Identified MB Latch number: 0
[03/23 22:41:15   4970s]   Not identified SBFF number: 8
[03/23 22:41:15   4970s]   Not identified MBFF number: 0
[03/23 22:41:15   4970s]   Not identified SB Latch number: 0
[03/23 22:41:15   4970s]   Not identified MB Latch number: 0
[03/23 22:41:15   4970s]   Number of sequential cells which are not FFs: 34
[03/23 22:41:15   4970s]  Visiting view : setupAnalysis
[03/23 22:41:15   4970s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:41:15   4970s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:41:15   4970s]  Visiting view : holdAnalysis
[03/23 22:41:15   4970s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:41:15   4970s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:41:15   4970s] TLC MultiMap info (StdDelay):
[03/23 22:41:15   4970s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:41:15   4970s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:41:15   4970s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:41:15   4970s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:41:15   4970s]  Setting StdDelay to: 22.7ps
[03/23 22:41:15   4970s] 
[03/23 22:41:15   4970s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:41:15   4970s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 22:41:15   4970s] OPERPROF: Starting DPlace-Init at level 1, MEM:4598.5M, EPOCH TIME: 1679625675.679905
[03/23 22:41:15   4970s] Processing tracks to init pin-track alignment.
[03/23 22:41:15   4970s] z: 2, totalTracks: 1
[03/23 22:41:15   4970s] z: 4, totalTracks: 1
[03/23 22:41:15   4970s] z: 6, totalTracks: 1
[03/23 22:41:15   4970s] z: 8, totalTracks: 1
[03/23 22:41:15   4970s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:41:15   4970s] All LLGs are deleted
[03/23 22:41:15   4970s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:15   4970s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:15   4970s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4598.5M, EPOCH TIME: 1679625675.684268
[03/23 22:41:15   4970s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4598.5M, EPOCH TIME: 1679625675.684534
[03/23 22:41:15   4970s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4598.5M, EPOCH TIME: 1679625675.685202
[03/23 22:41:15   4970s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:15   4970s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:15   4970s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4694.5M, EPOCH TIME: 1679625675.688233
[03/23 22:41:15   4970s] Max number of tech site patterns supported in site array is 256.
[03/23 22:41:15   4970s] Core basic site is IBM13SITE
[03/23 22:41:15   4970s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4694.5M, EPOCH TIME: 1679625675.696894
[03/23 22:41:15   4970s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:41:15   4970s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:41:15   4970s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:4694.5M, EPOCH TIME: 1679625675.703025
[03/23 22:41:15   4970s] Fast DP-INIT is on for default
[03/23 22:41:15   4970s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:41:15   4970s] Atter site array init, number of instance map data is 0.
[03/23 22:41:15   4970s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.018, MEM:4694.5M, EPOCH TIME: 1679625675.706138
[03/23 22:41:15   4970s] 
[03/23 22:41:15   4970s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:15   4970s] OPERPROF:     Starting CMU at level 3, MEM:4694.5M, EPOCH TIME: 1679625675.707386
[03/23 22:41:15   4970s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.006, MEM:4694.5M, EPOCH TIME: 1679625675.713713
[03/23 22:41:15   4970s] 
[03/23 22:41:15   4970s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:41:15   4970s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.030, MEM:4598.5M, EPOCH TIME: 1679625675.715611
[03/23 22:41:15   4970s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4598.5M, EPOCH TIME: 1679625675.715737
[03/23 22:41:15   4970s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4598.5M, EPOCH TIME: 1679625675.718877
[03/23 22:41:15   4970s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4598.5MB).
[03/23 22:41:15   4970s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.042, MEM:4598.5M, EPOCH TIME: 1679625675.721744
[03/23 22:41:15   4970s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4598.5M, EPOCH TIME: 1679625675.721902
[03/23 22:41:15   4970s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:15   4970s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:15   4970s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:15   4970s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:15   4970s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.047, REAL:0.030, MEM:4553.5M, EPOCH TIME: 1679625675.752248
[03/23 22:41:15   4970s] 
[03/23 22:41:15   4970s] Creating Lib Analyzer ...
[03/23 22:41:15   4970s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:41:15   4970s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:41:15   4970s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:41:15   4970s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:41:15   4970s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:41:15   4970s] 
[03/23 22:41:15   4970s] {RT rc-typ 0 4 4 0}
[03/23 22:41:16   4971s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:22:52 mem=4559.5M
[03/23 22:41:16   4971s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:22:52 mem=4559.5M
[03/23 22:41:16   4971s] Creating Lib Analyzer, finished. 
[03/23 22:41:16   4971s] Effort level <high> specified for reg2reg path_group
[03/23 22:41:16   4971s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3253.4M, totSessionCpu=1:22:52 **
[03/23 22:41:16   4971s] Existing Dirty Nets : 0
[03/23 22:41:16   4971s] New Signature Flow (optDesignCheckOptions) ....
[03/23 22:41:16   4971s] #Taking db snapshot
[03/23 22:41:16   4971s] #Taking db snapshot ... done
[03/23 22:41:16   4971s] OPERPROF: Starting checkPlace at level 1, MEM:4585.5M, EPOCH TIME: 1679625676.519049
[03/23 22:41:16   4971s] Processing tracks to init pin-track alignment.
[03/23 22:41:16   4971s] z: 2, totalTracks: 1
[03/23 22:41:16   4971s] z: 4, totalTracks: 1
[03/23 22:41:16   4971s] z: 6, totalTracks: 1
[03/23 22:41:16   4971s] z: 8, totalTracks: 1
[03/23 22:41:16   4971s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:41:16   4971s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4585.5M, EPOCH TIME: 1679625676.521791
[03/23 22:41:16   4971s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4971s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4971s] 
[03/23 22:41:16   4971s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:16   4971s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.018, MEM:4617.5M, EPOCH TIME: 1679625676.539413
[03/23 22:41:16   4971s] Begin checking placement ... (start mem=4585.5M, init mem=4617.5M)
[03/23 22:41:16   4971s] Begin checking exclusive groups violation ...
[03/23 22:41:16   4971s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 22:41:16   4971s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 22:41:16   4971s] 
[03/23 22:41:16   4971s] Running CheckPlace using 6 threads!...
[03/23 22:41:16   4971s] 
[03/23 22:41:16   4971s] ...checkPlace MT is done!
[03/23 22:41:16   4971s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4617.5M, EPOCH TIME: 1679625676.563643
[03/23 22:41:16   4971s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:4617.5M, EPOCH TIME: 1679625676.566185
[03/23 22:41:16   4971s] *info: Placed = 3150           (Fixed = 29)
[03/23 22:41:16   4971s] *info: Unplaced = 0           
[03/23 22:41:16   4971s] Placement Density:34.58%(48066/138996)
[03/23 22:41:16   4971s] Placement Density (including fixed std cells):34.58%(48066/138996)
[03/23 22:41:16   4971s] All LLGs are deleted
[03/23 22:41:16   4971s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3150).
[03/23 22:41:16   4971s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4971s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4617.5M, EPOCH TIME: 1679625676.568289
[03/23 22:41:16   4971s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4617.5M, EPOCH TIME: 1679625676.568547
[03/23 22:41:16   4971s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4971s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4971s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4617.5M)
[03/23 22:41:16   4971s] OPERPROF: Finished checkPlace at level 1, CPU:0.081, REAL:0.051, MEM:4617.5M, EPOCH TIME: 1679625676.569736
[03/23 22:41:16   4971s]  Initial DC engine is -> aae
[03/23 22:41:16   4971s]  
[03/23 22:41:16   4971s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 22:41:16   4971s]  
[03/23 22:41:16   4971s]  
[03/23 22:41:16   4971s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 22:41:16   4971s]  
[03/23 22:41:16   4971s] Reset EOS DB
[03/23 22:41:16   4971s] Ignoring AAE DB Resetting ...
[03/23 22:41:16   4971s]  Set Options for AAE Based Opt flow 
[03/23 22:41:16   4971s] *** optDesign -postRoute ***
[03/23 22:41:16   4971s] DRC Margin: user margin 0.1; extra margin 0
[03/23 22:41:16   4971s] Setup Target Slack: user slack 0.05
[03/23 22:41:16   4971s] Hold Target Slack: user slack 0.05
[03/23 22:41:16   4971s] All LLGs are deleted
[03/23 22:41:16   4971s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4971s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4971s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4617.5M, EPOCH TIME: 1679625676.581763
[03/23 22:41:16   4971s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4617.5M, EPOCH TIME: 1679625676.582061
[03/23 22:41:16   4971s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4617.5M, EPOCH TIME: 1679625676.582770
[03/23 22:41:16   4971s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4971s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4971s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4681.5M, EPOCH TIME: 1679625676.585026
[03/23 22:41:16   4971s] Max number of tech site patterns supported in site array is 256.
[03/23 22:41:16   4971s] Core basic site is IBM13SITE
[03/23 22:41:16   4971s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4681.5M, EPOCH TIME: 1679625676.593904
[03/23 22:41:16   4971s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:41:16   4971s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:41:16   4971s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.006, MEM:4713.5M, EPOCH TIME: 1679625676.600345
[03/23 22:41:16   4971s] Fast DP-INIT is on for default
[03/23 22:41:16   4971s] Atter site array init, number of instance map data is 0.
[03/23 22:41:16   4971s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.017, MEM:4713.5M, EPOCH TIME: 1679625676.602277
[03/23 22:41:16   4971s] 
[03/23 22:41:16   4971s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:16   4971s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.023, MEM:4617.5M, EPOCH TIME: 1679625676.605340
[03/23 22:41:16   4971s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:16   4971s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4971s] Multi-VT timing optimization disabled based on library information.
[03/23 22:41:16   4971s] 
[03/23 22:41:16   4971s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:41:16   4971s] Deleting Lib Analyzer.
[03/23 22:41:16   4971s] 
[03/23 22:41:16   4971s] TimeStamp Deleting Cell Server End ...
[03/23 22:41:16   4971s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:41:16   4971s] 
[03/23 22:41:16   4971s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:41:16   4972s] Summary for sequential cells identification: 
[03/23 22:41:16   4972s]   Identified SBFF number: 112
[03/23 22:41:16   4972s]   Identified MBFF number: 0
[03/23 22:41:16   4972s]   Identified SB Latch number: 0
[03/23 22:41:16   4972s]   Identified MB Latch number: 0
[03/23 22:41:16   4972s]   Not identified SBFF number: 8
[03/23 22:41:16   4972s]   Not identified MBFF number: 0
[03/23 22:41:16   4972s]   Not identified SB Latch number: 0
[03/23 22:41:16   4972s]   Not identified MB Latch number: 0
[03/23 22:41:16   4972s]   Number of sequential cells which are not FFs: 34
[03/23 22:41:16   4972s]  Visiting view : setupAnalysis
[03/23 22:41:16   4972s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:41:16   4972s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:41:16   4972s]  Visiting view : holdAnalysis
[03/23 22:41:16   4972s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:41:16   4972s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:41:16   4972s] TLC MultiMap info (StdDelay):
[03/23 22:41:16   4972s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:41:16   4972s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:41:16   4972s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:41:16   4972s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:41:16   4972s]  Setting StdDelay to: 22.7ps
[03/23 22:41:16   4972s] 
[03/23 22:41:16   4972s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:41:16   4972s] 
[03/23 22:41:16   4972s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:41:16   4972s] 
[03/23 22:41:16   4972s] TimeStamp Deleting Cell Server End ...
[03/23 22:41:16   4972s] *** InitOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.4/0:00:01.1 (1.3), totSession cpu/real = 1:22:52.1/0:38:31.3 (2.2), mem = 4617.5M
[03/23 22:41:16   4972s] 
[03/23 22:41:16   4972s] =============================================================================================
[03/23 22:41:16   4972s]  Step TAT Report : InitOpt #1 / optDesign #7                                    21.14-s109_1
[03/23 22:41:16   4972s] =============================================================================================
[03/23 22:41:16   4972s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:41:16   4972s] ---------------------------------------------------------------------------------------------
[03/23 22:41:16   4972s] [ CellServerInit         ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:41:16   4972s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  58.7 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 22:41:16   4972s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:16   4972s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:16   4972s] [ CheckPlace             ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.8
[03/23 22:41:16   4972s] [ TimingUpdate           ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.2    4.4
[03/23 22:41:16   4972s] [ MISC                   ]          0:00:00.3  (  30.4 % )     0:00:00.3 /  0:00:00.4    1.3
[03/23 22:41:16   4972s] ---------------------------------------------------------------------------------------------
[03/23 22:41:16   4972s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.4    1.3
[03/23 22:41:16   4972s] ---------------------------------------------------------------------------------------------
[03/23 22:41:16   4972s] 
[03/23 22:41:16   4972s] ** INFO : this run is activating 'postRoute' automaton
[03/23 22:41:16   4972s] **INFO: flowCheckPoint #35 InitialSummary
[03/23 22:41:16   4972s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_1jdeYZ.rcdb.d/PE_top.rcdb.d': 3217 access done (mem: 4617.543M)
[03/23 22:41:16   4972s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 22:41:16   4972s] #Start Inst Signature in MT(0)
[03/23 22:41:16   4972s] #Start Net Signature in MT(49441654)
[03/23 22:41:16   4972s] #Calculate SNet Signature in MT (91359058)
[03/23 22:41:16   4972s] #Run time and memory report for RC extraction:
[03/23 22:41:16   4972s] #RC extraction running on  Xeon 4.01GHz 12288KB Cache 12CPU.
[03/23 22:41:16   4972s] #Run Statistics for snet signature:
[03/23 22:41:16   4972s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/6, scale score = 0.20.
[03/23 22:41:16   4972s] #    Increased memory =    -0.02 (MB), total memory =  3242.09 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:16   4972s] #Run Statistics for Net Final Signature:
[03/23 22:41:16   4972s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:41:16   4972s] #   Increased memory =     0.00 (MB), total memory =  3242.11 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:16   4972s] #Run Statistics for Net launch:
[03/23 22:41:16   4972s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.27/6, scale score = 0.88.
[03/23 22:41:16   4972s] #    Increased memory =     0.02 (MB), total memory =  3242.11 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:16   4972s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:41:16   4972s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:41:16   4972s] #   Increased memory =     0.00 (MB), total memory =  3242.09 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:16   4972s] #Run Statistics for net signature:
[03/23 22:41:16   4972s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.60/6, scale score = 0.60.
[03/23 22:41:16   4972s] #    Increased memory =     0.02 (MB), total memory =  3242.11 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:16   4972s] #Run Statistics for inst signature:
[03/23 22:41:16   4972s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.98/6, scale score = 0.16.
[03/23 22:41:16   4972s] #    Increased memory =   -12.09 (MB), total memory =  3242.09 (MB), peak memory =  3593.68 (MB)
[03/23 22:41:16   4972s] tQuantus: Original signature = 102882535, new signature = 102882535
[03/23 22:41:16   4972s] tQuantus: Design is clean by design signature
[03/23 22:41:16   4972s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_1jdeYZ.rcdb.d/PE_top.rcdb.d' for reading (mem: 4608.543M)
[03/23 22:41:16   4972s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_1jdeYZ.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4608.543M)
[03/23 22:41:16   4972s] The design is extracted. Skipping TQuantus.
[03/23 22:41:16   4972s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_1jdeYZ.rcdb.d/PE_top.rcdb.d' for reading (mem: 4608.543M)
[03/23 22:41:16   4972s] Reading RCDB with compressed RC data.
[03/23 22:41:16   4972s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4610.5M)
[03/23 22:41:16   4972s] End AAE Lib Interpolated Model. (MEM=4639.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:16   4972s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4639.2M, EPOCH TIME: 1679625676.786183
[03/23 22:41:16   4972s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4972s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4972s] 
[03/23 22:41:16   4972s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:16   4972s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:4639.2M, EPOCH TIME: 1679625676.810852
[03/23 22:41:16   4972s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:16   4972s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4972s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -1.189  | -0.952  |
|           TNS (ns):| -18.193 | -15.521 | -3.225  |
|    Violating Paths:|   57    |   48    |   13    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.050   |      1 (1)       |
|   max_tran     |      1 (2)       |   -0.803   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      1 (1)       |    -180    |      1 (1)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4825.6M, EPOCH TIME: 1679625676.961669
[03/23 22:41:16   4972s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4972s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4972s] 
[03/23 22:41:16   4972s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:16   4972s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.026, MEM:4827.1M, EPOCH TIME: 1679625676.987339
[03/23 22:41:16   4972s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:16   4972s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:16   4972s] Density: 34.581%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 3241.6M, totSessionCpu=1:22:52 **
[03/23 22:41:16   4972s] OPTC: m1 20.0 20.0
[03/23 22:41:17   4972s] Setting latch borrow mode to budget during optimization.
[03/23 22:41:17   4972s] Info: Done creating the CCOpt slew target map.
[03/23 22:41:17   4972s] **INFO: flowCheckPoint #36 OptimizationPass1
[03/23 22:41:17   4972s] Glitch fixing enabled
[03/23 22:41:17   4972s] *** ClockDrv #1 [begin] (optDesign #7) : totSession cpu/real = 1:22:52.8/0:38:31.8 (2.2), mem = 4606.1M
[03/23 22:41:17   4972s] Running CCOpt-PRO on entire clock network
[03/23 22:41:17   4972s] Net route status summary:
[03/23 22:41:17   4972s]   Clock:        31 (unrouted=0, trialRouted=0, noStatus=0, routed=31, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:41:17   4972s]   Non-clock:  3188 (unrouted=2, trialRouted=0, noStatus=0, routed=3186, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:41:17   4972s] Clock tree cells fixed by user: 0 out of 30 (0%)
[03/23 22:41:17   4972s] PRO...
[03/23 22:41:17   4972s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/23 22:41:17   4972s] Initializing clock structures...
[03/23 22:41:17   4972s]   Creating own balancer
[03/23 22:41:17   4972s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/23 22:41:17   4972s]   Removing CTS place status from clock tree and sinks.
[03/23 22:41:17   4972s]   Removed CTS place status from 29 clock cells (out of 32 ) and 0 clock sinks (out of 0 ).
[03/23 22:41:17   4972s]   Initializing legalizer
[03/23 22:41:17   4972s]   Using cell based legalization.
[03/23 22:41:17   4972s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 22:41:17   4972s] OPERPROF: Starting DPlace-Init at level 1, MEM:4606.1M, EPOCH TIME: 1679625677.162709
[03/23 22:41:17   4972s] Processing tracks to init pin-track alignment.
[03/23 22:41:17   4972s] z: 2, totalTracks: 1
[03/23 22:41:17   4972s] z: 4, totalTracks: 1
[03/23 22:41:17   4972s] z: 6, totalTracks: 1
[03/23 22:41:17   4972s] z: 8, totalTracks: 1
[03/23 22:41:17   4972s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:41:17   4972s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4606.1M, EPOCH TIME: 1679625677.168069
[03/23 22:41:17   4972s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:17   4972s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:17   4972s] 
[03/23 22:41:17   4972s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:17   4972s] 
[03/23 22:41:17   4972s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:41:17   4972s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:4638.1M, EPOCH TIME: 1679625677.196050
[03/23 22:41:17   4972s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4638.1M, EPOCH TIME: 1679625677.196252
[03/23 22:41:17   4972s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.004, MEM:4638.1M, EPOCH TIME: 1679625677.199798
[03/23 22:41:17   4972s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4638.1MB).
[03/23 22:41:17   4972s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.038, MEM:4638.1M, EPOCH TIME: 1679625677.200762
[03/23 22:41:17   4972s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:41:17   4972s] (I)      Default pattern map key = PE_top_default.
[03/23 22:41:17   4972s] (I)      Load db... (mem=4638.1M)
[03/23 22:41:17   4972s] (I)      Read data from FE... (mem=4638.1M)
[03/23 22:41:17   4972s] (I)      Number of ignored instance 0
[03/23 22:41:17   4972s] (I)      Number of inbound cells 0
[03/23 22:41:17   4972s] (I)      Number of opened ILM blockages 0
[03/23 22:41:17   4972s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/23 22:41:17   4972s] (I)      numMoveCells=2434, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 22:41:17   4972s] (I)      cell height: 3600, count: 3150
[03/23 22:41:17   4972s] (I)      Read rows... (mem=4638.1M)
[03/23 22:41:17   4972s] (I)      Done Read rows (cpu=0.000s, mem=4638.1M)
[03/23 22:41:17   4972s] (I)      Done Read data from FE (cpu=0.005s, mem=4638.1M)
[03/23 22:41:17   4972s] (I)      Done Load db (cpu=0.006s, mem=4638.1M)
[03/23 22:41:17   4972s] (I)      Constructing placeable region... (mem=4638.1M)
[03/23 22:41:17   4972s] (I)      Constructing bin map
[03/23 22:41:17   4972s] (I)      Initialize bin information with width=36000 height=36000
[03/23 22:41:17   4972s] (I)      Done constructing bin map
[03/23 22:41:17   4972s] (I)      Compute region effective width... (mem=4638.1M)
[03/23 22:41:17   4972s] (I)      Done Compute region effective width (cpu=0.000s, mem=4638.1M)
[03/23 22:41:17   4972s] (I)      Done Constructing placeable region (cpu=0.001s, mem=4638.1M)
[03/23 22:41:17   4972s]   Legalizer reserving space for clock trees
[03/23 22:41:17   4972s]   Accumulated time to calculate placeable region: 0.0115
[03/23 22:41:17   4972s]   Accumulated time to calculate placeable region: 0.0115
[03/23 22:41:17   4972s]   Accumulated time to calculate placeable region: 0.0115
[03/23 22:41:17   4972s]   Accumulated time to calculate placeable region: 0.0115
[03/23 22:41:17   4972s]   Reconstructing clock tree datastructures, skew aware...
[03/23 22:41:17   4972s]     Validating CTS configuration...
[03/23 22:41:17   4972s]     Checking module port directions...
[03/23 22:41:17   4972s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:41:17   4972s]     Non-default CCOpt properties:
[03/23 22:41:17   4972s]       Public non-default CCOpt properties:
[03/23 22:41:17   4972s]         adjacent_rows_legal: true (default: false)
[03/23 22:41:17   4972s]         cell_density is set for at least one object
[03/23 22:41:17   4972s]         cell_halo_rows: 0 (default: 1)
[03/23 22:41:17   4972s]         cell_halo_sites: 0 (default: 4)
[03/23 22:41:17   4972s]         original_names is set for at least one object
[03/23 22:41:17   4972s]         primary_delay_corner: worstDelay (default: )
[03/23 22:41:17   4972s]         route_type is set for at least one object
[03/23 22:41:17   4972s]         source_driver is set for at least one object
[03/23 22:41:17   4972s]         target_insertion_delay is set for at least one object
[03/23 22:41:17   4972s]         target_max_trans is set for at least one object
[03/23 22:41:17   4972s]         target_max_trans_sdc is set for at least one object
[03/23 22:41:17   4972s]         target_skew is set for at least one object
[03/23 22:41:17   4972s]         target_skew_wire is set for at least one object
[03/23 22:41:17   4972s]         use_inverters is set for at least one object
[03/23 22:41:17   4972s]       Private non-default CCOpt properties:
[03/23 22:41:17   4972s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/23 22:41:17   4972s]         clock_nets_detailed_routed: 1 (default: false)
[03/23 22:41:17   4972s]         cluster_when_starting_skewing: 1 (default: false)
[03/23 22:41:17   4972s]         force_design_routing_status: 1 (default: auto)
[03/23 22:41:17   4972s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/23 22:41:17   4972s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/23 22:41:17   4972s]         r2r_iterations: 5 (default: 1)
[03/23 22:41:17   4972s]     Route type trimming info:
[03/23 22:41:17   4972s]       No route type modifications were made.
[03/23 22:41:17   4972s] End AAE Lib Interpolated Model. (MEM=4638.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:17   4972s]     Accumulated time to calculate placeable region: 0.0116
[03/23 22:41:17   4972s]     Accumulated time to calculate placeable region: 0.0116
[03/23 22:41:17   4972s]     Accumulated time to calculate placeable region: 0.0116
[03/23 22:41:17   4972s]     Accumulated time to calculate placeable region: 0.0116
[03/23 22:41:17   4972s]     Accumulated time to calculate placeable region: 0.0116
[03/23 22:41:17   4972s]     Accumulated time to calculate placeable region: 0.0117
[03/23 22:41:17   4972s]     Accumulated time to calculate placeable region: 0.0117
[03/23 22:41:17   4972s] Accumulated time to calculate placeable region: 0.0117
[03/23 22:41:17   4972s] (I)      Initializing Steiner engine. 
[03/23 22:41:17   4972s] (I)      ================== Layers ==================
[03/23 22:41:17   4972s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:41:17   4972s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 22:41:17   4972s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:41:17   4972s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 22:41:17   4972s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 22:41:17   4972s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 22:41:17   4972s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 22:41:17   4972s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 22:41:17   4972s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 22:41:17   4972s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 22:41:17   4972s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 22:41:17   4972s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 22:41:17   4972s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 22:41:17   4972s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 22:41:17   4972s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 22:41:17   4972s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 22:41:17   4972s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 22:41:17   4972s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 22:41:17   4972s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 22:41:17   4972s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:41:17   4972s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 22:41:17   4972s] (I)      +-----+----+------+-------+--------+-------+
[03/23 22:41:17   4972s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 22:41:17   4972s]     Original list had 8 cells:
[03/23 22:41:17   4972s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:41:17   4972s]     Library trimming was not able to trim any cells:
[03/23 22:41:17   4972s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:41:17   4972s]     Accumulated time to calculate placeable region: 0.0119
[03/23 22:41:17   4972s]     Accumulated time to calculate placeable region: 0.0119
[03/23 22:41:17   4972s]     Accumulated time to calculate placeable region: 0.012
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0121
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0123
[03/23 22:41:17   4973s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 22:41:17   4973s]     Original list had 9 cells:
[03/23 22:41:17   4973s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 22:41:17   4973s]     New trimmed list has 8 cells:
[03/23 22:41:17   4973s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 22:41:17   4973s]     Accumulated time to calculate placeable region: 0.0126
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0136
[03/23 22:41:17   4973s]     Accumulated time to calculate placeable region: 0.0137
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0132
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0133
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0132
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0127
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0138
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.014
[03/23 22:41:17   4973s]     Accumulated time to calculate placeable region: 0.014
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0141
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0141
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0144
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0144
[03/23 22:41:17   4973s]     Accumulated time to calculate placeable region: 0.0145
[03/23 22:41:17   4973s] Accumulated time to calculate placeable region: 0.0144
[03/23 22:41:18   4973s]     Clock tree balancer configuration for clock_tree clk:
[03/23 22:41:18   4973s]     Non-default CCOpt properties:
[03/23 22:41:18   4973s]       Public non-default CCOpt properties:
[03/23 22:41:18   4973s]         cell_density: 1 (default: 0.75)
[03/23 22:41:18   4973s]         route_type (leaf): default_route_type_leaf (default: default)
[03/23 22:41:18   4973s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 22:41:18   4973s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 22:41:18   4973s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 22:41:18   4973s]         use_inverters: true (default: auto)
[03/23 22:41:18   4973s]       No private non-default CCOpt properties
[03/23 22:41:18   4973s]     For power domain auto-default:
[03/23 22:41:18   4973s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 22:41:18   4973s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 22:41:18   4973s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 22:41:18   4973s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 22:41:18   4973s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 138996.000um^2
[03/23 22:41:18   4973s]     Top Routing info:
[03/23 22:41:18   4973s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 22:41:18   4973s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 22:41:18   4973s]     Trunk Routing info:
[03/23 22:41:18   4973s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:41:18   4973s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:41:18   4973s]     Leaf Routing info:
[03/23 22:41:18   4973s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:41:18   4973s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:41:18   4973s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 22:41:18   4973s]       Slew time target (leaf):    0.100ns
[03/23 22:41:18   4973s]       Slew time target (trunk):   0.100ns
[03/23 22:41:18   4973s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 22:41:18   4973s]       Buffer unit delay: 0.084ns
[03/23 22:41:18   4973s]       Buffer max distance: 540.378um
[03/23 22:41:18   4973s]     Fastest wire driving cells and distances:
[03/23 22:41:18   4973s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 22:41:18   4973s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 22:41:18   4973s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 22:41:18   4973s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Logic Sizing Table:
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     ----------------------------------------------------------
[03/23 22:41:18   4973s]     Cell    Instance count    Source    Eligible library cells
[03/23 22:41:18   4973s]     ----------------------------------------------------------
[03/23 22:41:18   4973s]       (empty table)
[03/23 22:41:18   4973s]     ----------------------------------------------------------
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:41:18   4973s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:41:18   4973s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 22:41:18   4973s]       Sources:                     pin clk
[03/23 22:41:18   4973s]       Total number of sinks:       716
[03/23 22:41:18   4973s]       Delay constrained sinks:     716
[03/23 22:41:18   4973s]       Constrains:                  default
[03/23 22:41:18   4973s]       Non-leaf sinks:              0
[03/23 22:41:18   4973s]       Ignore pins:                 0
[03/23 22:41:18   4973s]      Timing corner worstDelay:setup.late:
[03/23 22:41:18   4973s]       Skew target:                 0.100ns
[03/23 22:41:18   4973s]       Insertion delay target:      0.100ns
[03/23 22:41:18   4973s]     Primary reporting skew groups are:
[03/23 22:41:18   4973s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Clock DAG stats initial state:
[03/23 22:41:18   4973s]       cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:41:18   4973s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:41:18   4973s]       misc counts      : r=1, pp=0
[03/23 22:41:18   4973s]       cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:41:18   4973s]       hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3245.600um, total=4407.600um
[03/23 22:41:18   4973s]     Clock DAG library cell distribution initial state {count}:
[03/23 22:41:18   4973s]        Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:41:18   4973s]     Clock DAG hash initial state: 5597423319973863711 1636602031517926114
[03/23 22:41:18   4973s]     CTS services accumulated run-time stats initial state:
[03/23 22:41:18   4973s]       delay calculator: calls=48609, total_wall_time=1.468s, mean_wall_time=0.030ms
[03/23 22:41:18   4973s]       legalizer: calls=3366, total_wall_time=0.086s, mean_wall_time=0.025ms
[03/23 22:41:18   4973s]       steiner router: calls=41656, total_wall_time=4.050s, mean_wall_time=0.097ms
[03/23 22:41:18   4973s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 22:41:18   4973s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     --------------------------------------------------------------------
[03/23 22:41:18   4973s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:41:18   4973s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:41:18   4973s]     --------------------------------------------------------------------
[03/23 22:41:18   4973s]     M1       N            H          0.317         0.288         0.091
[03/23 22:41:18   4973s]     M2       Y            V          0.186         0.327         0.061
[03/23 22:41:18   4973s]     M3       Y            H          0.186         0.328         0.061
[03/23 22:41:18   4973s]     M4       Y            V          0.186         0.327         0.061
[03/23 22:41:18   4973s]     M5       N            H          0.186         0.328         0.061
[03/23 22:41:18   4973s]     M6       N            V          0.181         0.323         0.058
[03/23 22:41:18   4973s]     MQ       N            H          0.075         0.283         0.021
[03/23 22:41:18   4973s]     LM       N            V          0.068         0.289         0.020
[03/23 22:41:18   4973s]     --------------------------------------------------------------------
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:41:18   4973s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Layer information for route type default_route_type_leaf:
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     --------------------------------------------------------------------
[03/23 22:41:18   4973s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:41:18   4973s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:41:18   4973s]     --------------------------------------------------------------------
[03/23 22:41:18   4973s]     M1       N            H          0.317         0.213         0.068
[03/23 22:41:18   4973s]     M2       N            V          0.186         0.267         0.050
[03/23 22:41:18   4973s]     M3       Y            H          0.186         0.265         0.049
[03/23 22:41:18   4973s]     M4       Y            V          0.186         0.265         0.049
[03/23 22:41:18   4973s]     M5       N            H          0.186         0.263         0.049
[03/23 22:41:18   4973s]     M6       N            V          0.181         0.254         0.046
[03/23 22:41:18   4973s]     MQ       N            H          0.075         0.240         0.018
[03/23 22:41:18   4973s]     LM       N            V          0.068         0.231         0.016
[03/23 22:41:18   4973s]     --------------------------------------------------------------------
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 22:41:18   4973s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Layer information for route type default_route_type_nonleaf:
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     --------------------------------------------------------------------
[03/23 22:41:18   4973s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 22:41:18   4973s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 22:41:18   4973s]     --------------------------------------------------------------------
[03/23 22:41:18   4973s]     M1       N            H          0.317         0.213         0.068
[03/23 22:41:18   4973s]     M2       N            V          0.186         0.267         0.050
[03/23 22:41:18   4973s]     M3       Y            H          0.186         0.265         0.049
[03/23 22:41:18   4973s]     M4       Y            V          0.186         0.265         0.049
[03/23 22:41:18   4973s]     M5       N            H          0.186         0.263         0.049
[03/23 22:41:18   4973s]     M6       N            V          0.181         0.254         0.046
[03/23 22:41:18   4973s]     MQ       N            H          0.075         0.240         0.018
[03/23 22:41:18   4973s]     LM       N            V          0.068         0.231         0.016
[03/23 22:41:18   4973s]     --------------------------------------------------------------------
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Via selection for estimated routes (rule default):
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     ------------------------------------------------------------
[03/23 22:41:18   4973s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 22:41:18   4973s]     Range                (Ohm)    (fF)     (fs)     Only
[03/23 22:41:18   4973s]     ------------------------------------------------------------
[03/23 22:41:18   4973s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/23 22:41:18   4973s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 22:41:18   4973s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 22:41:18   4973s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 22:41:18   4973s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 22:41:18   4973s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 22:41:18   4973s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 22:41:18   4973s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 22:41:18   4973s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 22:41:18   4973s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 22:41:18   4973s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 22:41:18   4973s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 22:41:18   4973s]     ------------------------------------------------------------
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 22:41:18   4973s]     No ideal or dont_touch nets found in the clock tree
[03/23 22:41:18   4973s]     No dont_touch hnets found in the clock tree
[03/23 22:41:18   4973s]     No dont_touch hpins found in the clock network.
[03/23 22:41:18   4973s]     Checking for illegal sizes of clock logic instances...
[03/23 22:41:18   4973s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Filtering reasons for cell type: buffer
[03/23 22:41:18   4973s]     =======================================
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4973s]     Clock trees    Power domain    Reason                         Library cells
[03/23 22:41:18   4973s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4973s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 22:41:18   4973s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Filtering reasons for cell type: inverter
[03/23 22:41:18   4973s]     =========================================
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4973s]     Clock trees    Power domain    Reason                         Library cells
[03/23 22:41:18   4973s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4973s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 22:41:18   4973s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 22:41:18   4973s]                                                                     INVXLTR }
[03/23 22:41:18   4973s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     
[03/23 22:41:18   4973s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/23 22:41:18   4973s]     CCOpt configuration status: all checks passed.
[03/23 22:41:18   4973s]   Reconstructing clock tree datastructures, skew aware done.
[03/23 22:41:18   4973s] Initializing clock structures done.
[03/23 22:41:18   4973s] PRO...
[03/23 22:41:18   4973s]   PRO active optimizations:
[03/23 22:41:18   4973s]    - DRV fixing with sizing
[03/23 22:41:18   4973s]   
[03/23 22:41:18   4973s]   Detected clock skew data from CTS
[03/23 22:41:18   4973s]   Clock DAG stats PRO initial state:
[03/23 22:41:18   4973s]     cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:41:18   4973s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:41:18   4973s]     misc counts      : r=1, pp=0
[03/23 22:41:18   4973s]     cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:41:18   4973s]     cell capacitance : b=0.000pF, i=0.770pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.770pF
[03/23 22:41:18   4973s]     sink capacitance : total=1.243pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[03/23 22:41:18   4973s]     wire capacitance : top=0.000pF, trunk=0.517pF, leaf=2.669pF, total=3.185pF
[03/23 22:41:18   4973s]     wire lengths     : top=0.000um, trunk=2019.260um, leaf=10874.130um, total=12893.390um
[03/23 22:41:18   4973s]     hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3245.600um, total=4407.600um
[03/23 22:41:18   4973s]   Clock DAG net violations PRO initial state:
[03/23 22:41:18   4973s]     Remaining Transition : {count=18, worst=[0.178ns, 0.074ns, 0.066ns, 0.064ns, 0.049ns, 0.034ns, 0.029ns, 0.026ns, 0.021ns, 0.015ns, ...]} avg=0.034ns sd=0.043ns sum=0.612ns
[03/23 22:41:18   4973s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/23 22:41:18   4973s]     Trunk : target=0.100ns count=12 avg=0.092ns sd=0.032ns min=0.047ns max=0.174ns {1 <= 0.060ns, 3 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:41:18   4973s]     Leaf  : target=0.100ns count=19 avg=0.124ns sd=0.046ns min=0.044ns max=0.278ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {2 <= 0.105ns, 5 <= 0.110ns, 2 <= 0.120ns, 4 <= 0.150ns, 3 > 0.150ns}
[03/23 22:41:18   4973s]   Clock DAG library cell distribution PRO initial state {count}:
[03/23 22:41:18   4973s]      Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:41:18   4973s]   Clock DAG hash PRO initial state: 5597423319973863711 1636602031517926114
[03/23 22:41:18   4973s]   CTS services accumulated run-time stats PRO initial state:
[03/23 22:41:18   4973s]     delay calculator: calls=48609, total_wall_time=1.468s, mean_wall_time=0.030ms
[03/23 22:41:18   4973s]     legalizer: calls=3366, total_wall_time=0.086s, mean_wall_time=0.025ms
[03/23 22:41:18   4973s]     steiner router: calls=41656, total_wall_time=4.050s, mean_wall_time=0.097ms
[03/23 22:41:18   4973s]   Primary reporting skew groups PRO initial state:
[03/23 22:41:18   4973s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:41:18   4973s]         min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:41:18   4973s]         max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/CK
[03/23 22:41:18   4973s]   Skew group summary PRO initial state:
[03/23 22:41:18   4973s]     skew_group clk/typConstraintMode: insertion delay [min=0.408, max=0.579, avg=0.476, sd=0.017], skew [0.171 vs 0.100*], 99.2% {0.439, 0.539} (wid=0.179 ws=0.096) (gid=0.400 gs=0.077)
[03/23 22:41:18   4973s]   Recomputing CTS skew targets...
[03/23 22:41:18   4973s]   Resolving skew group constraints...
[03/23 22:41:18   4974s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 22:41:18   4974s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.579ns.
[03/23 22:41:18   4974s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 22:41:18   4974s]     
[03/23 22:41:18   4974s]     Slackened skew group targets:
[03/23 22:41:18   4974s]     
[03/23 22:41:18   4974s]     ---------------------------------------------------------------------
[03/23 22:41:18   4974s]     Skew group               Desired    Slackened    Desired    Slackened
[03/23 22:41:18   4974s]                              Target     Target       Target     Target
[03/23 22:41:18   4974s]                              Max ID     Max ID       Skew       Skew
[03/23 22:41:18   4974s]     ---------------------------------------------------------------------
[03/23 22:41:18   4974s]     clk/typConstraintMode     0.150       0.579         -           -
[03/23 22:41:18   4974s]     ---------------------------------------------------------------------
[03/23 22:41:18   4974s]     
[03/23 22:41:18   4974s]     
[03/23 22:41:18   4974s]   Resolving skew group constraints done.
[03/23 22:41:18   4974s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 22:41:18   4974s]   PRO Fixing DRVs...
[03/23 22:41:18   4974s]     Clock DAG hash before 'PRO Fixing DRVs': 5597423319973863711 1636602031517926114
[03/23 22:41:18   4974s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/23 22:41:18   4974s]       delay calculator: calls=48649, total_wall_time=1.469s, mean_wall_time=0.030ms
[03/23 22:41:18   4974s]       legalizer: calls=3366, total_wall_time=0.086s, mean_wall_time=0.025ms
[03/23 22:41:18   4974s]       steiner router: calls=41696, total_wall_time=4.050s, mean_wall_time=0.097ms
[03/23 22:41:18   4974s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 22:41:18   4974s]     CCOpt-PRO: considered: 31, tested: 31, violation detected: 18, violation ignored (due to small violation): 0, cannot run: 0, attempted: 18, unsuccessful: 0, sized: 0
[03/23 22:41:18   4974s]     
[03/23 22:41:18   4974s]     PRO Statistics: Fix DRVs (cell sizing):
[03/23 22:41:18   4974s]     =======================================
[03/23 22:41:18   4974s]     
[03/23 22:41:18   4974s]     Cell changes by Net Type:
[03/23 22:41:18   4974s]     
[03/23 22:41:18   4974s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4974s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 22:41:18   4974s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4974s]     top                0                    0           0            0                    0                  0
[03/23 22:41:18   4974s]     trunk              2 [11.1%]            0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 22:41:18   4974s]     leaf              16 [88.9%]            0           0            0                    0 (0.0%)          16 (100.0%)
[03/23 22:41:18   4974s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4974s]     Total             18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
[03/23 22:41:18   4974s]     -------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4974s]     
[03/23 22:41:18   4974s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 18, Area change: 0.000um^2 (0.000%)
[03/23 22:41:18   4974s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 22:41:18   4974s]     
[03/23 22:41:18   4974s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/23 22:41:18   4974s]       cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:41:18   4974s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:41:18   4974s]       misc counts      : r=1, pp=0
[03/23 22:41:18   4974s]       cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:41:18   4974s]       cell capacitance : b=0.000pF, i=0.770pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.770pF
[03/23 22:41:18   4974s]       sink capacitance : total=1.243pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[03/23 22:41:18   4974s]       wire capacitance : top=0.000pF, trunk=0.517pF, leaf=2.669pF, total=3.185pF
[03/23 22:41:18   4974s]       wire lengths     : top=0.000um, trunk=2019.260um, leaf=10874.130um, total=12893.390um
[03/23 22:41:18   4974s]       hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3245.600um, total=4407.600um
[03/23 22:41:18   4974s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/23 22:41:18   4974s]       Remaining Transition : {count=18, worst=[0.178ns, 0.074ns, 0.066ns, 0.064ns, 0.049ns, 0.034ns, 0.029ns, 0.026ns, 0.021ns, 0.015ns, ...]} avg=0.034ns sd=0.043ns sum=0.612ns
[03/23 22:41:18   4974s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/23 22:41:18   4974s]       Trunk : target=0.100ns count=12 avg=0.092ns sd=0.032ns min=0.047ns max=0.174ns {1 <= 0.060ns, 3 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:41:18   4974s]       Leaf  : target=0.100ns count=19 avg=0.124ns sd=0.046ns min=0.044ns max=0.278ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {2 <= 0.105ns, 5 <= 0.110ns, 2 <= 0.120ns, 4 <= 0.150ns, 3 > 0.150ns}
[03/23 22:41:18   4974s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/23 22:41:18   4974s]        Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:41:18   4974s]     Clock DAG hash after 'PRO Fixing DRVs': 5597423319973863711 1636602031517926114
[03/23 22:41:18   4974s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/23 22:41:18   4974s]       delay calculator: calls=49179, total_wall_time=1.495s, mean_wall_time=0.030ms
[03/23 22:41:18   4974s]       legalizer: calls=3412, total_wall_time=0.087s, mean_wall_time=0.026ms
[03/23 22:41:18   4974s]       steiner router: calls=41984, total_wall_time=4.052s, mean_wall_time=0.097ms
[03/23 22:41:18   4974s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/23 22:41:18   4974s]       skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:41:18   4974s]           min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:41:18   4974s]           max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/CK
[03/23 22:41:18   4974s]     Skew group summary after 'PRO Fixing DRVs':
[03/23 22:41:18   4974s]       skew_group clk/typConstraintMode: insertion delay [min=0.408, max=0.579], skew [0.171 vs 0.100*]
[03/23 22:41:18   4974s]     Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 22:41:18   4974s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 22:41:18   4974s]   
[03/23 22:41:18   4974s]   Slew Diagnostics: After DRV fixing
[03/23 22:41:18   4974s]   ==================================
[03/23 22:41:18   4974s]   
[03/23 22:41:18   4974s]   Global Causes:
[03/23 22:41:18   4974s]   
[03/23 22:41:18   4974s]   -------------------------------------
[03/23 22:41:18   4974s]   Cause
[03/23 22:41:18   4974s]   -------------------------------------
[03/23 22:41:18   4974s]   DRV fixing with buffering is disabled
[03/23 22:41:18   4974s]   -------------------------------------
[03/23 22:41:18   4974s]   
[03/23 22:41:18   4974s]   Top 5 overslews:
[03/23 22:41:18   4974s]   
[03/23 22:41:18   4974s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4974s]   Overslew    Causes                                        Driving Pin
[03/23 22:41:18   4974s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4974s]   0.178ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00007/Y
[03/23 22:41:18   4974s]   0.074ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00025/Y
[03/23 22:41:18   4974s]   0.066ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00003/Y
[03/23 22:41:18   4974s]   0.064ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 22:41:18   4974s]   0.049ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/CTS_ccl_a_inv_00013/Y
[03/23 22:41:18   4974s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 22:41:18   4974s]   
[03/23 22:41:18   4974s]   Slew diagnostics counts from the 18 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 22:41:18   4974s]   
[03/23 22:41:18   4974s]   ------------------------------------------
[03/23 22:41:18   4974s]   Cause                           Occurences
[03/23 22:41:18   4974s]   ------------------------------------------
[03/23 22:41:18   4974s]   Inst already optimally sized        18
[03/23 22:41:18   4974s]   ------------------------------------------
[03/23 22:41:18   4974s]   
[03/23 22:41:18   4974s]   Violation diagnostics counts from the 18 nodes that have violations:
[03/23 22:41:18   4974s]   
[03/23 22:41:18   4974s]   ------------------------------------------
[03/23 22:41:18   4974s]   Cause                           Occurences
[03/23 22:41:18   4974s]   ------------------------------------------
[03/23 22:41:18   4974s]   Inst already optimally sized        18
[03/23 22:41:18   4974s]   ------------------------------------------
[03/23 22:41:18   4974s]   
[03/23 22:41:18   4974s]   Reconnecting optimized routes...
[03/23 22:41:18   4974s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:41:18   4974s]   Set dirty flag on 0 instances, 0 nets
[03/23 22:41:18   4974s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 22:41:18   4974s] End AAE Lib Interpolated Model. (MEM=4983.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:18   4974s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 22:41:18   4974s]   Clock DAG stats PRO final:
[03/23 22:41:18   4974s]     cell counts      : b=0, i=30, icg=0, dcg=0, l=0, total=30
[03/23 22:41:18   4974s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 22:41:18   4974s]     misc counts      : r=1, pp=0
[03/23 22:41:18   4974s]     cell areas       : b=0.000um^2, i=558.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=558.720um^2
[03/23 22:41:18   4974s]     cell capacitance : b=0.000pF, i=0.770pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.770pF
[03/23 22:41:18   4974s]     sink capacitance : total=1.243pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
[03/23 22:41:18   4974s]     wire capacitance : top=0.000pF, trunk=0.517pF, leaf=2.669pF, total=3.185pF
[03/23 22:41:18   4974s]     wire lengths     : top=0.000um, trunk=2019.260um, leaf=10874.130um, total=12893.390um
[03/23 22:41:18   4974s]     hp wire lengths  : top=0.000um, trunk=1162.000um, leaf=3245.600um, total=4407.600um
[03/23 22:41:18   4974s]   Clock DAG net violations PRO final:
[03/23 22:41:18   4974s]     Remaining Transition : {count=18, worst=[0.178ns, 0.074ns, 0.066ns, 0.064ns, 0.049ns, 0.034ns, 0.029ns, 0.026ns, 0.021ns, 0.015ns, ...]} avg=0.034ns sd=0.043ns sum=0.612ns
[03/23 22:41:18   4974s]   Clock DAG primary half-corner transition distribution PRO final:
[03/23 22:41:18   4974s]     Trunk : target=0.100ns count=12 avg=0.092ns sd=0.032ns min=0.047ns max=0.174ns {1 <= 0.060ns, 3 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 22:41:18   4974s]     Leaf  : target=0.100ns count=19 avg=0.124ns sd=0.046ns min=0.044ns max=0.278ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {2 <= 0.105ns, 5 <= 0.110ns, 2 <= 0.120ns, 4 <= 0.150ns, 3 > 0.150ns}
[03/23 22:41:18   4974s]   Clock DAG library cell distribution PRO final {count}:
[03/23 22:41:18   4974s]      Invs: CLKINVX20TR: 23 CLKINVX16TR: 4 CLKINVX8TR: 2 CLKINVX4TR: 1 
[03/23 22:41:18   4974s]   Clock DAG hash PRO final: 5597423319973863711 1636602031517926114
[03/23 22:41:18   4974s]   CTS services accumulated run-time stats PRO final:
[03/23 22:41:18   4974s]     delay calculator: calls=49210, total_wall_time=1.498s, mean_wall_time=0.030ms
[03/23 22:41:18   4974s]     legalizer: calls=3412, total_wall_time=0.087s, mean_wall_time=0.026ms
[03/23 22:41:18   4974s]     steiner router: calls=41984, total_wall_time=4.052s, mean_wall_time=0.097ms
[03/23 22:41:18   4974s]   Primary reporting skew groups PRO final:
[03/23 22:41:18   4974s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 22:41:18   4974s]         min path sink: accumulation0/clk_r_REG55_S3/CK
[03/23 22:41:18   4974s]         max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/CK
[03/23 22:41:18   4974s]   Skew group summary PRO final:
[03/23 22:41:18   4974s]     skew_group clk/typConstraintMode: insertion delay [min=0.408, max=0.579, avg=0.476, sd=0.017], skew [0.171 vs 0.100*], 99.2% {0.439, 0.539} (wid=0.179 ws=0.096) (gid=0.400 gs=0.077)
[03/23 22:41:18   4974s] PRO done.
[03/23 22:41:18   4974s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/23 22:41:18   4974s] numClockCells = 32, numClockCellsFixed = 0, numClockCellsRestored = 29, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 22:41:18   4974s] Net route status summary:
[03/23 22:41:18   4974s]   Clock:        31 (unrouted=0, trialRouted=0, noStatus=0, routed=31, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:41:18   4974s]   Non-clock:  3188 (unrouted=2, trialRouted=0, noStatus=0, routed=3186, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 22:41:18   4974s] Updating delays...
[03/23 22:41:18   4974s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:18   4974s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:18   4974s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:18   4974s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:18   4974s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:18   4974s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:18   4974s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:18   4974s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:18   4974s] Dumping Information for Job ...
[03/23 22:41:18   4974s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:41:18   4974s] Updating delays done.
[03/23 22:41:18   4974s] PRO done. (took cpu=0:00:01.7 real=0:00:01.4)
[03/23 22:41:18   4974s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 22:41:18   4974s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5492.3M, EPOCH TIME: 1679625678.578923
[03/23 22:41:18   4974s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 22:41:18   4974s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:18   4974s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:18   4974s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:18   4974s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.038, REAL:0.025, MEM:5004.0M, EPOCH TIME: 1679625678.603866
[03/23 22:41:18   4974s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:41:18   4974s] *** ClockDrv #1 [finish] (optDesign #7) : cpu/real = 0:00:01.8/0:00:01.5 (1.2), totSession cpu/real = 1:22:54.6/0:38:33.3 (2.2), mem = 4996.0M
[03/23 22:41:18   4974s] 
[03/23 22:41:18   4974s] =============================================================================================
[03/23 22:41:18   4974s]  Step TAT Report : ClockDrv #1 / optDesign #7                                   21.14-s109_1
[03/23 22:41:18   4974s] =============================================================================================
[03/23 22:41:18   4974s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:41:18   4974s] ---------------------------------------------------------------------------------------------
[03/23 22:41:18   4974s] [ OptimizationStep       ]      1   0:00:01.5  (  98.0 % )     0:00:01.5 /  0:00:01.8    1.2
[03/23 22:41:18   4974s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    2.1
[03/23 22:41:18   4974s] [ IncrDelayCalc          ]      7   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    2.9
[03/23 22:41:18   4974s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:18   4974s] ---------------------------------------------------------------------------------------------
[03/23 22:41:18   4974s]  ClockDrv #1 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.8    1.2
[03/23 22:41:18   4974s] ---------------------------------------------------------------------------------------------
[03/23 22:41:18   4974s] 
[03/23 22:41:18   4974s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:41:18   4974s] **INFO: Start fixing DRV (Mem = 4691.78M) ...
[03/23 22:41:18   4974s] Begin: GigaOpt DRV Optimization
[03/23 22:41:18   4974s] Glitch fixing enabled
[03/23 22:41:18   4974s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/23 22:41:18   4974s] *** DrvOpt #1 [begin] (optDesign #7) : totSession cpu/real = 1:22:54.7/0:38:33.3 (2.2), mem = 4691.8M
[03/23 22:41:18   4974s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:41:18   4974s] End AAE Lib Interpolated Model. (MEM=4691.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:18   4974s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.40
[03/23 22:41:18   4974s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:41:18   4974s] ### Creating PhyDesignMc. totSessionCpu=1:22:55 mem=4691.8M
[03/23 22:41:18   4974s] OPERPROF: Starting DPlace-Init at level 1, MEM:4691.8M, EPOCH TIME: 1679625678.716945
[03/23 22:41:18   4974s] Processing tracks to init pin-track alignment.
[03/23 22:41:18   4974s] z: 2, totalTracks: 1
[03/23 22:41:18   4974s] z: 4, totalTracks: 1
[03/23 22:41:18   4974s] z: 6, totalTracks: 1
[03/23 22:41:18   4974s] z: 8, totalTracks: 1
[03/23 22:41:18   4974s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:41:18   4974s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4691.8M, EPOCH TIME: 1679625678.722406
[03/23 22:41:18   4974s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:18   4974s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:18   4974s] 
[03/23 22:41:18   4974s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:18   4974s] 
[03/23 22:41:18   4974s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:41:18   4974s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:4660.8M, EPOCH TIME: 1679625678.748262
[03/23 22:41:18   4974s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4660.8M, EPOCH TIME: 1679625678.748406
[03/23 22:41:18   4974s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4660.8M, EPOCH TIME: 1679625678.751605
[03/23 22:41:18   4974s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4660.8MB).
[03/23 22:41:18   4974s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:4660.8M, EPOCH TIME: 1679625678.752606
[03/23 22:41:18   4974s] TotalInstCnt at PhyDesignMc Initialization: 3150
[03/23 22:41:18   4974s] ### Creating PhyDesignMc, finished. totSessionCpu=1:22:55 mem=4660.8M
[03/23 22:41:18   4974s] #optDebug: Start CG creation (mem=4660.8M)
[03/23 22:41:18   4974s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 22:41:18   4974s] (cpu=0:00:00.1, mem=4737.3M)
[03/23 22:41:18   4974s]  ...processing cgPrt (cpu=0:00:00.1, mem=4737.3M)
[03/23 22:41:18   4974s]  ...processing cgEgp (cpu=0:00:00.1, mem=4737.3M)
[03/23 22:41:18   4974s]  ...processing cgPbk (cpu=0:00:00.1, mem=4737.3M)
[03/23 22:41:18   4974s]  ...processing cgNrb(cpu=0:00:00.1, mem=4737.3M)
[03/23 22:41:18   4974s]  ...processing cgObs (cpu=0:00:00.1, mem=4737.3M)
[03/23 22:41:18   4974s]  ...processing cgCon (cpu=0:00:00.1, mem=4737.3M)
[03/23 22:41:18   4974s]  ...processing cgPdm (cpu=0:00:00.1, mem=4737.3M)
[03/23 22:41:18   4974s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4737.3M)
[03/23 22:41:18   4974s] ### Creating RouteCongInterface, started
[03/23 22:41:18   4974s] {MMLU 0 31 3217}
[03/23 22:41:18   4974s] ### Creating LA Mngr. totSessionCpu=1:22:55 mem=4737.3M
[03/23 22:41:18   4974s] ### Creating LA Mngr, finished. totSessionCpu=1:22:55 mem=4737.3M
[03/23 22:41:18   4974s] ### Creating RouteCongInterface, finished
[03/23 22:41:18   4974s] 
[03/23 22:41:18   4974s] Creating Lib Analyzer ...
[03/23 22:41:18   4974s] 
[03/23 22:41:18   4974s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:41:18   4974s] Summary for sequential cells identification: 
[03/23 22:41:18   4974s]   Identified SBFF number: 112
[03/23 22:41:18   4974s]   Identified MBFF number: 0
[03/23 22:41:18   4974s]   Identified SB Latch number: 0
[03/23 22:41:18   4974s]   Identified MB Latch number: 0
[03/23 22:41:18   4974s]   Not identified SBFF number: 8
[03/23 22:41:18   4974s]   Not identified MBFF number: 0
[03/23 22:41:18   4974s]   Not identified SB Latch number: 0
[03/23 22:41:18   4974s]   Not identified MB Latch number: 0
[03/23 22:41:18   4974s]   Number of sequential cells which are not FFs: 34
[03/23 22:41:18   4974s]  Visiting view : setupAnalysis
[03/23 22:41:18   4974s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:41:18   4974s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:41:18   4974s]  Visiting view : holdAnalysis
[03/23 22:41:18   4974s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:41:18   4974s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:41:18   4974s] TLC MultiMap info (StdDelay):
[03/23 22:41:18   4974s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:41:18   4974s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:41:18   4974s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:41:18   4974s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:41:18   4974s]  Setting StdDelay to: 22.7ps
[03/23 22:41:18   4974s] 
[03/23 22:41:18   4974s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:41:18   4974s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:41:18   4974s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:41:18   4974s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:41:18   4974s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:41:18   4974s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:41:18   4974s] 
[03/23 22:41:18   4974s] {RT rc-typ 0 4 4 0}
[03/23 22:41:19   4975s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:22:56 mem=4737.3M
[03/23 22:41:19   4975s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:22:56 mem=4737.3M
[03/23 22:41:19   4975s] Creating Lib Analyzer, finished. 
[03/23 22:41:19   4975s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/23 22:41:19   4975s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 22:41:19   4975s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 22:41:19   4975s] [GPS-DRV] maxDensity (design): 0.95
[03/23 22:41:19   4975s] [GPS-DRV] maxLocalDensity: 0.96
[03/23 22:41:19   4975s] [GPS-DRV] MaintainWNS: 1
[03/23 22:41:19   4975s] [GPS-DRV] All active and enabled setup views
[03/23 22:41:19   4975s] [GPS-DRV]     setupAnalysis
[03/23 22:41:19   4975s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:41:19   4975s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 22:41:19   4975s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 22:41:19   4975s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 22:41:19   4975s] [GPS-DRV] timing-driven DRV settings
[03/23 22:41:19   4975s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 22:41:19   4975s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4979.6M, EPOCH TIME: 1679625679.840245
[03/23 22:41:19   4975s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4979.6M, EPOCH TIME: 1679625679.840369
[03/23 22:41:19   4975s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:41:19   4975s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:41:19   4975s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:41:19   4975s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 22:41:19   4975s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:41:19   4975s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 22:41:19   4975s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:41:19   4975s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:41:19   4976s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:41:19   4976s] Info: violation cost 3.073386 (cap = 0.632427, tran = 2.258559, len = 0.182400, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:41:20   4976s] |     2|     4|    -0.92|     3|     3|    -0.07|     0|     0|     1|     1|     0|     0|    -1.19|   -18.19|       0|       0|       0| 34.58%|          |         |
[03/23 22:41:20   4976s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U34, Cell type : XNOR2X4TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 1.8621 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:20   4976s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U34, Cell type : XNOR2X4TR, Arc : B^->Y^ because it's outside the characterized table range. The actual slew is 1.8621 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:20   4976s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U188, Cell type : NAND2X8TR, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 3.4836 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:20   4976s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U188, Cell type : NAND2X8TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 1.3725 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:20   4976s] Dumping Information for Job 1 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U188, Cell type : NAND2X8TR, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 3.4836 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U188, Cell type : NAND2X8TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 1.3725 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:41:20   4976s] Dumping Information for Job 2 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U34, Cell type : XNOR2X4TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 1.8621 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U34, Cell type : XNOR2X4TR, Arc : B^->Y^ because it's outside the characterized table range. The actual slew is 1.8621 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 22:41:20   4976s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC91_n60, Cell type : BUFX20TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:20   4976s] Dumping Information for Job ...
[03/23 22:41:20   4976s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC91_n60, Cell type : BUFX20TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:41:20   4976s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_wrb__1_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:20   4976s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_wrb__1_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:20   4976s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_wrb__1_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:20   4976s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_wrb__1_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:20   4976s] Dumping Information for Job ...
[03/23 22:41:20   4976s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_wrb__1_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_wrb__1_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_wrb__1_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_wrb__1_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:41:20   4976s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:41:20   4976s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:41:20   4976s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:41:20   4976s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.30|   -17.44|       2|       2|       3| 34.62%| 0:00:00.0|  5177.2M|
[03/23 22:41:20   4976s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 22:41:20   4976s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 22:41:20   4976s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:41:20   4976s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.30|   -17.44|       0|       0|       0| 34.62%| 0:00:00.0|  5177.2M|
[03/23 22:41:20   4976s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:41:20   4976s] 
[03/23 22:41:20   4976s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=5177.2M) ***
[03/23 22:41:20   4976s] 
[03/23 22:41:20   4976s] Begin: glitch net info
[03/23 22:41:20   4976s] glitch slack range: number of glitch nets
[03/23 22:41:20   4976s] glitch slack < -0.32 : 0
[03/23 22:41:20   4976s] -0.32 < glitch slack < -0.28 : 0
[03/23 22:41:20   4976s] -0.28 < glitch slack < -0.24 : 0
[03/23 22:41:20   4976s] -0.24 < glitch slack < -0.2 : 0
[03/23 22:41:20   4976s] -0.2 < glitch slack < -0.16 : 0
[03/23 22:41:20   4976s] -0.16 < glitch slack < -0.12 : 0
[03/23 22:41:20   4976s] -0.12 < glitch slack < -0.08 : 0
[03/23 22:41:20   4976s] -0.08 < glitch slack < -0.04 : 0
[03/23 22:41:20   4976s] -0.04 < glitch slack : 0
[03/23 22:41:20   4976s] End: glitch net info
[03/23 22:41:20   4976s] Total-nets :: 3221, Stn-nets :: 7, ratio :: 0.217324 %, Total-len 341138, Stn-len 2779.74
[03/23 22:41:20   4976s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5015.9M, EPOCH TIME: 1679625680.357943
[03/23 22:41:20   4976s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3154).
[03/23 22:41:20   4976s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:20   4976s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:20   4976s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:20   4976s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.044, REAL:0.029, MEM:4734.6M, EPOCH TIME: 1679625680.386956
[03/23 22:41:20   4976s] TotalInstCnt at PhyDesignMc Destruction: 3154
[03/23 22:41:20   4976s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.40
[03/23 22:41:20   4976s] *** DrvOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:02.1/0:00:01.7 (1.2), totSession cpu/real = 1:22:56.8/0:38:35.0 (2.1), mem = 4734.6M
[03/23 22:41:20   4976s] 
[03/23 22:41:20   4976s] =============================================================================================
[03/23 22:41:20   4976s]  Step TAT Report : DrvOpt #1 / optDesign #7                                     21.14-s109_1
[03/23 22:41:20   4976s] =============================================================================================
[03/23 22:41:20   4976s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:41:20   4976s] ---------------------------------------------------------------------------------------------
[03/23 22:41:20   4976s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    1.8
[03/23 22:41:20   4976s] [ CellServerInit         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 22:41:20   4976s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  40.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:41:20   4976s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:20   4976s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 22:41:20   4976s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:20   4976s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:41:20   4976s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:41:20   4976s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.8    1.8
[03/23 22:41:20   4976s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.4    2.6
[03/23 22:41:20   4976s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:20   4976s] [ OptEval                ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.3    3.0
[03/23 22:41:20   4976s] [ OptCommit              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:20   4976s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 22:41:20   4976s] [ IncrDelayCalc          ]      8   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    2.7
[03/23 22:41:20   4976s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 22:41:20   4976s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    3.5
[03/23 22:41:20   4976s] [ DrvComputeSummary      ]      3   0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 22:41:20   4976s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:20   4976s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:41:20   4976s] [ MISC                   ]          0:00:00.3  (  18.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:41:20   4976s] ---------------------------------------------------------------------------------------------
[03/23 22:41:20   4976s]  DrvOpt #1 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:02.1    1.2
[03/23 22:41:20   4976s] ---------------------------------------------------------------------------------------------
[03/23 22:41:20   4976s] 
[03/23 22:41:20   4976s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:41:20   4976s] End: GigaOpt DRV Optimization
[03/23 22:41:20   4976s] **optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 3314.1M, totSessionCpu=1:22:57 **
[03/23 22:41:20   4976s] *info:
[03/23 22:41:20   4976s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 4734.64M).
[03/23 22:41:20   4976s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4734.6M, EPOCH TIME: 1679625680.395008
[03/23 22:41:20   4976s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:20   4976s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:20   4976s] 
[03/23 22:41:20   4976s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:20   4976s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.022, MEM:4727.4M, EPOCH TIME: 1679625680.417348
[03/23 22:41:20   4976s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:20   4976s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:20   4977s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.03min mem=4734.6M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.302  | -1.302  | -0.479  |
|           TNS (ns):| -17.443 | -15.027 | -2.510  |
|    Violating Paths:|   54    |   44    |   13    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4915.8M, EPOCH TIME: 1679625680.594255
[03/23 22:41:20   4977s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:20   4977s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:20   4977s] 
[03/23 22:41:20   4977s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:20   4977s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.025, MEM:4917.3M, EPOCH TIME: 1679625680.619398
[03/23 22:41:20   4977s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:20   4977s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:20   4977s] Density: 34.619%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 3313.3M, totSessionCpu=1:22:57 **
[03/23 22:41:20   4977s]   DRV Snapshot: (REF)
[03/23 22:41:20   4977s]          Tran DRV: 0 (0)
[03/23 22:41:20   4977s]           Cap DRV: 0 (0)
[03/23 22:41:20   4977s]        Fanout DRV: 0 (18)
[03/23 22:41:20   4977s]            Glitch: 0 (0)
[03/23 22:41:20   4977s] *** Timing NOT met, worst failing slack is -1.302
[03/23 22:41:20   4977s] *** Check timing (0:00:00.0)
[03/23 22:41:20   4977s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:41:20   4977s] Deleting Lib Analyzer.
[03/23 22:41:20   4977s] Begin: GigaOpt Optimization in WNS mode
[03/23 22:41:20   4977s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/23 22:41:20   4977s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:41:20   4977s] End AAE Lib Interpolated Model. (MEM=4859.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:20   4977s] *** WnsOpt #1 [begin] (optDesign #7) : totSession cpu/real = 1:22:57.2/0:38:35.4 (2.1), mem = 4859.4M
[03/23 22:41:20   4977s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.41
[03/23 22:41:20   4977s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:41:20   4977s] ### Creating PhyDesignMc. totSessionCpu=1:22:57 mem=4859.4M
[03/23 22:41:20   4977s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:41:20   4977s] OPERPROF: Starting DPlace-Init at level 1, MEM:4859.4M, EPOCH TIME: 1679625680.710234
[03/23 22:41:20   4977s] Processing tracks to init pin-track alignment.
[03/23 22:41:20   4977s] z: 2, totalTracks: 1
[03/23 22:41:20   4977s] z: 4, totalTracks: 1
[03/23 22:41:20   4977s] z: 6, totalTracks: 1
[03/23 22:41:20   4977s] z: 8, totalTracks: 1
[03/23 22:41:20   4977s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:41:20   4977s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4859.4M, EPOCH TIME: 1679625680.715500
[03/23 22:41:20   4977s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:20   4977s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:20   4977s] 
[03/23 22:41:20   4977s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:20   4977s] 
[03/23 22:41:20   4977s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:41:20   4977s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.025, MEM:4860.8M, EPOCH TIME: 1679625680.740580
[03/23 22:41:20   4977s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4860.8M, EPOCH TIME: 1679625680.740716
[03/23 22:41:20   4977s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:4860.8M, EPOCH TIME: 1679625680.744577
[03/23 22:41:20   4977s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4860.8MB).
[03/23 22:41:20   4977s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.035, MEM:4860.8M, EPOCH TIME: 1679625680.745695
[03/23 22:41:20   4977s] TotalInstCnt at PhyDesignMc Initialization: 3154
[03/23 22:41:20   4977s] ### Creating PhyDesignMc, finished. totSessionCpu=1:22:57 mem=4860.8M
[03/23 22:41:20   4977s] ### Creating RouteCongInterface, started
[03/23 22:41:20   4977s] ### Creating RouteCongInterface, finished
[03/23 22:41:20   4977s] 
[03/23 22:41:20   4977s] Creating Lib Analyzer ...
[03/23 22:41:20   4977s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:41:20   4977s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:41:20   4977s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:41:20   4977s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:41:20   4977s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:41:20   4977s] 
[03/23 22:41:20   4977s] {RT rc-typ 0 4 4 0}
[03/23 22:41:21   4977s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:22:58 mem=4860.8M
[03/23 22:41:21   4977s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:22:58 mem=4860.8M
[03/23 22:41:21   4977s] Creating Lib Analyzer, finished. 
[03/23 22:41:21   4978s] *info: 31 clock nets excluded
[03/23 22:41:21   4978s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.10
[03/23 22:41:21   4978s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 22:41:21   4978s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:41:21   4978s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:41:21   4978s] ** GigaOpt Optimizer WNS Slack -1.302 TNS Slack -17.443 Density 34.62
[03/23 22:41:21   4978s] Optimizer WNS Pass 0
[03/23 22:41:21   4978s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.478| -2.510|
|reg2reg   |-1.302|-15.027|
|HEPG      |-1.302|-15.027|
|All Paths |-1.302|-17.443|
+----------+------+-------+

[03/23 22:41:21   4978s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5020.6M, EPOCH TIME: 1679625681.983127
[03/23 22:41:21   4978s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5020.6M, EPOCH TIME: 1679625681.983233
[03/23 22:41:21   4978s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:41:22   4978s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:41:22   4978s] Active Path Group: reg2reg  
[03/23 22:41:22   4978s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:22   4978s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:41:22   4978s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:22   4978s] |  -1.302|   -1.302| -15.027|  -17.443|   34.62%|   0:00:00.0| 5020.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:22   4978s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:22   4978s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:22   4978s] |  -1.159|   -1.159| -13.883|  -16.299|   34.62%|   0:00:00.0| 5193.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:22   4978s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U8, Cell type : AO22X2TR, Arc : A1v->Yv because it's outside the characterized table range. The actual slew is 0.0257 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:41:22   4978s] |  -1.097|   -1.097| -13.493|  -15.910|   34.63%|   0:00:00.0| 5196.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:22   4978s] |  -1.074|   -1.074| -13.283|  -15.700|   34.63%|   0:00:00.0| 5196.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:22   4979s] |  -1.049|   -1.049| -13.096|  -15.512|   34.63%|   0:00:00.0| 5196.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:22   4979s] |  -0.986|   -0.986| -12.615|  -15.031|   34.64%|   0:00:00.0| 5233.2M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:22   4982s] |  -0.973|   -0.973| -12.677|  -15.093|   34.64%|   0:00:00.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:23   4984s] |  -0.965|   -0.965| -12.559|  -14.976|   34.64%|   0:00:01.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:24   4985s] |  -0.959|   -0.959| -12.585|  -15.001|   34.64%|   0:00:01.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:24   4986s] |  -0.954|   -0.954| -12.533|  -14.949|   34.64%|   0:00:00.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:24   4988s] |  -0.945|   -0.945| -12.428|  -14.844|   34.64%|   0:00:00.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:25   4990s] |  -0.939|   -0.939| -12.426|  -14.842|   34.63%|   0:00:01.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:25   4992s] |  -0.922|   -0.922| -12.286|  -14.702|   34.63%|   0:00:00.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:26   4994s] |  -0.914|   -0.914| -12.234|  -14.650|   34.63%|   0:00:01.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:26   4997s] |  -0.908|   -0.908| -12.177|  -14.593|   34.62%|   0:00:00.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:27   4998s] |  -0.896|   -0.896| -12.085|  -14.501|   34.62%|   0:00:01.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:27   5001s] |  -0.895|   -0.895| -12.077|  -14.493|   34.62%|   0:00:00.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:28   5003s] |  -0.896|   -0.896| -12.076|  -14.493|   34.63%|   0:00:01.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:29   5005s] |  -0.895|   -0.895| -12.076|  -14.493|   34.63%|   0:00:01.0| 5237.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:29   5005s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:29   5005s] 
[03/23 22:41:29   5005s] *** Finish Core Optimize Step (cpu=0:00:26.8 real=0:00:07.0 mem=5237.8M) ***
[03/23 22:41:29   5005s] Active Path Group: default 
[03/23 22:41:29   5005s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:29   5005s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:41:29   5005s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:29   5005s] |  -0.478|   -0.895|  -2.510|  -14.493|   34.63%|   0:00:00.0| 5237.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:29   5005s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:29   5007s] |  -0.387|   -0.896|  -1.841|  -13.824|   34.64%|   0:00:00.0| 5237.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:29   5007s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:30   5010s] |  -0.374|   -0.896|  -1.904|  -13.887|   34.63%|   0:00:01.0| 5256.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:30   5010s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:30   5010s] |  -0.368|   -0.896|  -1.718|  -13.701|   34.63%|   0:00:00.0| 5256.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:30   5010s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:31   5012s] |  -0.346|   -0.896|  -1.653|  -13.635|   34.65%|   0:00:01.0| 5256.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:31   5012s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:31   5016s] |  -0.340|   -0.896|  -1.604|  -13.587|   34.65%|   0:00:00.0| 5259.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:31   5016s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:32   5019s] |  -0.334|   -0.896|  -1.599|  -13.581|   34.65%|   0:00:01.0| 5260.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:32   5019s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:33   5023s] |  -0.331|   -0.896|  -1.575|  -13.558|   34.65%|   0:00:01.0| 5262.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:33   5023s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:33   5025s] |  -0.317|   -0.896|  -1.564|  -13.547|   34.65%|   0:00:00.0| 5262.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:33   5025s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:34   5029s] |  -0.313|   -0.896|  -1.559|  -13.542|   34.65%|   0:00:01.0| 5262.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:34   5029s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:35   5032s] |  -0.310|   -0.896|  -1.513|  -13.495|   34.65%|   0:00:01.0| 5262.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:35   5032s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:35   5034s] |  -0.307|   -0.896|  -1.507|  -13.489|   34.65%|   0:00:00.0| 5262.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:35   5034s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:36   5035s] |  -0.305|   -0.896|  -1.503|  -13.486|   34.65%|   0:00:01.0| 5262.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:36   5035s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:37   5038s] |  -0.305|   -0.895|  -1.504|  -13.486|   34.65%|   0:00:01.0| 5263.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:37   5038s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:37   5038s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:37   5038s] 
[03/23 22:41:37   5038s] *** Finish Core Optimize Step (cpu=0:00:33.0 real=0:00:08.0 mem=5263.8M) ***
[03/23 22:41:37   5038s] 
[03/23 22:41:37   5038s] *** Finished Optimize Step Cumulative (cpu=0:00:59.9 real=0:00:15.0 mem=5263.8M) ***
[03/23 22:41:37   5038s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.305| -1.504|
|reg2reg   |-0.895|-12.065|
|HEPG      |-0.895|-12.065|
|All Paths |-0.895|-13.486|
+----------+------+-------+

[03/23 22:41:37   5038s] ** GigaOpt Optimizer WNS Slack -0.895 TNS Slack -13.486 Density 34.65
[03/23 22:41:37   5038s] Update Timing Windows (Threshold 0.023) ...
[03/23 22:41:37   5038s] Re Calculate Delays on 6 Nets
[03/23 22:41:37   5038s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.305| -1.502|
|reg2reg   |-0.895|-12.065|
|HEPG      |-0.895|-12.065|
|All Paths |-0.895|-13.485|
+----------+------+-------+

[03/23 22:41:37   5038s] 
[03/23 22:41:37   5038s] *** Finish Post Route Setup Fixing (cpu=0:01:00 real=0:00:16.0 mem=5263.8M) ***
[03/23 22:41:37   5038s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.10
[03/23 22:41:37   5038s] Total-nets :: 3225, Stn-nets :: 33, ratio :: 1.02326 %, Total-len 341180, Stn-len 9866.15
[03/23 22:41:37   5038s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5102.5M, EPOCH TIME: 1679625697.159097
[03/23 22:41:37   5038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3158).
[03/23 22:41:37   5038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:37   5038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:37   5038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:37   5038s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.055, REAL:0.041, MEM:4757.3M, EPOCH TIME: 1679625697.199928
[03/23 22:41:37   5038s] TotalInstCnt at PhyDesignMc Destruction: 3158
[03/23 22:41:37   5038s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.41
[03/23 22:41:37   5038s] *** WnsOpt #1 [finish] (optDesign #7) : cpu/real = 0:01:01.5/0:00:16.5 (3.7), totSession cpu/real = 1:23:58.7/0:38:51.8 (2.2), mem = 4757.3M
[03/23 22:41:37   5038s] 
[03/23 22:41:37   5038s] =============================================================================================
[03/23 22:41:37   5038s]  Step TAT Report : WnsOpt #1 / optDesign #7                                     21.14-s109_1
[03/23 22:41:37   5038s] =============================================================================================
[03/23 22:41:37   5038s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:41:37   5038s] ---------------------------------------------------------------------------------------------
[03/23 22:41:37   5038s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:41:37   5038s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   3.9 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 22:41:37   5038s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:37   5038s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 22:41:37   5038s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:37   5038s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:41:37   5038s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:37   5038s] [ TransformInit          ]      1   0:00:00.4  (   2.6 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 22:41:37   5038s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 22:41:37   5038s] [ OptimizationStep       ]      2   0:00:00.1  (   0.4 % )     0:00:15.1 /  0:00:59.9    4.0
[03/23 22:41:37   5038s] [ OptSingleIteration     ]     49   0:00:00.1  (   0.7 % )     0:00:15.0 /  0:00:59.8    4.0
[03/23 22:41:37   5038s] [ OptGetWeight           ]     49   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[03/23 22:41:37   5038s] [ OptEval                ]     49   0:00:14.2  (  86.0 % )     0:00:14.2 /  0:00:58.4    4.1
[03/23 22:41:37   5038s] [ OptCommit              ]     49   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.2
[03/23 22:41:37   5038s] [ PostCommitDelayUpdate  ]     50   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 22:41:37   5038s] [ IncrDelayCalc          ]    182   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.5
[03/23 22:41:37   5038s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 22:41:37   5038s] [ SetupOptGetWorkingSet  ]    141   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.5    2.5
[03/23 22:41:37   5038s] [ SetupOptGetActiveNode  ]    141   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:37   5038s] [ SetupOptSlackGraph     ]     49   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:37   5038s] [ IncrTimingUpdate       ]     52   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    2.0
[03/23 22:41:37   5038s] [ MISC                   ]          0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.3    1.8
[03/23 22:41:37   5038s] ---------------------------------------------------------------------------------------------
[03/23 22:41:37   5038s]  WnsOpt #1 TOTAL                    0:00:16.5  ( 100.0 % )     0:00:16.5 /  0:01:01.5    3.7
[03/23 22:41:37   5038s] ---------------------------------------------------------------------------------------------
[03/23 22:41:37   5038s] 
[03/23 22:41:37   5038s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:41:37   5038s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4757.3M, EPOCH TIME: 1679625697.202722
[03/23 22:41:37   5038s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4757.3M, EPOCH TIME: 1679625697.202816
[03/23 22:41:37   5038s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4757.3M, EPOCH TIME: 1679625697.202946
[03/23 22:41:37   5038s] Processing tracks to init pin-track alignment.
[03/23 22:41:37   5038s] z: 2, totalTracks: 1
[03/23 22:41:37   5038s] z: 4, totalTracks: 1
[03/23 22:41:37   5038s] z: 6, totalTracks: 1
[03/23 22:41:37   5038s] z: 8, totalTracks: 1
[03/23 22:41:37   5038s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:41:37   5038s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4757.3M, EPOCH TIME: 1679625697.207657
[03/23 22:41:37   5038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:37   5038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:37   5038s] 
[03/23 22:41:37   5038s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:37   5038s] 
[03/23 22:41:37   5038s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:41:37   5038s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:4750.0M, EPOCH TIME: 1679625697.226164
[03/23 22:41:37   5038s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4750.0M, EPOCH TIME: 1679625697.226272
[03/23 22:41:37   5038s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.003, MEM:4750.0M, EPOCH TIME: 1679625697.229401
[03/23 22:41:37   5038s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4750.0MB).
[03/23 22:41:37   5038s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.029, REAL:0.027, MEM:4750.0M, EPOCH TIME: 1679625697.230046
[03/23 22:41:37   5038s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.029, REAL:0.027, MEM:4750.0M, EPOCH TIME: 1679625697.230103
[03/23 22:41:37   5038s] TDRefine: refinePlace mode is spiral
[03/23 22:41:37   5038s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.26
[03/23 22:41:37   5038s] OPERPROF:   Starting RefinePlace at level 2, MEM:4750.0M, EPOCH TIME: 1679625697.230194
[03/23 22:41:37   5038s] *** Starting refinePlace (1:23:59 mem=4750.0M) ***
[03/23 22:41:37   5038s] Total net bbox length = 1.472e+05 (3.918e+04 1.081e+05) (ext = 3.740e+03)
[03/23 22:41:37   5038s] 
[03/23 22:41:37   5038s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:37   5038s] (I)      Default pattern map key = PE_top_default.
[03/23 22:41:37   5038s] (I)      Default pattern map key = PE_top_default.
[03/23 22:41:37   5038s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4750.0M, EPOCH TIME: 1679625697.236265
[03/23 22:41:37   5038s] Starting refinePlace ...
[03/23 22:41:37   5038s] (I)      Default pattern map key = PE_top_default.
[03/23 22:41:37   5038s] One DDP V2 for no tweak run.
[03/23 22:41:37   5038s] (I)      Default pattern map key = PE_top_default.
[03/23 22:41:37   5038s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4814.0M, EPOCH TIME: 1679625697.250200
[03/23 22:41:37   5038s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:41:37   5038s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4814.0M, EPOCH TIME: 1679625697.250369
[03/23 22:41:37   5038s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4814.0M, EPOCH TIME: 1679625697.250558
[03/23 22:41:37   5038s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4814.0M, EPOCH TIME: 1679625697.250655
[03/23 22:41:37   5038s] DDP markSite nrRow 135 nrJob 135
[03/23 22:41:37   5038s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4814.0M, EPOCH TIME: 1679625697.250923
[03/23 22:41:37   5038s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4814.0M, EPOCH TIME: 1679625697.251018
[03/23 22:41:37   5038s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:41:37   5038s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4750.0MB) @(1:23:59 - 1:23:59).
[03/23 22:41:37   5038s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:41:37   5038s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:41:37   5038s] 
[03/23 22:41:37   5038s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:41:37   5038s] Move report: legalization moves 17 insts, mean move: 3.32 um, max move: 8.00 um spiral
[03/23 22:41:37   5038s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/POSTROUTEFE_PSBC409_n66): (201.80, 154.60) --> (193.80, 154.60)
[03/23 22:41:37   5038s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:41:37   5038s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:41:37   5038s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4762.2MB) @(1:23:59 - 1:23:59).
[03/23 22:41:37   5038s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:41:37   5038s] Move report: Detail placement moves 17 insts, mean move: 3.32 um, max move: 8.00 um 
[03/23 22:41:37   5038s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/POSTROUTEFE_PSBC409_n66): (201.80, 154.60) --> (193.80, 154.60)
[03/23 22:41:37   5038s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4762.2MB
[03/23 22:41:37   5038s] Statistics of distance of Instance movement in refine placement:
[03/23 22:41:37   5038s]   maximum (X+Y) =         8.00 um
[03/23 22:41:37   5038s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/POSTROUTEFE_PSBC409_n66) with max move: (201.8, 154.6) -> (193.8, 154.6)
[03/23 22:41:37   5038s]   mean    (X+Y) =         3.32 um
[03/23 22:41:37   5038s] Summary Report:
[03/23 22:41:37   5038s] Instances move: 17 (out of 3129 movable)
[03/23 22:41:37   5038s] Instances flipped: 0
[03/23 22:41:37   5038s] Mean displacement: 3.32 um
[03/23 22:41:37   5038s] Max displacement: 8.00 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/POSTROUTEFE_PSBC409_n66) (201.8, 154.6) -> (193.8, 154.6)
[03/23 22:41:37   5038s] 	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: BUFX6TR
[03/23 22:41:37   5038s] Total instances moved : 17
[03/23 22:41:37   5038s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.195, REAL:0.128, MEM:4762.2M, EPOCH TIME: 1679625697.364043
[03/23 22:41:37   5038s] Total net bbox length = 1.473e+05 (3.919e+04 1.081e+05) (ext = 3.740e+03)
[03/23 22:41:37   5038s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4762.2MB
[03/23 22:41:37   5038s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4762.2MB) @(1:23:59 - 1:23:59).
[03/23 22:41:37   5038s] *** Finished refinePlace (1:23:59 mem=4762.2M) ***
[03/23 22:41:37   5038s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.26
[03/23 22:41:37   5038s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.203, REAL:0.136, MEM:4762.2M, EPOCH TIME: 1679625697.365840
[03/23 22:41:37   5038s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4762.2M, EPOCH TIME: 1679625697.365940
[03/23 22:41:37   5038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3158).
[03/23 22:41:37   5038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:37   5038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:37   5038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:37   5038s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.044, REAL:0.029, MEM:4750.2M, EPOCH TIME: 1679625697.394879
[03/23 22:41:37   5038s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.277, REAL:0.192, MEM:4750.2M, EPOCH TIME: 1679625697.395093
[03/23 22:41:37   5038s] End: GigaOpt Optimization in WNS mode
[03/23 22:41:37   5038s] Skipping post route harden opt
[03/23 22:41:37   5038s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:41:37   5038s] Deleting Lib Analyzer.
[03/23 22:41:37   5038s] Begin: GigaOpt Optimization in TNS mode
[03/23 22:41:37   5038s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 6 -nativePathGroupFlow
[03/23 22:41:37   5039s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:41:37   5039s] End AAE Lib Interpolated Model. (MEM=4750.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:41:37   5039s] *** TnsOpt #1 [begin] (optDesign #7) : totSession cpu/real = 1:23:59.0/0:38:52.1 (2.2), mem = 4748.2M
[03/23 22:41:37   5039s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.42
[03/23 22:41:37   5039s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:41:37   5039s] ### Creating PhyDesignMc. totSessionCpu=1:23:59 mem=4748.2M
[03/23 22:41:37   5039s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:41:37   5039s] OPERPROF: Starting DPlace-Init at level 1, MEM:4748.2M, EPOCH TIME: 1679625697.436720
[03/23 22:41:37   5039s] Processing tracks to init pin-track alignment.
[03/23 22:41:37   5039s] z: 2, totalTracks: 1
[03/23 22:41:37   5039s] z: 4, totalTracks: 1
[03/23 22:41:37   5039s] z: 6, totalTracks: 1
[03/23 22:41:37   5039s] z: 8, totalTracks: 1
[03/23 22:41:37   5039s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:41:37   5039s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4748.2M, EPOCH TIME: 1679625697.440375
[03/23 22:41:37   5039s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:37   5039s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:37   5039s] 
[03/23 22:41:37   5039s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:37   5039s] 
[03/23 22:41:37   5039s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:41:37   5039s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:4748.2M, EPOCH TIME: 1679625697.460265
[03/23 22:41:37   5039s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4748.2M, EPOCH TIME: 1679625697.460415
[03/23 22:41:37   5039s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.006, MEM:4748.2M, EPOCH TIME: 1679625697.466184
[03/23 22:41:37   5039s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4748.2MB).
[03/23 22:41:37   5039s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.030, MEM:4748.2M, EPOCH TIME: 1679625697.466931
[03/23 22:41:37   5039s] TotalInstCnt at PhyDesignMc Initialization: 3158
[03/23 22:41:37   5039s] ### Creating PhyDesignMc, finished. totSessionCpu=1:23:59 mem=4748.2M
[03/23 22:41:37   5039s] ### Creating RouteCongInterface, started
[03/23 22:41:37   5039s] ### Creating RouteCongInterface, finished
[03/23 22:41:37   5039s] 
[03/23 22:41:37   5039s] Creating Lib Analyzer ...
[03/23 22:41:37   5039s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:41:37   5039s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:41:37   5039s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:41:37   5039s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 22:41:37   5039s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:41:37   5039s] 
[03/23 22:41:37   5039s] {RT rc-typ 0 4 4 0}
[03/23 22:41:38   5039s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:24:00 mem=4752.3M
[03/23 22:41:38   5039s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:24:00 mem=4752.3M
[03/23 22:41:38   5039s] Creating Lib Analyzer, finished. 
[03/23 22:41:38   5039s] *info: 31 clock nets excluded
[03/23 22:41:38   5040s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.11
[03/23 22:41:38   5040s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 22:41:38   5040s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:41:38   5040s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:41:38   5040s] ** GigaOpt Optimizer WNS Slack -0.895 TNS Slack -13.485 Density 34.65
[03/23 22:41:38   5040s] Optimizer TNS Opt
[03/23 22:41:38   5040s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.305| -1.502|
|reg2reg   |-0.895|-12.065|
|HEPG      |-0.895|-12.065|
|All Paths |-0.895|-13.485|
+----------+------+-------+

[03/23 22:41:38   5040s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5045.6M, EPOCH TIME: 1679625698.437071
[03/23 22:41:38   5040s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5045.6M, EPOCH TIME: 1679625698.437185
[03/23 22:41:38   5040s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:41:38   5040s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:41:38   5040s] Active Path Group: reg2reg  
[03/23 22:41:38   5040s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:38   5040s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:41:38   5040s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:38   5040s] |  -0.895|   -0.895| -12.065|  -13.485|   34.65%|   0:00:00.0| 5045.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:38   5040s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:38   5040s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:38   5040s] |  -0.896|   -0.896| -11.993|  -13.413|   34.66%|   0:00:00.0| 5216.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 22:41:38   5040s] |  -0.896|   -0.896| -11.910|  -13.330|   34.67%|   0:00:00.0| 5216.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:41:38   5040s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG626_S2/D                                |
[03/23 22:41:38   5040s] |  -0.896|   -0.896| -11.861|  -13.281|   34.67%|   0:00:00.0| 5216.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 22:41:38   5041s] |  -0.896|   -0.896| -11.845|  -13.265|   34.68%|   0:00:00.0| 5216.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 22:41:38   5041s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:38   5041s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:38   5041s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:38   5041s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:39   5041s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:39   5041s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:39   5041s] |  -0.896|   -0.896| -11.812|  -13.231|   34.68%|   0:00:01.0| 5219.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 22:41:39   5041s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 22:41:39   5041s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:39   5041s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:39   5042s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:39   5042s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:39   5042s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:39   5042s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:39   5042s] |  -0.896|   -0.896| -11.812|  -13.231|   34.68%|   0:00:00.0| 5238.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:41:39   5042s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:39   5042s] 
[03/23 22:41:39   5042s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=5238.1M) ***
[03/23 22:41:39   5042s] Active Path Group: default 
[03/23 22:41:39   5042s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:39   5042s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:41:39   5042s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:39   5042s] |  -0.305|   -0.896|  -1.502|  -13.231|   34.68%|   0:00:00.0| 5238.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:39   5042s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:39   5042s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:39   5042s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:39   5042s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:39   5042s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:39   5042s] |  -0.305|   -0.896|  -1.201|  -12.930|   34.71%|   0:00:00.0| 5257.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:39   5042s] |        |         |        |         |         |            |        |             |         | _r_REG657_S1/D                                     |
[03/23 22:41:39   5042s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:39   5042s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:39   5042s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:39   5042s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:39   5043s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:41:39   5043s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:41:39   5043s] |  -0.305|   -0.896|  -1.204|  -12.933|   34.74%|   0:00:00.0| 5257.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 22:41:39   5043s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 22:41:39   5043s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:41:39   5043s] 
[03/23 22:41:39   5043s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:00.0 mem=5257.2M) ***
[03/23 22:41:39   5043s] 
[03/23 22:41:39   5043s] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:01.0 mem=5257.2M) ***
[03/23 22:41:39   5043s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.305| -1.204|
|reg2reg   |-0.896|-11.812|
|HEPG      |-0.896|-11.812|
|All Paths |-0.896|-12.933|
+----------+------+-------+

[03/23 22:41:39   5043s] Update Timing Windows (Threshold 0.023) ...
[03/23 22:41:39   5043s] Re Calculate Delays on 4 Nets
[03/23 22:41:39   5043s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.305| -1.204|
|reg2reg   |-0.896|-11.812|
|HEPG      |-0.896|-11.812|
|All Paths |-0.896|-12.933|
+----------+------+-------+

[03/23 22:41:39   5043s] 
[03/23 22:41:39   5043s] *** Finish Post Route Setup Fixing (cpu=0:00:03.5 real=0:00:01.0 mem=5257.2M) ***
[03/23 22:41:39   5043s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.11
[03/23 22:41:39   5043s] Total-nets :: 3225, Stn-nets :: 33, ratio :: 1.02326 %, Total-len 341180, Stn-len 9866.15
[03/23 22:41:39   5043s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5095.9M, EPOCH TIME: 1679625699.857860
[03/23 22:41:39   5043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3158).
[03/23 22:41:39   5043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:39   5043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:39   5043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:39   5043s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.056, REAL:0.042, MEM:4772.6M, EPOCH TIME: 1679625699.900183
[03/23 22:41:39   5043s] TotalInstCnt at PhyDesignMc Destruction: 3158
[03/23 22:41:39   5043s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.42
[03/23 22:41:39   5043s] *** TnsOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:04.6/0:00:02.5 (1.9), totSession cpu/real = 1:24:03.6/0:38:54.5 (2.2), mem = 4772.6M
[03/23 22:41:39   5043s] 
[03/23 22:41:39   5043s] =============================================================================================
[03/23 22:41:39   5043s]  Step TAT Report : TnsOpt #1 / optDesign #7                                     21.14-s109_1
[03/23 22:41:39   5043s] =============================================================================================
[03/23 22:41:39   5043s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:41:39   5043s] ---------------------------------------------------------------------------------------------
[03/23 22:41:39   5043s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:41:39   5043s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  24.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:41:39   5043s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:39   5043s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 22:41:39   5043s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:39   5043s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:41:39   5043s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:39   5043s] [ TransformInit          ]      1   0:00:00.3  (  12.2 % )     0:00:00.9 /  0:00:00.9    1.0
[03/23 22:41:39   5043s] [ OptimizationStep       ]      2   0:00:00.1  (   3.1 % )     0:00:01.3 /  0:00:03.2    2.5
[03/23 22:41:39   5043s] [ OptSingleIteration     ]     56   0:00:00.1  (   2.5 % )     0:00:01.1 /  0:00:03.1    2.7
[03/23 22:41:39   5043s] [ OptGetWeight           ]     56   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.3
[03/23 22:41:39   5043s] [ OptEval                ]     56   0:00:00.7  (  29.2 % )     0:00:00.7 /  0:00:02.4    3.3
[03/23 22:41:39   5043s] [ OptCommit              ]     56   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 22:41:39   5043s] [ PostCommitDelayUpdate  ]     57   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.7
[03/23 22:41:39   5043s] [ IncrDelayCalc          ]     60   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.2    1.9
[03/23 22:41:39   5043s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:41:39   5043s] [ SetupOptGetWorkingSet  ]     87   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.2    1.7
[03/23 22:41:39   5043s] [ SetupOptGetActiveNode  ]     87   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:41:39   5043s] [ SetupOptSlackGraph     ]     56   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    4.2
[03/23 22:41:39   5043s] [ IncrTimingUpdate       ]     52   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.3
[03/23 22:41:39   5043s] [ MISC                   ]          0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.3    2.0
[03/23 22:41:39   5043s] ---------------------------------------------------------------------------------------------
[03/23 22:41:39   5043s]  TnsOpt #1 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:04.6    1.8
[03/23 22:41:39   5043s] ---------------------------------------------------------------------------------------------
[03/23 22:41:39   5043s] 
[03/23 22:41:39   5043s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:41:39   5043s] End: GigaOpt Optimization in TNS mode
[03/23 22:41:39   5043s]   Timing Snapshot: (REF)
[03/23 22:41:39   5043s]      Weighted WNS: -0.946
[03/23 22:41:39   5043s]       All  PG WNS: -0.946
[03/23 22:41:39   5043s]       High PG WNS: -0.946
[03/23 22:41:39   5043s]       All  PG TNS: -12.933
[03/23 22:41:39   5043s]       High PG TNS: -11.812
[03/23 22:41:39   5043s]       Low  PG TNS: -1.204
[03/23 22:41:39   5043s]    Category Slack: { [L, -0.946] [H, -0.946] }
[03/23 22:41:39   5043s] 
[03/23 22:41:39   5043s] **INFO: flowCheckPoint #37 OptimizationPreEco
[03/23 22:41:39   5043s] Running postRoute recovery in preEcoRoute mode
[03/23 22:41:39   5043s] **optDesign ... cpu = 0:01:13, real = 0:00:24, mem = 3364.0M, totSessionCpu=1:24:04 **
[03/23 22:41:39   5043s]   DRV Snapshot: (TGT)
[03/23 22:41:39   5043s]          Tran DRV: 0 (0)
[03/23 22:41:39   5043s]           Cap DRV: 0 (0)
[03/23 22:41:39   5043s]        Fanout DRV: 0 (18)
[03/23 22:41:39   5043s]            Glitch: 0 (0)
[03/23 22:41:39   5043s] Checking DRV degradation...
[03/23 22:41:39   5043s] 
[03/23 22:41:39   5043s] Recovery Manager:
[03/23 22:41:39   5043s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:41:39   5043s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:41:39   5043s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:41:39   5043s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:41:39   5043s] 
[03/23 22:41:39   5043s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:41:39   5043s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4764.42M, totSessionCpu=1:24:04).
[03/23 22:41:39   5043s] **optDesign ... cpu = 0:01:13, real = 0:00:24, mem = 3362.8M, totSessionCpu=1:24:04 **
[03/23 22:41:39   5043s] 
[03/23 22:41:40   5043s]   DRV Snapshot: (REF)
[03/23 22:41:40   5043s]          Tran DRV: 0 (0)
[03/23 22:41:40   5043s]           Cap DRV: 0 (0)
[03/23 22:41:40   5043s]        Fanout DRV: 0 (18)
[03/23 22:41:40   5043s]            Glitch: 0 (0)
[03/23 22:41:40   5043s] Skipping post route harden opt
[03/23 22:41:40   5043s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:41:40   5043s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4898.0M, EPOCH TIME: 1679625700.025260
[03/23 22:41:40   5043s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4898.0M, EPOCH TIME: 1679625700.025375
[03/23 22:41:40   5043s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4898.0M, EPOCH TIME: 1679625700.025533
[03/23 22:41:40   5043s] Processing tracks to init pin-track alignment.
[03/23 22:41:40   5043s] z: 2, totalTracks: 1
[03/23 22:41:40   5043s] z: 4, totalTracks: 1
[03/23 22:41:40   5043s] z: 6, totalTracks: 1
[03/23 22:41:40   5043s] z: 8, totalTracks: 1
[03/23 22:41:40   5043s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:41:40   5043s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4898.0M, EPOCH TIME: 1679625700.030804
[03/23 22:41:40   5043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:40   5043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:40   5043s] 
[03/23 22:41:40   5043s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:40   5043s] 
[03/23 22:41:40   5043s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:41:40   5043s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.026, REAL:0.028, MEM:4899.4M, EPOCH TIME: 1679625700.058983
[03/23 22:41:40   5043s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4899.4M, EPOCH TIME: 1679625700.059134
[03/23 22:41:40   5043s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.003, MEM:4899.4M, EPOCH TIME: 1679625700.061875
[03/23 22:41:40   5043s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4899.4MB).
[03/23 22:41:40   5043s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.037, MEM:4899.4M, EPOCH TIME: 1679625700.062532
[03/23 22:41:40   5043s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.036, REAL:0.037, MEM:4899.4M, EPOCH TIME: 1679625700.062587
[03/23 22:41:40   5043s] TDRefine: refinePlace mode is spiral
[03/23 22:41:40   5043s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.27
[03/23 22:41:40   5043s] OPERPROF:   Starting RefinePlace at level 2, MEM:4899.4M, EPOCH TIME: 1679625700.062677
[03/23 22:41:40   5043s] *** Starting refinePlace (1:24:04 mem=4899.4M) ***
[03/23 22:41:40   5043s] Total net bbox length = 1.473e+05 (3.920e+04 1.081e+05) (ext = 3.740e+03)
[03/23 22:41:40   5043s] 
[03/23 22:41:40   5043s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:40   5043s] (I)      Default pattern map key = PE_top_default.
[03/23 22:41:40   5043s] (I)      Default pattern map key = PE_top_default.
[03/23 22:41:40   5043s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4899.4M, EPOCH TIME: 1679625700.068244
[03/23 22:41:40   5043s] Starting refinePlace ...
[03/23 22:41:40   5043s] (I)      Default pattern map key = PE_top_default.
[03/23 22:41:40   5043s] One DDP V2 for no tweak run.
[03/23 22:41:40   5043s] (I)      Default pattern map key = PE_top_default.
[03/23 22:41:40   5043s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4963.4M, EPOCH TIME: 1679625700.077435
[03/23 22:41:40   5043s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:41:40   5043s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4963.4M, EPOCH TIME: 1679625700.077562
[03/23 22:41:40   5043s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4963.4M, EPOCH TIME: 1679625700.077687
[03/23 22:41:40   5043s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4963.4M, EPOCH TIME: 1679625700.077786
[03/23 22:41:40   5043s] DDP markSite nrRow 135 nrJob 135
[03/23 22:41:40   5043s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4963.4M, EPOCH TIME: 1679625700.077967
[03/23 22:41:40   5043s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4963.4M, EPOCH TIME: 1679625700.078042
[03/23 22:41:40   5043s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:41:40   5043s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4899.4MB) @(1:24:04 - 1:24:04).
[03/23 22:41:40   5043s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:41:40   5043s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:41:40   5043s] 
[03/23 22:41:40   5043s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:41:40   5043s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:41:40   5043s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:41:40   5043s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:41:40   5043s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4899.4MB) @(1:24:04 - 1:24:04).
[03/23 22:41:40   5043s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:41:40   5043s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:41:40   5043s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4899.4MB
[03/23 22:41:40   5043s] Statistics of distance of Instance movement in refine placement:
[03/23 22:41:40   5043s]   maximum (X+Y) =         0.00 um
[03/23 22:41:40   5043s]   mean    (X+Y) =         0.00 um
[03/23 22:41:40   5043s] Summary Report:
[03/23 22:41:40   5043s] Instances move: 0 (out of 3129 movable)
[03/23 22:41:40   5043s] Instances flipped: 0
[03/23 22:41:40   5043s] Mean displacement: 0.00 um
[03/23 22:41:40   5043s] Max displacement: 0.00 um 
[03/23 22:41:40   5043s] Total instances moved : 0
[03/23 22:41:40   5043s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.179, REAL:0.102, MEM:4899.4M, EPOCH TIME: 1679625700.170012
[03/23 22:41:40   5043s] Total net bbox length = 1.473e+05 (3.920e+04 1.081e+05) (ext = 3.740e+03)
[03/23 22:41:40   5043s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4899.4MB
[03/23 22:41:40   5043s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4899.4MB) @(1:24:04 - 1:24:04).
[03/23 22:41:40   5043s] *** Finished refinePlace (1:24:04 mem=4899.4M) ***
[03/23 22:41:40   5043s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.27
[03/23 22:41:40   5043s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.186, REAL:0.109, MEM:4899.4M, EPOCH TIME: 1679625700.171219
[03/23 22:41:40   5043s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4899.4M, EPOCH TIME: 1679625700.171321
[03/23 22:41:40   5043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3158).
[03/23 22:41:40   5043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:40   5044s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:40   5044s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:40   5044s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.028, REAL:0.018, MEM:4766.4M, EPOCH TIME: 1679625700.188909
[03/23 22:41:40   5044s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.250, REAL:0.164, MEM:4766.4M, EPOCH TIME: 1679625700.189015
[03/23 22:41:40   5044s] {MMLU 0 31 3225}
[03/23 22:41:40   5044s] ### Creating LA Mngr. totSessionCpu=1:24:04 mem=4766.4M
[03/23 22:41:40   5044s] ### Creating LA Mngr, finished. totSessionCpu=1:24:04 mem=4766.4M
[03/23 22:41:40   5044s] Default Rule : ""
[03/23 22:41:40   5044s] Non Default Rules :
[03/23 22:41:40   5044s] Worst Slack : -0.946 ns
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s] Start Layer Assignment ...
[03/23 22:41:40   5044s] WNS(-0.946ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s] Select 381 cadidates out of 3227.
[03/23 22:41:40   5044s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 22:41:40   5044s] GigaOpt: setting up router preferences
[03/23 22:41:40   5044s] GigaOpt: 6 nets assigned router directives
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s] Start Assign Priority Nets ...
[03/23 22:41:40   5044s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:41:40   5044s] Existing Priority Nets 0 (0.0%)
[03/23 22:41:40   5044s] Total Assign Priority Nets 95 (3.0%)
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s] Set Prefer Layer Routing Effort ...
[03/23 22:41:40   5044s] Total Net(3225) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s] {MMLU 0 31 3225}
[03/23 22:41:40   5044s] ### Creating LA Mngr. totSessionCpu=1:24:04 mem=4785.5M
[03/23 22:41:40   5044s] ### Creating LA Mngr, finished. totSessionCpu=1:24:04 mem=4785.5M
[03/23 22:41:40   5044s] #optDebug: Start CG creation (mem=4785.5M)
[03/23 22:41:40   5044s]  ...initializing CG  maxDriveDist 1648.410000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 164.841000 
[03/23 22:41:40   5044s] (cpu=0:00:00.1, mem=4816.8M)
[03/23 22:41:40   5044s]  ...processing cgPrt (cpu=0:00:00.1, mem=4816.8M)
[03/23 22:41:40   5044s]  ...processing cgEgp (cpu=0:00:00.1, mem=4816.8M)
[03/23 22:41:40   5044s]  ...processing cgPbk (cpu=0:00:00.1, mem=4816.8M)
[03/23 22:41:40   5044s]  ...processing cgNrb(cpu=0:00:00.1, mem=4816.8M)
[03/23 22:41:40   5044s]  ...processing cgObs (cpu=0:00:00.1, mem=4816.8M)
[03/23 22:41:40   5044s]  ...processing cgCon (cpu=0:00:00.1, mem=4816.8M)
[03/23 22:41:40   5044s]  ...processing cgPdm (cpu=0:00:00.1, mem=4816.8M)
[03/23 22:41:40   5044s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4816.8M)
[03/23 22:41:40   5044s] Default Rule : ""
[03/23 22:41:40   5044s] Non Default Rules :
[03/23 22:41:40   5044s] Worst Slack : -0.946 ns
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s] Start Layer Assignment ...
[03/23 22:41:40   5044s] WNS(-0.946ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s] Select 607 cadidates out of 3227.
[03/23 22:41:40   5044s] Total Assign Layers on 0 Nets (cpu 0:00:00.3).
[03/23 22:41:40   5044s] GigaOpt: setting up router preferences
[03/23 22:41:40   5044s] GigaOpt: 0 nets assigned router directives
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s] Start Assign Priority Nets ...
[03/23 22:41:40   5044s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:41:40   5044s] Existing Priority Nets 0 (0.0%)
[03/23 22:41:40   5044s] Total Assign Priority Nets 95 (3.0%)
[03/23 22:41:40   5044s] {MMLU 0 31 3225}
[03/23 22:41:40   5044s] ### Creating LA Mngr. totSessionCpu=1:24:04 mem=4816.8M
[03/23 22:41:40   5044s] ### Creating LA Mngr, finished. totSessionCpu=1:24:04 mem=4816.8M
[03/23 22:41:40   5044s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4816.8M, EPOCH TIME: 1679625700.603548
[03/23 22:41:40   5044s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:40   5044s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:40   5044s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:4816.8M, EPOCH TIME: 1679625700.627602
[03/23 22:41:40   5044s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:40   5044s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:40   5044s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.896  | -0.896  | -0.305  |
|           TNS (ns):| -12.933 | -11.811 | -1.204  |
|    Violating Paths:|   50    |   42    |   10    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:41:40   5044s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4922.1M, EPOCH TIME: 1679625700.753783
[03/23 22:41:40   5044s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:40   5044s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:41:40   5044s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:4923.6M, EPOCH TIME: 1679625700.776650
[03/23 22:41:40   5044s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:41:40   5044s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:41:40   5044s] Density: 34.743%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:00:25, mem = 3321.6M, totSessionCpu=1:24:05 **
[03/23 22:41:40   5044s] **INFO: flowCheckPoint #38 GlobalDetailRoute
[03/23 22:41:40   5044s] -routeWithEco false                       # bool, default=false
[03/23 22:41:40   5044s] -routeSelectedNetOnly false               # bool, default=false
[03/23 22:41:40   5044s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 22:41:40   5044s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 22:41:40   5044s] Existing Dirty Nets : 33
[03/23 22:41:40   5044s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 22:41:40   5044s] Reset Dirty Nets : 33
[03/23 22:41:40   5044s] *** EcoRoute #1 [begin] (optDesign #7) : totSession cpu/real = 1:24:04.7/0:38:55.5 (2.2), mem = 4726.1M
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s] globalDetailRoute
[03/23 22:41:40   5044s] 
[03/23 22:41:40   5044s] #Start globalDetailRoute on Thu Mar 23 22:41:40 2023
[03/23 22:41:40   5044s] #
[03/23 22:41:40   5044s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:41:40   5044s] ### Time Record (Pre Callback) is installed.
[03/23 22:41:40   5044s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_1jdeYZ.rcdb.d/PE_top.rcdb.d': 7382 access done (mem: 4726.070M)
[03/23 22:41:40   5044s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:41:40   5044s] ### Time Record (DB Import) is installed.
[03/23 22:41:40   5044s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:41:40   5044s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:41:40   5044s] ### Net info: total nets: 3227
[03/23 22:41:40   5044s] ### Net info: dirty nets: 0
[03/23 22:41:40   5044s] ### Net info: marked as disconnected nets: 0
[03/23 22:41:40   5044s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:41:40   5045s] #num needed restored net=0
[03/23 22:41:40   5045s] #need_extraction net=0 (total=3227)
[03/23 22:41:40   5045s] ### Net info: fully routed nets: 3221
[03/23 22:41:40   5045s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:41:40   5045s] ### Net info: unrouted nets: 4
[03/23 22:41:40   5045s] ### Net info: re-extraction nets: 0
[03/23 22:41:40   5045s] ### Net info: ignored nets: 0
[03/23 22:41:40   5045s] ### Net info: skip routing nets: 0
[03/23 22:41:41   5045s] ### import design signature (899): route=1441678008 fixed_route=1603999323 flt_obj=0 vio=1722917474 swire=282492057 shield_wire=1 net_attr=1257309920 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1370489948 pin_access=1564734703 inst_pattern=1
[03/23 22:41:41   5045s] ### Time Record (DB Import) is uninstalled.
[03/23 22:41:41   5045s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:41:41   5045s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/23 22:41:41   5045s] #       85b6bfbe9b500a29e9aef1b8f3f8cefaecb88be5fb660b8c30c4643562a472846c4b1471
[03/23 22:41:41   5045s] #       922be4a49e08735b7a7b66f78be5cbeb0ee314308cce0f0455d317e611a6510f306a63ea
[03/23 22:41:41   5045s] #       eef8f0c3250855d18c1a827ddf37571952fc92293fbba2ad0f50eaaa981af307e7b10033
[03/23 22:41:41   5045s] #       4cae442e13605ddf6906c168065bb88a8908819d3b7bb838f675147653acd5653db5ee2c
[03/23 22:41:41   5045s] #       2914604452526a15067567f4510f5751255260c3216ffb5237e1beeedcc94a29af6a44ba
[03/23 22:41:41   5045s] #       94e7568da7e3bb09bf293d15311085c23f45dcd6bddfc691cf80c40c4b4212b075b6db64
[03/23 22:41:41   5045s] #       d97ab7756b47a110c87d9296e1f3c603257aa71ba5b469a329bab2184a9ba7bba9fd8f14
[03/23 22:41:41   5045s] #       bf3f82835291b7a7e2d2c75084e86764ea6590226babf870ab22e409246ef18462463bab
[03/23 22:41:41   5045s] #       d3cb5845ec0479f64464af94d0d4ad5dcbabbad139a5f6aee476a90a8f5fffbe7df70df0
[03/23 22:41:41   5045s] #       2db1a9
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] #Skip comparing routing design signature in db-snapshot flow
[03/23 22:41:41   5045s] ### Time Record (Data Preparation) is installed.
[03/23 22:41:41   5045s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/23 22:41:41   5045s] #       8903db7efddc32061d9d9dfa683d7e25bf92bd58be6fb6c008434c5623462a47c8b64411
[03/23 22:41:41   5045s] #       27b9424eea8930b7a1b76776bf58bebcee304e01c3e8bc20a89abe308f308d7a80511b53
[03/23 22:41:41   5045s] #       77c7871f2e41a88a66d410ecfbbeb9ca90e2974cf9d9156d7d805257c5d4983f388f0598
[03/23 22:41:41   5045s] #       617229729900ebfa4e33084633d8c0554c4408ec9cd9c3c5b12fa3b045b15697f5d4bab5
[03/23 22:41:41   5045s] #       a45080114949a9b530a83ba38f7ab88a2a91021b0e79db97ba09f775e756564a79ad46a4
[03/23 22:41:41   5045s] #       4bf3dc56e3a97d37e137a9a72206a250f8a788dbb8f76e1cf90c48cc70494802b6ce769b
[03/23 22:41:41   5045s] #       2c5befb66edb5128047277d2327cde78a044ef74a394566d344557164369f57437b5ff91
[03/23 22:41:41   5045s] #       e2f72138281579732a92b3de0a2a2e7d621421fa19997a19a4c8da5a7cb84b22e40924ee
[03/23 22:41:41   5045s] #       0e118a19e9acef5ec67ac94e90a72622fbf784a66eed5e5ed58dce29b59f2ab75b5578fc
[03/23 22:41:41   5045s] #       faf7f4dd376ae2be61
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:41:41   5045s] ### Time Record (Global Routing) is installed.
[03/23 22:41:41   5045s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:41:41   5045s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:41:41   5045s] #Total number of routable nets = 3225.
[03/23 22:41:41   5045s] #Total number of nets in the design = 3227.
[03/23 22:41:41   5045s] #116 routable nets do not have any wires.
[03/23 22:41:41   5045s] #3109 routable nets have routed wires.
[03/23 22:41:41   5045s] #116 nets will be global routed.
[03/23 22:41:41   5045s] #16 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:41:41   5045s] #207 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:41:41   5045s] #Using multithreading with 6 threads.
[03/23 22:41:41   5045s] ### Time Record (Data Preparation) is installed.
[03/23 22:41:41   5045s] #Start routing data preparation on Thu Mar 23 22:41:41 2023
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:41:41   5045s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:41:41   5045s] #Voltage range [0.000 - 1.200] has 3225 nets.
[03/23 22:41:41   5045s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:41:41   5045s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:41:41   5045s] #Build and mark too close pins for the same net.
[03/23 22:41:41   5045s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:41:41   5045s] #Initial pin access analysis.
[03/23 22:41:41   5045s] #Detail pin access analysis.
[03/23 22:41:41   5045s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:41:41   5045s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:41:41   5045s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:41:41   5045s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:41:41   5045s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:41:41   5045s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:41:41   5045s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:41:41   5045s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:41:41   5045s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:41:41   5045s] #Processed 99/0 dirty instances, 52/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(61 insts marked dirty, reset pre-exisiting dirty flag on 66 insts, 0 nets marked need extraction)
[03/23 22:41:41   5045s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3331.26 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5045s] #Regenerating Ggrids automatically.
[03/23 22:41:41   5045s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:41:41   5045s] #Using automatically generated G-grids.
[03/23 22:41:41   5045s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:41:41   5045s] #Done routing data preparation.
[03/23 22:41:41   5045s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3333.06 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5045s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] #Finished routing data preparation on Thu Mar 23 22:41:41 2023
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] #Cpu time = 00:00:00
[03/23 22:41:41   5045s] #Elapsed time = 00:00:00
[03/23 22:41:41   5045s] #Increased memory = 5.99 (MB)
[03/23 22:41:41   5045s] #Total memory = 3333.06 (MB)
[03/23 22:41:41   5045s] #Peak memory = 3598.03 (MB)
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:41:41   5045s] ### Time Record (Global Routing) is installed.
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] #Start global routing on Thu Mar 23 22:41:41 2023
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] #Start global routing initialization on Thu Mar 23 22:41:41 2023
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] #Number of eco nets is 112
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] #Start global routing data preparation on Thu Mar 23 22:41:41 2023
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 22:41:41 2023 with memory = 3333.06 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5045s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.03 [6]--
[03/23 22:41:41   5045s] #Start routing resource analysis on Thu Mar 23 22:41:41 2023
[03/23 22:41:41   5045s] #
[03/23 22:41:41   5045s] ### init_is_bin_blocked starts on Thu Mar 23 22:41:41 2023 with memory = 3333.06 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5045s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.97 [6]--
[03/23 22:41:41   5045s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 22:41:41 2023 with memory = 3333.32 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --3.82 [6]--
[03/23 22:41:41   5046s] ### adjust_flow_cap starts on Thu Mar 23 22:41:41 2023 with memory = 3332.07 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.14 [6]--
[03/23 22:41:41   5046s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### set_via_blocked starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.11 [6]--
[03/23 22:41:41   5046s] ### copy_flow starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.38 [6]--
[03/23 22:41:41   5046s] #Routing resource analysis is done on Thu Mar 23 22:41:41 2023
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] ### report_flow_cap starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] #  Resource Analysis:
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 22:41:41   5046s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 22:41:41   5046s] #  --------------------------------------------------------------
[03/23 22:41:41   5046s] #  M2             V         179         570        2294     3.05%
[03/23 22:41:41   5046s] #  M3             H         211        1038        2294    57.59%
[03/23 22:41:41   5046s] #  M4             V         182         567        2294    44.25%
[03/23 22:41:41   5046s] #  --------------------------------------------------------------
[03/23 22:41:41   5046s] #  Total                    573      78.26%        6882    34.96%
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #  191 nets (5.92%) with 1 preferred extra spacing.
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.08 [6]--
[03/23 22:41:41   5046s] ### analyze_m2_tracks starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### report_initial_resource starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### mark_pg_pins_accessibility starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### set_net_region starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.02 [6]--
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #Global routing data preparation is done on Thu Mar 23 22:41:41 2023
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] ### prepare_level starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### init level 1 starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:41:41   5046s] ### Level 1 hgrid = 37 X 62
[03/23 22:41:41   5046s] ### prepare_level_flow starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #Global routing initialization is done on Thu Mar 23 22:41:41 2023
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #start global routing iteration 1...
[03/23 22:41:41   5046s] ### init_flow_edge starts on Thu Mar 23 22:41:41 2023 with memory = 3332.70 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.17 [6]--
[03/23 22:41:41   5046s] ### routing at level 1 (topmost level) iter 0
[03/23 22:41:41   5046s] ### measure_qor starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### measure_congestion starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --3.18 [6]--
[03/23 22:41:41   5046s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #start global routing iteration 2...
[03/23 22:41:41   5046s] ### routing at level 1 (topmost level) iter 1
[03/23 22:41:41   5046s] ### measure_qor starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### measure_congestion starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --5.08 [6]--
[03/23 22:41:41   5046s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #start global routing iteration 3...
[03/23 22:41:41   5046s] ### routing at level 1 (topmost level) iter 2
[03/23 22:41:41   5046s] ### measure_qor starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### measure_congestion starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --2.38 [6]--
[03/23 22:41:41   5046s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #start global routing iteration 4...
[03/23 22:41:41   5046s] ### routing at level 1 (topmost level) iter 3
[03/23 22:41:41   5046s] ### measure_qor starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### measure_congestion starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --4.99 [6]--
[03/23 22:41:41   5046s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] ### route_end starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:41:41   5046s] #Total number of routable nets = 3225.
[03/23 22:41:41   5046s] #Total number of nets in the design = 3227.
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #3225 routable nets have routed wires.
[03/23 22:41:41   5046s] #16 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:41:41   5046s] #207 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #Routed nets constraints summary:
[03/23 22:41:41   5046s] #---------------------------------------------------------------------------------
[03/23 22:41:41   5046s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:41:41   5046s] #---------------------------------------------------------------------------------
[03/23 22:41:41   5046s] #      Default                 14                 1              1             100  
[03/23 22:41:41   5046s] #---------------------------------------------------------------------------------
[03/23 22:41:41   5046s] #        Total                 14                 1              1             100  
[03/23 22:41:41   5046s] #---------------------------------------------------------------------------------
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #Routing constraints summary of the whole design:
[03/23 22:41:41   5046s] #---------------------------------------------------------------------------------
[03/23 22:41:41   5046s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:41:41   5046s] #---------------------------------------------------------------------------------
[03/23 22:41:41   5046s] #      Default                191                14             25            3002  
[03/23 22:41:41   5046s] #---------------------------------------------------------------------------------
[03/23 22:41:41   5046s] #        Total                191                14             25            3002  
[03/23 22:41:41   5046s] #---------------------------------------------------------------------------------
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### cal_base_flow starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### init_flow_edge starts on Thu Mar 23 22:41:41 2023 with memory = 3333.01 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.66 [6]--
[03/23 22:41:41   5046s] ### cal_flow starts on Thu Mar 23 22:41:41 2023 with memory = 3333.27 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.94 [6]--
[03/23 22:41:41   5046s] ### report_overcon starts on Thu Mar 23 22:41:41 2023 with memory = 3333.27 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #                 OverCon       OverCon       OverCon          
[03/23 22:41:41   5046s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/23 22:41:41   5046s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[03/23 22:41:41   5046s] #  --------------------------------------------------------------------------
[03/23 22:41:41   5046s] #  M2          183(8.10%)      5(0.22%)      1(0.04%)   (8.37%)     0.77  
[03/23 22:41:41   5046s] #  M3           18(0.96%)      4(0.21%)      0(0.00%)   (1.17%)     0.79  
[03/23 22:41:41   5046s] #  M4           10(0.51%)      0(0.00%)      0(0.00%)   (0.51%)     0.72  
[03/23 22:41:41   5046s] #  --------------------------------------------------------------------------
[03/23 22:41:41   5046s] #     Total    211(3.47%)      9(0.15%)      1(0.02%)   (3.64%)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/23 22:41:41   5046s] #  Overflow after GR: 0.36% H + 3.27% V
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### cal_base_flow starts on Thu Mar 23 22:41:41 2023 with memory = 3333.27 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### init_flow_edge starts on Thu Mar 23 22:41:41 2023 with memory = 3333.27 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.09 [6]--
[03/23 22:41:41   5046s] ### cal_flow starts on Thu Mar 23 22:41:41 2023 with memory = 3333.27 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:41:41   5046s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.01 [6]--
[03/23 22:41:41   5046s] ### generate_cong_map_content starts on Thu Mar 23 22:41:41 2023 with memory = 3333.27 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.17 [6]--
[03/23 22:41:41   5046s] ### update starts on Thu Mar 23 22:41:41 2023 with memory = 3333.27 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] #Complete Global Routing.
[03/23 22:41:41   5046s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:41:41   5046s] #Total wire length = 344381 um.
[03/23 22:41:41   5046s] #Total half perimeter of net bounding box = 155267 um.
[03/23 22:41:41   5046s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:41:41   5046s] #Total wire length on LAYER M2 = 162113 um.
[03/23 22:41:41   5046s] #Total wire length on LAYER M3 = 86806 um.
[03/23 22:41:41   5046s] #Total wire length on LAYER M4 = 95462 um.
[03/23 22:41:41   5046s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:41:41   5046s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:41:41   5046s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:41:41   5046s] #Total wire length on LAYER LM = 0 um.
[03/23 22:41:41   5046s] #Total number of vias = 68032
[03/23 22:41:41   5046s] #Total number of multi-cut vias = 2902 (  4.3%)
[03/23 22:41:41   5046s] #Total number of single cut vias = 65130 ( 95.7%)
[03/23 22:41:41   5046s] #Up-Via Summary (total 68032):
[03/23 22:41:41   5046s] #                   single-cut          multi-cut      Total
[03/23 22:41:41   5046s] #-----------------------------------------------------------
[03/23 22:41:41   5046s] # M1             10263 ( 97.2%)       300 (  2.8%)      10563
[03/23 22:41:41   5046s] # M2             27657 ( 95.8%)      1201 (  4.2%)      28858
[03/23 22:41:41   5046s] # M3             27210 ( 95.1%)      1401 (  4.9%)      28611
[03/23 22:41:41   5046s] #-----------------------------------------------------------
[03/23 22:41:41   5046s] #                65130 ( 95.7%)      2902 (  4.3%)      68032 
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #Total number of involved priority nets 4
[03/23 22:41:41   5046s] #Maximum src to sink distance for priority net 248.8
[03/23 22:41:41   5046s] #Average of max src_to_sink distance for priority net 172.0
[03/23 22:41:41   5046s] #Average of ave src_to_sink distance for priority net 96.9
[03/23 22:41:41   5046s] ### update cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --2.21 [6]--
[03/23 22:41:41   5046s] ### report_overcon starts on Thu Mar 23 22:41:41 2023 with memory = 3336.10 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### report_overcon starts on Thu Mar 23 22:41:41 2023 with memory = 3336.10 (MB), peak = 3598.03 (MB)
[03/23 22:41:41   5046s] #Max overcon = 3 tracks.
[03/23 22:41:41   5046s] #Total overcon = 3.65%.
[03/23 22:41:41   5046s] #Worst layer Gcell overcon rate = 1.17%.
[03/23 22:41:41   5046s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:41:41   5046s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.19 [6]--
[03/23 22:41:41   5046s] ### global_route design signature (902): route=240814206 net_attr=2021001563
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #Global routing statistics:
[03/23 22:41:41   5046s] #Cpu time = 00:00:01
[03/23 22:41:41   5046s] #Elapsed time = 00:00:01
[03/23 22:41:41   5046s] #Increased memory = 0.20 (MB)
[03/23 22:41:41   5046s] #Total memory = 3333.27 (MB)
[03/23 22:41:41   5046s] #Peak memory = 3598.03 (MB)
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #Finished global routing on Thu Mar 23 22:41:41 2023
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] #
[03/23 22:41:41   5046s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:41:41   5046s] ### Time Record (Data Preparation) is installed.
[03/23 22:41:41   5046s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:41:42   5046s] ### track-assign external-init starts on Thu Mar 23 22:41:42 2023 with memory = 3333.27 (MB), peak = 3598.03 (MB)
[03/23 22:41:42   5046s] ### Time Record (Track Assignment) is installed.
[03/23 22:41:42   5046s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:41:42   5046s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.50 [6]--
[03/23 22:41:42   5046s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3333.27 (MB), peak = 3598.03 (MB)
[03/23 22:41:42   5046s] ### track-assign engine-init starts on Thu Mar 23 22:41:42 2023 with memory = 3333.27 (MB), peak = 3598.03 (MB)
[03/23 22:41:42   5046s] ### Time Record (Track Assignment) is installed.
[03/23 22:41:42   5046s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.02 [6]--
[03/23 22:41:42   5046s] ### track-assign core-engine starts on Thu Mar 23 22:41:42 2023 with memory = 3333.27 (MB), peak = 3598.03 (MB)
[03/23 22:41:42   5046s] #Start Track Assignment.
[03/23 22:41:42   5047s] #Done with 14 horizontal wires in 2 hboxes and 39 vertical wires in 2 hboxes.
[03/23 22:41:42   5047s] #Done with 7 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/23 22:41:42   5047s] #Complete Track Assignment.
[03/23 22:41:42   5047s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:41:42   5047s] #Total wire length = 344394 um.
[03/23 22:41:42   5047s] #Total half perimeter of net bounding box = 155267 um.
[03/23 22:41:42   5047s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:41:42   5047s] #Total wire length on LAYER M2 = 162122 um.
[03/23 22:41:42   5047s] #Total wire length on LAYER M3 = 86799 um.
[03/23 22:41:42   5047s] #Total wire length on LAYER M4 = 95472 um.
[03/23 22:41:42   5047s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:41:42   5047s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:41:42   5047s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:41:42   5047s] #Total wire length on LAYER LM = 0 um.
[03/23 22:41:42   5047s] #Total number of vias = 68032
[03/23 22:41:42   5047s] #Total number of multi-cut vias = 2902 (  4.3%)
[03/23 22:41:42   5047s] #Total number of single cut vias = 65130 ( 95.7%)
[03/23 22:41:42   5047s] #Up-Via Summary (total 68032):
[03/23 22:41:42   5047s] #                   single-cut          multi-cut      Total
[03/23 22:41:42   5047s] #-----------------------------------------------------------
[03/23 22:41:42   5047s] # M1             10263 ( 97.2%)       300 (  2.8%)      10563
[03/23 22:41:42   5047s] # M2             27657 ( 95.8%)      1201 (  4.2%)      28858
[03/23 22:41:42   5047s] # M3             27210 ( 95.1%)      1401 (  4.9%)      28611
[03/23 22:41:42   5047s] #-----------------------------------------------------------
[03/23 22:41:42   5047s] #                65130 ( 95.7%)      2902 (  4.3%)      68032 
[03/23 22:41:42   5047s] #
[03/23 22:41:42   5047s] ### track_assign design signature (905): route=1771828196
[03/23 22:41:42   5047s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.3 GB, peak:3.5 GB --1.14 [6]--
[03/23 22:41:42   5047s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:41:42   5047s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3332.73 (MB), peak = 3598.03 (MB)
[03/23 22:41:42   5047s] #
[03/23 22:41:42   5047s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 22:41:42   5047s] #Cpu time = 00:00:03
[03/23 22:41:42   5047s] #Elapsed time = 00:00:02
[03/23 22:41:42   5047s] #Increased memory = 5.66 (MB)
[03/23 22:41:42   5047s] #Total memory = 3332.73 (MB)
[03/23 22:41:42   5047s] #Peak memory = 3598.03 (MB)
[03/23 22:41:42   5047s] #Using multithreading with 6 threads.
[03/23 22:41:42   5047s] ### Time Record (Detail Routing) is installed.
[03/23 22:41:42   5047s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:41:42   5047s] #
[03/23 22:41:42   5047s] #Start Detail Routing..
[03/23 22:41:42   5047s] #start initial detail routing ...
[03/23 22:41:42   5047s] ### Design has 0 dirty nets, 1132 dirty-areas)
[03/23 22:41:44   5055s] # ECO: 8.3% of the total area was rechecked for DRC, and 53.3% required routing.
[03/23 22:41:44   5056s] #   number of violations = 1465
[03/23 22:41:44   5056s] #
[03/23 22:41:44   5056s] #    By Layer and Type :
[03/23 22:41:44   5056s] #	         MetSpc    Short   CutSpc      Mar   Totals
[03/23 22:41:44   5056s] #	M1            0        0        2        0        2
[03/23 22:41:44   5056s] #	M2            1      420       18       10      449
[03/23 22:41:44   5056s] #	M3            0      545       62        0      607
[03/23 22:41:44   5056s] #	M4            0      407        0        0      407
[03/23 22:41:44   5056s] #	Totals        1     1372       82       10     1465
[03/23 22:41:44   5056s] #61 out of 3158 instances (1.9%) need to be verified(marked ipoed), dirty area = 0.8%.
[03/23 22:41:44   5056s] #0.0% of the total area is being checked for drcs
[03/23 22:41:44   5056s] #0.0% of the total area was checked
[03/23 22:41:44   5056s] ### Routing stats: routing = 57.67% drc-check-only = 7.06% dirty-area = 24.50%
[03/23 22:41:44   5056s] #   number of violations = 66
[03/23 22:41:44   5056s] #
[03/23 22:41:44   5056s] #    By Layer and Type :
[03/23 22:41:44   5056s] #	          Short   CutSpc   Totals
[03/23 22:41:44   5056s] #	M1            0        0        0
[03/23 22:41:44   5056s] #	M2           10        0       10
[03/23 22:41:44   5056s] #	M3           18        3       21
[03/23 22:41:44   5056s] #	M4           35        0       35
[03/23 22:41:44   5056s] #	Totals       63        3       66
[03/23 22:41:44   5056s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 3334.82 (MB), peak = 3614.94 (MB)
[03/23 22:41:45   5056s] #start 1st optimization iteration ...
[03/23 22:41:51   5074s] ### Routing stats: routing = 60.16% drc-check-only = 5.27% dirty-area = 24.50%
[03/23 22:41:51   5074s] #   number of violations = 38
[03/23 22:41:51   5074s] #
[03/23 22:41:51   5074s] #    By Layer and Type :
[03/23 22:41:51   5074s] #	          Short   Totals
[03/23 22:41:51   5074s] #	M1            0        0
[03/23 22:41:51   5074s] #	M2            2        2
[03/23 22:41:51   5074s] #	M3           10       10
[03/23 22:41:51   5074s] #	M4           26       26
[03/23 22:41:51   5074s] #	Totals       38       38
[03/23 22:41:51   5074s] #    number of process antenna violations = 267
[03/23 22:41:51   5074s] #cpu time = 00:00:18, elapsed time = 00:00:06, memory = 3361.52 (MB), peak = 3614.94 (MB)
[03/23 22:41:51   5074s] #start 2nd optimization iteration ...
[03/23 22:41:58   5090s] ### Routing stats: routing = 60.59% drc-check-only = 4.84% dirty-area = 24.50%
[03/23 22:41:58   5090s] #   number of violations = 21
[03/23 22:41:58   5090s] #
[03/23 22:41:58   5090s] #    By Layer and Type :
[03/23 22:41:58   5090s] #	          Short   Totals
[03/23 22:41:58   5090s] #	M1            0        0
[03/23 22:41:58   5090s] #	M2            2        2
[03/23 22:41:58   5090s] #	M3            6        6
[03/23 22:41:58   5090s] #	M4           13       13
[03/23 22:41:58   5090s] #	Totals       21       21
[03/23 22:41:58   5090s] #    number of process antenna violations = 253
[03/23 22:41:58   5090s] #cpu time = 00:00:16, elapsed time = 00:00:07, memory = 3360.73 (MB), peak = 3614.94 (MB)
[03/23 22:41:58   5090s] #start 3rd optimization iteration ...
[03/23 22:42:04   5104s] ### Routing stats: routing = 60.81% drc-check-only = 4.80% dirty-area = 24.50%
[03/23 22:42:04   5104s] #   number of violations = 20
[03/23 22:42:04   5104s] #
[03/23 22:42:04   5104s] #    By Layer and Type :
[03/23 22:42:04   5104s] #	          Short   Totals
[03/23 22:42:04   5104s] #	M1            0        0
[03/23 22:42:04   5104s] #	M2            0        0
[03/23 22:42:04   5104s] #	M3            6        6
[03/23 22:42:04   5104s] #	M4           14       14
[03/23 22:42:04   5104s] #	Totals       20       20
[03/23 22:42:04   5104s] #    number of process antenna violations = 244
[03/23 22:42:04   5105s] #cpu time = 00:00:14, elapsed time = 00:00:06, memory = 3361.54 (MB), peak = 3614.94 (MB)
[03/23 22:42:04   5105s] #start 4th optimization iteration ...
[03/23 22:42:10   5118s] ### Routing stats: routing = 60.81% drc-check-only = 4.80% dirty-area = 24.50%
[03/23 22:42:10   5118s] #   number of violations = 20
[03/23 22:42:10   5118s] #
[03/23 22:42:10   5118s] #    By Layer and Type :
[03/23 22:42:10   5118s] #	          Short   Totals
[03/23 22:42:10   5118s] #	M1            0        0
[03/23 22:42:10   5118s] #	M2            2        2
[03/23 22:42:10   5118s] #	M3           11       11
[03/23 22:42:10   5118s] #	M4            7        7
[03/23 22:42:10   5118s] #	Totals       20       20
[03/23 22:42:10   5118s] #    number of process antenna violations = 250
[03/23 22:42:10   5118s] #cpu time = 00:00:13, elapsed time = 00:00:05, memory = 3358.34 (MB), peak = 3614.94 (MB)
[03/23 22:42:10   5118s] #start 5th optimization iteration ...
[03/23 22:42:16   5129s] ### Routing stats: routing = 60.81% drc-check-only = 4.80% dirty-area = 24.50%
[03/23 22:42:16   5129s] #   number of violations = 11
[03/23 22:42:16   5129s] #
[03/23 22:42:16   5129s] #    By Layer and Type :
[03/23 22:42:16   5129s] #	          Short   Totals
[03/23 22:42:16   5129s] #	M1            0        0
[03/23 22:42:16   5129s] #	M2            0        0
[03/23 22:42:16   5129s] #	M3            6        6
[03/23 22:42:16   5129s] #	M4            5        5
[03/23 22:42:16   5129s] #	Totals       11       11
[03/23 22:42:16   5129s] #    number of process antenna violations = 252
[03/23 22:42:16   5129s] #cpu time = 00:00:11, elapsed time = 00:00:06, memory = 3356.88 (MB), peak = 3614.94 (MB)
[03/23 22:42:16   5129s] #start 6th optimization iteration ...
[03/23 22:42:20   5136s] ### Routing stats: routing = 60.81% drc-check-only = 4.80% dirty-area = 24.50%
[03/23 22:42:20   5136s] #   number of violations = 13
[03/23 22:42:20   5136s] #
[03/23 22:42:20   5136s] #    By Layer and Type :
[03/23 22:42:20   5136s] #	          Short   CutSpc   Totals
[03/23 22:42:20   5136s] #	M1            0        0        0
[03/23 22:42:20   5136s] #	M2            0        0        0
[03/23 22:42:20   5136s] #	M3            7        1        8
[03/23 22:42:20   5136s] #	M4            5        0        5
[03/23 22:42:20   5136s] #	Totals       12        1       13
[03/23 22:42:20   5136s] #    number of process antenna violations = 252
[03/23 22:42:20   5136s] #cpu time = 00:00:07, elapsed time = 00:00:04, memory = 3356.52 (MB), peak = 3614.94 (MB)
[03/23 22:42:20   5136s] #start 7th optimization iteration ...
[03/23 22:42:24   5142s] ### Routing stats: routing = 60.85% drc-check-only = 4.75% dirty-area = 24.50%
[03/23 22:42:24   5142s] #   number of violations = 13
[03/23 22:42:24   5142s] #
[03/23 22:42:24   5142s] #    By Layer and Type :
[03/23 22:42:24   5142s] #	          Short   Totals
[03/23 22:42:24   5142s] #	M1            0        0
[03/23 22:42:24   5142s] #	M2            0        0
[03/23 22:42:24   5142s] #	M3            7        7
[03/23 22:42:24   5142s] #	M4            6        6
[03/23 22:42:24   5142s] #	Totals       13       13
[03/23 22:42:24   5142s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 3355.59 (MB), peak = 3614.94 (MB)
[03/23 22:42:24   5142s] #start 8th optimization iteration ...
[03/23 22:42:28   5149s] ### Routing stats: routing = 60.85% drc-check-only = 4.75% dirty-area = 24.50%
[03/23 22:42:28   5149s] #   number of violations = 12
[03/23 22:42:28   5149s] #
[03/23 22:42:28   5149s] #    By Layer and Type :
[03/23 22:42:28   5149s] #	          Short   Totals
[03/23 22:42:28   5149s] #	M1            0        0
[03/23 22:42:28   5149s] #	M2            1        1
[03/23 22:42:28   5149s] #	M3            4        4
[03/23 22:42:28   5149s] #	M4            7        7
[03/23 22:42:28   5149s] #	Totals       12       12
[03/23 22:42:28   5149s] #cpu time = 00:00:07, elapsed time = 00:00:05, memory = 3354.50 (MB), peak = 3614.94 (MB)
[03/23 22:42:28   5149s] #start 9th optimization iteration ...
[03/23 22:42:30   5152s] ### Routing stats: routing = 60.85% drc-check-only = 4.75% dirty-area = 24.50%
[03/23 22:42:30   5152s] #   number of violations = 10
[03/23 22:42:30   5152s] #
[03/23 22:42:30   5152s] #    By Layer and Type :
[03/23 22:42:30   5152s] #	          Short   Totals
[03/23 22:42:30   5152s] #	M1            0        0
[03/23 22:42:30   5152s] #	M2            1        1
[03/23 22:42:30   5152s] #	M3            2        2
[03/23 22:42:30   5152s] #	M4            7        7
[03/23 22:42:30   5152s] #	Totals       10       10
[03/23 22:42:30   5152s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3352.20 (MB), peak = 3614.94 (MB)
[03/23 22:42:30   5152s] #start 10th optimization iteration ...
[03/23 22:42:31   5154s] ### Routing stats: routing = 60.85% drc-check-only = 4.75% dirty-area = 24.50%
[03/23 22:42:31   5154s] #   number of violations = 11
[03/23 22:42:31   5154s] #
[03/23 22:42:31   5154s] #    By Layer and Type :
[03/23 22:42:31   5154s] #	          Short   Totals
[03/23 22:42:31   5154s] #	M1            0        0
[03/23 22:42:31   5154s] #	M2            1        1
[03/23 22:42:31   5154s] #	M3            2        2
[03/23 22:42:31   5154s] #	M4            8        8
[03/23 22:42:31   5154s] #	Totals       11       11
[03/23 22:42:31   5154s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3352.31 (MB), peak = 3614.94 (MB)
[03/23 22:42:31   5154s] #start 11th optimization iteration ...
[03/23 22:42:36   5161s] ### Routing stats: routing = 60.85% drc-check-only = 4.75% dirty-area = 24.50%
[03/23 22:42:36   5161s] #   number of violations = 16
[03/23 22:42:36   5161s] #
[03/23 22:42:36   5161s] #    By Layer and Type :
[03/23 22:42:36   5161s] #	          Short   Totals
[03/23 22:42:36   5161s] #	M1            0        0
[03/23 22:42:36   5161s] #	M2            1        1
[03/23 22:42:36   5161s] #	M3            5        5
[03/23 22:42:36   5161s] #	M4           10       10
[03/23 22:42:36   5161s] #	Totals       16       16
[03/23 22:42:36   5161s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 3352.01 (MB), peak = 3614.94 (MB)
[03/23 22:42:36   5161s] #start 12th optimization iteration ...
[03/23 22:42:40   5168s] ### Routing stats: routing = 60.85% drc-check-only = 4.75% dirty-area = 24.50%
[03/23 22:42:40   5168s] #   number of violations = 10
[03/23 22:42:40   5168s] #
[03/23 22:42:40   5168s] #    By Layer and Type :
[03/23 22:42:40   5168s] #	          Short   Totals
[03/23 22:42:40   5168s] #	M1            0        0
[03/23 22:42:40   5168s] #	M2            1        1
[03/23 22:42:40   5168s] #	M3            3        3
[03/23 22:42:40   5168s] #	M4            6        6
[03/23 22:42:40   5168s] #	Totals       10       10
[03/23 22:42:40   5168s] #cpu time = 00:00:08, elapsed time = 00:00:05, memory = 3351.43 (MB), peak = 3614.94 (MB)
[03/23 22:42:40   5168s] #start 13th optimization iteration ...
[03/23 22:42:44   5172s] ### Routing stats: routing = 60.85% drc-check-only = 4.75% dirty-area = 24.50%
[03/23 22:42:44   5172s] #   number of violations = 13
[03/23 22:42:44   5172s] #
[03/23 22:42:44   5172s] #    By Layer and Type :
[03/23 22:42:44   5172s] #	          Short   Totals
[03/23 22:42:44   5172s] #	M1            0        0
[03/23 22:42:44   5172s] #	M2            0        0
[03/23 22:42:44   5172s] #	M3            7        7
[03/23 22:42:44   5172s] #	M4            6        6
[03/23 22:42:44   5172s] #	Totals       13       13
[03/23 22:42:44   5172s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3350.63 (MB), peak = 3614.94 (MB)
[03/23 22:42:44   5172s] #start 14th optimization iteration ...
[03/23 22:42:46   5175s] ### Routing stats: routing = 60.85% drc-check-only = 4.75% dirty-area = 24.50%
[03/23 22:42:46   5175s] #   number of violations = 9
[03/23 22:42:46   5175s] #
[03/23 22:42:46   5175s] #    By Layer and Type :
[03/23 22:42:46   5175s] #	          Short   Totals
[03/23 22:42:46   5175s] #	M1            0        0
[03/23 22:42:46   5175s] #	M2            0        0
[03/23 22:42:46   5175s] #	M3            3        3
[03/23 22:42:46   5175s] #	M4            6        6
[03/23 22:42:46   5175s] #	Totals        9        9
[03/23 22:42:46   5175s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3349.93 (MB), peak = 3614.94 (MB)
[03/23 22:42:46   5175s] #start 15th optimization iteration ...
[03/23 22:42:47   5177s] ### Routing stats: routing = 60.85% drc-check-only = 4.75% dirty-area = 24.50%
[03/23 22:42:47   5177s] #   number of violations = 9
[03/23 22:42:47   5177s] #
[03/23 22:42:47   5177s] #    By Layer and Type :
[03/23 22:42:47   5177s] #	          Short   Totals
[03/23 22:42:47   5177s] #	M1            0        0
[03/23 22:42:47   5177s] #	M2            0        0
[03/23 22:42:47   5177s] #	M3            4        4
[03/23 22:42:47   5177s] #	M4            5        5
[03/23 22:42:47   5177s] #	Totals        9        9
[03/23 22:42:47   5177s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3349.00 (MB), peak = 3614.94 (MB)
[03/23 22:42:47   5177s] #start 16th optimization iteration ...
[03/23 22:42:53   5184s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:42:53   5184s] #   number of violations = 8
[03/23 22:42:53   5184s] #
[03/23 22:42:53   5184s] #    By Layer and Type :
[03/23 22:42:53   5184s] #	          Short   Totals
[03/23 22:42:53   5184s] #	M1            0        0
[03/23 22:42:53   5184s] #	M2            0        0
[03/23 22:42:53   5184s] #	M3            3        3
[03/23 22:42:53   5184s] #	M4            5        5
[03/23 22:42:53   5184s] #	Totals        8        8
[03/23 22:42:53   5184s] #cpu time = 00:00:07, elapsed time = 00:00:06, memory = 3350.07 (MB), peak = 3614.94 (MB)
[03/23 22:42:53   5184s] #start 17th optimization iteration ...
[03/23 22:42:57   5189s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:42:57   5189s] #   number of violations = 7
[03/23 22:42:57   5189s] #
[03/23 22:42:57   5189s] #    By Layer and Type :
[03/23 22:42:57   5189s] #	          Short   Totals
[03/23 22:42:57   5189s] #	M1            0        0
[03/23 22:42:57   5189s] #	M2            0        0
[03/23 22:42:57   5189s] #	M3            3        3
[03/23 22:42:57   5189s] #	M4            4        4
[03/23 22:42:57   5189s] #	Totals        7        7
[03/23 22:42:57   5189s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 3350.12 (MB), peak = 3614.94 (MB)
[03/23 22:42:57   5189s] #start 18th optimization iteration ...
[03/23 22:43:01   5194s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:01   5194s] #   number of violations = 5
[03/23 22:43:01   5194s] #
[03/23 22:43:01   5194s] #    By Layer and Type :
[03/23 22:43:01   5194s] #	          Short   Totals
[03/23 22:43:01   5194s] #	M1            0        0
[03/23 22:43:01   5194s] #	M2            0        0
[03/23 22:43:01   5194s] #	M3            2        2
[03/23 22:43:01   5194s] #	M4            3        3
[03/23 22:43:01   5194s] #	Totals        5        5
[03/23 22:43:01   5194s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 3349.67 (MB), peak = 3614.94 (MB)
[03/23 22:43:01   5194s] #start 19th optimization iteration ...
[03/23 22:43:04   5197s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:04   5197s] #   number of violations = 5
[03/23 22:43:04   5197s] #
[03/23 22:43:04   5197s] #    By Layer and Type :
[03/23 22:43:04   5197s] #	          Short   Totals
[03/23 22:43:04   5197s] #	M1            0        0
[03/23 22:43:04   5197s] #	M2            0        0
[03/23 22:43:04   5197s] #	M3            2        2
[03/23 22:43:04   5197s] #	M4            3        3
[03/23 22:43:04   5197s] #	Totals        5        5
[03/23 22:43:04   5197s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3349.57 (MB), peak = 3614.94 (MB)
[03/23 22:43:04   5197s] #start 20th optimization iteration ...
[03/23 22:43:05   5198s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:05   5198s] #   number of violations = 4
[03/23 22:43:05   5198s] #
[03/23 22:43:05   5198s] #    By Layer and Type :
[03/23 22:43:05   5198s] #	          Short   Totals
[03/23 22:43:05   5198s] #	M1            0        0
[03/23 22:43:05   5198s] #	M2            0        0
[03/23 22:43:05   5198s] #	M3            0        0
[03/23 22:43:05   5198s] #	M4            4        4
[03/23 22:43:05   5198s] #	Totals        4        4
[03/23 22:43:05   5198s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3349.30 (MB), peak = 3614.94 (MB)
[03/23 22:43:05   5198s] #start 21th optimization iteration ...
[03/23 22:43:11   5206s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:11   5206s] #   number of violations = 9
[03/23 22:43:11   5206s] #
[03/23 22:43:11   5206s] #    By Layer and Type :
[03/23 22:43:11   5206s] #	          Short   CutSpc   Totals
[03/23 22:43:11   5206s] #	M1            0        0        0
[03/23 22:43:11   5206s] #	M2            0        1        1
[03/23 22:43:11   5206s] #	M3            5        0        5
[03/23 22:43:11   5206s] #	M4            3        0        3
[03/23 22:43:11   5206s] #	Totals        8        1        9
[03/23 22:43:11   5206s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 3349.50 (MB), peak = 3614.94 (MB)
[03/23 22:43:11   5206s] #start 22th optimization iteration ...
[03/23 22:43:14   5210s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:14   5210s] #   number of violations = 9
[03/23 22:43:14   5210s] #
[03/23 22:43:14   5210s] #    By Layer and Type :
[03/23 22:43:14   5210s] #	          Short   Totals
[03/23 22:43:14   5210s] #	M1            0        0
[03/23 22:43:14   5210s] #	M2            0        0
[03/23 22:43:14   5210s] #	M3            4        4
[03/23 22:43:14   5210s] #	M4            5        5
[03/23 22:43:14   5210s] #	Totals        9        9
[03/23 22:43:14   5210s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3348.96 (MB), peak = 3614.94 (MB)
[03/23 22:43:14   5210s] #start 23th optimization iteration ...
[03/23 22:43:16   5214s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:16   5214s] #   number of violations = 9
[03/23 22:43:16   5214s] #
[03/23 22:43:16   5214s] #    By Layer and Type :
[03/23 22:43:16   5214s] #	          Short   Totals
[03/23 22:43:16   5214s] #	M1            0        0
[03/23 22:43:16   5214s] #	M2            0        0
[03/23 22:43:16   5214s] #	M3            5        5
[03/23 22:43:16   5214s] #	M4            4        4
[03/23 22:43:16   5214s] #	Totals        9        9
[03/23 22:43:16   5214s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3348.85 (MB), peak = 3614.94 (MB)
[03/23 22:43:16   5214s] #start 24th optimization iteration ...
[03/23 22:43:17   5217s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:17   5217s] #   number of violations = 6
[03/23 22:43:17   5217s] #
[03/23 22:43:17   5217s] #    By Layer and Type :
[03/23 22:43:17   5217s] #	          Short   Totals
[03/23 22:43:17   5217s] #	M1            0        0
[03/23 22:43:17   5217s] #	M2            0        0
[03/23 22:43:17   5217s] #	M3            3        3
[03/23 22:43:17   5217s] #	M4            3        3
[03/23 22:43:17   5217s] #	Totals        6        6
[03/23 22:43:17   5217s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3348.57 (MB), peak = 3614.94 (MB)
[03/23 22:43:17   5217s] #start 25th optimization iteration ...
[03/23 22:43:18   5218s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:18   5218s] #   number of violations = 7
[03/23 22:43:18   5218s] #
[03/23 22:43:18   5218s] #    By Layer and Type :
[03/23 22:43:18   5218s] #	          Short   CutSpc   Totals
[03/23 22:43:18   5218s] #	M1            0        0        0
[03/23 22:43:18   5218s] #	M2            0        0        0
[03/23 22:43:18   5218s] #	M3            3        1        4
[03/23 22:43:18   5218s] #	M4            3        0        3
[03/23 22:43:18   5218s] #	Totals        6        1        7
[03/23 22:43:18   5218s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3348.12 (MB), peak = 3614.94 (MB)
[03/23 22:43:18   5218s] #start 26th optimization iteration ...
[03/23 22:43:20   5221s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:20   5221s] #   number of violations = 7
[03/23 22:43:20   5221s] #
[03/23 22:43:20   5221s] #    By Layer and Type :
[03/23 22:43:20   5221s] #	          Short   CutSpc   Totals
[03/23 22:43:20   5221s] #	M1            0        0        0
[03/23 22:43:20   5221s] #	M2            0        0        0
[03/23 22:43:20   5221s] #	M3            4        1        5
[03/23 22:43:20   5221s] #	M4            2        0        2
[03/23 22:43:20   5221s] #	Totals        6        1        7
[03/23 22:43:20   5221s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3347.85 (MB), peak = 3614.94 (MB)
[03/23 22:43:20   5221s] #start 27th optimization iteration ...
[03/23 22:43:22   5225s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:22   5225s] #   number of violations = 10
[03/23 22:43:22   5225s] #
[03/23 22:43:22   5225s] #    By Layer and Type :
[03/23 22:43:22   5225s] #	          Short   Totals
[03/23 22:43:22   5225s] #	M1            0        0
[03/23 22:43:22   5225s] #	M2            0        0
[03/23 22:43:22   5225s] #	M3            5        5
[03/23 22:43:22   5225s] #	M4            5        5
[03/23 22:43:22   5225s] #	Totals       10       10
[03/23 22:43:22   5225s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3347.62 (MB), peak = 3614.94 (MB)
[03/23 22:43:22   5225s] #start 28th optimization iteration ...
[03/23 22:43:27   5231s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:27   5231s] #   number of violations = 7
[03/23 22:43:27   5231s] #
[03/23 22:43:27   5231s] #    By Layer and Type :
[03/23 22:43:27   5231s] #	          Short   Totals
[03/23 22:43:27   5231s] #	M1            0        0
[03/23 22:43:27   5231s] #	M2            0        0
[03/23 22:43:27   5231s] #	M3            5        5
[03/23 22:43:27   5231s] #	M4            2        2
[03/23 22:43:27   5231s] #	Totals        7        7
[03/23 22:43:27   5231s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 3347.88 (MB), peak = 3614.94 (MB)
[03/23 22:43:27   5231s] #start 29th optimization iteration ...
[03/23 22:43:28   5233s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:28   5233s] #   number of violations = 8
[03/23 22:43:28   5233s] #
[03/23 22:43:28   5233s] #    By Layer and Type :
[03/23 22:43:28   5233s] #	          Short   CutSpc   Totals
[03/23 22:43:28   5233s] #	M1            0        0        0
[03/23 22:43:28   5233s] #	M2            0        0        0
[03/23 22:43:28   5233s] #	M3            3        1        4
[03/23 22:43:28   5233s] #	M4            4        0        4
[03/23 22:43:28   5233s] #	Totals        7        1        8
[03/23 22:43:28   5233s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3347.48 (MB), peak = 3614.94 (MB)
[03/23 22:43:28   5233s] #start 30th optimization iteration ...
[03/23 22:43:30   5236s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:30   5236s] #   number of violations = 12
[03/23 22:43:30   5236s] #
[03/23 22:43:30   5236s] #    By Layer and Type :
[03/23 22:43:30   5236s] #	          Short   CutSpc   Totals
[03/23 22:43:30   5236s] #	M1            0        0        0
[03/23 22:43:30   5236s] #	M2            0        0        0
[03/23 22:43:30   5236s] #	M3            6        2        8
[03/23 22:43:30   5236s] #	M4            4        0        4
[03/23 22:43:30   5236s] #	Totals       10        2       12
[03/23 22:43:30   5236s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3347.86 (MB), peak = 3614.94 (MB)
[03/23 22:43:30   5236s] #start 31th optimization iteration ...
[03/23 22:43:31   5239s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:31   5239s] #   number of violations = 11
[03/23 22:43:31   5239s] #
[03/23 22:43:31   5239s] #    By Layer and Type :
[03/23 22:43:31   5239s] #	          Short   Totals
[03/23 22:43:31   5239s] #	M1            0        0
[03/23 22:43:31   5239s] #	M2            0        0
[03/23 22:43:31   5239s] #	M3            4        4
[03/23 22:43:31   5239s] #	M4            7        7
[03/23 22:43:31   5239s] #	Totals       11       11
[03/23 22:43:31   5239s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3347.66 (MB), peak = 3614.94 (MB)
[03/23 22:43:31   5239s] #start 32th optimization iteration ...
[03/23 22:43:33   5242s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:33   5242s] #   number of violations = 13
[03/23 22:43:33   5242s] #
[03/23 22:43:33   5242s] #    By Layer and Type :
[03/23 22:43:33   5242s] #	          Short   Totals
[03/23 22:43:33   5242s] #	M1            0        0
[03/23 22:43:33   5242s] #	M2            0        0
[03/23 22:43:33   5242s] #	M3            7        7
[03/23 22:43:33   5242s] #	M4            6        6
[03/23 22:43:33   5242s] #	Totals       13       13
[03/23 22:43:33   5242s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3346.95 (MB), peak = 3614.94 (MB)
[03/23 22:43:33   5242s] #start 33th optimization iteration ...
[03/23 22:43:35   5244s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:35   5244s] #   number of violations = 12
[03/23 22:43:35   5244s] #
[03/23 22:43:35   5244s] #    By Layer and Type :
[03/23 22:43:35   5244s] #	          Short   Totals
[03/23 22:43:35   5244s] #	M1            0        0
[03/23 22:43:35   5244s] #	M2            0        0
[03/23 22:43:35   5244s] #	M3            7        7
[03/23 22:43:35   5244s] #	M4            5        5
[03/23 22:43:35   5244s] #	Totals       12       12
[03/23 22:43:35   5244s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3346.36 (MB), peak = 3614.94 (MB)
[03/23 22:43:35   5244s] #start 34th optimization iteration ...
[03/23 22:43:36   5246s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:36   5246s] #   number of violations = 10
[03/23 22:43:36   5246s] #
[03/23 22:43:36   5246s] #    By Layer and Type :
[03/23 22:43:36   5246s] #	          Short   Totals
[03/23 22:43:36   5246s] #	M1            0        0
[03/23 22:43:36   5246s] #	M2            0        0
[03/23 22:43:36   5246s] #	M3            6        6
[03/23 22:43:36   5246s] #	M4            4        4
[03/23 22:43:36   5246s] #	Totals       10       10
[03/23 22:43:36   5246s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3346.59 (MB), peak = 3614.94 (MB)
[03/23 22:43:36   5246s] #start 35th optimization iteration ...
[03/23 22:43:37   5247s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:37   5247s] #   number of violations = 8
[03/23 22:43:37   5247s] #
[03/23 22:43:37   5247s] #    By Layer and Type :
[03/23 22:43:37   5247s] #	          Short   Totals
[03/23 22:43:37   5247s] #	M1            0        0
[03/23 22:43:37   5247s] #	M2            0        0
[03/23 22:43:37   5247s] #	M3            2        2
[03/23 22:43:37   5247s] #	M4            6        6
[03/23 22:43:37   5247s] #	Totals        8        8
[03/23 22:43:37   5247s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3346.45 (MB), peak = 3614.94 (MB)
[03/23 22:43:37   5247s] #start 36th optimization iteration ...
[03/23 22:43:38   5249s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:38   5249s] #   number of violations = 7
[03/23 22:43:38   5249s] #
[03/23 22:43:38   5249s] #    By Layer and Type :
[03/23 22:43:38   5249s] #	          Short   Totals
[03/23 22:43:38   5249s] #	M1            0        0
[03/23 22:43:38   5249s] #	M2            0        0
[03/23 22:43:38   5249s] #	M3            3        3
[03/23 22:43:38   5249s] #	M4            4        4
[03/23 22:43:38   5249s] #	Totals        7        7
[03/23 22:43:38   5249s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3346.36 (MB), peak = 3614.94 (MB)
[03/23 22:43:38   5249s] #start 37th optimization iteration ...
[03/23 22:43:40   5251s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:40   5251s] #   number of violations = 5
[03/23 22:43:40   5251s] #
[03/23 22:43:40   5251s] #    By Layer and Type :
[03/23 22:43:40   5251s] #	          Short   Totals
[03/23 22:43:40   5251s] #	M1            0        0
[03/23 22:43:40   5251s] #	M2            0        0
[03/23 22:43:40   5251s] #	M3            2        2
[03/23 22:43:40   5251s] #	M4            3        3
[03/23 22:43:40   5251s] #	Totals        5        5
[03/23 22:43:40   5251s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3344.25 (MB), peak = 3614.94 (MB)
[03/23 22:43:40   5251s] #start 38th optimization iteration ...
[03/23 22:43:40   5252s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:40   5252s] #   number of violations = 6
[03/23 22:43:40   5252s] #
[03/23 22:43:40   5252s] #    By Layer and Type :
[03/23 22:43:40   5252s] #	          Short   Totals
[03/23 22:43:40   5252s] #	M1            0        0
[03/23 22:43:40   5252s] #	M2            0        0
[03/23 22:43:40   5252s] #	M3            4        4
[03/23 22:43:40   5252s] #	M4            2        2
[03/23 22:43:40   5252s] #	Totals        6        6
[03/23 22:43:40   5252s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3344.48 (MB), peak = 3614.94 (MB)
[03/23 22:43:40   5252s] #start 39th optimization iteration ...
[03/23 22:43:41   5253s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:41   5253s] #   number of violations = 4
[03/23 22:43:41   5253s] #
[03/23 22:43:41   5253s] #    By Layer and Type :
[03/23 22:43:41   5253s] #	          Short   Totals
[03/23 22:43:41   5253s] #	M1            0        0
[03/23 22:43:41   5253s] #	M2            0        0
[03/23 22:43:41   5253s] #	M3            3        3
[03/23 22:43:41   5253s] #	M4            1        1
[03/23 22:43:41   5253s] #	Totals        4        4
[03/23 22:43:41   5253s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3343.61 (MB), peak = 3614.94 (MB)
[03/23 22:43:41   5253s] #start 40th optimization iteration ...
[03/23 22:43:41   5254s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:41   5254s] #   number of violations = 6
[03/23 22:43:41   5254s] #
[03/23 22:43:41   5254s] #    By Layer and Type :
[03/23 22:43:41   5254s] #	          Short   Totals
[03/23 22:43:41   5254s] #	M1            0        0
[03/23 22:43:41   5254s] #	M2            0        0
[03/23 22:43:41   5254s] #	M3            3        3
[03/23 22:43:41   5254s] #	M4            3        3
[03/23 22:43:41   5254s] #	Totals        6        6
[03/23 22:43:41   5254s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3343.85 (MB), peak = 3614.94 (MB)
[03/23 22:43:41   5254s] #start 41th optimization iteration ...
[03/23 22:43:42   5255s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:42   5255s] #   number of violations = 6
[03/23 22:43:42   5255s] #
[03/23 22:43:42   5255s] #    By Layer and Type :
[03/23 22:43:42   5255s] #	          Short   Totals
[03/23 22:43:42   5255s] #	M1            0        0
[03/23 22:43:42   5255s] #	M2            0        0
[03/23 22:43:42   5255s] #	M3            3        3
[03/23 22:43:42   5255s] #	M4            3        3
[03/23 22:43:42   5255s] #	Totals        6        6
[03/23 22:43:42   5255s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3342.83 (MB), peak = 3614.94 (MB)
[03/23 22:43:42   5255s] #start 42th optimization iteration ...
[03/23 22:43:43   5256s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:43   5256s] #   number of violations = 6
[03/23 22:43:43   5256s] #
[03/23 22:43:43   5256s] #    By Layer and Type :
[03/23 22:43:43   5256s] #	          Short   Totals
[03/23 22:43:43   5256s] #	M1            0        0
[03/23 22:43:43   5256s] #	M2            0        0
[03/23 22:43:43   5256s] #	M3            3        3
[03/23 22:43:43   5256s] #	M4            3        3
[03/23 22:43:43   5256s] #	Totals        6        6
[03/23 22:43:43   5256s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3341.73 (MB), peak = 3614.94 (MB)
[03/23 22:43:43   5256s] #start 43th optimization iteration ...
[03/23 22:43:44   5257s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:44   5257s] #   number of violations = 6
[03/23 22:43:44   5257s] #
[03/23 22:43:44   5257s] #    By Layer and Type :
[03/23 22:43:44   5257s] #	          Short   Totals
[03/23 22:43:44   5257s] #	M1            0        0
[03/23 22:43:44   5257s] #	M2            0        0
[03/23 22:43:44   5257s] #	M3            3        3
[03/23 22:43:44   5257s] #	M4            3        3
[03/23 22:43:44   5257s] #	Totals        6        6
[03/23 22:43:44   5257s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3341.13 (MB), peak = 3614.94 (MB)
[03/23 22:43:44   5257s] #start 44th optimization iteration ...
[03/23 22:43:44   5258s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:44   5258s] #   number of violations = 6
[03/23 22:43:44   5258s] #
[03/23 22:43:44   5258s] #    By Layer and Type :
[03/23 22:43:44   5258s] #	          Short   Totals
[03/23 22:43:44   5258s] #	M1            0        0
[03/23 22:43:44   5258s] #	M2            0        0
[03/23 22:43:44   5258s] #	M3            2        2
[03/23 22:43:44   5258s] #	M4            4        4
[03/23 22:43:44   5258s] #	Totals        6        6
[03/23 22:43:44   5258s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3340.35 (MB), peak = 3614.94 (MB)
[03/23 22:43:44   5258s] #start 45th optimization iteration ...
[03/23 22:43:45   5259s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:45   5259s] #   number of violations = 3
[03/23 22:43:45   5259s] #
[03/23 22:43:45   5259s] #    By Layer and Type :
[03/23 22:43:45   5259s] #	          Short   Totals
[03/23 22:43:45   5259s] #	M1            0        0
[03/23 22:43:45   5259s] #	M2            0        0
[03/23 22:43:45   5259s] #	M3            0        0
[03/23 22:43:45   5259s] #	M4            3        3
[03/23 22:43:45   5259s] #	Totals        3        3
[03/23 22:43:45   5259s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3340.50 (MB), peak = 3614.94 (MB)
[03/23 22:43:45   5259s] #start 46th optimization iteration ...
[03/23 22:43:46   5260s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:46   5260s] #   number of violations = 3
[03/23 22:43:46   5260s] #
[03/23 22:43:46   5260s] #    By Layer and Type :
[03/23 22:43:46   5260s] #	          Short   Totals
[03/23 22:43:46   5260s] #	M1            0        0
[03/23 22:43:46   5260s] #	M2            0        0
[03/23 22:43:46   5260s] #	M3            0        0
[03/23 22:43:46   5260s] #	M4            3        3
[03/23 22:43:46   5260s] #	Totals        3        3
[03/23 22:43:46   5260s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3340.57 (MB), peak = 3614.94 (MB)
[03/23 22:43:46   5260s] #start 47th optimization iteration ...
[03/23 22:43:46   5261s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:46   5261s] #   number of violations = 3
[03/23 22:43:46   5261s] #
[03/23 22:43:46   5261s] #    By Layer and Type :
[03/23 22:43:46   5261s] #	          Short   Totals
[03/23 22:43:46   5261s] #	M1            0        0
[03/23 22:43:46   5261s] #	M2            0        0
[03/23 22:43:46   5261s] #	M3            0        0
[03/23 22:43:46   5261s] #	M4            3        3
[03/23 22:43:46   5261s] #	Totals        3        3
[03/23 22:43:47   5261s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3340.81 (MB), peak = 3614.94 (MB)
[03/23 22:43:47   5261s] #start 48th optimization iteration ...
[03/23 22:43:47   5262s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:47   5262s] #   number of violations = 3
[03/23 22:43:47   5262s] #
[03/23 22:43:47   5262s] #    By Layer and Type :
[03/23 22:43:47   5262s] #	          Short   Totals
[03/23 22:43:47   5262s] #	M1            0        0
[03/23 22:43:47   5262s] #	M2            0        0
[03/23 22:43:47   5262s] #	M3            0        0
[03/23 22:43:47   5262s] #	M4            3        3
[03/23 22:43:47   5262s] #	Totals        3        3
[03/23 22:43:47   5262s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3340.71 (MB), peak = 3614.94 (MB)
[03/23 22:43:47   5262s] #start 49th optimization iteration ...
[03/23 22:43:47   5263s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:47   5263s] #   number of violations = 3
[03/23 22:43:47   5263s] #
[03/23 22:43:47   5263s] #    By Layer and Type :
[03/23 22:43:47   5263s] #	          Short   Totals
[03/23 22:43:47   5263s] #	M1            0        0
[03/23 22:43:47   5263s] #	M2            0        0
[03/23 22:43:47   5263s] #	M3            0        0
[03/23 22:43:47   5263s] #	M4            3        3
[03/23 22:43:47   5263s] #	Totals        3        3
[03/23 22:43:47   5263s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3339.88 (MB), peak = 3614.94 (MB)
[03/23 22:43:47   5263s] #start 50th optimization iteration ...
[03/23 22:43:48   5264s] ### Routing stats: routing = 61.07% drc-check-only = 4.53% dirty-area = 24.50%
[03/23 22:43:48   5264s] #   number of violations = 3
[03/23 22:43:48   5264s] #
[03/23 22:43:48   5264s] #    By Layer and Type :
[03/23 22:43:48   5264s] #	          Short   Totals
[03/23 22:43:48   5264s] #	M1            0        0
[03/23 22:43:48   5264s] #	M2            0        0
[03/23 22:43:48   5264s] #	M3            0        0
[03/23 22:43:48   5264s] #	M4            3        3
[03/23 22:43:48   5264s] #	Totals        3        3
[03/23 22:43:48   5264s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3339.27 (MB), peak = 3614.94 (MB)
[03/23 22:43:48   5264s] #Complete Detail Routing.
[03/23 22:43:48   5264s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:43:48   5264s] #Total wire length = 343738 um.
[03/23 22:43:48   5264s] #Total half perimeter of net bounding box = 155267 um.
[03/23 22:43:48   5264s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:43:48   5264s] #Total wire length on LAYER M2 = 159910 um.
[03/23 22:43:48   5264s] #Total wire length on LAYER M3 = 87861 um.
[03/23 22:43:48   5264s] #Total wire length on LAYER M4 = 95966 um.
[03/23 22:43:48   5264s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:43:48   5264s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:43:48   5264s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:43:48   5264s] #Total wire length on LAYER LM = 0 um.
[03/23 22:43:48   5264s] #Total number of vias = 68856
[03/23 22:43:48   5264s] #Total number of multi-cut vias = 2667 (  3.9%)
[03/23 22:43:48   5264s] #Total number of single cut vias = 66189 ( 96.1%)
[03/23 22:43:48   5264s] #Up-Via Summary (total 68856):
[03/23 22:43:48   5264s] #                   single-cut          multi-cut      Total
[03/23 22:43:48   5264s] #-----------------------------------------------------------
[03/23 22:43:48   5264s] # M1             10278 ( 97.2%)       298 (  2.8%)      10576
[03/23 22:43:48   5264s] # M2             28121 ( 96.1%)      1128 (  3.9%)      29249
[03/23 22:43:48   5264s] # M3             27790 ( 95.7%)      1241 (  4.3%)      29031
[03/23 22:43:48   5264s] #-----------------------------------------------------------
[03/23 22:43:48   5264s] #                66189 ( 96.1%)      2667 (  3.9%)      68856 
[03/23 22:43:48   5264s] #
[03/23 22:43:48   5264s] #Total number of DRC violations = 3
[03/23 22:43:48   5264s] #Total number of violations on LAYER M1 = 0
[03/23 22:43:48   5264s] #Total number of violations on LAYER M2 = 0
[03/23 22:43:48   5264s] #Total number of violations on LAYER M3 = 0
[03/23 22:43:48   5264s] #Total number of violations on LAYER M4 = 3
[03/23 22:43:48   5264s] #Total number of violations on LAYER M5 = 0
[03/23 22:43:48   5264s] #Total number of violations on LAYER M6 = 0
[03/23 22:43:48   5264s] #Total number of violations on LAYER MQ = 0
[03/23 22:43:48   5264s] #Total number of violations on LAYER LM = 0
[03/23 22:43:48   5264s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:43:48   5264s] #Cpu time = 00:03:37
[03/23 22:43:48   5264s] #Elapsed time = 00:02:05
[03/23 22:43:48   5264s] #Increased memory = 5.48 (MB)
[03/23 22:43:48   5264s] #Total memory = 3338.22 (MB)
[03/23 22:43:48   5264s] #Peak memory = 3614.94 (MB)
[03/23 22:43:48   5264s] ### Time Record (Antenna Fixing) is installed.
[03/23 22:43:48   5264s] #
[03/23 22:43:48   5264s] #start routing for process antenna violation fix ...
[03/23 22:43:48   5264s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:43:48   5264s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:43:48   5265s] #
[03/23 22:43:48   5265s] #    By Layer and Type :
[03/23 22:43:48   5265s] #	          Short   CutSpc   Totals
[03/23 22:43:48   5265s] #	M1            0        0        0
[03/23 22:43:48   5265s] #	M2            2        0        2
[03/23 22:43:48   5265s] #	M3           13        1       14
[03/23 22:43:48   5265s] #	M4            9        0        9
[03/23 22:43:48   5265s] #	Totals       24        1       25
[03/23 22:43:48   5265s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3339.98 (MB), peak = 3614.94 (MB)
[03/23 22:43:48   5265s] #
[03/23 22:43:48   5265s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:43:48   5265s] #Total wire length = 343739 um.
[03/23 22:43:48   5265s] #Total half perimeter of net bounding box = 155267 um.
[03/23 22:43:48   5265s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:43:48   5265s] #Total wire length on LAYER M2 = 159906 um.
[03/23 22:43:48   5265s] #Total wire length on LAYER M3 = 87864 um.
[03/23 22:43:48   5265s] #Total wire length on LAYER M4 = 95969 um.
[03/23 22:43:48   5265s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:43:48   5265s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:43:48   5265s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:43:48   5265s] #Total wire length on LAYER LM = 0 um.
[03/23 22:43:48   5265s] #Total number of vias = 68866
[03/23 22:43:48   5265s] #Total number of multi-cut vias = 2667 (  3.9%)
[03/23 22:43:48   5265s] #Total number of single cut vias = 66199 ( 96.1%)
[03/23 22:43:48   5265s] #Up-Via Summary (total 68866):
[03/23 22:43:48   5265s] #                   single-cut          multi-cut      Total
[03/23 22:43:48   5265s] #-----------------------------------------------------------
[03/23 22:43:48   5265s] # M1             10278 ( 97.2%)       298 (  2.8%)      10576
[03/23 22:43:48   5265s] # M2             28129 ( 96.1%)      1128 (  3.9%)      29257
[03/23 22:43:48   5265s] # M3             27792 ( 95.7%)      1241 (  4.3%)      29033
[03/23 22:43:48   5265s] #-----------------------------------------------------------
[03/23 22:43:48   5265s] #                66199 ( 96.1%)      2667 (  3.9%)      68866 
[03/23 22:43:48   5265s] #
[03/23 22:43:48   5265s] #Total number of DRC violations = 25
[03/23 22:43:48   5265s] #Total number of process antenna violations = 69
[03/23 22:43:48   5265s] #Total number of net violated process antenna rule = 57
[03/23 22:43:48   5265s] #Total number of violations on LAYER M1 = 0
[03/23 22:43:48   5265s] #Total number of violations on LAYER M2 = 2
[03/23 22:43:48   5265s] #Total number of violations on LAYER M3 = 14
[03/23 22:43:48   5265s] #Total number of violations on LAYER M4 = 9
[03/23 22:43:48   5265s] #Total number of violations on LAYER M5 = 0
[03/23 22:43:48   5265s] #Total number of violations on LAYER M6 = 0
[03/23 22:43:48   5265s] #Total number of violations on LAYER MQ = 0
[03/23 22:43:48   5265s] #Total number of violations on LAYER LM = 0
[03/23 22:43:48   5265s] #
[03/23 22:43:48   5265s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:43:48   5266s] #
[03/23 22:43:48   5266s] # start diode insertion for process antenna violation fix ...
[03/23 22:43:48   5266s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:43:48   5266s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3340.09 (MB), peak = 3614.94 (MB)
[03/23 22:43:48   5266s] #
[03/23 22:43:48   5266s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:43:48   5266s] #Total wire length = 343739 um.
[03/23 22:43:48   5266s] #Total half perimeter of net bounding box = 155267 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M2 = 159906 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M3 = 87864 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M4 = 95969 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER LM = 0 um.
[03/23 22:43:48   5266s] #Total number of vias = 68866
[03/23 22:43:48   5266s] #Total number of multi-cut vias = 2667 (  3.9%)
[03/23 22:43:48   5266s] #Total number of single cut vias = 66199 ( 96.1%)
[03/23 22:43:48   5266s] #Up-Via Summary (total 68866):
[03/23 22:43:48   5266s] #                   single-cut          multi-cut      Total
[03/23 22:43:48   5266s] #-----------------------------------------------------------
[03/23 22:43:48   5266s] # M1             10278 ( 97.2%)       298 (  2.8%)      10576
[03/23 22:43:48   5266s] # M2             28129 ( 96.1%)      1128 (  3.9%)      29257
[03/23 22:43:48   5266s] # M3             27792 ( 95.7%)      1241 (  4.3%)      29033
[03/23 22:43:48   5266s] #-----------------------------------------------------------
[03/23 22:43:48   5266s] #                66199 ( 96.1%)      2667 (  3.9%)      68866 
[03/23 22:43:48   5266s] #
[03/23 22:43:48   5266s] #Total number of DRC violations = 25
[03/23 22:43:48   5266s] #Total number of process antenna violations = 69
[03/23 22:43:48   5266s] #Total number of net violated process antenna rule = 57
[03/23 22:43:48   5266s] #Total number of violations on LAYER M1 = 0
[03/23 22:43:48   5266s] #Total number of violations on LAYER M2 = 2
[03/23 22:43:48   5266s] #Total number of violations on LAYER M3 = 14
[03/23 22:43:48   5266s] #Total number of violations on LAYER M4 = 9
[03/23 22:43:48   5266s] #Total number of violations on LAYER M5 = 0
[03/23 22:43:48   5266s] #Total number of violations on LAYER M6 = 0
[03/23 22:43:48   5266s] #Total number of violations on LAYER MQ = 0
[03/23 22:43:48   5266s] #Total number of violations on LAYER LM = 0
[03/23 22:43:48   5266s] #
[03/23 22:43:48   5266s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:43:48   5266s] #
[03/23 22:43:48   5266s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:43:48   5266s] #Total wire length = 343739 um.
[03/23 22:43:48   5266s] #Total half perimeter of net bounding box = 155267 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M2 = 159906 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M3 = 87864 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M4 = 95969 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:43:48   5266s] #Total wire length on LAYER LM = 0 um.
[03/23 22:43:48   5266s] #Total number of vias = 68866
[03/23 22:43:48   5266s] #Total number of multi-cut vias = 2667 (  3.9%)
[03/23 22:43:48   5266s] #Total number of single cut vias = 66199 ( 96.1%)
[03/23 22:43:48   5266s] #Up-Via Summary (total 68866):
[03/23 22:43:48   5266s] #                   single-cut          multi-cut      Total
[03/23 22:43:48   5266s] #-----------------------------------------------------------
[03/23 22:43:48   5266s] # M1             10278 ( 97.2%)       298 (  2.8%)      10576
[03/23 22:43:48   5266s] # M2             28129 ( 96.1%)      1128 (  3.9%)      29257
[03/23 22:43:48   5266s] # M3             27792 ( 95.7%)      1241 (  4.3%)      29033
[03/23 22:43:48   5266s] #-----------------------------------------------------------
[03/23 22:43:48   5266s] #                66199 ( 96.1%)      2667 (  3.9%)      68866 
[03/23 22:43:48   5266s] #
[03/23 22:43:48   5266s] #Total number of DRC violations = 25
[03/23 22:43:48   5266s] #Total number of process antenna violations = 69
[03/23 22:43:48   5266s] #Total number of net violated process antenna rule = 57
[03/23 22:43:48   5266s] #Total number of violations on LAYER M1 = 0
[03/23 22:43:48   5266s] #Total number of violations on LAYER M2 = 2
[03/23 22:43:48   5266s] #Total number of violations on LAYER M3 = 14
[03/23 22:43:48   5266s] #Total number of violations on LAYER M4 = 9
[03/23 22:43:48   5266s] #Total number of violations on LAYER M5 = 0
[03/23 22:43:48   5266s] #Total number of violations on LAYER M6 = 0
[03/23 22:43:48   5266s] #Total number of violations on LAYER MQ = 0
[03/23 22:43:48   5266s] #Total number of violations on LAYER LM = 0
[03/23 22:43:48   5266s] #
[03/23 22:43:48   5266s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 22:43:48   5266s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 22:43:48   5266s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:43:48   5266s] #
[03/23 22:43:48   5266s] #Start Post Route via swapping..
[03/23 22:43:48   5266s] #61.05% of area are rerouted by ECO routing.
[03/23 22:43:49   5269s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:43:49   5269s] #   number of violations = 3
[03/23 22:43:49   5269s] #
[03/23 22:43:49   5269s] #    By Layer and Type :
[03/23 22:43:49   5269s] #	          Short   Totals
[03/23 22:43:49   5269s] #	M1            0        0
[03/23 22:43:49   5269s] #	M2            0        0
[03/23 22:43:49   5269s] #	M3            0        0
[03/23 22:43:49   5269s] #	M4            3        3
[03/23 22:43:49   5269s] #	Totals        3        3
[03/23 22:43:49   5269s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3340.14 (MB), peak = 3614.94 (MB)
[03/23 22:43:49   5269s] #CELL_VIEW PE_top,init has 3 DRC violations
[03/23 22:43:49   5269s] #Total number of DRC violations = 3
[03/23 22:43:49   5269s] #Total number of process antenna violations = 69
[03/23 22:43:49   5269s] #Total number of net violated process antenna rule = 57
[03/23 22:43:49   5269s] #Total number of violations on LAYER M1 = 0
[03/23 22:43:49   5269s] #Total number of violations on LAYER M2 = 0
[03/23 22:43:49   5269s] #Total number of violations on LAYER M3 = 0
[03/23 22:43:49   5269s] #Total number of violations on LAYER M4 = 3
[03/23 22:43:49   5269s] #Total number of violations on LAYER M5 = 0
[03/23 22:43:49   5269s] #Total number of violations on LAYER M6 = 0
[03/23 22:43:49   5269s] #Total number of violations on LAYER MQ = 0
[03/23 22:43:49   5269s] #Total number of violations on LAYER LM = 0
[03/23 22:43:49   5269s] #Post Route via swapping is done.
[03/23 22:43:49   5269s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 22:43:49   5269s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:43:49   5269s] #Total wire length = 343739 um.
[03/23 22:43:49   5269s] #Total half perimeter of net bounding box = 155267 um.
[03/23 22:43:49   5269s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:43:49   5269s] #Total wire length on LAYER M2 = 159906 um.
[03/23 22:43:49   5269s] #Total wire length on LAYER M3 = 87864 um.
[03/23 22:43:49   5269s] #Total wire length on LAYER M4 = 95969 um.
[03/23 22:43:49   5269s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:43:49   5269s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:43:49   5269s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:43:49   5269s] #Total wire length on LAYER LM = 0 um.
[03/23 22:43:49   5269s] #Total number of vias = 68866
[03/23 22:43:49   5269s] #Total number of multi-cut vias = 2910 (  4.2%)
[03/23 22:43:49   5269s] #Total number of single cut vias = 65956 ( 95.8%)
[03/23 22:43:49   5269s] #Up-Via Summary (total 68866):
[03/23 22:43:49   5269s] #                   single-cut          multi-cut      Total
[03/23 22:43:49   5269s] #-----------------------------------------------------------
[03/23 22:43:49   5269s] # M1             10275 ( 97.2%)       301 (  2.8%)      10576
[03/23 22:43:49   5269s] # M2             28067 ( 95.9%)      1190 (  4.1%)      29257
[03/23 22:43:49   5269s] # M3             27614 ( 95.1%)      1419 (  4.9%)      29033
[03/23 22:43:49   5269s] #-----------------------------------------------------------
[03/23 22:43:49   5269s] #                65956 ( 95.8%)      2910 (  4.2%)      68866 
[03/23 22:43:49   5269s] #
[03/23 22:43:49   5269s] #detailRoute Statistics:
[03/23 22:43:49   5269s] #Cpu time = 00:03:42
[03/23 22:43:49   5269s] #Elapsed time = 00:02:07
[03/23 22:43:49   5269s] #Increased memory = 7.37 (MB)
[03/23 22:43:49   5269s] #Total memory = 3340.10 (MB)
[03/23 22:43:49   5269s] #Peak memory = 3614.94 (MB)
[03/23 22:43:49   5269s] #Skip updating routing design signature in db-snapshot flow
[03/23 22:43:49   5269s] ### global_detail_route design signature (1020): route=904782938 flt_obj=0 vio=1228434014 shield_wire=1
[03/23 22:43:49   5269s] ### Time Record (DB Export) is installed.
[03/23 22:43:49   5269s] ### export design design signature (1021): route=904782938 fixed_route=1603999323 flt_obj=0 vio=1228434014 swire=282492057 shield_wire=1 net_attr=1530665006 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1370489948 pin_access=1289393337 inst_pattern=1
[03/23 22:43:49   5269s] #	no debugging net set
[03/23 22:43:49   5270s] ### Time Record (DB Export) is uninstalled.
[03/23 22:43:49   5270s] ### Time Record (Post Callback) is installed.
[03/23 22:43:49   5270s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:43:49   5270s] #
[03/23 22:43:49   5270s] #globalDetailRoute statistics:
[03/23 22:43:49   5270s] #Cpu time = 00:03:45
[03/23 22:43:49   5270s] #Elapsed time = 00:02:09
[03/23 22:43:49   5270s] #Increased memory = -212.30 (MB)
[03/23 22:43:49   5270s] #Total memory = 3109.26 (MB)
[03/23 22:43:49   5270s] #Peak memory = 3614.94 (MB)
[03/23 22:43:49   5270s] #Number of warnings = 5
[03/23 22:43:49   5270s] #Total number of warnings = 62
[03/23 22:43:49   5270s] #Number of fails = 0
[03/23 22:43:49   5270s] #Total number of fails = 0
[03/23 22:43:49   5270s] #Complete globalDetailRoute on Thu Mar 23 22:43:49 2023
[03/23 22:43:49   5270s] #
[03/23 22:43:49   5270s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:43:49   5270s] ### 
[03/23 22:43:49   5270s] ###   Scalability Statistics
[03/23 22:43:49   5270s] ### 
[03/23 22:43:49   5270s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:43:49   5270s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 22:43:49   5270s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:43:49   5270s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:43:49   5270s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:43:49   5270s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:43:49   5270s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:43:49   5270s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:43:49   5270s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 22:43:49   5270s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:43:49   5270s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[03/23 22:43:49   5270s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 22:43:49   5270s] ###   Detail Routing                |        00:03:37|        00:02:05|             1.7|
[03/23 22:43:49   5270s] ###   Antenna Fixing                |        00:00:02|        00:00:01|             1.0|
[03/23 22:43:49   5270s] ###   Post Route Via Swapping       |        00:00:03|        00:00:01|             1.0|
[03/23 22:43:49   5270s] ###   Entire Command                |        00:03:45|        00:02:09|             1.7|
[03/23 22:43:49   5270s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:43:49   5270s] ### 
[03/23 22:43:49   5270s] *** EcoRoute #1 [finish] (optDesign #7) : cpu/real = 0:03:45.4/0:02:09.0 (1.7), totSession cpu/real = 1:27:50.1/0:41:04.4 (2.1), mem = 4585.0M
[03/23 22:43:49   5270s] 
[03/23 22:43:49   5270s] =============================================================================================
[03/23 22:43:49   5270s]  Step TAT Report : EcoRoute #1 / optDesign #7                                   21.14-s109_1
[03/23 22:43:49   5270s] =============================================================================================
[03/23 22:43:49   5270s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:43:49   5270s] ---------------------------------------------------------------------------------------------
[03/23 22:43:49   5270s] [ GlobalRoute            ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:01.0    1.9
[03/23 22:43:49   5270s] [ DetailRoute            ]      1   0:02:05.4  (  97.2 % )     0:02:05.4 /  0:03:36.6    1.7
[03/23 22:43:49   5270s] [ MISC                   ]          0:00:03.0  (   2.3 % )     0:00:03.0 /  0:00:07.8    2.6
[03/23 22:43:49   5270s] ---------------------------------------------------------------------------------------------
[03/23 22:43:49   5270s]  EcoRoute #1 TOTAL                  0:02:09.0  ( 100.0 % )     0:02:09.0 /  0:03:45.4    1.7
[03/23 22:43:49   5270s] ---------------------------------------------------------------------------------------------
[03/23 22:43:49   5270s] 
[03/23 22:43:49   5270s] **optDesign ... cpu = 0:04:59, real = 0:02:34, mem = 3100.4M, totSessionCpu=1:27:50 **
[03/23 22:43:49   5270s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 22:43:49   5270s] **INFO: flowCheckPoint #39 PostEcoSummary
[03/23 22:43:49   5270s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:43:49   5270s] 
[03/23 22:43:49   5270s] Trim Metal Layers:
[03/23 22:43:49   5270s] LayerId::1 widthSet size::1
[03/23 22:43:49   5270s] LayerId::2 widthSet size::1
[03/23 22:43:49   5270s] LayerId::3 widthSet size::1
[03/23 22:43:49   5270s] LayerId::4 widthSet size::1
[03/23 22:43:49   5270s] LayerId::5 widthSet size::1
[03/23 22:43:49   5270s] LayerId::6 widthSet size::1
[03/23 22:43:49   5270s] LayerId::7 widthSet size::1
[03/23 22:43:49   5270s] LayerId::8 widthSet size::1
[03/23 22:43:49   5270s] eee: pegSigSF::1.070000
[03/23 22:43:49   5270s] Initializing multi-corner resistance tables ...
[03/23 22:43:49   5270s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:43:49   5270s] eee: l::2 avDens::0.412292 usedTrk::4564.076147 availTrk::11070.000000 sigTrk::4564.076147
[03/23 22:43:49   5270s] eee: l::3 avDens::0.218868 usedTrk::2481.963607 availTrk::11340.000000 sigTrk::2481.963607
[03/23 22:43:49   5270s] eee: l::4 avDens::0.241786 usedTrk::2698.334722 availTrk::11160.000000 sigTrk::2698.334722
[03/23 22:43:49   5270s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:43:49   5270s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:43:49   5270s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:43:49   5270s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:43:49   5270s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400490 uaWl=1.000000 uaWlH=0.270825 aWlH=0.000000 lMod=0 pMax=0.873200 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:43:49   5270s] ### Net info: total nets: 3227
[03/23 22:43:49   5270s] ### Net info: dirty nets: 0
[03/23 22:43:49   5270s] ### Net info: marked as disconnected nets: 0
[03/23 22:43:49   5270s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:43:50   5270s] #num needed restored net=0
[03/23 22:43:50   5270s] #need_extraction net=0 (total=3227)
[03/23 22:43:50   5270s] ### Net info: fully routed nets: 3225
[03/23 22:43:50   5270s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:43:50   5270s] ### Net info: unrouted nets: 0
[03/23 22:43:50   5270s] ### Net info: re-extraction nets: 0
[03/23 22:43:50   5270s] ### Net info: ignored nets: 0
[03/23 22:43:50   5270s] ### Net info: skip routing nets: 0
[03/23 22:43:50   5270s] ### import design signature (1022): route=2055195935 fixed_route=2055195935 flt_obj=0 vio=2035234458 swire=282492057 shield_wire=1 net_attr=1681224436 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1370489948 pin_access=1289393337 inst_pattern=1
[03/23 22:43:50   5270s] #Extract in post route mode
[03/23 22:43:50   5270s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:43:50   5270s] #Fast data preparation for tQuantus.
[03/23 22:43:50   5270s] #Start routing data preparation on Thu Mar 23 22:43:50 2023
[03/23 22:43:50   5270s] #
[03/23 22:43:50   5270s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:43:50   5270s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:43:50   5270s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:43:50   5270s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:43:50   5270s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:43:50   5270s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:43:50   5270s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:43:50   5270s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:43:50   5270s] #Regenerating Ggrids automatically.
[03/23 22:43:50   5270s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:43:50   5270s] #Using automatically generated G-grids.
[03/23 22:43:50   5270s] #Done routing data preparation.
[03/23 22:43:50   5270s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3107.81 (MB), peak = 3614.94 (MB)
[03/23 22:43:50   5270s] #Start routing data preparation on Thu Mar 23 22:43:50 2023
[03/23 22:43:50   5270s] #
[03/23 22:43:50   5270s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:43:50   5270s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:43:50   5270s] #Voltage range [0.000 - 1.200] has 3225 nets.
[03/23 22:43:50   5270s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:43:50   5270s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:43:50   5270s] #Build and mark too close pins for the same net.
[03/23 22:43:50   5271s] #Regenerating Ggrids automatically.
[03/23 22:43:50   5271s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:43:50   5271s] #Using automatically generated G-grids.
[03/23 22:43:50   5271s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:43:50   5271s] #Done routing data preparation.
[03/23 22:43:50   5271s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3113.38 (MB), peak = 3614.94 (MB)
[03/23 22:43:50   5271s] #
[03/23 22:43:50   5271s] #Start tQuantus RC extraction...
[03/23 22:43:50   5271s] #Start building rc corner(s)...
[03/23 22:43:50   5271s] #Number of RC Corner = 1
[03/23 22:43:50   5271s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:43:50   5271s] #M1 -> M1 (1)
[03/23 22:43:50   5271s] #M2 -> M2 (2)
[03/23 22:43:50   5271s] #M3 -> M3 (3)
[03/23 22:43:50   5271s] #M4 -> M4 (4)
[03/23 22:43:50   5271s] #M5 -> M5 (5)
[03/23 22:43:50   5271s] #M6 -> M6 (6)
[03/23 22:43:50   5271s] #MQ -> MQ (7)
[03/23 22:43:50   5271s] #LM -> LM (8)
[03/23 22:43:50   5271s] #SADV-On
[03/23 22:43:50   5271s] # Corner(s) : 
[03/23 22:43:50   5271s] #rc-typ [25.00]
[03/23 22:43:51   5271s] # Corner id: 0
[03/23 22:43:51   5271s] # Layout Scale: 1.000000
[03/23 22:43:51   5271s] # Has Metal Fill model: yes
[03/23 22:43:51   5271s] # Temperature was set
[03/23 22:43:51   5271s] # Temperature : 25.000000
[03/23 22:43:51   5271s] # Ref. Temp   : 25.000000
[03/23 22:43:51   5271s] #SADV-Off
[03/23 22:43:51   5271s] #total pattern=120 [8, 324]
[03/23 22:43:51   5271s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:43:51   5271s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:43:51   5271s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:43:51   5271s] #number model r/c [1,1] [8,324] read
[03/23 22:43:51   5271s] #0 rcmodel(s) requires rebuild
[03/23 22:43:51   5271s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3113.62 (MB), peak = 3614.94 (MB)
[03/23 22:43:51   5271s] #Start building rc corner(s)...
[03/23 22:43:51   5271s] #Number of RC Corner = 1
[03/23 22:43:51   5271s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:43:51   5271s] #M1 -> M1 (1)
[03/23 22:43:51   5271s] #M2 -> M2 (2)
[03/23 22:43:51   5271s] #M3 -> M3 (3)
[03/23 22:43:51   5271s] #M4 -> M4 (4)
[03/23 22:43:51   5271s] #M5 -> M5 (5)
[03/23 22:43:51   5271s] #M6 -> M6 (6)
[03/23 22:43:51   5271s] #MQ -> MQ (7)
[03/23 22:43:51   5271s] #LM -> LM (8)
[03/23 22:43:51   5271s] #SADV-On
[03/23 22:43:51   5271s] # Corner(s) : 
[03/23 22:43:51   5271s] #rc-typ [25.00]
[03/23 22:43:51   5271s] # Corner id: 0
[03/23 22:43:51   5271s] # Layout Scale: 1.000000
[03/23 22:43:51   5271s] # Has Metal Fill model: yes
[03/23 22:43:51   5271s] # Temperature was set
[03/23 22:43:51   5271s] # Temperature : 25.000000
[03/23 22:43:51   5271s] # Ref. Temp   : 25.000000
[03/23 22:43:51   5271s] #SADV-Off
[03/23 22:43:51   5271s] #total pattern=120 [8, 324]
[03/23 22:43:51   5271s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:43:51   5271s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:43:51   5271s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:43:51   5271s] #number model r/c [1,1] [8,324] read
[03/23 22:43:51   5271s] #0 rcmodel(s) requires rebuild
[03/23 22:43:51   5271s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3113.31 (MB), peak = 3614.94 (MB)
[03/23 22:43:51   5271s] #Finish check_net_pin_list step Enter extract
[03/23 22:43:51   5271s] #Start init net ripin tree building
[03/23 22:43:51   5271s] #Finish init net ripin tree building
[03/23 22:43:51   5271s] #Cpu time = 00:00:00
[03/23 22:43:51   5271s] #Elapsed time = 00:00:00
[03/23 22:43:51   5271s] #Increased memory = 0.00 (MB)
[03/23 22:43:51   5271s] #Total memory = 3113.31 (MB)
[03/23 22:43:51   5271s] #Peak memory = 3614.94 (MB)
[03/23 22:43:51   5271s] #Using multithreading with 6 threads.
[03/23 22:43:51   5271s] #begin processing metal fill model file
[03/23 22:43:51   5271s] #end processing metal fill model file
[03/23 22:43:51   5272s] #Length limit = 200 pitches
[03/23 22:43:51   5272s] #opt mode = 2
[03/23 22:43:51   5272s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:43:51   5272s] #Start generate extraction boxes.
[03/23 22:43:51   5272s] #
[03/23 22:43:51   5272s] #Extract using 30 x 30 Hboxes
[03/23 22:43:51   5272s] #3x4 initial hboxes
[03/23 22:43:51   5272s] #Use area based hbox pruning.
[03/23 22:43:51   5272s] #0/0 hboxes pruned.
[03/23 22:43:51   5272s] #Complete generating extraction boxes.
[03/23 22:43:51   5272s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.10GHz 12288KB Cache 12CPU...
[03/23 22:43:51   5272s] #Process 0 special clock nets for rc extraction
[03/23 22:43:51   5272s] #Total 3225 nets were built. 2502 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:43:53   5274s] #Run Statistics for Extraction:
[03/23 22:43:53   5274s] #   Cpu time = 00:00:03, elapsed time = 00:00:02 .
[03/23 22:43:53   5274s] #   Increased memory =    58.60 (MB), total memory =  3171.91 (MB), peak memory =  3614.94 (MB)
[03/23 22:43:53   5274s] #Register nets and terms for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d
[03/23 22:43:53   5275s] #Finish registering nets and terms for rcdb.
[03/23 22:43:53   5275s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3128.36 (MB), peak = 3614.94 (MB)
[03/23 22:43:53   5275s] #RC Statistics: 20714 Res, 13349 Ground Cap, 45947 XCap (Edge to Edge)
[03/23 22:43:53   5275s] #RC V/H edge ratio: 0.05, Avg V/H Edge Length: 1158.66 (8491), Avg L-Edge Length: 22073.38 (9427)
[03/23 22:43:53   5275s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d.
[03/23 22:43:53   5275s] #Start writing RC data.
[03/23 22:43:53   5275s] #Finish writing RC data
[03/23 22:43:53   5275s] #Finish writing rcdb with 23939 nodes, 20714 edges, and 135864 xcaps
[03/23 22:43:53   5275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3123.25 (MB), peak = 3614.94 (MB)
[03/23 22:43:53   5275s] Restoring parasitic data from file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d' ...
[03/23 22:43:53   5275s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d' for reading (mem: 4642.777M)
[03/23 22:43:53   5275s] Reading RCDB with compressed RC data.
[03/23 22:43:53   5275s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d' for content verification (mem: 4642.777M)
[03/23 22:43:53   5275s] Reading RCDB with compressed RC data.
[03/23 22:43:53   5275s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d': 0 access done (mem: 4642.777M)
[03/23 22:43:53   5275s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d': 0 access done (mem: 4642.777M)
[03/23 22:43:53   5275s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4642.777M)
[03/23 22:43:53   5275s] Following multi-corner parasitics specified:
[03/23 22:43:53   5275s] 	/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d (rcdb)
[03/23 22:43:53   5275s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d' for reading (mem: 4642.777M)
[03/23 22:43:53   5275s] Reading RCDB with compressed RC data.
[03/23 22:43:53   5275s] 		Cell PE_top has rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d specified
[03/23 22:43:53   5275s] Cell PE_top, hinst 
[03/23 22:43:53   5275s] processing rcdb (/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:43:53   5275s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_gkD2NH.rcdb.d': 0 access done (mem: 4658.777M)
[03/23 22:43:53   5275s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4642.777M)
[03/23 22:43:53   5275s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_oKtXDn.rcdb.d/PE_top.rcdb.d' for reading (mem: 4642.777M)
[03/23 22:43:53   5275s] Reading RCDB with compressed RC data.
[03/23 22:43:54   5276s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_oKtXDn.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4642.777M)
[03/23 22:43:54   5276s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4642.777M)
[03/23 22:43:54   5276s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4642.777M)
[03/23 22:43:54   5276s] #
[03/23 22:43:54   5276s] #Restore RCDB.
[03/23 22:43:54   5276s] #
[03/23 22:43:54   5276s] #Complete tQuantus RC extraction.
[03/23 22:43:54   5276s] #Cpu time = 00:00:05
[03/23 22:43:54   5276s] #Elapsed time = 00:00:04
[03/23 22:43:54   5276s] #Increased memory = 9.95 (MB)
[03/23 22:43:54   5276s] #Total memory = 3123.32 (MB)
[03/23 22:43:54   5276s] #Peak memory = 3614.94 (MB)
[03/23 22:43:54   5276s] #
[03/23 22:43:54   5276s] #2502 inserted nodes are removed
[03/23 22:43:54   5276s] ### export design design signature (1024): route=1034332053 fixed_route=1034332053 flt_obj=0 vio=2035234458 swire=282492057 shield_wire=1 net_attr=1001342794 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1370489948 pin_access=1289393337 inst_pattern=1
[03/23 22:43:54   5276s] #	no debugging net set
[03/23 22:43:54   5276s] #Start Inst Signature in MT(0)
[03/23 22:43:54   5276s] #Start Net Signature in MT(37832893)
[03/23 22:43:54   5276s] #Calculate SNet Signature in MT (69217376)
[03/23 22:43:54   5276s] #Run time and memory report for RC extraction:
[03/23 22:43:54   5276s] #RC extraction running on  Xeon 4.00GHz 12288KB Cache 12CPU.
[03/23 22:43:54   5276s] #Run Statistics for snet signature:
[03/23 22:43:54   5276s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.14/6, scale score = 0.19.
[03/23 22:43:54   5276s] #    Increased memory =     0.02 (MB), total memory =  3105.37 (MB), peak memory =  3614.94 (MB)
[03/23 22:43:54   5276s] #Run Statistics for Net Final Signature:
[03/23 22:43:54   5276s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:43:54   5276s] #   Increased memory =     0.00 (MB), total memory =  3105.36 (MB), peak memory =  3614.94 (MB)
[03/23 22:43:54   5276s] #Run Statistics for Net launch:
[03/23 22:43:54   5276s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.71/6, scale score = 0.79.
[03/23 22:43:54   5276s] #    Increased memory =    -0.02 (MB), total memory =  3105.36 (MB), peak memory =  3614.94 (MB)
[03/23 22:43:54   5276s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:43:54   5276s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:43:54   5276s] #   Increased memory =     0.00 (MB), total memory =  3105.37 (MB), peak memory =  3614.94 (MB)
[03/23 22:43:54   5276s] #Run Statistics for net signature:
[03/23 22:43:54   5276s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.29/6, scale score = 0.55.
[03/23 22:43:54   5276s] #    Increased memory =    -0.02 (MB), total memory =  3105.36 (MB), peak memory =  3614.94 (MB)
[03/23 22:43:54   5276s] #Run Statistics for inst signature:
[03/23 22:43:54   5276s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.38/6, scale score = 0.23.
[03/23 22:43:54   5276s] #    Increased memory =    -0.43 (MB), total memory =  3105.37 (MB), peak memory =  3614.94 (MB)
[03/23 22:43:54   5276s] **optDesign ... cpu = 0:05:06, real = 0:02:39, mem = 3105.4M, totSessionCpu=1:27:57 **
[03/23 22:43:54   5276s] Starting delay calculation for Setup views
[03/23 22:43:54   5276s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:43:54   5276s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:43:54   5276s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:43:55   5276s] #################################################################################
[03/23 22:43:55   5276s] # Design Stage: PostRoute
[03/23 22:43:55   5276s] # Design Name: PE_top
[03/23 22:43:55   5276s] # Design Mode: 130nm
[03/23 22:43:55   5276s] # Analysis Mode: MMMC OCV 
[03/23 22:43:55   5276s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:43:55   5276s] # Signoff Settings: SI On 
[03/23 22:43:55   5276s] #################################################################################
[03/23 22:43:55   5276s] Topological Sorting (REAL = 0:00:00.0, MEM = 4630.9M, InitMEM = 4630.9M)
[03/23 22:43:55   5277s] Setting infinite Tws ...
[03/23 22:43:55   5277s] First Iteration Infinite Tw... 
[03/23 22:43:55   5277s] Calculate early delays in OCV mode...
[03/23 22:43:55   5277s] Calculate late delays in OCV mode...
[03/23 22:43:55   5277s] Start delay calculation (fullDC) (6 T). (MEM=4630.9)
[03/23 22:43:55   5277s] End AAE Lib Interpolated Model. (MEM=4642.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:43:55   5277s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_oKtXDn.rcdb.d/PE_top.rcdb.d' for reading (mem: 4642.512M)
[03/23 22:43:55   5277s] Reading RCDB with compressed RC data.
[03/23 22:43:55   5277s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4642.5M)
[03/23 22:43:55   5277s] AAE_INFO: 6 threads acquired from CTE.
[03/23 22:43:55   5278s] Total number of fetched objects 3225
[03/23 22:43:55   5278s] AAE_INFO-618: Total number of nets in the design is 3227,  100.0 percent of the nets selected for SI analysis
[03/23 22:43:55   5278s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:43:55   5278s] End delay calculation. (MEM=4893.61 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 22:43:55   5278s] End delay calculation (fullDC). (MEM=4893.61 CPU=0:00:01.3 REAL=0:00:00.0)
[03/23 22:43:55   5278s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 4893.6M) ***
[03/23 22:43:55   5278s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4885.6M)
[03/23 22:43:55   5278s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:43:55   5278s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4885.6M)
[03/23 22:43:55   5278s] Starting SI iteration 2
[03/23 22:43:55   5278s] Calculate early delays in OCV mode...
[03/23 22:43:55   5278s] Calculate late delays in OCV mode...
[03/23 22:43:55   5278s] Start delay calculation (fullDC) (6 T). (MEM=4732.76)
[03/23 22:43:55   5278s] End AAE Lib Interpolated Model. (MEM=4732.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:43:55   5279s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 2. 
[03/23 22:43:55   5279s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 3225. 
[03/23 22:43:55   5279s] Total number of fetched objects 3225
[03/23 22:43:55   5279s] AAE_INFO-618: Total number of nets in the design is 3227,  33.7 percent of the nets selected for SI analysis
[03/23 22:43:55   5279s] End delay calculation. (MEM=4988.84 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 22:43:55   5279s] End delay calculation (fullDC). (MEM=4988.84 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 22:43:55   5279s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4988.8M) ***
[03/23 22:43:56   5280s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:02.0 totSessionCpu=1:28:00 mem=4994.8M)
[03/23 22:43:56   5280s] End AAE Lib Interpolated Model. (MEM=4994.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:43:56   5280s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4994.8M, EPOCH TIME: 1679625836.083468
[03/23 22:43:56   5280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:56   5280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:56   5280s] 
[03/23 22:43:56   5280s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:43:56   5280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:5026.8M, EPOCH TIME: 1679625836.109352
[03/23 22:43:56   5280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:43:56   5280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:56   5280s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.495  | -2.495  | -0.686  |
|           TNS (ns):| -23.765 | -16.388 | -7.469  |
|    Violating Paths:|   73    |   42    |   33    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.211   |      2 (2)       |
|   max_tran     |      2 (4)       |   -2.181   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      2 (2)       |    -118    |      2 (2)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:5025.4M, EPOCH TIME: 1679625836.235406
[03/23 22:43:56   5280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:56   5280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:56   5280s] 
[03/23 22:43:56   5280s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:43:56   5280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.023, MEM:5026.8M, EPOCH TIME: 1679625836.258867
[03/23 22:43:56   5280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:43:56   5280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:56   5280s] Density: 34.743%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:10, real = 0:02:41, mem = 3326.7M, totSessionCpu=1:28:00 **
[03/23 22:43:56   5280s] Executing marking Critical Nets1
[03/23 22:43:56   5280s] **INFO: flowCheckPoint #40 OptimizationRecovery
[03/23 22:43:56   5280s] *** Timing NOT met, worst failing slack is -2.495
[03/23 22:43:56   5280s] *** Check timing (0:00:00.0)
[03/23 22:43:56   5280s] VT info 8.01024641873 5
[03/23 22:43:56   5280s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 22:43:56   5280s] Running postRoute recovery in postEcoRoute mode
[03/23 22:43:56   5280s] **optDesign ... cpu = 0:05:10, real = 0:02:41, mem = 3326.7M, totSessionCpu=1:28:00 **
[03/23 22:43:56   5280s]   Timing/DRV Snapshot: (TGT)
[03/23 22:43:56   5280s]      Weighted WNS: -2.545
[03/23 22:43:56   5280s]       All  PG WNS: -2.545
[03/23 22:43:56   5280s]       High PG WNS: -2.545
[03/23 22:43:56   5280s]       All  PG TNS: -23.765
[03/23 22:43:56   5280s]       High PG TNS: -16.388
[03/23 22:43:56   5280s]       Low  PG TNS: -7.469
[03/23 22:43:56   5280s]          Tran DRV: 2 (2)
[03/23 22:43:56   5280s]           Cap DRV: 2 (2)
[03/23 22:43:56   5280s]        Fanout DRV: 0 (18)
[03/23 22:43:56   5280s]            Glitch: 0 (0)
[03/23 22:43:56   5280s]    Category Slack: { [L, -2.545] [H, -2.545] }
[03/23 22:43:56   5280s] 
[03/23 22:43:56   5280s] Checking setup slack degradation ...
[03/23 22:43:56   5280s] 
[03/23 22:43:56   5280s] Recovery Manager:
[03/23 22:43:56   5280s]   Low  Effort WNS Jump: 1.599 (REF: -0.946, TGT: -2.545, Threshold: 0.150) - Trigger
[03/23 22:43:56   5280s]   High Effort WNS Jump: 1.599 (REF: -0.946, TGT: -2.545, Threshold: 0.095) - Trigger
[03/23 22:43:56   5280s]   Low  Effort TNS Jump: 10.831 (REF: -12.933, TGT: -23.765, Threshold: 10.000) - Trigger
[03/23 22:43:56   5280s]   High Effort TNS Jump: 4.576 (REF: -11.812, TGT: -16.388, Threshold: 5.000) - Skip
[03/23 22:43:56   5280s] 
[03/23 22:43:56   5280s] Checking DRV degradation...
[03/23 22:43:56   5280s] 
[03/23 22:43:56   5280s] Recovery Manager:
[03/23 22:43:56   5280s]     Tran DRV degradation : 2 (0 -> 2, Margin 10) - Skip
[03/23 22:43:56   5280s]      Cap DRV degradation : 2 (0 -> 2, Margin 10) - Skip
[03/23 22:43:56   5280s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:43:56   5280s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:43:56   5280s] 
[03/23 22:43:56   5280s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:43:56   5280s] Begin: GigaOpt WNS recovery
[03/23 22:43:56   5280s] Begin: GigaOpt Optimization in WNS mode (Recovery)
[03/23 22:43:56   5280s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -postEco -nativePathGroupFlow -categoryTargetSlacks {  0 -9462 1 -9462 }
[03/23 22:43:56   5280s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:43:56   5280s] End AAE Lib Interpolated Model. (MEM=4933.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:43:56   5280s] *** WnsOpt #2 [begin] (optDesign #7) : totSession cpu/real = 1:28:00.5/0:41:11.0 (2.1), mem = 4933.5M
[03/23 22:43:56   5280s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.43
[03/23 22:43:56   5280s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:43:56   5280s] ### Creating PhyDesignMc. totSessionCpu=1:28:01 mem=4933.5M
[03/23 22:43:56   5280s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:43:56   5280s] OPERPROF: Starting DPlace-Init at level 1, MEM:4933.5M, EPOCH TIME: 1679625836.375659
[03/23 22:43:56   5280s] Processing tracks to init pin-track alignment.
[03/23 22:43:56   5280s] z: 2, totalTracks: 1
[03/23 22:43:56   5280s] z: 4, totalTracks: 1
[03/23 22:43:56   5280s] z: 6, totalTracks: 1
[03/23 22:43:56   5280s] z: 8, totalTracks: 1
[03/23 22:43:56   5280s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:43:56   5280s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4933.5M, EPOCH TIME: 1679625836.379829
[03/23 22:43:56   5280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:56   5280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:56   5280s] 
[03/23 22:43:56   5280s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:43:56   5280s] 
[03/23 22:43:56   5280s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:43:56   5280s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.022, MEM:4935.0M, EPOCH TIME: 1679625836.402296
[03/23 22:43:56   5280s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4935.0M, EPOCH TIME: 1679625836.402448
[03/23 22:43:56   5280s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:4935.0M, EPOCH TIME: 1679625836.406377
[03/23 22:43:56   5280s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4935.0MB).
[03/23 22:43:56   5280s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.032, MEM:4935.0M, EPOCH TIME: 1679625836.407425
[03/23 22:43:56   5280s] TotalInstCnt at PhyDesignMc Initialization: 3158
[03/23 22:43:56   5280s] ### Creating PhyDesignMc, finished. totSessionCpu=1:28:01 mem=4935.0M
[03/23 22:43:56   5280s] #optDebug: Start CG creation (mem=4935.0M)
[03/23 22:43:56   5280s]  ...initializing CG  maxDriveDist 1648.410000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 164.841000 
[03/23 22:43:56   5280s] (cpu=0:00:00.1, mem=4935.0M)
[03/23 22:43:56   5280s]  ...processing cgPrt (cpu=0:00:00.1, mem=4935.0M)
[03/23 22:43:56   5280s]  ...processing cgEgp (cpu=0:00:00.1, mem=4935.0M)
[03/23 22:43:56   5280s]  ...processing cgPbk (cpu=0:00:00.1, mem=4935.0M)
[03/23 22:43:56   5280s]  ...processing cgNrb(cpu=0:00:00.1, mem=4935.0M)
[03/23 22:43:56   5280s]  ...processing cgObs (cpu=0:00:00.1, mem=4935.0M)
[03/23 22:43:56   5280s]  ...processing cgCon (cpu=0:00:00.1, mem=4935.0M)
[03/23 22:43:56   5280s]  ...processing cgPdm (cpu=0:00:00.1, mem=4935.0M)
[03/23 22:43:56   5280s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4935.0M)
[03/23 22:43:56   5280s] ### Creating RouteCongInterface, started
[03/23 22:43:56   5280s] ### Creating RouteCongInterface, finished
[03/23 22:43:56   5280s] *info: 31 clock nets excluded
[03/23 22:43:56   5281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.251356.12
[03/23 22:43:56   5281s] PathGroup :  reg2reg  TargetSlack : -0.8962 
[03/23 22:43:56   5281s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:43:56   5281s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:43:56   5281s] ** GigaOpt Optimizer WNS Slack -2.495 TNS Slack -23.765 Density 34.74
[03/23 22:43:56   5281s] Optimizer WNS Pass 0
[03/23 22:43:56   5281s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.686| -7.469|
|reg2reg   |-2.495|-16.388|
|HEPG      |-2.495|-16.388|
|All Paths |-2.495|-23.765|
+----------+------+-------+

[03/23 22:43:56   5281s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5150.6M, EPOCH TIME: 1679625836.879241
[03/23 22:43:56   5281s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5150.6M, EPOCH TIME: 1679625836.879373
[03/23 22:43:56   5281s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 22:43:56   5281s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 22:43:56   5281s] Active Path Group: reg2reg  
[03/23 22:43:56   5281s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:43:56   5281s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:43:56   5281s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:43:56   5281s] |  -2.495|   -2.495| -16.388|  -23.765|   34.74%|   0:00:00.0| 5150.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 22:43:57   5281s] |  -0.830|   -0.830| -12.980|  -20.357|   34.75%|   0:00:01.0| 5293.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG64_S2/D                     |
[03/23 22:43:57   5281s] |  -0.830|   -0.830| -12.980|  -20.357|   34.75%|   0:00:00.0| 5293.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG64_S2/D                     |
[03/23 22:43:57   5281s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:43:57   5281s] 
[03/23 22:43:57   5281s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=5293.8M) ***
[03/23 22:43:57   5281s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:43:57   5281s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:43:57   5281s]   Timing Snapshot: (TGT)
[03/23 22:43:57   5281s]      Weighted WNS: -0.880
[03/23 22:43:57   5281s]       All  PG WNS: -0.880
[03/23 22:43:57   5281s]       High PG WNS: -0.880
[03/23 22:43:57   5281s]       All  PG TNS: -20.357
[03/23 22:43:57   5281s]       High PG TNS: -12.980
[03/23 22:43:57   5281s]       Low  PG TNS: -7.469
[03/23 22:43:57   5281s]    Category Slack: { [L, -0.880] [H, -0.880] }
[03/23 22:43:57   5281s] 
[03/23 22:43:57   5281s] Checking setup slack degradation ...
[03/23 22:43:57   5281s] 
[03/23 22:43:57   5281s] Recovery Manager:
[03/23 22:43:57   5281s]   Low  Effort WNS Jump: 0.000 (REF: -0.946, TGT: -0.880, Threshold: 0.150) - Skip
[03/23 22:43:57   5281s]   High Effort WNS Jump: 0.000 (REF: -0.946, TGT: -0.880, Threshold: 0.095) - Skip
[03/23 22:43:57   5281s]   Low  Effort TNS Jump: 7.423 (REF: -12.933, TGT: -20.357, Threshold: 50.000) - Skip
[03/23 22:43:57   5281s]   High Effort TNS Jump: 1.168 (REF: -11.812, TGT: -12.980, Threshold: 25.000) - Skip
[03/23 22:43:57   5281s] 
[03/23 22:43:57   5281s] 
[03/23 22:43:57   5281s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=5293.8M) ***
[03/23 22:43:57   5281s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.686| -7.469|
|reg2reg   |-0.830|-12.980|
|HEPG      |-0.830|-12.980|
|All Paths |-0.830|-20.357|
+----------+------+-------+

[03/23 22:43:57   5281s] ** GigaOpt Optimizer WNS Slack -0.830 TNS Slack -20.357 Density 34.75
[03/23 22:43:57   5281s] Update Timing Windows (Threshold 0.023) ...
[03/23 22:43:57   5281s] Re Calculate Delays on 9 Nets
[03/23 22:43:57   5281s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.686| -7.469|
|reg2reg   |-0.830|-12.980|
|HEPG      |-0.830|-12.980|
|All Paths |-0.830|-20.357|
+----------+------+-------+

[03/23 22:43:57   5281s] 
[03/23 22:43:57   5281s] *** Finish Post Route Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=5293.8M) ***
[03/23 22:43:57   5281s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.251356.12
[03/23 22:43:57   5281s] Total-nets :: 3225, Stn-nets :: 0, ratio :: 0 %, Total-len 343741, Stn-len 0
[03/23 22:43:57   5281s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5133.9M, EPOCH TIME: 1679625837.329076
[03/23 22:43:57   5281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3158).
[03/23 22:43:57   5281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:57   5281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:57   5281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:57   5281s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.042, REAL:0.026, MEM:4857.7M, EPOCH TIME: 1679625837.355548
[03/23 22:43:57   5281s] TotalInstCnt at PhyDesignMc Destruction: 3158
[03/23 22:43:57   5281s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.43
[03/23 22:43:57   5281s] *** WnsOpt #2 [finish] (optDesign #7) : cpu/real = 0:00:01.3/0:00:01.0 (1.3), totSession cpu/real = 1:28:01.8/0:41:12.0 (2.1), mem = 4857.7M
[03/23 22:43:57   5281s] 
[03/23 22:43:57   5281s] =============================================================================================
[03/23 22:43:57   5281s]  Step TAT Report : WnsOpt #2 / optDesign #7                                     21.14-s109_1
[03/23 22:43:57   5281s] =============================================================================================
[03/23 22:43:57   5281s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:43:57   5281s] ---------------------------------------------------------------------------------------------
[03/23 22:43:57   5281s] [ SlackTraversorInit     ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:43:57   5281s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:57   5281s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.1    1.2
[03/23 22:43:57   5281s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:57   5281s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:43:57   5281s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:43:57   5281s] [ TransformInit          ]      1   0:00:00.3  (  32.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 22:43:57   5281s] [ OptimizationStep       ]      1   0:00:00.0  (   3.2 % )     0:00:00.3 /  0:00:00.5    1.6
[03/23 22:43:57   5281s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.4    1.7
[03/23 22:43:57   5281s] [ OptGetWeight           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:57   5281s] [ OptEval                ]      1   0:00:00.2  (  24.4 % )     0:00:00.2 /  0:00:00.4    1.8
[03/23 22:43:57   5281s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:57   5281s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:57   5281s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:57   5281s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 22:43:57   5281s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:57   5281s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:57   5281s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:57   5281s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:43:57   5281s] [ MISC                   ]          0:00:00.1  (  15.2 % )     0:00:00.1 /  0:00:00.3    1.9
[03/23 22:43:57   5281s] ---------------------------------------------------------------------------------------------
[03/23 22:43:57   5281s]  WnsOpt #2 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.3    1.3
[03/23 22:43:57   5281s] ---------------------------------------------------------------------------------------------
[03/23 22:43:57   5281s] 
[03/23 22:43:57   5281s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:43:57   5281s] End: GigaOpt Optimization in WNS mode
[03/23 22:43:57   5281s] End: GigaOpt WNS recovery
[03/23 22:43:57   5281s] Running post route harden opt
[03/23 22:43:57   5281s] Begin: GigaOpt harden opt (Recovery)
[03/23 22:43:57   5281s] GigaOpt Checkpoint: Internal hardenOpt -maxLocalDensity 1.0 -numThreads 6 -postRoute -nativePathGroupFlow -skipLowEffortCategoryOptimization
[03/23 22:43:57   5281s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:43:57   5281s] End AAE Lib Interpolated Model. (MEM=4857.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:43:57   5281s] *** HardenOpt #1 [begin] (optDesign #7) : totSession cpu/real = 1:28:01.9/0:41:12.0 (2.1), mem = 4857.7M
[03/23 22:43:57   5281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.44
[03/23 22:43:57   5281s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:43:57   5281s] ### Creating PhyDesignMc. totSessionCpu=1:28:02 mem=4857.7M
[03/23 22:43:57   5281s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:43:57   5281s] OPERPROF: Starting DPlace-Init at level 1, MEM:4857.7M, EPOCH TIME: 1679625837.384495
[03/23 22:43:57   5281s] Processing tracks to init pin-track alignment.
[03/23 22:43:57   5281s] z: 2, totalTracks: 1
[03/23 22:43:57   5281s] z: 4, totalTracks: 1
[03/23 22:43:57   5281s] z: 6, totalTracks: 1
[03/23 22:43:57   5281s] z: 8, totalTracks: 1
[03/23 22:43:57   5281s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:43:57   5281s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4857.7M, EPOCH TIME: 1679625837.389064
[03/23 22:43:57   5281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:57   5281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:57   5281s] 
[03/23 22:43:57   5281s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:43:57   5281s] 
[03/23 22:43:57   5281s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:43:57   5281s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.025, MEM:4850.4M, EPOCH TIME: 1679625837.414468
[03/23 22:43:57   5281s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4850.4M, EPOCH TIME: 1679625837.414625
[03/23 22:43:57   5281s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:4850.4M, EPOCH TIME: 1679625837.418146
[03/23 22:43:57   5281s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4850.4MB).
[03/23 22:43:57   5281s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:4850.4M, EPOCH TIME: 1679625837.419097
[03/23 22:43:57   5281s] TotalInstCnt at PhyDesignMc Initialization: 3158
[03/23 22:43:57   5281s] ### Creating PhyDesignMc, finished. totSessionCpu=1:28:02 mem=4850.4M
[03/23 22:43:57   5281s] ### Creating RouteCongInterface, started
[03/23 22:43:57   5281s] ### Creating RouteCongInterface, finished
[03/23 22:43:57   5282s] *info: 31 clock nets excluded
[03/23 22:43:57   5282s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5144.3M, EPOCH TIME: 1679625837.835832
[03/23 22:43:57   5282s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5144.3M, EPOCH TIME: 1679625837.836029
[03/23 22:43:57   5282s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:43:57   5282s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:43:57   5282s] Active Path Group: reg2reg  
[03/23 22:43:57   5282s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:43:57   5282s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:43:57   5282s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:43:57   5282s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 22:43:57   5282s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:43:57   5282s] |  -0.830|   -0.830| -12.980|  -20.357|   34.75%|   0:00:00.0| 5144.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG64_S2/D                     |
[03/23 22:43:57   5282s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 22:43:57   5282s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:43:57   5282s] |  -0.765|   -0.765| -11.425|  -18.802|   34.75%|   0:00:00.0| 5310.5M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 22:43:57   5282s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 22:43:57   5282s] 
[03/23 22:43:57   5282s] *** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5315.0M) ***
[03/23 22:43:57   5282s] 
[03/23 22:43:57   5282s] *** Finish post-Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5315.0M) ***
[03/23 22:43:57   5282s] Total-nets :: 3225, Stn-nets :: 0, ratio :: 0 %, Total-len 343741, Stn-len 0
[03/23 22:43:57   5282s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5155.2M, EPOCH TIME: 1679625837.973916
[03/23 22:43:57   5282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3158).
[03/23 22:43:57   5282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:57   5282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:57   5282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5282s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.049, REAL:0.034, MEM:4869.0M, EPOCH TIME: 1679625838.007604
[03/23 22:43:58   5282s] TotalInstCnt at PhyDesignMc Destruction: 3158
[03/23 22:43:58   5282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.44
[03/23 22:43:58   5282s] *** HardenOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:00.8/0:00:00.6 (1.3), totSession cpu/real = 1:28:02.6/0:41:12.7 (2.1), mem = 4869.0M
[03/23 22:43:58   5282s] 
[03/23 22:43:58   5282s] =============================================================================================
[03/23 22:43:58   5282s]  Step TAT Report : HardenOpt #1 / optDesign #7                                  21.14-s109_1
[03/23 22:43:58   5282s] =============================================================================================
[03/23 22:43:58   5282s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:43:58   5282s] ---------------------------------------------------------------------------------------------
[03/23 22:43:58   5282s] [ SlackTraversorInit     ]      2   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:43:58   5282s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:58   5282s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.5 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 22:43:58   5282s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:58   5282s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:43:58   5282s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:58   5282s] [ TransformInit          ]      1   0:00:00.4  (  57.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 22:43:58   5282s] [ OptimizationStep       ]      1   0:00:00.0  (   3.6 % )     0:00:00.1 /  0:00:00.2    2.3
[03/23 22:43:58   5282s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.2    3.1
[03/23 22:43:58   5282s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:58   5282s] [ OptEval                ]      4   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.1    3.7
[03/23 22:43:58   5282s] [ OptCommit              ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:58   5282s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:58   5282s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:58   5282s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:58   5282s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:58   5282s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:58   5282s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:43:58   5282s] [ MISC                   ]          0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 22:43:58   5282s] ---------------------------------------------------------------------------------------------
[03/23 22:43:58   5282s]  HardenOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.8    1.3
[03/23 22:43:58   5282s] ---------------------------------------------------------------------------------------------
[03/23 22:43:58   5282s] 
[03/23 22:43:58   5282s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:43:58   5282s] End: GigaOpt harden opt
[03/23 22:43:58   5282s] GigaOpt: Skipping TNS recovery
[03/23 22:43:58   5282s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:43:58   5282s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4869.0M, EPOCH TIME: 1679625838.010855
[03/23 22:43:58   5282s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4869.0M, EPOCH TIME: 1679625838.010939
[03/23 22:43:58   5282s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4869.0M, EPOCH TIME: 1679625838.011081
[03/23 22:43:58   5282s] Processing tracks to init pin-track alignment.
[03/23 22:43:58   5282s] z: 2, totalTracks: 1
[03/23 22:43:58   5282s] z: 4, totalTracks: 1
[03/23 22:43:58   5282s] z: 6, totalTracks: 1
[03/23 22:43:58   5282s] z: 8, totalTracks: 1
[03/23 22:43:58   5282s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:43:58   5282s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4869.0M, EPOCH TIME: 1679625838.014436
[03/23 22:43:58   5282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5282s] 
[03/23 22:43:58   5282s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:43:58   5282s] 
[03/23 22:43:58   5282s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:43:58   5282s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:4861.7M, EPOCH TIME: 1679625838.032374
[03/23 22:43:58   5282s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4861.7M, EPOCH TIME: 1679625838.032502
[03/23 22:43:58   5282s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:4861.7M, EPOCH TIME: 1679625838.034780
[03/23 22:43:58   5282s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4861.7MB).
[03/23 22:43:58   5282s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.027, REAL:0.024, MEM:4861.7M, EPOCH TIME: 1679625838.035461
[03/23 22:43:58   5282s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.027, REAL:0.025, MEM:4861.7M, EPOCH TIME: 1679625838.035537
[03/23 22:43:58   5282s] TDRefine: refinePlace mode is spiral
[03/23 22:43:58   5282s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.28
[03/23 22:43:58   5282s] OPERPROF:   Starting RefinePlace at level 2, MEM:4861.7M, EPOCH TIME: 1679625838.035686
[03/23 22:43:58   5282s] *** Starting refinePlace (1:28:03 mem=4861.7M) ***
[03/23 22:43:58   5282s] Total net bbox length = 1.473e+05 (3.920e+04 1.081e+05) (ext = 3.740e+03)
[03/23 22:43:58   5282s] 
[03/23 22:43:58   5282s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:43:58   5282s] (I)      Default pattern map key = PE_top_default.
[03/23 22:43:58   5282s] (I)      Default pattern map key = PE_top_default.
[03/23 22:43:58   5282s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4861.7M, EPOCH TIME: 1679625838.041288
[03/23 22:43:58   5282s] Starting refinePlace ...
[03/23 22:43:58   5282s] (I)      Default pattern map key = PE_top_default.
[03/23 22:43:58   5282s] One DDP V2 for no tweak run.
[03/23 22:43:58   5282s] (I)      Default pattern map key = PE_top_default.
[03/23 22:43:58   5282s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4925.7M, EPOCH TIME: 1679625838.050228
[03/23 22:43:58   5282s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:43:58   5282s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4925.7M, EPOCH TIME: 1679625838.050388
[03/23 22:43:58   5282s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4925.7M, EPOCH TIME: 1679625838.050593
[03/23 22:43:58   5282s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4925.7M, EPOCH TIME: 1679625838.050674
[03/23 22:43:58   5282s] DDP markSite nrRow 135 nrJob 135
[03/23 22:43:58   5282s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4925.7M, EPOCH TIME: 1679625838.050856
[03/23 22:43:58   5282s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4925.7M, EPOCH TIME: 1679625838.050945
[03/23 22:43:58   5282s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:43:58   5282s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4861.7MB) @(1:28:03 - 1:28:03).
[03/23 22:43:58   5282s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:43:58   5282s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:43:58   5282s] 
[03/23 22:43:58   5282s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:43:58   5282s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:43:58   5282s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:43:58   5282s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:43:58   5282s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4861.7MB) @(1:28:03 - 1:28:03).
[03/23 22:43:58   5282s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:43:58   5282s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:43:58   5282s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4861.7MB
[03/23 22:43:58   5282s] Statistics of distance of Instance movement in refine placement:
[03/23 22:43:58   5282s]   maximum (X+Y) =         0.00 um
[03/23 22:43:58   5282s]   mean    (X+Y) =         0.00 um
[03/23 22:43:58   5282s] Summary Report:
[03/23 22:43:58   5282s] Instances move: 0 (out of 3129 movable)
[03/23 22:43:58   5282s] Instances flipped: 0
[03/23 22:43:58   5282s] Mean displacement: 0.00 um
[03/23 22:43:58   5282s] Max displacement: 0.00 um 
[03/23 22:43:58   5282s] Total instances moved : 0
[03/23 22:43:58   5282s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.182, REAL:0.112, MEM:4861.7M, EPOCH TIME: 1679625838.152807
[03/23 22:43:58   5282s] Total net bbox length = 1.473e+05 (3.920e+04 1.081e+05) (ext = 3.740e+03)
[03/23 22:43:58   5282s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4861.7MB
[03/23 22:43:58   5282s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4861.7MB) @(1:28:03 - 1:28:03).
[03/23 22:43:58   5282s] *** Finished refinePlace (1:28:03 mem=4861.7M) ***
[03/23 22:43:58   5282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.28
[03/23 22:43:58   5282s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.189, REAL:0.119, MEM:4861.7M, EPOCH TIME: 1679625838.154552
[03/23 22:43:58   5282s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4861.7M, EPOCH TIME: 1679625838.154652
[03/23 22:43:58   5282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3158).
[03/23 22:43:58   5282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5282s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.024, MEM:4861.7M, EPOCH TIME: 1679625838.178496
[03/23 22:43:58   5282s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.256, REAL:0.168, MEM:4861.7M, EPOCH TIME: 1679625838.178641
[03/23 22:43:58   5282s] {MMLU 0 31 3225}
[03/23 22:43:58   5282s] ### Creating LA Mngr. totSessionCpu=1:28:03 mem=4861.7M
[03/23 22:43:58   5282s] ### Creating LA Mngr, finished. totSessionCpu=1:28:03 mem=4861.7M
[03/23 22:43:58   5282s] Default Rule : ""
[03/23 22:43:58   5282s] Non Default Rules :
[03/23 22:43:58   5282s] Worst Slack : -0.815 ns
[03/23 22:43:58   5282s] 
[03/23 22:43:58   5282s] Start Assign Priority Nets ...
[03/23 22:43:58   5282s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:43:58   5282s] Existing Priority Nets 0 (0.0%)
[03/23 22:43:58   5282s] Total Assign Priority Nets 95 (3.0%)
[03/23 22:43:58   5282s] 
[03/23 22:43:58   5282s] Set Prefer Layer Routing Effort ...
[03/23 22:43:58   5282s] Total Net(3225) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/23 22:43:58   5282s] 
[03/23 22:43:58   5282s] {MMLU 0 31 3225}
[03/23 22:43:58   5282s] ### Creating LA Mngr. totSessionCpu=1:28:03 mem=4880.8M
[03/23 22:43:58   5282s] ### Creating LA Mngr, finished. totSessionCpu=1:28:03 mem=4880.8M
[03/23 22:43:58   5282s] #optDebug: Start CG creation (mem=4880.8M)
[03/23 22:43:58   5282s]  ...initializing CG  maxDriveDist 1648.410000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 164.841000 
[03/23 22:43:58   5283s] (cpu=0:00:00.1, mem=4912.0M)
[03/23 22:43:58   5283s]  ...processing cgPrt (cpu=0:00:00.1, mem=4912.0M)
[03/23 22:43:58   5283s]  ...processing cgEgp (cpu=0:00:00.1, mem=4912.0M)
[03/23 22:43:58   5283s]  ...processing cgPbk (cpu=0:00:00.1, mem=4912.0M)
[03/23 22:43:58   5283s]  ...processing cgNrb(cpu=0:00:00.1, mem=4912.0M)
[03/23 22:43:58   5283s]  ...processing cgObs (cpu=0:00:00.1, mem=4912.0M)
[03/23 22:43:58   5283s]  ...processing cgCon (cpu=0:00:00.1, mem=4912.0M)
[03/23 22:43:58   5283s]  ...processing cgPdm (cpu=0:00:00.1, mem=4912.0M)
[03/23 22:43:58   5283s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4912.0M)
[03/23 22:43:58   5283s] Default Rule : ""
[03/23 22:43:58   5283s] Non Default Rules :
[03/23 22:43:58   5283s] Worst Slack : -0.815 ns
[03/23 22:43:58   5283s] 
[03/23 22:43:58   5283s] Start Assign Priority Nets ...
[03/23 22:43:58   5283s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 22:43:58   5283s] Existing Priority Nets 0 (0.0%)
[03/23 22:43:58   5283s] Total Assign Priority Nets 95 (3.0%)
[03/23 22:43:58   5283s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4912.0M, EPOCH TIME: 1679625838.372928
[03/23 22:43:58   5283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5283s] 
[03/23 22:43:58   5283s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:43:58   5283s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:4912.0M, EPOCH TIME: 1679625838.394789
[03/23 22:43:58   5283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:43:58   5283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5283s] 
------------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.765  | -0.765  | -0.686  |
|           TNS (ns):| -18.802 | -11.425 | -7.469  |
|    Violating Paths:|   73    |   42    |   33    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      2 (2)       |    -118    |      2 (2)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:43:58   5283s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5005.9M, EPOCH TIME: 1679625838.527479
[03/23 22:43:58   5283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5283s] 
[03/23 22:43:58   5283s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:43:58   5283s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:5007.4M, EPOCH TIME: 1679625838.548628
[03/23 22:43:58   5283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:43:58   5283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:43:58   5283s] Density: 34.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:13, real = 0:02:43, mem = 3338.4M, totSessionCpu=1:28:03 **
[03/23 22:43:58   5283s] **INFO: flowCheckPoint #41 GlobalDetailRoute
[03/23 22:43:58   5283s] {MMLU 0 31 3225}
[03/23 22:43:58   5283s] ### Creating LA Mngr. totSessionCpu=1:28:03 mem=4818.9M
[03/23 22:43:58   5283s] ### Creating LA Mngr, finished. totSessionCpu=1:28:03 mem=4818.9M
[03/23 22:43:58   5283s] -routeWithEco false                       # bool, default=false
[03/23 22:43:58   5283s] -routeSelectedNetOnly false               # bool, default=false
[03/23 22:43:58   5283s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 22:43:58   5283s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 22:43:58   5283s] Existing Dirty Nets : 0
[03/23 22:43:58   5283s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 22:43:58   5283s] Reset Dirty Nets : 0
[03/23 22:43:58   5283s] *** EcoRoute #2 [begin] (optDesign #7) : totSession cpu/real = 1:28:03.4/0:41:13.2 (2.1), mem = 4818.9M
[03/23 22:43:58   5283s] 
[03/23 22:43:58   5283s] globalDetailRoute
[03/23 22:43:58   5283s] 
[03/23 22:43:58   5283s] #Start globalDetailRoute on Thu Mar 23 22:43:58 2023
[03/23 22:43:58   5283s] #
[03/23 22:43:58   5283s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:43:58   5283s] ### Time Record (Pre Callback) is installed.
[03/23 22:43:58   5283s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_oKtXDn.rcdb.d/PE_top.rcdb.d': 3280 access done (mem: 4818.879M)
[03/23 22:43:58   5283s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:43:58   5283s] ### Time Record (DB Import) is installed.
[03/23 22:43:58   5283s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:43:58   5283s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:43:58   5283s] ### Net info: total nets: 3227
[03/23 22:43:58   5283s] ### Net info: dirty nets: 0
[03/23 22:43:58   5283s] ### Net info: marked as disconnected nets: 0
[03/23 22:43:58   5283s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:43:58   5283s] #num needed restored net=0
[03/23 22:43:58   5283s] #need_extraction net=0 (total=3227)
[03/23 22:43:58   5283s] ### Net info: fully routed nets: 3225
[03/23 22:43:58   5283s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:43:58   5283s] ### Net info: unrouted nets: 0
[03/23 22:43:58   5283s] ### Net info: re-extraction nets: 0
[03/23 22:43:58   5283s] ### Net info: ignored nets: 0
[03/23 22:43:58   5283s] ### Net info: skip routing nets: 0
[03/23 22:43:58   5283s] ### import design signature (1025): route=283363743 fixed_route=1603999323 flt_obj=0 vio=1742605461 swire=282492057 shield_wire=1 net_attr=1803939067 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1370489948 pin_access=1289393337 inst_pattern=1
[03/23 22:43:58   5283s] ### Time Record (DB Import) is uninstalled.
[03/23 22:43:58   5283s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:43:58   5283s] #RTESIG:78da9594cb6ac3301045bbee570c4a162934ae666cebb14c21dbb484b45be3c47230f801
[03/23 22:43:58   5283s] #       b60c6dbfbe4a2885945472bcd41cdf918fc69acddfd75b60841126cb01b9ce10365b222e
[03/23 22:43:58   5283s] #       482d51907e22cc5ce9ed99ddcfe62faf3b8c53c0889f1f58947597db471807d3c360acad
[03/23 22:43:58   5283s] #       dae3c30f972094793d1858ecbbaebeca9016974cf1d9e64d7580c294f958db3fb88825d8
[03/23 22:43:58   5283s] #       7ef4250a95006bbbd630580cb67785ab98e408ecdc39c0c571a8a3749b628d29aab1f167
[03/23 22:43:58   5283s] #       29a94171997095c6b0a85a6b8ea6bf4a6a9902eb0f59d315a68ef655eb0fd65a074d23d2
[03/23 22:43:58   5283s] #       a53bbf693c9dde4df84de9a98c812892e12112ae1efc36816202242758928a80ad36bbf5
[03/23 22:43:58   5283s] #       66b3da6dfdda516a04f29fa463c4b4e94085c1e146a55cda60f3b6c8fbc2e599766cfe23
[03/23 22:43:58   5283s] #       e5ef7fe0a1340ff6d4428518e2886146a54106893b5bf9875f15a14820f18b279413da39
[03/23 22:43:58   5283s] #       9d41c629622728b0272277a344b66adc5a5656b5c9287557a5704b6574fcfaf7edbb6fc3
[03/23 22:43:58   5283s] #       5eb17a
[03/23 22:43:58   5283s] #
[03/23 22:43:58   5283s] #Skip comparing routing design signature in db-snapshot flow
[03/23 22:43:58   5283s] ### Time Record (Data Preparation) is installed.
[03/23 22:43:58   5283s] #RTESIG:78da95944d6bc3300c8677deaf106e0f1dac99a524fe3876d06b374ab76b481ba704f201
[03/23 22:43:58   5283s] #       8903db7efddc32061d9d9dfa683d7e25bf923d9bbfafb7c008234c9603729d216cb6445c
[03/23 22:43:58   5283s] #       905aa220fd4498b9d0db33bb9fcd5f5e7718a780113f2f58947597db471807d3c360acad
[03/23 22:43:58   5283s] #       dae3c30f972094793d1858ecbbaebeca9016974cf1d9e64d7580c294f958db3fb88825d8
[03/23 22:43:58   5283s] #       7ef4290a95006bbbd630580cb67781ab98e408ec9c39c0c57128a37445b1c614d5d8f8b5
[03/23 22:43:58   5283s] #       94d4a0b84cb84a635854ad3547d35f25b54c81f587ace90a5347fbaaf50b6bad834e23d2
[03/23 22:43:58   5283s] #       a5777ea7f1d4bd9bf09bd45319035124c343245c3c78378162022427b82415015b6d76eb
[03/23 22:43:58   5283s] #       cd66b5dbfa6d47a911c8df49c78869d3810a83c38d4a39b5c1e66d91f785d333edd8fc47
[03/23 22:43:58   5283s] #       cadf77e0a1340fe6d4a4263d15d44285c48823861995061924ee6ccd3ffc25118a04127f
[03/23 22:43:58   5283s] #       8708e58474cef720e3bc642728501391fb7a225b356e2f2babda6494ba3f55b8ad323a7e
[03/23 22:43:58   5283s] #       fd7bfaee1b368cbe32
[03/23 22:43:58   5283s] #
[03/23 22:43:58   5283s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:43:58   5283s] ### Time Record (Global Routing) is installed.
[03/23 22:43:58   5283s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:43:58   5283s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:43:58   5283s] #Total number of routable nets = 3225.
[03/23 22:43:58   5283s] #Total number of nets in the design = 3227.
[03/23 22:43:58   5283s] #2 routable nets do not have any wires.
[03/23 22:43:58   5283s] #3223 routable nets have routed wires.
[03/23 22:43:58   5283s] #2 nets will be global routed.
[03/23 22:43:58   5283s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:43:58   5283s] #221 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:43:58   5283s] #Using multithreading with 6 threads.
[03/23 22:43:58   5283s] ### Time Record (Data Preparation) is installed.
[03/23 22:43:58   5283s] #Start routing data preparation on Thu Mar 23 22:43:58 2023
[03/23 22:43:58   5283s] #
[03/23 22:43:58   5283s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:43:58   5283s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:43:58   5283s] #Voltage range [0.000 - 1.200] has 3225 nets.
[03/23 22:43:58   5283s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:43:58   5283s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:43:58   5283s] #Build and mark too close pins for the same net.
[03/23 22:43:58   5283s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:43:58   5283s] #Initial pin access analysis.
[03/23 22:43:58   5283s] #Detail pin access analysis.
[03/23 22:43:58   5283s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:43:58   5283s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:43:58   5283s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:43:58   5283s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:43:58   5283s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:43:58   5283s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:43:58   5283s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:43:58   5283s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:43:58   5283s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:43:58   5283s] #Processed 3/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(3 insts marked dirty, reset pre-exisiting dirty flag on 3 insts, 0 nets marked need extraction)
[03/23 22:43:58   5283s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3345.53 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] #Regenerating Ggrids automatically.
[03/23 22:43:59   5284s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:43:59   5284s] #Using automatically generated G-grids.
[03/23 22:43:59   5284s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:43:59   5284s] #Done routing data preparation.
[03/23 22:43:59   5284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3347.39 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #Finished routing data preparation on Thu Mar 23 22:43:59 2023
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #Cpu time = 00:00:00
[03/23 22:43:59   5284s] #Elapsed time = 00:00:00
[03/23 22:43:59   5284s] #Increased memory = 5.82 (MB)
[03/23 22:43:59   5284s] #Total memory = 3347.39 (MB)
[03/23 22:43:59   5284s] #Peak memory = 3614.94 (MB)
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:43:59   5284s] ### Time Record (Global Routing) is installed.
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #Start global routing on Thu Mar 23 22:43:59 2023
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #Start global routing initialization on Thu Mar 23 22:43:59 2023
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #Number of eco nets is 2
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #Start global routing data preparation on Thu Mar 23 22:43:59 2023
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 22:43:59 2023 with memory = 3347.39 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.04 [6]--
[03/23 22:43:59   5284s] #Start routing resource analysis on Thu Mar 23 22:43:59 2023
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] ### init_is_bin_blocked starts on Thu Mar 23 22:43:59 2023 with memory = 3347.39 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:43:59   5284s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 22:43:59 2023 with memory = 3347.39 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --3.68 [6]--
[03/23 22:43:59   5284s] ### adjust_flow_cap starts on Thu Mar 23 22:43:59 2023 with memory = 3346.29 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.07 [6]--
[03/23 22:43:59   5284s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:43:59 2023 with memory = 3346.91 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:43:59   5284s] ### set_via_blocked starts on Thu Mar 23 22:43:59 2023 with memory = 3346.91 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.08 [6]--
[03/23 22:43:59   5284s] ### copy_flow starts on Thu Mar 23 22:43:59 2023 with memory = 3346.93 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.13 [6]--
[03/23 22:43:59   5284s] #Routing resource analysis is done on Thu Mar 23 22:43:59 2023
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] ### report_flow_cap starts on Thu Mar 23 22:43:59 2023 with memory = 3346.91 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] #  Resource Analysis:
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 22:43:59   5284s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 22:43:59   5284s] #  --------------------------------------------------------------
[03/23 22:43:59   5284s] #  M2             V         165         584        2294     3.05%
[03/23 22:43:59   5284s] #  M3             H         201        1048        2294    57.59%
[03/23 22:43:59   5284s] #  M4             V         171         578        2294    44.25%
[03/23 22:43:59   5284s] #  --------------------------------------------------------------
[03/23 22:43:59   5284s] #  Total                    538      79.62%        6882    34.96%
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #  191 nets (5.92%) with 1 preferred extra spacing.
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.03 [6]--
[03/23 22:43:59   5284s] ### analyze_m2_tracks starts on Thu Mar 23 22:43:59 2023 with memory = 3346.93 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:43:59   5284s] ### report_initial_resource starts on Thu Mar 23 22:43:59 2023 with memory = 3346.93 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:43:59   5284s] ### mark_pg_pins_accessibility starts on Thu Mar 23 22:43:59 2023 with memory = 3346.93 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:43:59   5284s] ### set_net_region starts on Thu Mar 23 22:43:59 2023 with memory = 3346.93 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #Global routing data preparation is done on Thu Mar 23 22:43:59 2023
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3346.93 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] ### prepare_level starts on Thu Mar 23 22:43:59 2023 with memory = 3346.93 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### init level 1 starts on Thu Mar 23 22:43:59 2023 with memory = 3346.93 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:43:59   5284s] ### Level 1 hgrid = 37 X 62
[03/23 22:43:59   5284s] ### prepare_level_flow starts on Thu Mar 23 22:43:59 2023 with memory = 3346.93 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:43:59   5284s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #Global routing initialization is done on Thu Mar 23 22:43:59 2023
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3346.93 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #start global routing iteration 1...
[03/23 22:43:59   5284s] ### init_flow_edge starts on Thu Mar 23 22:43:59 2023 with memory = 3346.93 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.98 [6]--
[03/23 22:43:59   5284s] ### routing at level 1 (topmost level) iter 0
[03/23 22:43:59   5284s] ### measure_qor starts on Thu Mar 23 22:43:59 2023 with memory = 3347.17 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### measure_congestion starts on Thu Mar 23 22:43:59 2023 with memory = 3347.17 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:43:59   5284s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --5.02 [6]--
[03/23 22:43:59   5284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3347.17 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] ### route_end starts on Thu Mar 23 22:43:59 2023 with memory = 3347.17 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:43:59   5284s] #Total number of routable nets = 3225.
[03/23 22:43:59   5284s] #Total number of nets in the design = 3227.
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #3225 routable nets have routed wires.
[03/23 22:43:59   5284s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:43:59   5284s] #221 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #Routed net constraints summary:
[03/23 22:43:59   5284s] #------------------------------------------------
[03/23 22:43:59   5284s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 22:43:59   5284s] #------------------------------------------------
[03/23 22:43:59   5284s] #      Default                  2               0  
[03/23 22:43:59   5284s] #------------------------------------------------
[03/23 22:43:59   5284s] #        Total                  2               0  
[03/23 22:43:59   5284s] #------------------------------------------------
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #Routing constraints summary of the whole design:
[03/23 22:43:59   5284s] #---------------------------------------------------------------------------------
[03/23 22:43:59   5284s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:43:59   5284s] #---------------------------------------------------------------------------------
[03/23 22:43:59   5284s] #      Default                191                14             25            3002  
[03/23 22:43:59   5284s] #---------------------------------------------------------------------------------
[03/23 22:43:59   5284s] #        Total                191                14             25            3002  
[03/23 22:43:59   5284s] #---------------------------------------------------------------------------------
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:43:59 2023 with memory = 3347.17 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.03 [6]--
[03/23 22:43:59   5284s] ### cal_base_flow starts on Thu Mar 23 22:43:59 2023 with memory = 3347.17 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### init_flow_edge starts on Thu Mar 23 22:43:59 2023 with memory = 3347.17 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.04 [6]--
[03/23 22:43:59   5284s] ### cal_flow starts on Thu Mar 23 22:43:59 2023 with memory = 3347.19 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:43:59   5284s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:43:59   5284s] ### report_overcon starts on Thu Mar 23 22:43:59 2023 with memory = 3347.19 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #                 OverCon          
[03/23 22:43:59   5284s] #                  #Gcell    %Gcell
[03/23 22:43:59   5284s] #     Layer           (1)   OverCon  Flow/Cap
[03/23 22:43:59   5284s] #  ----------------------------------------------
[03/23 22:43:59   5284s] #  M2            0(0.00%)   (0.00%)     0.78  
[03/23 22:43:59   5284s] #  M3            0(0.00%)   (0.00%)     0.80  
[03/23 22:43:59   5284s] #  M4            0(0.00%)   (0.00%)     0.73  
[03/23 22:43:59   5284s] #  ----------------------------------------------
[03/23 22:43:59   5284s] #     Total      0(0.00%)   (0.00%)
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/23 22:43:59   5284s] #  Overflow after GR: 0.00% H + 0.00% V
[03/23 22:43:59   5284s] #
[03/23 22:43:59   5284s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:43:59   5284s] ### cal_base_flow starts on Thu Mar 23 22:43:59 2023 with memory = 3347.19 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### init_flow_edge starts on Thu Mar 23 22:43:59 2023 with memory = 3347.19 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5284s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.08 [6]--
[03/23 22:43:59   5284s] ### cal_flow starts on Thu Mar 23 22:43:59 2023 with memory = 3347.17 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5285s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.99 [6]--
[03/23 22:43:59   5285s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.01 [6]--
[03/23 22:43:59   5285s] ### generate_cong_map_content starts on Thu Mar 23 22:43:59 2023 with memory = 3347.17 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5285s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.12 [6]--
[03/23 22:43:59   5285s] ### update starts on Thu Mar 23 22:43:59 2023 with memory = 3347.19 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5285s] #Complete Global Routing.
[03/23 22:43:59   5285s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:43:59   5285s] #Total wire length = 343739 um.
[03/23 22:43:59   5285s] #Total half perimeter of net bounding box = 155269 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M2 = 159906 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M3 = 87864 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M4 = 95969 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER LM = 0 um.
[03/23 22:43:59   5285s] #Total number of vias = 68866
[03/23 22:43:59   5285s] #Total number of multi-cut vias = 2910 (  4.2%)
[03/23 22:43:59   5285s] #Total number of single cut vias = 65956 ( 95.8%)
[03/23 22:43:59   5285s] #Up-Via Summary (total 68866):
[03/23 22:43:59   5285s] #                   single-cut          multi-cut      Total
[03/23 22:43:59   5285s] #-----------------------------------------------------------
[03/23 22:43:59   5285s] # M1             10275 ( 97.2%)       301 (  2.8%)      10576
[03/23 22:43:59   5285s] # M2             28067 ( 95.9%)      1190 (  4.1%)      29257
[03/23 22:43:59   5285s] # M3             27614 ( 95.1%)      1419 (  4.9%)      29033
[03/23 22:43:59   5285s] #-----------------------------------------------------------
[03/23 22:43:59   5285s] #                65956 ( 95.8%)      2910 (  4.2%)      68866 
[03/23 22:43:59   5285s] #
[03/23 22:43:59   5285s] ### update cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.55 [6]--
[03/23 22:43:59   5285s] ### report_overcon starts on Thu Mar 23 22:43:59 2023 with memory = 3350.02 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5285s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.00 [6]--
[03/23 22:43:59   5285s] ### report_overcon starts on Thu Mar 23 22:43:59 2023 with memory = 3350.02 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5285s] #Max overcon = 0 track.
[03/23 22:43:59   5285s] #Total overcon = 0.00%.
[03/23 22:43:59   5285s] #Worst layer Gcell overcon rate = 0.00%.
[03/23 22:43:59   5285s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.96 [6]--
[03/23 22:43:59   5285s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.14 [6]--
[03/23 22:43:59   5285s] ### global_route design signature (1028): route=826202458 net_attr=909754738
[03/23 22:43:59   5285s] #
[03/23 22:43:59   5285s] #Global routing statistics:
[03/23 22:43:59   5285s] #Cpu time = 00:00:01
[03/23 22:43:59   5285s] #Elapsed time = 00:00:00
[03/23 22:43:59   5285s] #Increased memory = -0.20 (MB)
[03/23 22:43:59   5285s] #Total memory = 3347.19 (MB)
[03/23 22:43:59   5285s] #Peak memory = 3614.94 (MB)
[03/23 22:43:59   5285s] #
[03/23 22:43:59   5285s] #Finished global routing on Thu Mar 23 22:43:59 2023
[03/23 22:43:59   5285s] #
[03/23 22:43:59   5285s] #
[03/23 22:43:59   5285s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:43:59   5285s] ### Time Record (Data Preparation) is installed.
[03/23 22:43:59   5285s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:43:59   5285s] ### track-assign external-init starts on Thu Mar 23 22:43:59 2023 with memory = 3347.19 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5285s] ### Time Record (Track Assignment) is installed.
[03/23 22:43:59   5285s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:43:59   5285s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.75 [6]--
[03/23 22:43:59   5285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3347.19 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5285s] ### track-assign engine-init starts on Thu Mar 23 22:43:59 2023 with memory = 3347.19 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5285s] ### Time Record (Track Assignment) is installed.
[03/23 22:43:59   5285s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.02 [6]--
[03/23 22:43:59   5285s] ### track-assign core-engine starts on Thu Mar 23 22:43:59 2023 with memory = 3347.19 (MB), peak = 3614.94 (MB)
[03/23 22:43:59   5285s] #Start Track Assignment.
[03/23 22:43:59   5285s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/23 22:43:59   5285s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/23 22:43:59   5285s] #Complete Track Assignment.
[03/23 22:43:59   5285s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:43:59   5285s] #Total wire length = 343739 um.
[03/23 22:43:59   5285s] #Total half perimeter of net bounding box = 155269 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M2 = 159906 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M3 = 87864 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M4 = 95969 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:43:59   5285s] #Total wire length on LAYER LM = 0 um.
[03/23 22:43:59   5285s] #Total number of vias = 68866
[03/23 22:43:59   5285s] #Total number of multi-cut vias = 2910 (  4.2%)
[03/23 22:43:59   5285s] #Total number of single cut vias = 65956 ( 95.8%)
[03/23 22:43:59   5285s] #Up-Via Summary (total 68866):
[03/23 22:43:59   5285s] #                   single-cut          multi-cut      Total
[03/23 22:43:59   5285s] #-----------------------------------------------------------
[03/23 22:43:59   5285s] # M1             10275 ( 97.2%)       301 (  2.8%)      10576
[03/23 22:43:59   5285s] # M2             28067 ( 95.9%)      1190 (  4.1%)      29257
[03/23 22:43:59   5285s] # M3             27614 ( 95.1%)      1419 (  4.9%)      29033
[03/23 22:43:59   5285s] #-----------------------------------------------------------
[03/23 22:43:59   5285s] #                65956 ( 95.8%)      2910 (  4.2%)      68866 
[03/23 22:43:59   5285s] #
[03/23 22:43:59   5285s] ### track_assign design signature (1031): route=826202458
[03/23 22:43:59   5285s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.27 [6]--
[03/23 22:43:59   5285s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:44:00   5285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3346.57 (MB), peak = 3614.94 (MB)
[03/23 22:44:00   5285s] #
[03/23 22:44:00   5285s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 22:44:00   5285s] #Cpu time = 00:00:02
[03/23 22:44:00   5285s] #Elapsed time = 00:00:01
[03/23 22:44:00   5285s] #Increased memory = 5.00 (MB)
[03/23 22:44:00   5285s] #Total memory = 3346.57 (MB)
[03/23 22:44:00   5285s] #Peak memory = 3614.94 (MB)
[03/23 22:44:00   5285s] #Using multithreading with 6 threads.
[03/23 22:44:00   5285s] ### Time Record (Detail Routing) is installed.
[03/23 22:44:00   5285s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:44:00   5285s] #
[03/23 22:44:00   5285s] #Start Detail Routing..
[03/23 22:44:00   5285s] #start initial detail routing ...
[03/23 22:44:00   5285s] ### Design has 0 dirty nets, 3 dirty-areas)
[03/23 22:44:00   5286s] # ECO: 8.3% of the total area was rechecked for DRC, and 1.7% required routing.
[03/23 22:44:00   5286s] #   number of violations = 24
[03/23 22:44:00   5286s] #
[03/23 22:44:00   5286s] #    By Layer and Type :
[03/23 22:44:00   5286s] #	          Short   CutSpc ViaInPin   Totals
[03/23 22:44:00   5286s] #	M1            0        0        1        1
[03/23 22:44:00   5286s] #	M2            8        0        0        8
[03/23 22:44:00   5286s] #	M3            8        3        0       11
[03/23 22:44:00   5286s] #	M4            4        0        0        4
[03/23 22:44:00   5286s] #	Totals       20        3        1       24
[03/23 22:44:00   5286s] #3 out of 3158 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[03/23 22:44:00   5286s] #0.0% of the total area is being checked for drcs
[03/23 22:44:00   5286s] #0.0% of the total area was checked
[03/23 22:44:00   5286s] ### Routing stats: routing = 2.14% drc-check-only = 9.50% dirty-area = 0.35%
[03/23 22:44:00   5286s] #   number of violations = 3
[03/23 22:44:00   5286s] #
[03/23 22:44:00   5286s] #    By Layer and Type :
[03/23 22:44:00   5286s] #	          Short   Totals
[03/23 22:44:00   5286s] #	M1            0        0
[03/23 22:44:00   5286s] #	M2            0        0
[03/23 22:44:00   5286s] #	M3            0        0
[03/23 22:44:00   5286s] #	M4            3        3
[03/23 22:44:00   5286s] #	Totals        3        3
[03/23 22:44:00   5286s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3346.86 (MB), peak = 3614.94 (MB)
[03/23 22:44:00   5287s] #start 1st optimization iteration ...
[03/23 22:44:02   5292s] ### Routing stats: routing = 14.47% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:02   5292s] #   number of violations = 3
[03/23 22:44:02   5292s] #
[03/23 22:44:02   5292s] #    By Layer and Type :
[03/23 22:44:02   5292s] #	          Short   Totals
[03/23 22:44:02   5292s] #	M1            0        0
[03/23 22:44:02   5292s] #	M2            0        0
[03/23 22:44:02   5292s] #	M3            0        0
[03/23 22:44:02   5292s] #	M4            3        3
[03/23 22:44:02   5292s] #	Totals        3        3
[03/23 22:44:02   5292s] #    number of process antenna violations = 254
[03/23 22:44:02   5293s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3354.41 (MB), peak = 3614.94 (MB)
[03/23 22:44:02   5293s] #start 2nd optimization iteration ...
[03/23 22:44:04   5298s] ### Routing stats: routing = 15.08% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:04   5298s] #   number of violations = 5
[03/23 22:44:04   5298s] #
[03/23 22:44:04   5298s] #    By Layer and Type :
[03/23 22:44:04   5298s] #	          Short   Totals
[03/23 22:44:04   5298s] #	M1            0        0
[03/23 22:44:04   5298s] #	M2            0        0
[03/23 22:44:04   5298s] #	M3            1        1
[03/23 22:44:04   5298s] #	M4            4        4
[03/23 22:44:04   5298s] #	Totals        5        5
[03/23 22:44:04   5298s] #    number of process antenna violations = 232
[03/23 22:44:04   5298s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3355.22 (MB), peak = 3614.94 (MB)
[03/23 22:44:04   5299s] #start 3rd optimization iteration ...
[03/23 22:44:06   5304s] ### Routing stats: routing = 15.30% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:06   5304s] #   number of violations = 7
[03/23 22:44:06   5304s] #
[03/23 22:44:06   5304s] #    By Layer and Type :
[03/23 22:44:06   5304s] #	          Short   Totals
[03/23 22:44:06   5304s] #	M1            0        0
[03/23 22:44:06   5304s] #	M2            0        0
[03/23 22:44:06   5304s] #	M3            1        1
[03/23 22:44:06   5304s] #	M4            6        6
[03/23 22:44:06   5304s] #	Totals        7        7
[03/23 22:44:06   5304s] #    number of process antenna violations = 232
[03/23 22:44:06   5304s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3355.52 (MB), peak = 3614.94 (MB)
[03/23 22:44:06   5304s] #start 4th optimization iteration ...
[03/23 22:44:07   5305s] ### Routing stats: routing = 15.39% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:07   5305s] #   number of violations = 3
[03/23 22:44:07   5305s] #
[03/23 22:44:07   5305s] #    By Layer and Type :
[03/23 22:44:07   5305s] #	          Short   Totals
[03/23 22:44:07   5305s] #	M1            0        0
[03/23 22:44:07   5305s] #	M2            0        0
[03/23 22:44:07   5305s] #	M3            1        1
[03/23 22:44:07   5305s] #	M4            2        2
[03/23 22:44:07   5305s] #	Totals        3        3
[03/23 22:44:07   5305s] #    number of process antenna violations = 232
[03/23 22:44:07   5305s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3354.97 (MB), peak = 3614.94 (MB)
[03/23 22:44:07   5305s] #start 5th optimization iteration ...
[03/23 22:44:07   5306s] ### Routing stats: routing = 15.56% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:07   5306s] #   number of violations = 5
[03/23 22:44:07   5306s] #
[03/23 22:44:07   5306s] #    By Layer and Type :
[03/23 22:44:07   5306s] #	          Short   Totals
[03/23 22:44:07   5306s] #	M1            0        0
[03/23 22:44:07   5306s] #	M2            0        0
[03/23 22:44:07   5306s] #	M3            3        3
[03/23 22:44:07   5306s] #	M4            2        2
[03/23 22:44:07   5306s] #	Totals        5        5
[03/23 22:44:07   5306s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3354.77 (MB), peak = 3614.94 (MB)
[03/23 22:44:07   5306s] #start 6th optimization iteration ...
[03/23 22:44:08   5308s] ### Routing stats: routing = 16.78% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:08   5308s] #   number of violations = 5
[03/23 22:44:08   5308s] #
[03/23 22:44:08   5308s] #    By Layer and Type :
[03/23 22:44:08   5308s] #	          Short   Totals
[03/23 22:44:08   5308s] #	M1            0        0
[03/23 22:44:08   5308s] #	M2            0        0
[03/23 22:44:08   5308s] #	M3            2        2
[03/23 22:44:08   5308s] #	M4            3        3
[03/23 22:44:08   5308s] #	Totals        5        5
[03/23 22:44:08   5308s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3353.91 (MB), peak = 3614.94 (MB)
[03/23 22:44:08   5308s] #start 7th optimization iteration ...
[03/23 22:44:09   5309s] ### Routing stats: routing = 17.18% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:09   5309s] #   number of violations = 4
[03/23 22:44:09   5309s] #
[03/23 22:44:09   5309s] #    By Layer and Type :
[03/23 22:44:09   5309s] #	          Short   Totals
[03/23 22:44:09   5309s] #	M1            0        0
[03/23 22:44:09   5309s] #	M2            0        0
[03/23 22:44:09   5309s] #	M3            1        1
[03/23 22:44:09   5309s] #	M4            3        3
[03/23 22:44:09   5309s] #	Totals        4        4
[03/23 22:44:09   5309s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3353.54 (MB), peak = 3614.94 (MB)
[03/23 22:44:09   5309s] #start 8th optimization iteration ...
[03/23 22:44:11   5311s] ### Routing stats: routing = 17.18% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:11   5311s] #   number of violations = 2
[03/23 22:44:11   5311s] #
[03/23 22:44:11   5311s] #    By Layer and Type :
[03/23 22:44:11   5311s] #	          Short   Totals
[03/23 22:44:11   5311s] #	M1            0        0
[03/23 22:44:11   5311s] #	M2            0        0
[03/23 22:44:11   5311s] #	M3            0        0
[03/23 22:44:11   5311s] #	M4            2        2
[03/23 22:44:11   5311s] #	Totals        2        2
[03/23 22:44:11   5311s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3352.93 (MB), peak = 3614.94 (MB)
[03/23 22:44:11   5311s] #start 9th optimization iteration ...
[03/23 22:44:11   5311s] ### Routing stats: routing = 17.18% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:11   5311s] #   number of violations = 3
[03/23 22:44:11   5311s] #
[03/23 22:44:11   5311s] #    By Layer and Type :
[03/23 22:44:11   5311s] #	          Short   Totals
[03/23 22:44:11   5311s] #	M1            0        0
[03/23 22:44:11   5311s] #	M2            0        0
[03/23 22:44:11   5311s] #	M3            1        1
[03/23 22:44:11   5311s] #	M4            2        2
[03/23 22:44:11   5311s] #	Totals        3        3
[03/23 22:44:11   5311s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3352.06 (MB), peak = 3614.94 (MB)
[03/23 22:44:11   5311s] #start 10th optimization iteration ...
[03/23 22:44:12   5312s] ### Routing stats: routing = 17.22% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:12   5312s] #   number of violations = 2
[03/23 22:44:12   5312s] #
[03/23 22:44:12   5312s] #    By Layer and Type :
[03/23 22:44:12   5312s] #	          Short   Totals
[03/23 22:44:12   5312s] #	M1            0        0
[03/23 22:44:12   5312s] #	M2            0        0
[03/23 22:44:12   5312s] #	M3            0        0
[03/23 22:44:12   5312s] #	M4            2        2
[03/23 22:44:12   5312s] #	Totals        2        2
[03/23 22:44:12   5312s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3351.86 (MB), peak = 3614.94 (MB)
[03/23 22:44:12   5312s] #start 11th optimization iteration ...
[03/23 22:44:12   5312s] ### Routing stats: routing = 17.31% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:12   5312s] #   number of violations = 2
[03/23 22:44:12   5312s] #
[03/23 22:44:12   5312s] #    By Layer and Type :
[03/23 22:44:12   5312s] #	          Short   Totals
[03/23 22:44:12   5312s] #	M1            0        0
[03/23 22:44:12   5312s] #	M2            0        0
[03/23 22:44:12   5312s] #	M3            0        0
[03/23 22:44:12   5312s] #	M4            2        2
[03/23 22:44:12   5312s] #	Totals        2        2
[03/23 22:44:12   5312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3352.08 (MB), peak = 3614.94 (MB)
[03/23 22:44:12   5312s] #start 12th optimization iteration ...
[03/23 22:44:12   5313s] ### Routing stats: routing = 17.31% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:12   5313s] #   number of violations = 3
[03/23 22:44:12   5313s] #
[03/23 22:44:12   5313s] #    By Layer and Type :
[03/23 22:44:12   5313s] #	          Short   Totals
[03/23 22:44:12   5313s] #	M1            0        0
[03/23 22:44:12   5313s] #	M2            0        0
[03/23 22:44:12   5313s] #	M3            0        0
[03/23 22:44:12   5313s] #	M4            3        3
[03/23 22:44:12   5313s] #	Totals        3        3
[03/23 22:44:12   5313s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3350.94 (MB), peak = 3614.94 (MB)
[03/23 22:44:12   5313s] #start 13th optimization iteration ...
[03/23 22:44:13   5313s] ### Routing stats: routing = 17.31% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:13   5313s] #   number of violations = 1
[03/23 22:44:13   5313s] #
[03/23 22:44:13   5313s] #    By Layer and Type :
[03/23 22:44:13   5313s] #	          Short   Totals
[03/23 22:44:13   5313s] #	M1            0        0
[03/23 22:44:13   5313s] #	M2            0        0
[03/23 22:44:13   5313s] #	M3            0        0
[03/23 22:44:13   5313s] #	M4            1        1
[03/23 22:44:13   5313s] #	Totals        1        1
[03/23 22:44:13   5313s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3350.95 (MB), peak = 3614.94 (MB)
[03/23 22:44:13   5313s] #start 14th optimization iteration ...
[03/23 22:44:13   5313s] ### Routing stats: routing = 17.31% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:13   5313s] #   number of violations = 1
[03/23 22:44:13   5313s] #
[03/23 22:44:13   5313s] #    By Layer and Type :
[03/23 22:44:13   5313s] #	          Short   Totals
[03/23 22:44:13   5313s] #	M1            0        0
[03/23 22:44:13   5313s] #	M2            0        0
[03/23 22:44:13   5313s] #	M3            0        0
[03/23 22:44:13   5313s] #	M4            1        1
[03/23 22:44:13   5313s] #	Totals        1        1
[03/23 22:44:13   5313s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3350.89 (MB), peak = 3614.94 (MB)
[03/23 22:44:13   5313s] #start 15th optimization iteration ...
[03/23 22:44:13   5314s] ### Routing stats: routing = 17.31% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:13   5314s] #   number of violations = 1
[03/23 22:44:13   5314s] #
[03/23 22:44:13   5314s] #    By Layer and Type :
[03/23 22:44:13   5314s] #	          Short   Totals
[03/23 22:44:13   5314s] #	M1            0        0
[03/23 22:44:13   5314s] #	M2            0        0
[03/23 22:44:13   5314s] #	M3            0        0
[03/23 22:44:13   5314s] #	M4            1        1
[03/23 22:44:13   5314s] #	Totals        1        1
[03/23 22:44:13   5314s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3350.79 (MB), peak = 3614.94 (MB)
[03/23 22:44:13   5314s] #start 16th optimization iteration ...
[03/23 22:44:14   5314s] ### Routing stats: routing = 17.87% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:14   5314s] #   number of violations = 1
[03/23 22:44:14   5314s] #
[03/23 22:44:14   5314s] #    By Layer and Type :
[03/23 22:44:14   5314s] #	          Short   Totals
[03/23 22:44:14   5314s] #	M1            0        0
[03/23 22:44:14   5314s] #	M2            0        0
[03/23 22:44:14   5314s] #	M3            0        0
[03/23 22:44:14   5314s] #	M4            1        1
[03/23 22:44:14   5314s] #	Totals        1        1
[03/23 22:44:14   5314s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3349.19 (MB), peak = 3614.94 (MB)
[03/23 22:44:14   5314s] #start 17th optimization iteration ...
[03/23 22:44:14   5315s] ### Routing stats: routing = 17.87% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:14   5315s] #   number of violations = 1
[03/23 22:44:14   5315s] #
[03/23 22:44:14   5315s] #    By Layer and Type :
[03/23 22:44:14   5315s] #	          Short   Totals
[03/23 22:44:14   5315s] #	M1            0        0
[03/23 22:44:14   5315s] #	M2            0        0
[03/23 22:44:14   5315s] #	M3            0        0
[03/23 22:44:14   5315s] #	M4            1        1
[03/23 22:44:14   5315s] #	Totals        1        1
[03/23 22:44:14   5315s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3347.51 (MB), peak = 3614.94 (MB)
[03/23 22:44:14   5315s] #start 18th optimization iteration ...
[03/23 22:44:15   5315s] ### Routing stats: routing = 17.87% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:15   5315s] #   number of violations = 1
[03/23 22:44:15   5315s] #
[03/23 22:44:15   5315s] #    By Layer and Type :
[03/23 22:44:15   5315s] #	          Short   Totals
[03/23 22:44:15   5315s] #	M1            0        0
[03/23 22:44:15   5315s] #	M2            0        0
[03/23 22:44:15   5315s] #	M3            0        0
[03/23 22:44:15   5315s] #	M4            1        1
[03/23 22:44:15   5315s] #	Totals        1        1
[03/23 22:44:15   5315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3347.75 (MB), peak = 3614.94 (MB)
[03/23 22:44:15   5315s] #start 19th optimization iteration ...
[03/23 22:44:15   5316s] ### Routing stats: routing = 17.87% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:15   5316s] #   number of violations = 1
[03/23 22:44:15   5316s] #
[03/23 22:44:15   5316s] #    By Layer and Type :
[03/23 22:44:15   5316s] #	          Short   Totals
[03/23 22:44:15   5316s] #	M1            0        0
[03/23 22:44:15   5316s] #	M2            0        0
[03/23 22:44:15   5316s] #	M3            0        0
[03/23 22:44:15   5316s] #	M4            1        1
[03/23 22:44:15   5316s] #	Totals        1        1
[03/23 22:44:15   5316s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3347.80 (MB), peak = 3614.94 (MB)
[03/23 22:44:15   5316s] #start 20th optimization iteration ...
[03/23 22:44:15   5316s] ### Routing stats: routing = 17.87% drc-check-only = 7.76% dirty-area = 0.35%
[03/23 22:44:15   5316s] #   number of violations = 1
[03/23 22:44:15   5316s] #
[03/23 22:44:15   5316s] #    By Layer and Type :
[03/23 22:44:15   5316s] #	          Short   Totals
[03/23 22:44:15   5316s] #	M1            0        0
[03/23 22:44:15   5316s] #	M2            0        0
[03/23 22:44:15   5316s] #	M3            0        0
[03/23 22:44:15   5316s] #	M4            1        1
[03/23 22:44:15   5316s] #	Totals        1        1
[03/23 22:44:15   5316s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3347.76 (MB), peak = 3614.94 (MB)
[03/23 22:44:15   5316s] #Complete Detail Routing.
[03/23 22:44:15   5316s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:15   5316s] #Total wire length = 343636 um.
[03/23 22:44:15   5316s] #Total half perimeter of net bounding box = 155269 um.
[03/23 22:44:15   5316s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:15   5316s] #Total wire length on LAYER M2 = 159944 um.
[03/23 22:44:15   5316s] #Total wire length on LAYER M3 = 87789 um.
[03/23 22:44:15   5316s] #Total wire length on LAYER M4 = 95903 um.
[03/23 22:44:15   5316s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:15   5316s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:15   5316s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:15   5316s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:15   5316s] #Total number of vias = 68825
[03/23 22:44:15   5316s] #Total number of multi-cut vias = 2877 (  4.2%)
[03/23 22:44:15   5316s] #Total number of single cut vias = 65948 ( 95.8%)
[03/23 22:44:15   5316s] #Up-Via Summary (total 68825):
[03/23 22:44:15   5316s] #                   single-cut          multi-cut      Total
[03/23 22:44:15   5316s] #-----------------------------------------------------------
[03/23 22:44:15   5316s] # M1             10275 ( 97.2%)       301 (  2.8%)      10576
[03/23 22:44:15   5316s] # M2             28066 ( 96.0%)      1182 (  4.0%)      29248
[03/23 22:44:15   5316s] # M3             27607 ( 95.2%)      1394 (  4.8%)      29001
[03/23 22:44:15   5316s] #-----------------------------------------------------------
[03/23 22:44:15   5316s] #                65948 ( 95.8%)      2877 (  4.2%)      68825 
[03/23 22:44:15   5316s] #
[03/23 22:44:15   5316s] #Total number of DRC violations = 1
[03/23 22:44:15   5316s] #Total number of violations on LAYER M1 = 0
[03/23 22:44:15   5316s] #Total number of violations on LAYER M2 = 0
[03/23 22:44:15   5316s] #Total number of violations on LAYER M3 = 0
[03/23 22:44:15   5316s] #Total number of violations on LAYER M4 = 1
[03/23 22:44:15   5316s] #Total number of violations on LAYER M5 = 0
[03/23 22:44:15   5316s] #Total number of violations on LAYER M6 = 0
[03/23 22:44:15   5316s] #Total number of violations on LAYER MQ = 0
[03/23 22:44:15   5316s] #Total number of violations on LAYER LM = 0
[03/23 22:44:15   5316s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:44:15   5316s] #Cpu time = 00:00:31
[03/23 22:44:15   5316s] #Elapsed time = 00:00:16
[03/23 22:44:15   5316s] #Increased memory = 1.19 (MB)
[03/23 22:44:15   5316s] #Total memory = 3347.76 (MB)
[03/23 22:44:15   5316s] #Peak memory = 3614.94 (MB)
[03/23 22:44:15   5316s] ### Time Record (Antenna Fixing) is installed.
[03/23 22:44:15   5316s] #
[03/23 22:44:15   5316s] #start routing for process antenna violation fix ...
[03/23 22:44:15   5316s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:44:15   5316s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:44:16   5317s] #
[03/23 22:44:16   5317s] #    By Layer and Type :
[03/23 22:44:16   5317s] #	          Short   Totals
[03/23 22:44:16   5317s] #	M1            0        0
[03/23 22:44:16   5317s] #	M2            0        0
[03/23 22:44:16   5317s] #	M3            0        0
[03/23 22:44:16   5317s] #	M4            1        1
[03/23 22:44:16   5317s] #	Totals        1        1
[03/23 22:44:16   5317s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3348.57 (MB), peak = 3614.94 (MB)
[03/23 22:44:16   5317s] #
[03/23 22:44:16   5317s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:16   5317s] #Total wire length = 343636 um.
[03/23 22:44:16   5317s] #Total half perimeter of net bounding box = 155269 um.
[03/23 22:44:16   5317s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:16   5317s] #Total wire length on LAYER M2 = 159944 um.
[03/23 22:44:16   5317s] #Total wire length on LAYER M3 = 87789 um.
[03/23 22:44:16   5317s] #Total wire length on LAYER M4 = 95903 um.
[03/23 22:44:16   5317s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:16   5317s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:16   5317s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:16   5317s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:16   5317s] #Total number of vias = 68825
[03/23 22:44:16   5317s] #Total number of multi-cut vias = 2877 (  4.2%)
[03/23 22:44:16   5317s] #Total number of single cut vias = 65948 ( 95.8%)
[03/23 22:44:16   5317s] #Up-Via Summary (total 68825):
[03/23 22:44:16   5317s] #                   single-cut          multi-cut      Total
[03/23 22:44:16   5317s] #-----------------------------------------------------------
[03/23 22:44:16   5317s] # M1             10275 ( 97.2%)       301 (  2.8%)      10576
[03/23 22:44:16   5317s] # M2             28066 ( 96.0%)      1182 (  4.0%)      29248
[03/23 22:44:16   5317s] # M3             27607 ( 95.2%)      1394 (  4.8%)      29001
[03/23 22:44:16   5317s] #-----------------------------------------------------------
[03/23 22:44:16   5317s] #                65948 ( 95.8%)      2877 (  4.2%)      68825 
[03/23 22:44:16   5317s] #
[03/23 22:44:16   5317s] #Total number of DRC violations = 1
[03/23 22:44:16   5317s] #Total number of process antenna violations = 68
[03/23 22:44:16   5317s] #Total number of net violated process antenna rule = 56
[03/23 22:44:16   5317s] #Total number of violations on LAYER M1 = 0
[03/23 22:44:16   5317s] #Total number of violations on LAYER M2 = 0
[03/23 22:44:16   5317s] #Total number of violations on LAYER M3 = 0
[03/23 22:44:16   5317s] #Total number of violations on LAYER M4 = 1
[03/23 22:44:16   5317s] #Total number of violations on LAYER M5 = 0
[03/23 22:44:16   5317s] #Total number of violations on LAYER M6 = 0
[03/23 22:44:16   5317s] #Total number of violations on LAYER MQ = 0
[03/23 22:44:16   5317s] #Total number of violations on LAYER LM = 0
[03/23 22:44:16   5317s] #
[03/23 22:44:16   5317s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:44:16   5318s] #
[03/23 22:44:16   5318s] # start diode insertion for process antenna violation fix ...
[03/23 22:44:16   5318s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:44:16   5318s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3347.92 (MB), peak = 3614.94 (MB)
[03/23 22:44:16   5318s] #
[03/23 22:44:16   5318s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:16   5318s] #Total wire length = 343636 um.
[03/23 22:44:16   5318s] #Total half perimeter of net bounding box = 155269 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M2 = 159944 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M3 = 87789 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M4 = 95903 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:16   5318s] #Total number of vias = 68825
[03/23 22:44:16   5318s] #Total number of multi-cut vias = 2877 (  4.2%)
[03/23 22:44:16   5318s] #Total number of single cut vias = 65948 ( 95.8%)
[03/23 22:44:16   5318s] #Up-Via Summary (total 68825):
[03/23 22:44:16   5318s] #                   single-cut          multi-cut      Total
[03/23 22:44:16   5318s] #-----------------------------------------------------------
[03/23 22:44:16   5318s] # M1             10275 ( 97.2%)       301 (  2.8%)      10576
[03/23 22:44:16   5318s] # M2             28066 ( 96.0%)      1182 (  4.0%)      29248
[03/23 22:44:16   5318s] # M3             27607 ( 95.2%)      1394 (  4.8%)      29001
[03/23 22:44:16   5318s] #-----------------------------------------------------------
[03/23 22:44:16   5318s] #                65948 ( 95.8%)      2877 (  4.2%)      68825 
[03/23 22:44:16   5318s] #
[03/23 22:44:16   5318s] #Total number of DRC violations = 1
[03/23 22:44:16   5318s] #Total number of process antenna violations = 68
[03/23 22:44:16   5318s] #Total number of net violated process antenna rule = 56
[03/23 22:44:16   5318s] #Total number of violations on LAYER M1 = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER M2 = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER M3 = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER M4 = 1
[03/23 22:44:16   5318s] #Total number of violations on LAYER M5 = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER M6 = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER MQ = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER LM = 0
[03/23 22:44:16   5318s] #
[03/23 22:44:16   5318s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:44:16   5318s] #
[03/23 22:44:16   5318s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:16   5318s] #Total wire length = 343636 um.
[03/23 22:44:16   5318s] #Total half perimeter of net bounding box = 155269 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M2 = 159944 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M3 = 87789 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M4 = 95903 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:16   5318s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:16   5318s] #Total number of vias = 68825
[03/23 22:44:16   5318s] #Total number of multi-cut vias = 2877 (  4.2%)
[03/23 22:44:16   5318s] #Total number of single cut vias = 65948 ( 95.8%)
[03/23 22:44:16   5318s] #Up-Via Summary (total 68825):
[03/23 22:44:16   5318s] #                   single-cut          multi-cut      Total
[03/23 22:44:16   5318s] #-----------------------------------------------------------
[03/23 22:44:16   5318s] # M1             10275 ( 97.2%)       301 (  2.8%)      10576
[03/23 22:44:16   5318s] # M2             28066 ( 96.0%)      1182 (  4.0%)      29248
[03/23 22:44:16   5318s] # M3             27607 ( 95.2%)      1394 (  4.8%)      29001
[03/23 22:44:16   5318s] #-----------------------------------------------------------
[03/23 22:44:16   5318s] #                65948 ( 95.8%)      2877 (  4.2%)      68825 
[03/23 22:44:16   5318s] #
[03/23 22:44:16   5318s] #Total number of DRC violations = 1
[03/23 22:44:16   5318s] #Total number of process antenna violations = 68
[03/23 22:44:16   5318s] #Total number of net violated process antenna rule = 56
[03/23 22:44:16   5318s] #Total number of violations on LAYER M1 = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER M2 = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER M3 = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER M4 = 1
[03/23 22:44:16   5318s] #Total number of violations on LAYER M5 = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER M6 = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER MQ = 0
[03/23 22:44:16   5318s] #Total number of violations on LAYER LM = 0
[03/23 22:44:16   5318s] #
[03/23 22:44:16   5318s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 22:44:16   5318s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 22:44:16   5318s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:44:16   5318s] #
[03/23 22:44:16   5318s] #Start Post Route via swapping..
[03/23 22:44:16   5318s] #17.86% of area are rerouted by ECO routing.
[03/23 22:44:16   5320s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:44:16   5320s] #   number of violations = 1
[03/23 22:44:16   5320s] #
[03/23 22:44:16   5320s] #    By Layer and Type :
[03/23 22:44:16   5320s] #	          Short   Totals
[03/23 22:44:16   5320s] #	M1            0        0
[03/23 22:44:16   5320s] #	M2            0        0
[03/23 22:44:16   5320s] #	M3            0        0
[03/23 22:44:16   5320s] #	M4            1        1
[03/23 22:44:16   5320s] #	Totals        1        1
[03/23 22:44:16   5320s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3348.73 (MB), peak = 3614.94 (MB)
[03/23 22:44:16   5320s] #CELL_VIEW PE_top,init has 1 DRC violations
[03/23 22:44:16   5320s] #Total number of DRC violations = 1
[03/23 22:44:16   5320s] #Total number of process antenna violations = 68
[03/23 22:44:16   5320s] #Total number of net violated process antenna rule = 56
[03/23 22:44:16   5320s] #Total number of violations on LAYER M1 = 0
[03/23 22:44:16   5320s] #Total number of violations on LAYER M2 = 0
[03/23 22:44:16   5320s] #Total number of violations on LAYER M3 = 0
[03/23 22:44:16   5320s] #Total number of violations on LAYER M4 = 1
[03/23 22:44:16   5320s] #Total number of violations on LAYER M5 = 0
[03/23 22:44:16   5320s] #Total number of violations on LAYER M6 = 0
[03/23 22:44:16   5320s] #Total number of violations on LAYER MQ = 0
[03/23 22:44:16   5320s] #Total number of violations on LAYER LM = 0
[03/23 22:44:16   5320s] #Post Route via swapping is done.
[03/23 22:44:16   5320s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 22:44:16   5321s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:16   5321s] #Total wire length = 343636 um.
[03/23 22:44:16   5321s] #Total half perimeter of net bounding box = 155269 um.
[03/23 22:44:16   5321s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:16   5321s] #Total wire length on LAYER M2 = 159944 um.
[03/23 22:44:16   5321s] #Total wire length on LAYER M3 = 87789 um.
[03/23 22:44:16   5321s] #Total wire length on LAYER M4 = 95903 um.
[03/23 22:44:16   5321s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:16   5321s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:16   5321s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:16   5321s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:16   5321s] #Total number of vias = 68825
[03/23 22:44:16   5321s] #Total number of multi-cut vias = 2911 (  4.2%)
[03/23 22:44:16   5321s] #Total number of single cut vias = 65914 ( 95.8%)
[03/23 22:44:16   5321s] #Up-Via Summary (total 68825):
[03/23 22:44:16   5321s] #                   single-cut          multi-cut      Total
[03/23 22:44:16   5321s] #-----------------------------------------------------------
[03/23 22:44:16   5321s] # M1             10275 ( 97.2%)       301 (  2.8%)      10576
[03/23 22:44:16   5321s] # M2             28053 ( 95.9%)      1195 (  4.1%)      29248
[03/23 22:44:16   5321s] # M3             27586 ( 95.1%)      1415 (  4.9%)      29001
[03/23 22:44:16   5321s] #-----------------------------------------------------------
[03/23 22:44:16   5321s] #                65914 ( 95.8%)      2911 (  4.2%)      68825 
[03/23 22:44:16   5321s] #
[03/23 22:44:16   5321s] #detailRoute Statistics:
[03/23 22:44:16   5321s] #Cpu time = 00:00:35
[03/23 22:44:16   5321s] #Elapsed time = 00:00:17
[03/23 22:44:16   5321s] #Increased memory = 2.17 (MB)
[03/23 22:44:16   5321s] #Total memory = 3348.73 (MB)
[03/23 22:44:16   5321s] #Peak memory = 3614.94 (MB)
[03/23 22:44:16   5321s] #Skip updating routing design signature in db-snapshot flow
[03/23 22:44:16   5321s] ### global_detail_route design signature (1086): route=1579683658 flt_obj=0 vio=1017328135 shield_wire=1
[03/23 22:44:16   5321s] ### Time Record (DB Export) is installed.
[03/23 22:44:16   5321s] ### export design design signature (1087): route=1579683658 fixed_route=1603999323 flt_obj=0 vio=1017328135 swire=282492057 shield_wire=1 net_attr=1444789367 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1370489948 pin_access=1289393337 inst_pattern=1
[03/23 22:44:16   5321s] #	no debugging net set
[03/23 22:44:17   5321s] ### Time Record (DB Export) is uninstalled.
[03/23 22:44:17   5321s] ### Time Record (Post Callback) is installed.
[03/23 22:44:17   5321s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:44:17   5321s] #
[03/23 22:44:17   5321s] #globalDetailRoute statistics:
[03/23 22:44:17   5321s] #Cpu time = 00:00:38
[03/23 22:44:17   5321s] #Elapsed time = 00:00:19
[03/23 22:44:17   5321s] #Increased memory = -204.51 (MB)
[03/23 22:44:17   5321s] #Total memory = 3133.93 (MB)
[03/23 22:44:17   5321s] #Peak memory = 3614.94 (MB)
[03/23 22:44:17   5321s] #Number of warnings = 5
[03/23 22:44:17   5321s] #Total number of warnings = 67
[03/23 22:44:17   5321s] #Number of fails = 0
[03/23 22:44:17   5321s] #Total number of fails = 0
[03/23 22:44:17   5321s] #Complete globalDetailRoute on Thu Mar 23 22:44:17 2023
[03/23 22:44:17   5321s] #
[03/23 22:44:17   5321s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:44:17   5321s] ### 
[03/23 22:44:17   5321s] ###   Scalability Statistics
[03/23 22:44:17   5321s] ### 
[03/23 22:44:17   5321s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:44:17   5321s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 22:44:17   5321s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:44:17   5321s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:17   5321s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:17   5321s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:17   5321s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:17   5321s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:17   5321s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:17   5321s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:17   5321s] ###   Global Routing                |        00:00:01|        00:00:00|             1.0|
[03/23 22:44:17   5321s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:17   5321s] ###   Detail Routing                |        00:00:31|        00:00:16|             2.0|
[03/23 22:44:17   5321s] ###   Antenna Fixing                |        00:00:02|        00:00:00|             1.0|
[03/23 22:44:17   5321s] ###   Post Route Via Swapping       |        00:00:02|        00:00:00|             1.0|
[03/23 22:44:17   5321s] ###   Entire Command                |        00:00:38|        00:00:19|             2.1|
[03/23 22:44:17   5321s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:44:17   5321s] ### 
[03/23 22:44:17   5321s] *** EcoRoute #2 [finish] (optDesign #7) : cpu/real = 0:00:38.2/0:00:18.6 (2.1), totSession cpu/real = 1:28:41.5/0:41:31.8 (2.1), mem = 4653.3M
[03/23 22:44:17   5321s] 
[03/23 22:44:17   5321s] =============================================================================================
[03/23 22:44:17   5321s]  Step TAT Report : EcoRoute #2 / optDesign #7                                   21.14-s109_1
[03/23 22:44:17   5321s] =============================================================================================
[03/23 22:44:17   5321s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:44:17   5321s] ---------------------------------------------------------------------------------------------
[03/23 22:44:17   5321s] [ GlobalRoute            ]      1   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.9    2.0
[03/23 22:44:17   5321s] [ DetailRoute            ]      1   0:00:15.8  (  84.9 % )     0:00:15.8 /  0:00:30.7    2.0
[03/23 22:44:17   5321s] [ MISC                   ]          0:00:02.4  (  12.8 % )     0:00:02.4 /  0:00:06.6    2.8
[03/23 22:44:17   5321s] ---------------------------------------------------------------------------------------------
[03/23 22:44:17   5321s]  EcoRoute #2 TOTAL                  0:00:18.6  ( 100.0 % )     0:00:18.6 /  0:00:38.2    2.1
[03/23 22:44:17   5321s] ---------------------------------------------------------------------------------------------
[03/23 22:44:17   5321s] 
[03/23 22:44:17   5321s] **optDesign ... cpu = 0:05:51, real = 0:03:02, mem = 3126.2M, totSessionCpu=1:28:42 **
[03/23 22:44:17   5321s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 22:44:17   5321s] **INFO: flowCheckPoint #42 PostEcoSummary
[03/23 22:44:17   5321s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:44:17   5321s] 
[03/23 22:44:17   5321s] Trim Metal Layers:
[03/23 22:44:17   5321s] LayerId::1 widthSet size::1
[03/23 22:44:17   5321s] LayerId::2 widthSet size::1
[03/23 22:44:17   5321s] LayerId::3 widthSet size::1
[03/23 22:44:17   5321s] LayerId::4 widthSet size::1
[03/23 22:44:17   5321s] LayerId::5 widthSet size::1
[03/23 22:44:17   5321s] LayerId::6 widthSet size::1
[03/23 22:44:17   5321s] LayerId::7 widthSet size::1
[03/23 22:44:17   5321s] LayerId::8 widthSet size::1
[03/23 22:44:17   5321s] eee: pegSigSF::1.070000
[03/23 22:44:17   5321s] Initializing multi-corner resistance tables ...
[03/23 22:44:17   5321s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:44:17   5321s] eee: l::2 avDens::0.412387 usedTrk::4565.119466 availTrk::11070.000000 sigTrk::4565.119466
[03/23 22:44:17   5321s] eee: l::3 avDens::0.218684 usedTrk::2479.877497 availTrk::11340.000000 sigTrk::2479.877497
[03/23 22:44:17   5321s] eee: l::4 avDens::0.241622 usedTrk::2696.501377 availTrk::11160.000000 sigTrk::2696.501377
[03/23 22:44:17   5321s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:44:17   5321s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:44:17   5321s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:44:17   5321s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:44:17   5321s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400184 uaWl=1.000000 uaWlH=0.270792 aWlH=0.000000 lMod=0 pMax=0.873200 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:44:17   5321s] ### Net info: total nets: 3227
[03/23 22:44:17   5321s] ### Net info: dirty nets: 0
[03/23 22:44:17   5321s] ### Net info: marked as disconnected nets: 0
[03/23 22:44:17   5321s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:44:17   5322s] #num needed restored net=0
[03/23 22:44:17   5322s] #need_extraction net=0 (total=3227)
[03/23 22:44:17   5322s] ### Net info: fully routed nets: 3225
[03/23 22:44:17   5322s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:44:17   5322s] ### Net info: unrouted nets: 0
[03/23 22:44:17   5322s] ### Net info: re-extraction nets: 0
[03/23 22:44:17   5322s] ### Net info: ignored nets: 0
[03/23 22:44:17   5322s] ### Net info: skip routing nets: 0
[03/23 22:44:17   5322s] ### import design signature (1088): route=131551597 fixed_route=131551597 flt_obj=0 vio=893613501 swire=282492057 shield_wire=1 net_attr=1497166609 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1370489948 pin_access=1289393337 inst_pattern=1
[03/23 22:44:17   5322s] #Extract in post route mode
[03/23 22:44:17   5322s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:44:17   5322s] #Fast data preparation for tQuantus.
[03/23 22:44:17   5322s] #Start routing data preparation on Thu Mar 23 22:44:17 2023
[03/23 22:44:17   5322s] #
[03/23 22:44:17   5322s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:44:17   5322s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:17   5322s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:17   5322s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:17   5322s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:17   5322s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:17   5322s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:44:17   5322s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:44:17   5322s] #Regenerating Ggrids automatically.
[03/23 22:44:17   5322s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:44:17   5322s] #Using automatically generated G-grids.
[03/23 22:44:17   5322s] #Done routing data preparation.
[03/23 22:44:17   5322s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3133.62 (MB), peak = 3614.94 (MB)
[03/23 22:44:17   5322s] #Start routing data preparation on Thu Mar 23 22:44:17 2023
[03/23 22:44:17   5322s] #
[03/23 22:44:17   5322s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:44:17   5322s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:44:17   5322s] #Voltage range [0.000 - 1.200] has 3225 nets.
[03/23 22:44:17   5322s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:44:17   5322s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:44:17   5322s] #Build and mark too close pins for the same net.
[03/23 22:44:17   5322s] #Regenerating Ggrids automatically.
[03/23 22:44:17   5322s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:44:17   5322s] #Using automatically generated G-grids.
[03/23 22:44:17   5322s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:44:17   5322s] #Done routing data preparation.
[03/23 22:44:17   5322s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3139.19 (MB), peak = 3614.94 (MB)
[03/23 22:44:17   5322s] #
[03/23 22:44:17   5322s] #Start tQuantus RC extraction...
[03/23 22:44:17   5322s] #Start building rc corner(s)...
[03/23 22:44:17   5322s] #Number of RC Corner = 1
[03/23 22:44:17   5322s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:44:17   5322s] #M1 -> M1 (1)
[03/23 22:44:17   5322s] #M2 -> M2 (2)
[03/23 22:44:17   5322s] #M3 -> M3 (3)
[03/23 22:44:17   5322s] #M4 -> M4 (4)
[03/23 22:44:17   5322s] #M5 -> M5 (5)
[03/23 22:44:17   5322s] #M6 -> M6 (6)
[03/23 22:44:17   5322s] #MQ -> MQ (7)
[03/23 22:44:17   5322s] #LM -> LM (8)
[03/23 22:44:17   5322s] #SADV-On
[03/23 22:44:17   5322s] # Corner(s) : 
[03/23 22:44:17   5322s] #rc-typ [25.00]
[03/23 22:44:18   5322s] # Corner id: 0
[03/23 22:44:18   5322s] # Layout Scale: 1.000000
[03/23 22:44:18   5322s] # Has Metal Fill model: yes
[03/23 22:44:18   5322s] # Temperature was set
[03/23 22:44:18   5322s] # Temperature : 25.000000
[03/23 22:44:18   5322s] # Ref. Temp   : 25.000000
[03/23 22:44:18   5322s] #SADV-Off
[03/23 22:44:18   5322s] #total pattern=120 [8, 324]
[03/23 22:44:18   5322s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:44:18   5322s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:44:18   5322s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:44:18   5322s] #number model r/c [1,1] [8,324] read
[03/23 22:44:18   5322s] #0 rcmodel(s) requires rebuild
[03/23 22:44:18   5322s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3140.34 (MB), peak = 3614.94 (MB)
[03/23 22:44:18   5322s] #Start building rc corner(s)...
[03/23 22:44:18   5322s] #Number of RC Corner = 1
[03/23 22:44:18   5322s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:44:18   5322s] #M1 -> M1 (1)
[03/23 22:44:18   5322s] #M2 -> M2 (2)
[03/23 22:44:18   5322s] #M3 -> M3 (3)
[03/23 22:44:18   5322s] #M4 -> M4 (4)
[03/23 22:44:18   5322s] #M5 -> M5 (5)
[03/23 22:44:18   5322s] #M6 -> M6 (6)
[03/23 22:44:18   5322s] #MQ -> MQ (7)
[03/23 22:44:18   5322s] #LM -> LM (8)
[03/23 22:44:18   5322s] #SADV-On
[03/23 22:44:18   5322s] # Corner(s) : 
[03/23 22:44:18   5322s] #rc-typ [25.00]
[03/23 22:44:18   5323s] # Corner id: 0
[03/23 22:44:18   5323s] # Layout Scale: 1.000000
[03/23 22:44:18   5323s] # Has Metal Fill model: yes
[03/23 22:44:18   5323s] # Temperature was set
[03/23 22:44:18   5323s] # Temperature : 25.000000
[03/23 22:44:18   5323s] # Ref. Temp   : 25.000000
[03/23 22:44:18   5323s] #SADV-Off
[03/23 22:44:18   5323s] #total pattern=120 [8, 324]
[03/23 22:44:18   5323s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:44:18   5323s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:44:18   5323s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:44:18   5323s] #number model r/c [1,1] [8,324] read
[03/23 22:44:19   5323s] #0 rcmodel(s) requires rebuild
[03/23 22:44:19   5323s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3140.22 (MB), peak = 3614.94 (MB)
[03/23 22:44:19   5323s] #Finish check_net_pin_list step Enter extract
[03/23 22:44:19   5323s] #Start init net ripin tree building
[03/23 22:44:19   5323s] #Finish init net ripin tree building
[03/23 22:44:19   5323s] #Cpu time = 00:00:00
[03/23 22:44:19   5323s] #Elapsed time = 00:00:00
[03/23 22:44:19   5323s] #Increased memory = 0.00 (MB)
[03/23 22:44:19   5323s] #Total memory = 3140.22 (MB)
[03/23 22:44:19   5323s] #Peak memory = 3614.94 (MB)
[03/23 22:44:19   5323s] #Using multithreading with 6 threads.
[03/23 22:44:19   5323s] #begin processing metal fill model file
[03/23 22:44:19   5323s] #end processing metal fill model file
[03/23 22:44:19   5323s] #Length limit = 200 pitches
[03/23 22:44:19   5323s] #opt mode = 2
[03/23 22:44:19   5323s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:44:19   5323s] #Start generate extraction boxes.
[03/23 22:44:19   5323s] #
[03/23 22:44:19   5323s] #Extract using 30 x 30 Hboxes
[03/23 22:44:19   5323s] #3x4 initial hboxes
[03/23 22:44:19   5323s] #Use area based hbox pruning.
[03/23 22:44:19   5323s] #0/0 hboxes pruned.
[03/23 22:44:19   5323s] #Complete generating extraction boxes.
[03/23 22:44:19   5323s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.18GHz 12288KB Cache 12CPU...
[03/23 22:44:19   5323s] #Process 0 special clock nets for rc extraction
[03/23 22:44:19   5323s] #Total 3225 nets were built. 2498 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:44:20   5326s] #Run Statistics for Extraction:
[03/23 22:44:20   5326s] #   Cpu time = 00:00:03, elapsed time = 00:00:02 .
[03/23 22:44:20   5326s] #   Increased memory =   115.37 (MB), total memory =  3255.57 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:20   5326s] #Register nets and terms for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d
[03/23 22:44:21   5327s] #Finish registering nets and terms for rcdb.
[03/23 22:44:21   5327s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3157.16 (MB), peak = 3614.94 (MB)
[03/23 22:44:21   5327s] #RC Statistics: 20721 Res, 13356 Ground Cap, 45897 XCap (Edge to Edge)
[03/23 22:44:21   5327s] #RC V/H edge ratio: 0.05, Avg V/H Edge Length: 1159.64 (8500), Avg L-Edge Length: 22072.61 (9424)
[03/23 22:44:21   5327s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d.
[03/23 22:44:21   5327s] #Start writing RC data.
[03/23 22:44:21   5327s] #Finish writing RC data
[03/23 22:44:21   5327s] #Finish writing rcdb with 23946 nodes, 20721 edges, and 135694 xcaps
[03/23 22:44:21   5327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3153.83 (MB), peak = 3614.94 (MB)
[03/23 22:44:21   5327s] Restoring parasitic data from file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d' ...
[03/23 22:44:21   5327s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d' for reading (mem: 4705.105M)
[03/23 22:44:21   5327s] Reading RCDB with compressed RC data.
[03/23 22:44:21   5327s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d' for content verification (mem: 4705.105M)
[03/23 22:44:21   5327s] Reading RCDB with compressed RC data.
[03/23 22:44:21   5327s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d': 0 access done (mem: 4705.105M)
[03/23 22:44:21   5327s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d': 0 access done (mem: 4705.105M)
[03/23 22:44:21   5327s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4705.105M)
[03/23 22:44:21   5327s] Following multi-corner parasitics specified:
[03/23 22:44:21   5327s] 	/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d (rcdb)
[03/23 22:44:21   5327s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d' for reading (mem: 4705.105M)
[03/23 22:44:21   5327s] Reading RCDB with compressed RC data.
[03/23 22:44:21   5327s] 		Cell PE_top has rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d specified
[03/23 22:44:21   5327s] Cell PE_top, hinst 
[03/23 22:44:21   5327s] processing rcdb (/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:44:21   5327s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_oHWBjp.rcdb.d': 0 access done (mem: 4721.105M)
[03/23 22:44:21   5327s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4705.105M)
[03/23 22:44:21   5327s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_ab2uZ3.rcdb.d/PE_top.rcdb.d' for reading (mem: 4705.105M)
[03/23 22:44:21   5327s] Reading RCDB with compressed RC data.
[03/23 22:44:21   5327s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_ab2uZ3.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4705.105M)
[03/23 22:44:21   5327s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4705.105M)
[03/23 22:44:21   5327s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4705.105M)
[03/23 22:44:21   5327s] #
[03/23 22:44:21   5327s] #Restore RCDB.
[03/23 22:44:21   5327s] #
[03/23 22:44:21   5327s] #Complete tQuantus RC extraction.
[03/23 22:44:21   5327s] #Cpu time = 00:00:05
[03/23 22:44:21   5327s] #Elapsed time = 00:00:04
[03/23 22:44:21   5327s] #Increased memory = 14.69 (MB)
[03/23 22:44:21   5327s] #Total memory = 3153.88 (MB)
[03/23 22:44:21   5327s] #Peak memory = 3614.94 (MB)
[03/23 22:44:21   5327s] #
[03/23 22:44:21   5327s] #2498 inserted nodes are removed
[03/23 22:44:21   5328s] ### export design design signature (1090): route=187634242 fixed_route=187634242 flt_obj=0 vio=893613501 swire=282492057 shield_wire=1 net_attr=566222912 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1370489948 pin_access=1289393337 inst_pattern=1
[03/23 22:44:22   5328s] #	no debugging net set
[03/23 22:44:22   5328s] #Start Inst Signature in MT(0)
[03/23 22:44:22   5328s] #Start Net Signature in MT(63351472)
[03/23 22:44:22   5328s] #Calculate SNet Signature in MT (103725787)
[03/23 22:44:22   5328s] #Run time and memory report for RC extraction:
[03/23 22:44:22   5328s] #RC extraction running on  Xeon 4.00GHz 12288KB Cache 12CPU.
[03/23 22:44:22   5328s] #Run Statistics for snet signature:
[03/23 22:44:22   5328s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.15/6, scale score = 0.19.
[03/23 22:44:22   5328s] #    Increased memory =    -0.02 (MB), total memory =  3134.49 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:22   5328s] #Run Statistics for Net Final Signature:
[03/23 22:44:22   5328s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:44:22   5328s] #   Increased memory =     0.00 (MB), total memory =  3134.51 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:22   5328s] #Run Statistics for Net launch:
[03/23 22:44:22   5328s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.94/6, scale score = 0.82.
[03/23 22:44:22   5328s] #    Increased memory =     0.02 (MB), total memory =  3134.51 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:22   5328s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:44:22   5328s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:44:22   5328s] #   Increased memory =     0.00 (MB), total memory =  3134.49 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:22   5328s] #Run Statistics for net signature:
[03/23 22:44:22   5328s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.30/6, scale score = 0.55.
[03/23 22:44:22   5328s] #    Increased memory =     0.02 (MB), total memory =  3134.51 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:22   5328s] #Run Statistics for inst signature:
[03/23 22:44:22   5328s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/6, scale score = 0.22.
[03/23 22:44:22   5328s] #    Increased memory =    -0.42 (MB), total memory =  3134.49 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:22   5328s] Starting delay calculation for Setup views
[03/23 22:44:22   5328s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:44:22   5328s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:44:22   5328s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:44:22   5328s] #################################################################################
[03/23 22:44:22   5328s] # Design Stage: PostRoute
[03/23 22:44:22   5328s] # Design Name: PE_top
[03/23 22:44:22   5328s] # Design Mode: 130nm
[03/23 22:44:22   5328s] # Analysis Mode: MMMC OCV 
[03/23 22:44:22   5328s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:44:22   5328s] # Signoff Settings: SI On 
[03/23 22:44:22   5328s] #################################################################################
[03/23 22:44:22   5328s] Topological Sorting (REAL = 0:00:00.0, MEM = 4673.7M, InitMEM = 4673.7M)
[03/23 22:44:22   5328s] Setting infinite Tws ...
[03/23 22:44:22   5328s] First Iteration Infinite Tw... 
[03/23 22:44:22   5328s] Calculate early delays in OCV mode...
[03/23 22:44:22   5328s] Calculate late delays in OCV mode...
[03/23 22:44:22   5328s] Start delay calculation (fullDC) (6 T). (MEM=4673.7)
[03/23 22:44:22   5328s] End AAE Lib Interpolated Model. (MEM=4685.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:22   5328s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_ab2uZ3.rcdb.d/PE_top.rcdb.d' for reading (mem: 4685.309M)
[03/23 22:44:22   5328s] Reading RCDB with compressed RC data.
[03/23 22:44:22   5328s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4685.3M)
[03/23 22:44:22   5328s] AAE_INFO: 6 threads acquired from CTE.
[03/23 22:44:22   5330s] Total number of fetched objects 3225
[03/23 22:44:22   5330s] AAE_INFO-618: Total number of nets in the design is 3227,  100.0 percent of the nets selected for SI analysis
[03/23 22:44:22   5330s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:22   5330s] End delay calculation. (MEM=4940.93 CPU=0:00:01.4 REAL=0:00:00.0)
[03/23 22:44:22   5330s] End delay calculation (fullDC). (MEM=4940.93 CPU=0:00:01.5 REAL=0:00:00.0)
[03/23 22:44:22   5330s] *** CDM Built up (cpu=0:00:01.7  real=0:00:00.0  mem= 4940.9M) ***
[03/23 22:44:22   5330s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4932.9M)
[03/23 22:44:22   5330s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:44:22   5330s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4932.9M)
[03/23 22:44:22   5330s] Starting SI iteration 2
[03/23 22:44:22   5330s] Calculate early delays in OCV mode...
[03/23 22:44:22   5330s] Calculate late delays in OCV mode...
[03/23 22:44:22   5330s] Start delay calculation (fullDC) (6 T). (MEM=4780.08)
[03/23 22:44:22   5330s] End AAE Lib Interpolated Model. (MEM=4780.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:23   5331s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 2. 
[03/23 22:44:23   5331s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 3225. 
[03/23 22:44:23   5331s] Total number of fetched objects 3225
[03/23 22:44:23   5331s] AAE_INFO-618: Total number of nets in the design is 3227,  33.7 percent of the nets selected for SI analysis
[03/23 22:44:23   5331s] End delay calculation. (MEM=5046.28 CPU=0:00:01.0 REAL=0:00:01.0)
[03/23 22:44:23   5331s] End delay calculation (fullDC). (MEM=5046.28 CPU=0:00:01.1 REAL=0:00:01.0)
[03/23 22:44:23   5331s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 5046.3M) ***
[03/23 22:44:23   5332s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:01.0 totSessionCpu=1:28:52 mem=5052.3M)
[03/23 22:44:23   5332s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5061.8M, EPOCH TIME: 1679625863.394614
[03/23 22:44:23   5332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:23   5332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:23   5332s] 
[03/23 22:44:23   5332s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:23   5332s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.021, MEM:5093.8M, EPOCH TIME: 1679625863.415551
[03/23 22:44:23   5332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:23   5332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:23   5332s] 
------------------------------------------------------------------
     Post-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.766  | -0.766  | -0.679  |
|           TNS (ns):| -18.717 | -11.377 | -7.443  |
|    Violating Paths:|   73    |   43    |   32    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      2 (2)       |    -114    |      2 (2)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:5092.3M, EPOCH TIME: 1679625863.537101
[03/23 22:44:23   5332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:23   5332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:23   5332s] 
[03/23 22:44:23   5332s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:23   5332s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.019, MEM:5093.8M, EPOCH TIME: 1679625863.555761
[03/23 22:44:23   5332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:23   5332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:23   5332s] Density: 34.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:02, real = 0:03:08, mem = 3359.9M, totSessionCpu=1:28:52 **
[03/23 22:44:23   5332s] **INFO: flowCheckPoint #43 OptimizationRecovery
[03/23 22:44:23   5332s] Running LEF-safe VT swap in recovery
[03/23 22:44:23   5332s] VT info 8.01024641873 5
[03/23 22:44:23   5332s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 22:44:23   5332s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:52, real=0:00:27, mem=4830.28M, totSessionCpu=1:28:52).
[03/23 22:44:23   5332s] **optDesign ... cpu = 0:06:02, real = 0:03:08, mem = 3354.6M, totSessionCpu=1:28:52 **
[03/23 22:44:23   5332s] 
[03/23 22:44:23   5332s] Latch borrow mode reset to max_borrow
[03/23 22:44:23   5332s] **INFO: flowCheckPoint #44 FinalSummary
[03/23 22:44:23   5332s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2
[03/23 22:44:23   5332s] **optDesign ... cpu = 0:06:02, real = 0:03:08, mem = 3353.3M, totSessionCpu=1:28:53 **
[03/23 22:44:23   5332s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4791.3M, EPOCH TIME: 1679625863.761519
[03/23 22:44:23   5332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:23   5332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:23   5332s] 
[03/23 22:44:23   5332s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:23   5332s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:4823.3M, EPOCH TIME: 1679625863.784027
[03/23 22:44:23   5332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:23   5332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.766  | -0.766  | -0.679  |
|           TNS (ns):| -18.717 | -11.377 | -7.443  |
|    Violating Paths:|   73    |   43    |   32    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      2 (2)       |    -114    |      2 (2)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4831.9M, EPOCH TIME: 1679625866.472548
[03/23 22:44:26   5333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:26   5333s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:4833.4M, EPOCH TIME: 1679625866.494887
[03/23 22:44:26   5333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:26   5333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] Density: 34.750%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4833.4M, EPOCH TIME: 1679625866.504550
[03/23 22:44:26   5333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:26   5333s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:4833.4M, EPOCH TIME: 1679625866.527682
[03/23 22:44:26   5333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:26   5333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] **optDesign ... cpu = 0:06:03, real = 0:03:11, mem = 3355.2M, totSessionCpu=1:28:54 **
[03/23 22:44:26   5333s]  ReSet Options after AAE Based Opt flow 
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:44:26   5333s] Deleting Lib Analyzer.
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s] TimeStamp Deleting Cell Server End ...
[03/23 22:44:26   5333s] *** Finished optDesign ***
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:03 real=  0:03:11)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.5 real=0:00:05.1)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.4)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.8 real=0:00:01.6)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:02.5 real=0:00:02.0)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=  0:01:07 real=0:00:19.5)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:   RouterDirectives (count =  2): (cpu=0:00:01.1 real=0:00:01.0)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:           ecoRoute (count =  2): (cpu=  0:04:35 real=  0:02:34)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:03.8 real=0:00:01.4)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.5 real=0:00:01.9)
[03/23 22:44:26   5333s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:44:26   5333s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 22:44:26   5333s] Info: Destroy the CCOpt slew target map.
[03/23 22:44:26   5333s] clean pInstBBox. size 0
[03/23 22:44:26   5333s] All LLGs are deleted
[03/23 22:44:26   5333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4825.4M, EPOCH TIME: 1679625866.609945
[03/23 22:44:26   5333s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4825.4M, EPOCH TIME: 1679625866.610071
[03/23 22:44:26   5333s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:44:26   5333s] *** optDesign #7 [finish] : cpu/real = 0:06:03.0/0:03:11.0 (1.9), totSession cpu/real = 1:28:53.7/0:41:41.3 (2.1), mem = 4825.4M
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s] =============================================================================================
[03/23 22:44:26   5333s]  Final TAT Report : optDesign #7                                                21.14-s109_1
[03/23 22:44:26   5333s] =============================================================================================
[03/23 22:44:26   5333s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:44:26   5333s] ---------------------------------------------------------------------------------------------
[03/23 22:44:26   5333s] [ InitOpt                ]      1   0:00:01.0  (   0.5 % )     0:00:01.1 /  0:00:01.4    1.3
[03/23 22:44:26   5333s] [ WnsOpt                 ]      2   0:00:17.5  (   9.1 % )     0:00:17.5 /  0:01:02.8    3.6
[03/23 22:44:26   5333s] [ TnsOpt                 ]      1   0:00:02.5  (   1.3 % )     0:00:02.5 /  0:00:04.6    1.8
[03/23 22:44:26   5333s] [ HardenOpt              ]      1   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.8    1.3
[03/23 22:44:26   5333s] [ DrvOpt                 ]      1   0:00:01.7  (   0.9 % )     0:00:01.7 /  0:00:02.1    1.2
[03/23 22:44:26   5333s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:26   5333s] [ LayerAssignment        ]      4   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:44:26   5333s] [ OptSummaryReport       ]      7   0:00:00.5  (   0.3 % )     0:00:03.9 /  0:00:02.4    0.6
[03/23 22:44:26   5333s] [ DrvReport              ]     11   0:00:03.1  (   1.6 % )     0:00:03.1 /  0:00:01.3    0.4
[03/23 22:44:26   5333s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:44:26   5333s] [ CheckPlace             ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.8
[03/23 22:44:26   5333s] [ RefinePlace            ]      3   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.8    1.5
[03/23 22:44:26   5333s] [ ClockDrv               ]      1   0:00:01.5  (   0.8 % )     0:00:01.5 /  0:00:01.8    1.2
[03/23 22:44:26   5333s] [ EcoRoute               ]      2   0:02:27.5  (  77.2 % )     0:02:27.5 /  0:04:23.6    1.8
[03/23 22:44:26   5333s] [ ExtractRC              ]      3   0:00:10.1  (   5.3 % )     0:00:10.1 /  0:00:13.4    1.3
[03/23 22:44:26   5333s] [ TimingUpdate           ]     25   0:00:01.6  (   0.9 % )     0:00:02.9 /  0:00:08.4    2.9
[03/23 22:44:26   5333s] [ FullDelayCalc          ]      4   0:00:01.3  (   0.7 % )     0:00:01.3 /  0:00:05.3    4.2
[03/23 22:44:26   5333s] [ TimingReport           ]      7   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.5    2.0
[03/23 22:44:26   5333s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 22:44:26   5333s] [ MISC                   ]          0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 22:44:26   5333s] ---------------------------------------------------------------------------------------------
[03/23 22:44:26   5333s]  optDesign #7 TOTAL                 0:03:11.0  ( 100.0 % )     0:03:11.0 /  0:06:03.0    1.9
[03/23 22:44:26   5333s] ---------------------------------------------------------------------------------------------
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2_hold
[03/23 22:44:26   5333s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3345.9M, totSessionCpu=1:28:54 **
[03/23 22:44:26   5333s] *** optDesign #8 [begin] : totSession cpu/real = 1:28:53.7/0:41:41.3 (2.1), mem = 4821.4M
[03/23 22:44:26   5333s] Info: 6 threads available for lower-level modules during optimization.
[03/23 22:44:26   5333s] GigaOpt running with 6 threads.
[03/23 22:44:26   5333s] *** InitOpt #1 [begin] (optDesign #8) : totSession cpu/real = 1:28:53.7/0:41:41.3 (2.1), mem = 4821.4M
[03/23 22:44:26   5333s] **INFO: User settings:
[03/23 22:44:26   5333s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 22:44:26   5333s] setNanoRouteMode -drouteAutoStop                                false
[03/23 22:44:26   5333s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 22:44:26   5333s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 22:44:26   5333s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 22:44:26   5333s] setNanoRouteMode -drouteStartIteration                          0
[03/23 22:44:26   5333s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 22:44:26   5333s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 22:44:26   5333s] setNanoRouteMode -extractDesignSignature                        115249264
[03/23 22:44:26   5333s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 22:44:26   5333s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 22:44:26   5333s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 22:44:26   5333s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 22:44:26   5333s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 22:44:26   5333s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 22:44:26   5333s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 22:44:26   5333s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 22:44:26   5333s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 22:44:26   5333s] setNanoRouteMode -routeSiEffort                                 max
[03/23 22:44:26   5333s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 22:44:26   5333s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 22:44:26   5333s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 22:44:26   5333s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 22:44:26   5333s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 22:44:26   5333s] setNanoRouteMode -timingEngine                                  .timing_file_251356.tif.gz
[03/23 22:44:26   5333s] setDesignMode -process                                          130
[03/23 22:44:26   5333s] setExtractRCMode -coupled                                       true
[03/23 22:44:26   5333s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 22:44:26   5333s] setExtractRCMode -effortLevel                                   medium
[03/23 22:44:26   5333s] setExtractRCMode -engine                                        postRoute
[03/23 22:44:26   5333s] setExtractRCMode -noCleanRCDB                                   true
[03/23 22:44:26   5333s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 22:44:26   5333s] setExtractRCMode -relative_c_th                                 1
[03/23 22:44:26   5333s] setExtractRCMode -total_c_th                                    0
[03/23 22:44:26   5333s] setDelayCalMode -enable_high_fanout                             true
[03/23 22:44:26   5333s] setDelayCalMode -engine                                         aae
[03/23 22:44:26   5333s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 22:44:26   5333s] setDelayCalMode -reportOutBound                                 true
[03/23 22:44:26   5333s] setDelayCalMode -SIAware                                        true
[03/23 22:44:26   5333s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 22:44:26   5333s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 22:44:26   5333s] setOptMode -addInst                                             true
[03/23 22:44:26   5333s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 22:44:26   5333s] setOptMode -allEndPoints                                        true
[03/23 22:44:26   5333s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 22:44:26   5333s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 22:44:26   5333s] setOptMode -deleteInst                                          true
[03/23 22:44:26   5333s] setOptMode -drcMargin                                           0.1
[03/23 22:44:26   5333s] setOptMode -effort                                              high
[03/23 22:44:26   5333s] setOptMode -fixDrc                                              true
[03/23 22:44:26   5333s] setOptMode -fixFanoutLoad                                       true
[03/23 22:44:26   5333s] setOptMode -holdTargetSlack                                     0.05
[03/23 22:44:26   5333s] setOptMode -maxLength                                           1000
[03/23 22:44:26   5333s] setOptMode -optimizeFF                                          true
[03/23 22:44:26   5333s] setOptMode -preserveAllSequential                               false
[03/23 22:44:26   5333s] setOptMode -restruct                                            false
[03/23 22:44:26   5333s] setOptMode -setupTargetSlack                                    0.05
[03/23 22:44:26   5333s] setOptMode -usefulSkew                                          false
[03/23 22:44:26   5333s] setOptMode -usefulSkewCTS                                       true
[03/23 22:44:26   5333s] setSIMode -separate_delta_delay_on_data                         true
[03/23 22:44:26   5333s] setPlaceMode -place_global_max_density                          0.8
[03/23 22:44:26   5333s] setPlaceMode -place_global_uniform_density                      true
[03/23 22:44:26   5333s] setPlaceMode -timingDriven                                      true
[03/23 22:44:26   5333s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 22:44:26   5333s] setAnalysisMode -checkType                                      setup
[03/23 22:44:26   5333s] setAnalysisMode -clkSrcPath                                     true
[03/23 22:44:26   5333s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 22:44:26   5333s] setAnalysisMode -cppr                                           both
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:44:26   5333s] Summary for sequential cells identification: 
[03/23 22:44:26   5333s]   Identified SBFF number: 112
[03/23 22:44:26   5333s]   Identified MBFF number: 0
[03/23 22:44:26   5333s]   Identified SB Latch number: 0
[03/23 22:44:26   5333s]   Identified MB Latch number: 0
[03/23 22:44:26   5333s]   Not identified SBFF number: 8
[03/23 22:44:26   5333s]   Not identified MBFF number: 0
[03/23 22:44:26   5333s]   Not identified SB Latch number: 0
[03/23 22:44:26   5333s]   Not identified MB Latch number: 0
[03/23 22:44:26   5333s]   Number of sequential cells which are not FFs: 34
[03/23 22:44:26   5333s]  Visiting view : setupAnalysis
[03/23 22:44:26   5333s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:26   5333s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:26   5333s]  Visiting view : holdAnalysis
[03/23 22:44:26   5333s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:26   5333s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:26   5333s] TLC MultiMap info (StdDelay):
[03/23 22:44:26   5333s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:26   5333s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:26   5333s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:26   5333s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:26   5333s]  Setting StdDelay to: 22.7ps
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:44:26   5333s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 22:44:26   5333s] OPERPROF: Starting DPlace-Init at level 1, MEM:4825.4M, EPOCH TIME: 1679625866.693808
[03/23 22:44:26   5333s] Processing tracks to init pin-track alignment.
[03/23 22:44:26   5333s] z: 2, totalTracks: 1
[03/23 22:44:26   5333s] z: 4, totalTracks: 1
[03/23 22:44:26   5333s] z: 6, totalTracks: 1
[03/23 22:44:26   5333s] z: 8, totalTracks: 1
[03/23 22:44:26   5333s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:44:26   5333s] All LLGs are deleted
[03/23 22:44:26   5333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4825.4M, EPOCH TIME: 1679625866.697016
[03/23 22:44:26   5333s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4825.4M, EPOCH TIME: 1679625866.697341
[03/23 22:44:26   5333s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4825.4M, EPOCH TIME: 1679625866.698326
[03/23 22:44:26   5333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4889.4M, EPOCH TIME: 1679625866.700518
[03/23 22:44:26   5333s] Max number of tech site patterns supported in site array is 256.
[03/23 22:44:26   5333s] Core basic site is IBM13SITE
[03/23 22:44:26   5333s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4889.4M, EPOCH TIME: 1679625866.709920
[03/23 22:44:26   5333s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:44:26   5333s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:44:26   5333s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.007, MEM:4921.4M, EPOCH TIME: 1679625866.716789
[03/23 22:44:26   5333s] Fast DP-INIT is on for default
[03/23 22:44:26   5333s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:44:26   5333s] Atter site array init, number of instance map data is 0.
[03/23 22:44:26   5333s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.020, MEM:4921.4M, EPOCH TIME: 1679625866.720067
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:26   5333s] OPERPROF:     Starting CMU at level 3, MEM:4921.4M, EPOCH TIME: 1679625866.721308
[03/23 22:44:26   5333s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.005, MEM:4921.4M, EPOCH TIME: 1679625866.726363
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 22:44:26   5333s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.030, MEM:4825.4M, EPOCH TIME: 1679625866.728233
[03/23 22:44:26   5333s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4825.4M, EPOCH TIME: 1679625866.728357
[03/23 22:44:26   5333s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.005, MEM:4825.4M, EPOCH TIME: 1679625866.732879
[03/23 22:44:26   5333s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4825.4MB).
[03/23 22:44:26   5333s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.042, MEM:4825.4M, EPOCH TIME: 1679625866.735859
[03/23 22:44:26   5333s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4825.4M, EPOCH TIME: 1679625866.736009
[03/23 22:44:26   5333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:26   5333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:26   5333s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.043, REAL:0.026, MEM:4821.4M, EPOCH TIME: 1679625866.762427
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s] Creating Lib Analyzer ...
[03/23 22:44:26   5333s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:44:26   5333s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:44:26   5333s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:44:26   5333s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:44:26   5333s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:44:26   5333s] 
[03/23 22:44:26   5333s] {RT rc-typ 0 4 4 0}
[03/23 22:44:27   5334s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:28:55 mem=4827.4M
[03/23 22:44:27   5334s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:28:55 mem=4827.4M
[03/23 22:44:27   5334s] Creating Lib Analyzer, finished. 
[03/23 22:44:27   5334s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3355.5M, totSessionCpu=1:28:55 **
[03/23 22:44:27   5334s] Existing Dirty Nets : 0
[03/23 22:44:27   5334s] New Signature Flow (optDesignCheckOptions) ....
[03/23 22:44:27   5334s] #Taking db snapshot
[03/23 22:44:27   5334s] #Taking db snapshot ... done
[03/23 22:44:27   5334s] OPERPROF: Starting checkPlace at level 1, MEM:4827.4M, EPOCH TIME: 1679625867.508995
[03/23 22:44:27   5334s] Processing tracks to init pin-track alignment.
[03/23 22:44:27   5334s] z: 2, totalTracks: 1
[03/23 22:44:27   5334s] z: 4, totalTracks: 1
[03/23 22:44:27   5334s] z: 6, totalTracks: 1
[03/23 22:44:27   5334s] z: 8, totalTracks: 1
[03/23 22:44:27   5334s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:44:27   5334s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4827.4M, EPOCH TIME: 1679625867.511466
[03/23 22:44:27   5334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:27   5334s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:4827.4M, EPOCH TIME: 1679625867.531298
[03/23 22:44:27   5334s] Begin checking placement ... (start mem=4827.4M, init mem=4827.4M)
[03/23 22:44:27   5334s] Begin checking exclusive groups violation ...
[03/23 22:44:27   5334s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 22:44:27   5334s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] Running CheckPlace using 6 threads!...
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] ...checkPlace MT is done!
[03/23 22:44:27   5334s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4827.4M, EPOCH TIME: 1679625867.551627
[03/23 22:44:27   5334s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:4827.4M, EPOCH TIME: 1679625867.553894
[03/23 22:44:27   5334s] *info: Placed = 3158           (Fixed = 29)
[03/23 22:44:27   5334s] *info: Unplaced = 0           
[03/23 22:44:27   5334s] Placement Density:34.75%(48300/138996)
[03/23 22:44:27   5334s] Placement Density (including fixed std cells):34.75%(48300/138996)
[03/23 22:44:27   5334s] All LLGs are deleted
[03/23 22:44:27   5334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3158).
[03/23 22:44:27   5334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4827.4M, EPOCH TIME: 1679625867.555940
[03/23 22:44:27   5334s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4827.4M, EPOCH TIME: 1679625867.556176
[03/23 22:44:27   5334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4827.4M)
[03/23 22:44:27   5334s] OPERPROF: Finished checkPlace at level 1, CPU:0.084, REAL:0.048, MEM:4827.4M, EPOCH TIME: 1679625867.557242
[03/23 22:44:27   5334s]  Initial DC engine is -> aae
[03/23 22:44:27   5334s]  
[03/23 22:44:27   5334s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 22:44:27   5334s]  
[03/23 22:44:27   5334s]  
[03/23 22:44:27   5334s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 22:44:27   5334s]  
[03/23 22:44:27   5334s] Reset EOS DB
[03/23 22:44:27   5334s] Ignoring AAE DB Resetting ...
[03/23 22:44:27   5334s]  Set Options for AAE Based Opt flow 
[03/23 22:44:27   5334s] *** optDesign -postRoute ***
[03/23 22:44:27   5334s] DRC Margin: user margin 0.1; extra margin 0
[03/23 22:44:27   5334s] Setup Target Slack: user slack 0.05
[03/23 22:44:27   5334s] Hold Target Slack: user slack 0.05
[03/23 22:44:27   5334s] All LLGs are deleted
[03/23 22:44:27   5334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4827.4M, EPOCH TIME: 1679625867.565552
[03/23 22:44:27   5334s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4827.4M, EPOCH TIME: 1679625867.565777
[03/23 22:44:27   5334s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4827.4M, EPOCH TIME: 1679625867.566450
[03/23 22:44:27   5334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4891.4M, EPOCH TIME: 1679625867.569229
[03/23 22:44:27   5334s] Max number of tech site patterns supported in site array is 256.
[03/23 22:44:27   5334s] Core basic site is IBM13SITE
[03/23 22:44:27   5334s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4891.4M, EPOCH TIME: 1679625867.581272
[03/23 22:44:27   5334s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 22:44:27   5334s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 22:44:27   5334s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.008, MEM:4923.4M, EPOCH TIME: 1679625867.588910
[03/23 22:44:27   5334s] Fast DP-INIT is on for default
[03/23 22:44:27   5334s] Atter site array init, number of instance map data is 0.
[03/23 22:44:27   5334s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.022, MEM:4923.4M, EPOCH TIME: 1679625867.591696
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:27   5334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:4827.4M, EPOCH TIME: 1679625867.600789
[03/23 22:44:27   5334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:27   5334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:44:27   5334s] Deleting Lib Analyzer.
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] TimeStamp Deleting Cell Server End ...
[03/23 22:44:27   5334s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:44:27   5334s] Summary for sequential cells identification: 
[03/23 22:44:27   5334s]   Identified SBFF number: 112
[03/23 22:44:27   5334s]   Identified MBFF number: 0
[03/23 22:44:27   5334s]   Identified SB Latch number: 0
[03/23 22:44:27   5334s]   Identified MB Latch number: 0
[03/23 22:44:27   5334s]   Not identified SBFF number: 8
[03/23 22:44:27   5334s]   Not identified MBFF number: 0
[03/23 22:44:27   5334s]   Not identified SB Latch number: 0
[03/23 22:44:27   5334s]   Not identified MB Latch number: 0
[03/23 22:44:27   5334s]   Number of sequential cells which are not FFs: 34
[03/23 22:44:27   5334s]  Visiting view : setupAnalysis
[03/23 22:44:27   5334s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:27   5334s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:27   5334s]  Visiting view : holdAnalysis
[03/23 22:44:27   5334s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:27   5334s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:27   5334s] TLC MultiMap info (StdDelay):
[03/23 22:44:27   5334s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:27   5334s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:27   5334s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:27   5334s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:27   5334s]  Setting StdDelay to: 22.7ps
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] TimeStamp Deleting Cell Server End ...
[03/23 22:44:27   5334s] *** InitOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:01.1/0:00:01.0 (1.1), totSession cpu/real = 1:28:54.8/0:41:42.3 (2.1), mem = 4827.4M
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] =============================================================================================
[03/23 22:44:27   5334s]  Step TAT Report : InitOpt #1 / optDesign #8                                    21.14-s109_1
[03/23 22:44:27   5334s] =============================================================================================
[03/23 22:44:27   5334s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:44:27   5334s] ---------------------------------------------------------------------------------------------
[03/23 22:44:27   5334s] [ CellServerInit         ]      2   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 22:44:27   5334s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  71.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 22:44:27   5334s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:27   5334s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:27   5334s] [ CheckPlace             ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 22:44:27   5334s] [ MISC                   ]          0:00:00.2  (  20.6 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 22:44:27   5334s] ---------------------------------------------------------------------------------------------
[03/23 22:44:27   5334s]  InitOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.1    1.1
[03/23 22:44:27   5334s] ---------------------------------------------------------------------------------------------
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] ** INFO : this run is activating 'postRoute' automaton
[03/23 22:44:27   5334s] **INFO: flowCheckPoint #45 InitialSummary
[03/23 22:44:27   5334s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_ab2uZ3.rcdb.d/PE_top.rcdb.d': 3225 access done (mem: 4827.441M)
[03/23 22:44:27   5334s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 22:44:27   5334s] #Start Inst Signature in MT(0)
[03/23 22:44:27   5334s] #Start Net Signature in MT(63351472)
[03/23 22:44:27   5334s] #Calculate SNet Signature in MT (103725787)
[03/23 22:44:27   5334s] #Run time and memory report for RC extraction:
[03/23 22:44:27   5334s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 22:44:27   5334s] #Run Statistics for snet signature:
[03/23 22:44:27   5334s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.16/6, scale score = 0.19.
[03/23 22:44:27   5334s] #    Increased memory =     0.00 (MB), total memory =  3348.37 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:27   5334s] #Run Statistics for Net Final Signature:
[03/23 22:44:27   5334s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:44:27   5334s] #   Increased memory =     0.00 (MB), total memory =  3348.37 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:27   5334s] #Run Statistics for Net launch:
[03/23 22:44:27   5334s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.16/6, scale score = 0.86.
[03/23 22:44:27   5334s] #    Increased memory =     0.00 (MB), total memory =  3348.37 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:27   5334s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:44:27   5334s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:44:27   5334s] #   Increased memory =     0.00 (MB), total memory =  3348.37 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:27   5334s] #Run Statistics for net signature:
[03/23 22:44:27   5334s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.39/6, scale score = 0.57.
[03/23 22:44:27   5334s] #    Increased memory =     0.00 (MB), total memory =  3348.37 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:27   5334s] #Run Statistics for inst signature:
[03/23 22:44:27   5334s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.27/6, scale score = 0.21.
[03/23 22:44:27   5334s] #    Increased memory =    -5.85 (MB), total memory =  3348.37 (MB), peak memory =  3614.94 (MB)
[03/23 22:44:27   5334s] tQuantus: Original signature = 115249264, new signature = 115249264
[03/23 22:44:27   5334s] tQuantus: Design is clean by design signature
[03/23 22:44:27   5334s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_ab2uZ3.rcdb.d/PE_top.rcdb.d' for reading (mem: 4819.441M)
[03/23 22:44:27   5334s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_ab2uZ3.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4819.441M)
[03/23 22:44:27   5334s] The design is extracted. Skipping TQuantus.
[03/23 22:44:27   5334s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4819.4M, EPOCH TIME: 1679625867.696759
[03/23 22:44:27   5334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:27   5334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:4819.4M, EPOCH TIME: 1679625867.719899
[03/23 22:44:27   5334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:27   5334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] **INFO: flowCheckPoint #46 OptimizationHold
[03/23 22:44:27   5334s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4848.1M, EPOCH TIME: 1679625867.733166
[03/23 22:44:27   5334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:27   5334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:4848.1M, EPOCH TIME: 1679625867.753960
[03/23 22:44:27   5334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:27   5334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:27   5334s] GigaOpt Hold Optimizer is used
[03/23 22:44:27   5334s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_ab2uZ3.rcdb.d/PE_top.rcdb.d' for reading (mem: 4848.059M)
[03/23 22:44:27   5334s] Reading RCDB with compressed RC data.
[03/23 22:44:27   5334s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4850.1M)
[03/23 22:44:27   5334s] End AAE Lib Interpolated Model. (MEM=4850.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] Creating Lib Analyzer ...
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:44:27   5334s] Summary for sequential cells identification: 
[03/23 22:44:27   5334s]   Identified SBFF number: 112
[03/23 22:44:27   5334s]   Identified MBFF number: 0
[03/23 22:44:27   5334s]   Identified SB Latch number: 0
[03/23 22:44:27   5334s]   Identified MB Latch number: 0
[03/23 22:44:27   5334s]   Not identified SBFF number: 8
[03/23 22:44:27   5334s]   Not identified MBFF number: 0
[03/23 22:44:27   5334s]   Not identified SB Latch number: 0
[03/23 22:44:27   5334s]   Not identified MB Latch number: 0
[03/23 22:44:27   5334s]   Number of sequential cells which are not FFs: 34
[03/23 22:44:27   5334s]  Visiting view : setupAnalysis
[03/23 22:44:27   5334s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:27   5334s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:27   5334s]  Visiting view : holdAnalysis
[03/23 22:44:27   5334s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:27   5334s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:27   5334s] TLC MultiMap info (StdDelay):
[03/23 22:44:27   5334s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:27   5334s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:27   5334s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:27   5334s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:27   5334s]  Setting StdDelay to: 22.7ps
[03/23 22:44:27   5334s] 
[03/23 22:44:27   5334s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:44:27   5335s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:44:27   5335s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:44:27   5335s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:44:27   5335s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:44:27   5335s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:44:27   5335s] 
[03/23 22:44:27   5335s] {RT rc-typ 0 4 4 0}
[03/23 22:44:28   5335s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:28:56 mem=4858.1M
[03/23 22:44:28   5335s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:28:56 mem=4858.1M
[03/23 22:44:28   5335s] Creating Lib Analyzer, finished. 
[03/23 22:44:28   5335s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:28:56 mem=4858.1M ***
[03/23 22:44:28   5335s] *** BuildHoldData #1 [begin] (optDesign #8) : totSession cpu/real = 1:28:55.8/0:41:43.2 (2.1), mem = 4858.1M
[03/23 22:44:28   5335s] Effort level <high> specified for reg2reg path_group
[03/23 22:44:28   5336s] Saving timing graph ...
[03/23 22:44:28   5336s] Done save timing graph
[03/23 22:44:28   5336s] 
[03/23 22:44:28   5336s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:44:28   5336s] Deleting Lib Analyzer.
[03/23 22:44:28   5336s] 
[03/23 22:44:28   5336s] TimeStamp Deleting Cell Server End ...
[03/23 22:44:29   5336s] Starting delay calculation for Hold views
[03/23 22:44:29   5336s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:44:29   5336s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 22:44:29   5336s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:44:29   5336s] #################################################################################
[03/23 22:44:29   5336s] # Design Stage: PostRoute
[03/23 22:44:29   5336s] # Design Name: PE_top
[03/23 22:44:29   5336s] # Design Mode: 130nm
[03/23 22:44:29   5336s] # Analysis Mode: MMMC OCV 
[03/23 22:44:29   5336s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:44:29   5336s] # Signoff Settings: SI On 
[03/23 22:44:29   5336s] #################################################################################
[03/23 22:44:29   5336s] Topological Sorting (REAL = 0:00:00.0, MEM = 4938.0M, InitMEM = 4938.0M)
[03/23 22:44:29   5337s] Setting infinite Tws ...
[03/23 22:44:29   5337s] First Iteration Infinite Tw... 
[03/23 22:44:29   5337s] Calculate late delays in OCV mode...
[03/23 22:44:29   5337s] Calculate early delays in OCV mode...
[03/23 22:44:29   5337s] Start delay calculation (fullDC) (6 T). (MEM=4937.97)
[03/23 22:44:29   5337s] End AAE Lib Interpolated Model. (MEM=4949.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:29   5338s] Total number of fetched objects 3225
[03/23 22:44:29   5338s] AAE_INFO-618: Total number of nets in the design is 3227,  100.0 percent of the nets selected for SI analysis
[03/23 22:44:29   5338s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:29   5338s] End delay calculation. (MEM=5014.82 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 22:44:29   5338s] End delay calculation (fullDC). (MEM=5014.82 CPU=0:00:01.3 REAL=0:00:00.0)
[03/23 22:44:29   5338s] *** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 5014.8M) ***
[03/23 22:44:29   5338s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5006.8M)
[03/23 22:44:29   5338s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:44:29   5338s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5006.8M)
[03/23 22:44:29   5338s] 
[03/23 22:44:29   5338s] Executing IPO callback for view pruning ..
[03/23 22:44:29   5338s] Starting SI iteration 2
[03/23 22:44:29   5338s] Calculate late delays in OCV mode...
[03/23 22:44:29   5338s] Calculate early delays in OCV mode...
[03/23 22:44:29   5338s] Start delay calculation (fullDC) (6 T). (MEM=4835.97)
[03/23 22:44:29   5338s] End AAE Lib Interpolated Model. (MEM=4835.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:29   5338s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 2. 
[03/23 22:44:29   5338s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 3225. 
[03/23 22:44:29   5338s] Total number of fetched objects 3225
[03/23 22:44:29   5338s] AAE_INFO-618: Total number of nets in the design is 3227,  1.0 percent of the nets selected for SI analysis
[03/23 22:44:29   5338s] End delay calculation. (MEM=5105.11 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:44:29   5338s] End delay calculation (fullDC). (MEM=5105.11 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:44:29   5338s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 5105.1M) ***
[03/23 22:44:30   5339s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:01.0 totSessionCpu=1:28:59 mem=5111.1M)
[03/23 22:44:30   5339s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:44:30   5339s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:44:30   5339s] 
[03/23 22:44:30   5339s] Active hold views:
[03/23 22:44:30   5339s]  holdAnalysis
[03/23 22:44:30   5339s]   Dominating endpoints: 0
[03/23 22:44:30   5339s]   Dominating TNS: -0.000
[03/23 22:44:30   5339s] 
[03/23 22:44:30   5339s] Done building cte hold timing graph (fixHold) cpu=0:00:03.6 real=0:00:02.0 totSessionCpu=1:28:59 mem=5141.6M ***
[03/23 22:44:30   5339s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 6 threads.
[03/23 22:44:30   5339s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 22:44:30   5339s] Done building hold timer [821 node(s), 842 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.7 real=0:00:02.0 totSessionCpu=1:28:59 mem=5141.6M ***
[03/23 22:44:30   5339s] Restoring timing graph ...
[03/23 22:44:30   5339s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 22:44:30   5339s] Done restore timing graph
[03/23 22:44:30   5339s] Done building cte setup timing graph (fixHold) cpu=0:00:04.2 real=0:00:02.0 totSessionCpu=1:29:00 mem=5276.2M ***
[03/23 22:44:30   5340s] *info: category slack lower bound [L -816.0] default
[03/23 22:44:30   5340s] *info: category slack lower bound [H -816.0] reg2reg 
[03/23 22:44:30   5340s] --------------------------------------------------- 
[03/23 22:44:30   5340s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 22:44:30   5340s] --------------------------------------------------- 
[03/23 22:44:30   5340s]          WNS    reg2regWNS
[03/23 22:44:30   5340s]    -0.816 ns     -0.816 ns
[03/23 22:44:30   5340s] --------------------------------------------------- 
[03/23 22:44:30   5340s]   Timing/DRV Snapshot: (REF)
[03/23 22:44:30   5340s]      Weighted WNS: -0.816
[03/23 22:44:30   5340s]       All  PG WNS: -0.816
[03/23 22:44:30   5340s]       High PG WNS: -0.816
[03/23 22:44:30   5340s]       All  PG TNS: -18.717
[03/23 22:44:30   5340s]       High PG TNS: -11.378
[03/23 22:44:30   5340s]       Low  PG TNS: -7.443
[03/23 22:44:30   5340s]          Tran DRV: 0 (0)
[03/23 22:44:30   5340s]           Cap DRV: 0 (0)
[03/23 22:44:30   5340s]        Fanout DRV: 0 (18)
[03/23 22:44:30   5340s]            Glitch: 0 (0)
[03/23 22:44:30   5340s]    Category Slack: { [L, -0.816] [H, -0.816] }
[03/23 22:44:30   5340s] 
[03/23 22:44:30   5340s] 
[03/23 22:44:30   5340s] Creating Lib Analyzer ...
[03/23 22:44:30   5340s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:44:30   5340s] 
[03/23 22:44:30   5340s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:44:30   5340s] Summary for sequential cells identification: 
[03/23 22:44:30   5340s]   Identified SBFF number: 112
[03/23 22:44:30   5340s]   Identified MBFF number: 0
[03/23 22:44:30   5340s]   Identified SB Latch number: 0
[03/23 22:44:30   5340s]   Identified MB Latch number: 0
[03/23 22:44:30   5340s]   Not identified SBFF number: 8
[03/23 22:44:30   5340s]   Not identified MBFF number: 0
[03/23 22:44:30   5340s]   Not identified SB Latch number: 0
[03/23 22:44:30   5340s]   Not identified MB Latch number: 0
[03/23 22:44:30   5340s]   Number of sequential cells which are not FFs: 34
[03/23 22:44:30   5340s]  Visiting view : setupAnalysis
[03/23 22:44:30   5340s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:30   5340s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:30   5340s]  Visiting view : holdAnalysis
[03/23 22:44:30   5340s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:30   5340s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:30   5340s] TLC MultiMap info (StdDelay):
[03/23 22:44:30   5340s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:30   5340s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:30   5340s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:30   5340s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:30   5340s]  Setting StdDelay to: 22.7ps
[03/23 22:44:30   5340s] 
[03/23 22:44:30   5340s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:44:30   5340s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:44:30   5340s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:44:30   5340s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:44:30   5340s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:44:30   5340s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:44:30   5340s] 
[03/23 22:44:30   5340s] {RT rc-typ 0 4 4 0}
[03/23 22:44:31   5340s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:29:01 mem=5285.7M
[03/23 22:44:31   5340s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:29:01 mem=5285.7M
[03/23 22:44:31   5340s] Creating Lib Analyzer, finished. 
[03/23 22:44:31   5340s] OPTC: m1 20.0 20.0
[03/23 22:44:31   5340s] Setting latch borrow mode to budget during optimization.
[03/23 22:44:31   5341s] 
[03/23 22:44:31   5341s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:44:31   5341s] Deleting Lib Analyzer.
[03/23 22:44:31   5341s] 
[03/23 22:44:31   5341s] TimeStamp Deleting Cell Server End ...
[03/23 22:44:31   5341s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 22:44:31   5341s] 
[03/23 22:44:31   5341s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:44:31   5341s] Summary for sequential cells identification: 
[03/23 22:44:31   5341s]   Identified SBFF number: 112
[03/23 22:44:31   5341s]   Identified MBFF number: 0
[03/23 22:44:31   5341s]   Identified SB Latch number: 0
[03/23 22:44:31   5341s]   Identified MB Latch number: 0
[03/23 22:44:31   5341s]   Not identified SBFF number: 8
[03/23 22:44:31   5341s]   Not identified MBFF number: 0
[03/23 22:44:31   5341s]   Not identified SB Latch number: 0
[03/23 22:44:31   5341s]   Not identified MB Latch number: 0
[03/23 22:44:31   5341s]   Number of sequential cells which are not FFs: 34
[03/23 22:44:31   5341s]  Visiting view : setupAnalysis
[03/23 22:44:31   5341s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:31   5341s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:31   5341s]  Visiting view : holdAnalysis
[03/23 22:44:31   5341s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:31   5341s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:31   5341s] TLC MultiMap info (StdDelay):
[03/23 22:44:31   5341s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:31   5341s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:31   5341s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:31   5341s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:31   5341s]  Setting StdDelay to: 22.7ps
[03/23 22:44:31   5341s] 
[03/23 22:44:31   5341s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:44:31   5341s] 
[03/23 22:44:31   5341s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:44:31   5341s] 
[03/23 22:44:31   5341s] TimeStamp Deleting Cell Server End ...
[03/23 22:44:31   5341s] 
[03/23 22:44:31   5341s] Creating Lib Analyzer ...
[03/23 22:44:31   5341s] 
[03/23 22:44:31   5341s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 22:44:31   5341s] Summary for sequential cells identification: 
[03/23 22:44:31   5341s]   Identified SBFF number: 112
[03/23 22:44:31   5341s]   Identified MBFF number: 0
[03/23 22:44:31   5341s]   Identified SB Latch number: 0
[03/23 22:44:31   5341s]   Identified MB Latch number: 0
[03/23 22:44:31   5341s]   Not identified SBFF number: 8
[03/23 22:44:31   5341s]   Not identified MBFF number: 0
[03/23 22:44:31   5341s]   Not identified SB Latch number: 0
[03/23 22:44:31   5341s]   Not identified MB Latch number: 0
[03/23 22:44:31   5341s]   Number of sequential cells which are not FFs: 34
[03/23 22:44:31   5341s]  Visiting view : setupAnalysis
[03/23 22:44:31   5341s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:31   5341s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:31   5341s]  Visiting view : holdAnalysis
[03/23 22:44:31   5341s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:31   5341s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:31   5341s] TLC MultiMap info (StdDelay):
[03/23 22:44:31   5341s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:31   5341s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:31   5341s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 22:44:31   5341s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 22:44:31   5341s]  Setting StdDelay to: 22.7ps
[03/23 22:44:31   5341s] 
[03/23 22:44:31   5341s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 22:44:31   5341s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 22:44:31   5341s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 22:44:31   5341s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 22:44:31   5341s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 22:44:31   5341s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 22:44:31   5341s] 
[03/23 22:44:31   5341s] {RT rc-typ 0 4 4 0}
[03/23 22:44:32   5341s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:29:02 mem=5285.7M
[03/23 22:44:32   5341s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:29:02 mem=5285.7M
[03/23 22:44:32   5341s] Creating Lib Analyzer, finished. 
[03/23 22:44:32   5341s] 
[03/23 22:44:32   5341s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 22:44:32   5341s] *Info: worst delay setup view: setupAnalysis
[03/23 22:44:32   5341s] Footprint list for hold buffering (delay unit: ps)
[03/23 22:44:32   5341s] =================================================================
[03/23 22:44:32   5341s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 22:44:32   5341s] ------------------------------------------------------------------
[03/23 22:44:32   5341s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 22:44:32   5341s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 22:44:32   5341s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 22:44:32   5341s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 22:44:32   5341s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 22:44:32   5341s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 22:44:32   5341s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 22:44:32   5341s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 22:44:32   5341s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 22:44:32   5341s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 22:44:32   5341s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 22:44:32   5341s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 22:44:32   5341s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 22:44:32   5341s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 22:44:32   5341s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 22:44:32   5341s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 22:44:32   5341s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 22:44:32   5341s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 22:44:32   5341s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 22:44:32   5341s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 22:44:32   5341s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 22:44:32   5341s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 22:44:32   5341s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 22:44:32   5341s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 22:44:32   5341s] =================================================================
[03/23 22:44:32   5341s] Hold Timer stdDelay = 22.7ps
[03/23 22:44:32   5341s]  Visiting view : holdAnalysis
[03/23 22:44:32   5341s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 22:44:32   5341s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 22:44:32   5341s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 22:44:32   5341s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5285.7M, EPOCH TIME: 1679625872.506136
[03/23 22:44:32   5342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:32   5342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:32   5342s] 
[03/23 22:44:32   5342s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:32   5342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.019, MEM:5285.7M, EPOCH TIME: 1679625872.524818
[03/23 22:44:32   5342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:32   5342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:32   5342s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.766  | -0.766  | -0.679  |
|           TNS (ns):| -18.717 | -11.377 | -7.443  |
|    Violating Paths:|   73    |   43    |   32    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.092  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      2 (2)       |    -114    |      2 (2)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:5284.2M, EPOCH TIME: 1679625872.636304
[03/23 22:44:32   5342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:32   5342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:32   5342s] 
[03/23 22:44:32   5342s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:32   5342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:5285.7M, EPOCH TIME: 1679625872.656142
[03/23 22:44:32   5342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:32   5342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:32   5342s] Density: 34.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:06, mem = 3405.3M, totSessionCpu=1:29:02 **
[03/23 22:44:32   5342s] *** BuildHoldData #1 [finish] (optDesign #8) : cpu/real = 0:00:06.4/0:00:04.2 (1.6), totSession cpu/real = 1:29:02.2/0:41:47.3 (2.1), mem = 4930.7M
[03/23 22:44:32   5342s] 
[03/23 22:44:32   5342s] =============================================================================================
[03/23 22:44:32   5342s]  Step TAT Report : BuildHoldData #1 / optDesign #8                              21.14-s109_1
[03/23 22:44:32   5342s] =============================================================================================
[03/23 22:44:32   5342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:44:32   5342s] ---------------------------------------------------------------------------------------------
[03/23 22:44:32   5342s] [ ViewPruning            ]      6   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 22:44:32   5342s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.2
[03/23 22:44:32   5342s] [ DrvReport              ]      2   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.2    1.4
[03/23 22:44:32   5342s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 22:44:32   5342s] [ CellServerInit         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 22:44:32   5342s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  32.8 % )     0:00:01.4 /  0:00:01.4    1.0
[03/23 22:44:32   5342s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:32   5342s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.0
[03/23 22:44:32   5342s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:32   5342s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:44:32   5342s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:32   5342s] [ TimingUpdate           ]      8   0:00:00.9  (  21.0 % )     0:00:01.3 /  0:00:03.0    2.4
[03/23 22:44:32   5342s] [ FullDelayCalc          ]      3   0:00:00.4  (   9.2 % )     0:00:00.4 /  0:00:01.5    3.9
[03/23 22:44:32   5342s] [ TimingReport           ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    2.3
[03/23 22:44:32   5342s] [ SaveTimingGraph        ]      1   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.4    1.4
[03/23 22:44:32   5342s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 22:44:32   5342s] [ MISC                   ]          0:00:00.6  (  14.3 % )     0:00:00.6 /  0:00:00.7    1.2
[03/23 22:44:32   5342s] ---------------------------------------------------------------------------------------------
[03/23 22:44:32   5342s]  BuildHoldData #1 TOTAL             0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:06.4    1.6
[03/23 22:44:32   5342s] ---------------------------------------------------------------------------------------------
[03/23 22:44:32   5342s] 
[03/23 22:44:32   5342s] *** HoldOpt #1 [begin] (optDesign #8) : totSession cpu/real = 1:29:02.2/0:41:47.3 (2.1), mem = 4930.7M
[03/23 22:44:32   5342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.251356.45
[03/23 22:44:32   5342s] #optDebug: Start CG creation (mem=4930.7M)
[03/23 22:44:32   5342s]  ...initializing CG  maxDriveDist 1568.887000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 156.888000 
[03/23 22:44:32   5342s] (cpu=0:00:00.1, mem=5004.2M)
[03/23 22:44:32   5342s]  ...processing cgPrt (cpu=0:00:00.1, mem=5004.2M)
[03/23 22:44:32   5342s]  ...processing cgEgp (cpu=0:00:00.1, mem=5004.2M)
[03/23 22:44:32   5342s]  ...processing cgPbk (cpu=0:00:00.1, mem=5004.2M)
[03/23 22:44:32   5342s]  ...processing cgNrb(cpu=0:00:00.1, mem=5004.2M)
[03/23 22:44:32   5342s]  ...processing cgObs (cpu=0:00:00.1, mem=5004.2M)
[03/23 22:44:32   5342s]  ...processing cgCon (cpu=0:00:00.1, mem=5004.2M)
[03/23 22:44:32   5342s]  ...processing cgPdm (cpu=0:00:00.1, mem=5004.2M)
[03/23 22:44:32   5342s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=5004.2M)
[03/23 22:44:32   5342s] HoldSingleBuffer minRootGain=0.000
[03/23 22:44:32   5342s] HoldSingleBuffer minRootGain=0.000
[03/23 22:44:32   5342s] HoldSingleBuffer minRootGain=0.000
[03/23 22:44:32   5342s] HoldSingleBuffer minRootGain=0.000
[03/23 22:44:32   5342s] *info: Run optDesign holdfix with 6 threads.
[03/23 22:44:32   5342s] Info: 31 clock nets excluded from IPO operation.
[03/23 22:44:32   5342s] --------------------------------------------------- 
[03/23 22:44:32   5342s]    Hold Timing Summary  - Initial 
[03/23 22:44:32   5342s] --------------------------------------------------- 
[03/23 22:44:32   5342s]  Target slack:       0.0500 ns
[03/23 22:44:32   5342s]  View: holdAnalysis 
[03/23 22:44:32   5342s]    WNS:       0.0498  >>>  WNS:      -0.0002 with TargetSlack
[03/23 22:44:32   5342s]    TNS:       0.0000  >>>  TNS:      -0.0002 with TargetSlack
[03/23 22:44:32   5342s]    VP :            0  >>>  VP:            1  with TargetSlack
[03/23 22:44:32   5342s]    Worst hold path end point: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/D
[03/23 22:44:32   5342s] --------------------------------------------------- 
[03/23 22:44:32   5342s] Info: Done creating the CCOpt slew target map.
[03/23 22:44:32   5342s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 22:44:32   5342s] ### Creating PhyDesignMc. totSessionCpu=1:29:02 mem=5246.4M
[03/23 22:44:32   5342s] OPERPROF: Starting DPlace-Init at level 1, MEM:5246.4M, EPOCH TIME: 1679625872.812700
[03/23 22:44:32   5342s] Processing tracks to init pin-track alignment.
[03/23 22:44:32   5342s] z: 2, totalTracks: 1
[03/23 22:44:32   5342s] z: 4, totalTracks: 1
[03/23 22:44:32   5342s] z: 6, totalTracks: 1
[03/23 22:44:32   5342s] z: 8, totalTracks: 1
[03/23 22:44:32   5342s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:44:32   5342s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5246.4M, EPOCH TIME: 1679625872.818260
[03/23 22:44:32   5342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:32   5342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:32   5342s] 
[03/23 22:44:32   5342s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:32   5342s] 
[03/23 22:44:32   5342s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:44:32   5342s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.024, MEM:5278.4M, EPOCH TIME: 1679625872.842391
[03/23 22:44:32   5342s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5278.4M, EPOCH TIME: 1679625872.842564
[03/23 22:44:32   5342s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:5278.4M, EPOCH TIME: 1679625872.845332
[03/23 22:44:32   5342s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5278.4MB).
[03/23 22:44:32   5342s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.033, MEM:5278.4M, EPOCH TIME: 1679625872.846021
[03/23 22:44:32   5342s] TotalInstCnt at PhyDesignMc Initialization: 3158
[03/23 22:44:32   5342s] ### Creating PhyDesignMc, finished. totSessionCpu=1:29:02 mem=5278.4M
[03/23 22:44:32   5342s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5278.4M, EPOCH TIME: 1679625872.863119
[03/23 22:44:32   5342s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5278.4M, EPOCH TIME: 1679625872.863277
[03/23 22:44:32   5342s] 
[03/23 22:44:32   5342s] *** Starting Core Fixing (fixHold) cpu=0:00:06.6 real=0:00:04.0 totSessionCpu=1:29:02 mem=5278.4M density=34.750% ***
[03/23 22:44:32   5342s] Optimizer Target Slack 0.050 StdDelay is 0.02270  
[03/23 22:44:32   5342s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 22:44:32   5342s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 22:44:32   5342s] ### Creating RouteCongInterface, started
[03/23 22:44:32   5342s] {MMLU 0 31 3225}
[03/23 22:44:32   5342s] ### Creating LA Mngr. totSessionCpu=1:29:02 mem=5278.4M
[03/23 22:44:32   5342s] ### Creating LA Mngr, finished. totSessionCpu=1:29:02 mem=5278.4M
[03/23 22:44:32   5342s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.766  | -0.766  | -0.679  |
|           TNS (ns):| -18.717 | -11.377 | -7.443  |
|    Violating Paths:|   73    |   43    |   32    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Density: 34.750%
------------------------------------------------------------------
[03/23 22:44:32   5342s] *info: Hold Batch Commit is enabled
[03/23 22:44:32   5342s] *info: Levelized Batch Commit is enabled
[03/23 22:44:32   5342s] 
[03/23 22:44:32   5342s] Phase I ......
[03/23 22:44:32   5342s] Executing transform: ECO Safe Resize
[03/23 22:44:32   5342s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:44:32   5342s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/23 22:44:32   5342s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:44:32   5342s] Worst hold path end point:
[03/23 22:44:32   5342s]   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/D
[03/23 22:44:32   5342s]     net: buff_mult_arr0/genblk1_1__buffer_mult0/mult_A[3] (nrTerm=2)
[03/23 22:44:32   5342s] |   0|   0.050|     0.00|       0|          0|       0(     0)|   34.75%|   0:00:00.0|  5335.9M|
[03/23 22:44:32   5342s] Worst hold path end point:
[03/23 22:44:32   5342s]   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/D
[03/23 22:44:32   5342s]     net: buff_mult_arr0/genblk1_1__buffer_mult0/mult_A[3] (nrTerm=2)
[03/23 22:44:32   5342s] |   1|   0.050|     0.00|       0|          0|       0(     0)|   34.75%|   0:00:00.0|  5335.9M|
[03/23 22:44:32   5342s] 
[03/23 22:44:32   5342s] Capturing REF for hold ...
[03/23 22:44:32   5342s]    Hold Timing Snapshot: (REF)
[03/23 22:44:32   5342s]              All PG WNS: 0.050
[03/23 22:44:32   5342s]              All PG TNS: 0.000
[03/23 22:44:32   5342s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:44:32   5342s] Executing transform: AddBuffer + LegalResize
[03/23 22:44:32   5342s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:44:32   5342s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/23 22:44:32   5342s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:44:32   5342s] Worst hold path end point:
[03/23 22:44:32   5342s]   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/D
[03/23 22:44:32   5342s]     net: buff_mult_arr0/genblk1_1__buffer_mult0/mult_A[3] (nrTerm=2)
[03/23 22:44:32   5342s] |   0|   0.050|     0.00|       0|          0|       0(     0)|   34.75%|   0:00:00.0|  5335.9M|
[03/23 22:44:33   5342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_A__1__3_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:44:33   5342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_A__1__3_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:44:33   5342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_A__1__3_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:44:33   5342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_A__1__3_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:44:33   5342s] Dumping Information for Job ...
[03/23 22:44:33   5342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_A__1__3_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_A__1__3_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_A__1__3_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:pe_in_pk_A__1__3_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:44:33   5342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/POSTROUTEFE_PHC486_pe_in_pk_A__1__3, Cell type : CLKBUFX2TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0171 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 22:44:33   5342s] Dumping Information for Job ...
[03/23 22:44:33   5342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/POSTROUTEFE_PHC486_pe_in_pk_A__1__3, Cell type : CLKBUFX2TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0171 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 22:44:33   5342s] Worst hold path end point:
[03/23 22:44:33   5342s]   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG463_S1/D
[03/23 22:44:33   5342s]     net: buff_mult_arr0/genblk1_1__buffer_mult0/mult_A[5] (nrTerm=2)
[03/23 22:44:33   5342s] |   1|   0.050|     0.00|       0|          1|       0(     0)|   34.75%|   0:00:01.0|  5420.2M|
[03/23 22:44:33   5342s] 
[03/23 22:44:33   5342s] Capturing REF for hold ...
[03/23 22:44:33   5342s]    Hold Timing Snapshot: (REF)
[03/23 22:44:33   5342s]              All PG WNS: 0.050
[03/23 22:44:33   5342s]              All PG TNS: 0.000
[03/23 22:44:33   5342s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 22:44:33   5342s] 
[03/23 22:44:33   5342s] *info:    Total 1 cells added for Phase I
[03/23 22:44:33   5342s] *info:        in which 0 is ripple commits (0.000%)
[03/23 22:44:33   5342s] --------------------------------------------------- 
[03/23 22:44:33   5342s]    Hold Timing Summary  - Phase I 
[03/23 22:44:33   5342s] --------------------------------------------------- 
[03/23 22:44:33   5342s]  Target slack:       0.0500 ns
[03/23 22:44:33   5342s]  View: holdAnalysis 
[03/23 22:44:33   5342s]    WNS:       0.0503  >>>  WNS:       0.0003 with TargetSlack
[03/23 22:44:33   5342s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 22:44:33   5342s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 22:44:33   5342s]    Worst hold path end point: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG463_S1/D
[03/23 22:44:33   5342s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.766  | -0.766  | -0.679  |
|           TNS (ns):| -18.717 | -11.377 | -7.443  |
|    Violating Paths:|   73    |   43    |   32    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Density: 34.754%
------------------------------------------------------------------
[03/23 22:44:33   5342s] 
[03/23 22:44:33   5342s] *** Finished Core Fixing (fixHold) cpu=0:00:07.0 real=0:00:05.0 totSessionCpu=1:29:03 mem=5450.7M density=34.754% ***
[03/23 22:44:33   5342s] 
[03/23 22:44:33   5342s] *info:
[03/23 22:44:33   5342s] *info: Added a total of 1 cells to fix/reduce hold violation
[03/23 22:44:33   5342s] *info:          in which 1 termBuffering
[03/23 22:44:33   5342s] *info:          in which 0 dummyBuffering
[03/23 22:44:33   5342s] *info:
[03/23 22:44:33   5342s] *info: Summary: 
[03/23 22:44:33   5342s] *info:            1 cell  of type 'CLKBUFX2TR' (4.0, 	25.603) used
[03/23 22:44:33   5342s] 
[03/23 22:44:33   5342s] *** Finish Post Route Hold Fixing (cpu=0:00:07.0 real=0:00:05.0 totSessionCpu=1:29:03 mem=5450.7M density=34.754%) ***
[03/23 22:44:33   5342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.251356.45
[03/23 22:44:33   5342s] **INFO: total 1 insts, 0 nets marked don't touch
[03/23 22:44:33   5342s] **INFO: total 1 insts, 0 nets marked don't touch DB property
[03/23 22:44:33   5342s] **INFO: total 1 insts, 0 nets unmarked don't touch

[03/23 22:44:33   5342s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5289.4M, EPOCH TIME: 1679625873.104159
[03/23 22:44:33   5342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3159).
[03/23 22:44:33   5342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5342s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.051, REAL:0.040, MEM:4938.2M, EPOCH TIME: 1679625873.144629
[03/23 22:44:33   5342s] TotalInstCnt at PhyDesignMc Destruction: 3159
[03/23 22:44:33   5342s] *** HoldOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:00.6/0:00:00.5 (1.3), totSession cpu/real = 1:29:02.8/0:41:47.8 (2.1), mem = 4938.2M
[03/23 22:44:33   5342s] 
[03/23 22:44:33   5342s] =============================================================================================
[03/23 22:44:33   5342s]  Step TAT Report : HoldOpt #1 / optDesign #8                                    21.14-s109_1
[03/23 22:44:33   5342s] =============================================================================================
[03/23 22:44:33   5342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:44:33   5342s] ---------------------------------------------------------------------------------------------
[03/23 22:44:33   5342s] [ OptSummaryReport       ]      2   0:00:00.0  (   1.9 % )     0:00:00.1 /  0:00:00.2    1.7
[03/23 22:44:33   5342s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 22:44:33   5342s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 22:44:33   5342s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   9.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 22:44:33   5342s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  18.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 22:44:33   5342s] [ OptimizationStep       ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.9
[03/23 22:44:33   5342s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    2.1
[03/23 22:44:33   5342s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ OptEval                ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    2.0
[03/23 22:44:33   5342s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ HoldReEval             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 22:44:33   5342s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ TimingUpdate           ]      4   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:44:33   5342s] [ TimingReport           ]      2   0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    2.4
[03/23 22:44:33   5342s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 22:44:33   5342s] [ MISC                   ]          0:00:00.1  (  24.8 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 22:44:33   5342s] ---------------------------------------------------------------------------------------------
[03/23 22:44:33   5342s]  HoldOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.3
[03/23 22:44:33   5342s] ---------------------------------------------------------------------------------------------
[03/23 22:44:33   5342s] 
[03/23 22:44:33   5342s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 22:44:33   5342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4938.2M, EPOCH TIME: 1679625873.151262
[03/23 22:44:33   5342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5342s] 
[03/23 22:44:33   5342s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:33   5342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.017, MEM:4930.9M, EPOCH TIME: 1679625873.167896
[03/23 22:44:33   5342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:33   5342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5342s] Running postRoute recovery in preEcoRoute mode
[03/23 22:44:33   5342s] **optDesign ... cpu = 0:00:09, real = 0:00:07, mem = 3406.8M, totSessionCpu=1:29:03 **
[03/23 22:44:33   5342s]   DRV Snapshot: (TGT)
[03/23 22:44:33   5342s]          Tran DRV: 0 (0)
[03/23 22:44:33   5342s]           Cap DRV: 0 (0)
[03/23 22:44:33   5342s]        Fanout DRV: 0 (18)
[03/23 22:44:33   5342s]            Glitch: 0 (0)
[03/23 22:44:33   5342s] Checking DRV degradation...
[03/23 22:44:33   5342s] 
[03/23 22:44:33   5342s] Recovery Manager:
[03/23 22:44:33   5342s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:44:33   5342s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:44:33   5342s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:44:33   5342s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 22:44:33   5342s] 
[03/23 22:44:33   5342s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:44:33   5342s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4929.96M, totSessionCpu=1:29:03).
[03/23 22:44:33   5342s] **optDesign ... cpu = 0:00:09, real = 0:00:07, mem = 3406.8M, totSessionCpu=1:29:03 **
[03/23 22:44:33   5342s] 
[03/23 22:44:33   5342s]   DRV Snapshot: (REF)
[03/23 22:44:33   5342s]          Tran DRV: 0 (0)
[03/23 22:44:33   5342s]           Cap DRV: 0 (0)
[03/23 22:44:33   5342s]        Fanout DRV: 0 (18)
[03/23 22:44:33   5342s]            Glitch: 0 (0)
[03/23 22:44:33   5342s] Running refinePlace -preserveRouting true -hardFence false
[03/23 22:44:33   5342s] OPERPROF: Starting RefinePlace2 at level 1, MEM:5063.5M, EPOCH TIME: 1679625873.295149
[03/23 22:44:33   5342s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:5063.5M, EPOCH TIME: 1679625873.295259
[03/23 22:44:33   5342s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5063.5M, EPOCH TIME: 1679625873.295406
[03/23 22:44:33   5342s] Processing tracks to init pin-track alignment.
[03/23 22:44:33   5342s] z: 2, totalTracks: 1
[03/23 22:44:33   5342s] z: 4, totalTracks: 1
[03/23 22:44:33   5342s] z: 6, totalTracks: 1
[03/23 22:44:33   5342s] z: 8, totalTracks: 1
[03/23 22:44:33   5342s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 22:44:33   5342s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:5063.5M, EPOCH TIME: 1679625873.300748
[03/23 22:44:33   5343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5343s] 
[03/23 22:44:33   5343s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:33   5343s] 
[03/23 22:44:33   5343s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 22:44:33   5343s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.019, REAL:0.018, MEM:5065.0M, EPOCH TIME: 1679625873.318518
[03/23 22:44:33   5343s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:5065.0M, EPOCH TIME: 1679625873.318628
[03/23 22:44:33   5343s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:5065.0M, EPOCH TIME: 1679625873.320612
[03/23 22:44:33   5343s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5065.0MB).
[03/23 22:44:33   5343s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.027, REAL:0.026, MEM:5065.0M, EPOCH TIME: 1679625873.321212
[03/23 22:44:33   5343s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.028, REAL:0.026, MEM:5065.0M, EPOCH TIME: 1679625873.321290
[03/23 22:44:33   5343s] TDRefine: refinePlace mode is spiral
[03/23 22:44:33   5343s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.251356.29
[03/23 22:44:33   5343s] OPERPROF:   Starting RefinePlace at level 2, MEM:5065.0M, EPOCH TIME: 1679625873.321387
[03/23 22:44:33   5343s] *** Starting refinePlace (1:29:03 mem=5065.0M) ***
[03/23 22:44:33   5343s] Total net bbox length = 1.473e+05 (3.921e+04 1.081e+05) (ext = 3.741e+03)
[03/23 22:44:33   5343s] 
[03/23 22:44:33   5343s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:33   5343s] (I)      Default pattern map key = PE_top_default.
[03/23 22:44:33   5343s] (I)      Default pattern map key = PE_top_default.
[03/23 22:44:33   5343s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:5065.0M, EPOCH TIME: 1679625873.328320
[03/23 22:44:33   5343s] Starting refinePlace ...
[03/23 22:44:33   5343s] (I)      Default pattern map key = PE_top_default.
[03/23 22:44:33   5343s] One DDP V2 for no tweak run.
[03/23 22:44:33   5343s] (I)      Default pattern map key = PE_top_default.
[03/23 22:44:33   5343s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:5129.0M, EPOCH TIME: 1679625873.343438
[03/23 22:44:33   5343s] DDP initSite1 nrRow 135 nrJob 135
[03/23 22:44:33   5343s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:5129.0M, EPOCH TIME: 1679625873.343587
[03/23 22:44:33   5343s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:5129.0M, EPOCH TIME: 1679625873.343721
[03/23 22:44:33   5343s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:5129.0M, EPOCH TIME: 1679625873.343806
[03/23 22:44:33   5343s] DDP markSite nrRow 135 nrJob 135
[03/23 22:44:33   5343s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:5129.0M, EPOCH TIME: 1679625873.344013
[03/23 22:44:33   5343s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:5129.0M, EPOCH TIME: 1679625873.344092
[03/23 22:44:33   5343s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 22:44:33   5343s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5065.0MB) @(1:29:03 - 1:29:03).
[03/23 22:44:33   5343s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:44:33   5343s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 22:44:33   5343s] 
[03/23 22:44:33   5343s] Running Spiral MT with 6 threads  fetchWidth=18 
[03/23 22:44:33   5343s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 22:44:33   5343s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 22:44:33   5343s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 22:44:33   5343s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=5065.0MB) @(1:29:03 - 1:29:03).
[03/23 22:44:33   5343s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 22:44:33   5343s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 22:44:33   5343s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5065.0MB
[03/23 22:44:33   5343s] Statistics of distance of Instance movement in refine placement:
[03/23 22:44:33   5343s]   maximum (X+Y) =         0.00 um
[03/23 22:44:33   5343s]   mean    (X+Y) =         0.00 um
[03/23 22:44:33   5343s] Summary Report:
[03/23 22:44:33   5343s] Instances move: 0 (out of 3130 movable)
[03/23 22:44:33   5343s] Instances flipped: 0
[03/23 22:44:33   5343s] Mean displacement: 0.00 um
[03/23 22:44:33   5343s] Max displacement: 0.00 um 
[03/23 22:44:33   5343s] Total instances moved : 0
[03/23 22:44:33   5343s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.185, REAL:0.118, MEM:5065.0M, EPOCH TIME: 1679625873.445834
[03/23 22:44:33   5343s] Total net bbox length = 1.473e+05 (3.921e+04 1.081e+05) (ext = 3.741e+03)
[03/23 22:44:33   5343s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5065.0MB
[03/23 22:44:33   5343s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=5065.0MB) @(1:29:03 - 1:29:03).
[03/23 22:44:33   5343s] *** Finished refinePlace (1:29:03 mem=5065.0M) ***
[03/23 22:44:33   5343s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.251356.29
[03/23 22:44:33   5343s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.193, REAL:0.126, MEM:5065.0M, EPOCH TIME: 1679625873.447478
[03/23 22:44:33   5343s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:5065.0M, EPOCH TIME: 1679625873.447579
[03/23 22:44:33   5343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3159).
[03/23 22:44:33   5343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5343s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.042, REAL:0.025, MEM:4932.0M, EPOCH TIME: 1679625873.472751
[03/23 22:44:33   5343s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.263, REAL:0.178, MEM:4932.0M, EPOCH TIME: 1679625873.472908
[03/23 22:44:33   5343s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4932.0M, EPOCH TIME: 1679625873.481822
[03/23 22:44:33   5343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5343s] 
[03/23 22:44:33   5343s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:33   5343s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.022, MEM:4932.0M, EPOCH TIME: 1679625873.504270
[03/23 22:44:33   5343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:33   5343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5343s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.766  | -0.766  | -0.679  |
|           TNS (ns):| -18.717 | -11.377 | -7.443  |
|    Violating Paths:|   73    |   43    |   32    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      2 (2)       |    -114    |      2 (2)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:5120.4M, EPOCH TIME: 1679625873.689482
[03/23 22:44:33   5343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5343s] 
[03/23 22:44:33   5343s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:33   5343s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.026, MEM:5121.9M, EPOCH TIME: 1679625873.715538
[03/23 22:44:33   5343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:33   5343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:33   5343s] Density: 34.754%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:07, mem = 3406.5M, totSessionCpu=1:29:04 **
[03/23 22:44:33   5343s] **INFO: flowCheckPoint #47 GlobalDetailRoute
[03/23 22:44:33   5343s] -routeWithEco false                       # bool, default=false
[03/23 22:44:33   5343s] -routeSelectedNetOnly false               # bool, default=false
[03/23 22:44:33   5343s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 22:44:33   5343s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 22:44:33   5343s] Existing Dirty Nets : 2
[03/23 22:44:33   5343s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 22:44:33   5343s] Reset Dirty Nets : 2
[03/23 22:44:33   5343s] *** EcoRoute #1 [begin] (optDesign #8) : totSession cpu/real = 1:29:03.6/0:41:48.4 (2.1), mem = 4903.3M
[03/23 22:44:33   5343s] 
[03/23 22:44:33   5343s] globalDetailRoute
[03/23 22:44:33   5343s] 
[03/23 22:44:33   5343s] #Start globalDetailRoute on Thu Mar 23 22:44:33 2023
[03/23 22:44:33   5343s] #
[03/23 22:44:33   5343s] ### Time Record (globalDetailRoute) is installed.
[03/23 22:44:33   5343s] ### Time Record (Pre Callback) is installed.
[03/23 22:44:33   5343s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_ab2uZ3.rcdb.d/PE_top.rcdb.d': 3230 access done (mem: 4903.344M)
[03/23 22:44:33   5343s] ### Time Record (Pre Callback) is uninstalled.
[03/23 22:44:33   5343s] ### Time Record (DB Import) is installed.
[03/23 22:44:33   5343s] ### Time Record (Timing Data Generation) is installed.
[03/23 22:44:33   5343s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 22:44:33   5343s] ### Net info: total nets: 3228
[03/23 22:44:33   5343s] ### Net info: dirty nets: 0
[03/23 22:44:33   5343s] ### Net info: marked as disconnected nets: 0
[03/23 22:44:33   5343s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:44:33   5344s] #num needed restored net=0
[03/23 22:44:33   5344s] #need_extraction net=0 (total=3228)
[03/23 22:44:33   5344s] ### Net info: fully routed nets: 3225
[03/23 22:44:33   5344s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:44:33   5344s] ### Net info: unrouted nets: 1
[03/23 22:44:33   5344s] ### Net info: re-extraction nets: 0
[03/23 22:44:33   5344s] ### Net info: ignored nets: 0
[03/23 22:44:33   5344s] ### Net info: skip routing nets: 0
[03/23 22:44:33   5344s] ### import design signature (1091): route=1765451505 fixed_route=1054400871 flt_obj=0 vio=823150340 swire=282492057 shield_wire=1 net_attr=2054017469 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1258144378 pin_access=1289393337 inst_pattern=1
[03/23 22:44:33   5344s] ### Time Record (DB Import) is uninstalled.
[03/23 22:44:33   5344s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 22:44:33   5344s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba7041207
[03/23 22:44:33   5344s] #       1207b6fdfab9650c3aba38f5d17afc4a7e2d79b17cdf6c81118698ac068c548e906d8922
[03/23 22:44:33   5344s] #       4e72859cd41361ee426fcfec7eb17c79dd619c0286d1794150355d611f611c740f83b6b6
[03/23 22:44:33   5344s] #       36c7871f2e41a88a66d010ecbbaeb9ca90e2974cf9698ab63e40a9ab626cec1f9cc7026c
[03/23 22:44:33   5344s] #       3f4e29729900339dd10c82c1f62e70151311023b67f67071eccb285c51acd5653db6d35a
[03/23 22:44:33   5344s] #       5228404c2951c413086a63f551f75751255260fd216fbb5237e1be36d3ca4a29afd58874
[03/23 22:44:33   5344s] #       69deb4d5787abe9bf09bd45311035128fc5dc45ddc7b378e7c062466b82424015b67bb4d
[03/23 22:44:33   5344s] #       96ad77db69db5128049a7e49c7f079ed8112bddd8d523ab5c116a62cfad2e96933b6ff91
[03/23 22:44:33   5344s] #       e27710262815f9725284e86764ea659022e744f1316d03a11b0ecf78108a19e99c555ec6
[03/23 22:44:33   5344s] #       5d9f9d204f4d44eebb086dddbabdbcaa1b9d53eafe41eeb6aaf0f8f5efe9bb6f9925a667
[03/23 22:44:33   5344s] #
[03/23 22:44:33   5344s] #Skip comparing routing design signature in db-snapshot flow
[03/23 22:44:33   5344s] ### Time Record (Data Preparation) is installed.
[03/23 22:44:33   5344s] #RTESIG:78da9594cb6ac3301045bbee570c4a162e34ae666cebb14c215bb784b45be3c47230f801
[03/23 22:44:33   5344s] #       b60c6dbfbe4a288594d472bcd41cdf2b5dcd68b17cdf6c81118618af06e43a4348b7445c
[03/23 22:44:33   5344s] #       905aa120fd4498b9d2db33bb5f2c5f5e77182580213f7f10947597db471807d3c360acad
[03/23 22:44:33   5344s] #       dae3c30f172394793d1808f65d575f65488b4ba6f86cf3a63a4061ca7caced1f5c44126c
[03/23 22:44:33   5344s] #       3f4e290a15036bbbd6300806dbbbc2554c72047676f67051e473946e53ac31453536d35a
[03/23 22:44:33   5344s] #       4a6a404c28d6246208aad69aa3e9afa25a26c0fa43d67485a9c37dd54e2b6badbd5123d2
[03/23 22:44:33   5344s] #       6578d351e3e9fa6ec26f524f640444a1f477917075efd9048a19909c919254046c9dee36
[03/23 22:44:33   5344s] #       69bade6da76347a91168fa261d23e6b5072af476372ae5d4069bb745de174ecfb463f31f
[03/23 22:44:33   5344s] #       297f076182d2dceba949cd9a15e2883e31e22af13248dc45967f78ecd04d91678e08e50c
[03/23 22:44:33   5344s] #       3b97a9977139b113e4d913917b57425b356e2d2babda6494b80753b8a5323c7efdfbf7dd
[03/23 22:44:33   5344s] #       3749dcb31f
[03/23 22:44:33   5344s] #
[03/23 22:44:33   5344s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:44:33   5344s] ### Time Record (Global Routing) is installed.
[03/23 22:44:33   5344s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:44:34   5344s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:44:34   5344s] #Total number of routable nets = 3226.
[03/23 22:44:34   5344s] #Total number of nets in the design = 3228.
[03/23 22:44:34   5344s] #2 routable nets do not have any wires.
[03/23 22:44:34   5344s] #3224 routable nets have routed wires.
[03/23 22:44:34   5344s] #2 nets will be global routed.
[03/23 22:44:34   5344s] #223 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:44:34   5344s] #Using multithreading with 6 threads.
[03/23 22:44:34   5344s] ### Time Record (Data Preparation) is installed.
[03/23 22:44:34   5344s] #Start routing data preparation on Thu Mar 23 22:44:34 2023
[03/23 22:44:34   5344s] #
[03/23 22:44:34   5344s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:44:34   5344s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:44:34   5344s] #Voltage range [0.000 - 1.200] has 3226 nets.
[03/23 22:44:34   5344s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:44:34   5344s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:44:34   5344s] #Build and mark too close pins for the same net.
[03/23 22:44:34   5344s] ### Time Record (Cell Pin Access) is installed.
[03/23 22:44:34   5344s] #Initial pin access analysis.
[03/23 22:44:34   5344s] #Detail pin access analysis.
[03/23 22:44:34   5344s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 22:44:34   5344s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:44:34   5344s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:34   5344s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:34   5344s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:34   5344s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:34   5344s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:34   5344s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:44:34   5344s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:44:34   5344s] #Processed 1/0 dirty instance, 3/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
[03/23 22:44:34   5344s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3420.08 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5344s] #Regenerating Ggrids automatically.
[03/23 22:44:34   5344s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:44:34   5344s] #Using automatically generated G-grids.
[03/23 22:44:34   5344s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:44:34   5344s] #Done routing data preparation.
[03/23 22:44:34   5344s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3421.88 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5344s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:44:34   5344s] #
[03/23 22:44:34   5344s] #Finished routing data preparation on Thu Mar 23 22:44:34 2023
[03/23 22:44:34   5344s] #
[03/23 22:44:34   5344s] #Cpu time = 00:00:00
[03/23 22:44:34   5344s] #Elapsed time = 00:00:00
[03/23 22:44:34   5344s] #Increased memory = 5.73 (MB)
[03/23 22:44:34   5344s] #Total memory = 3421.88 (MB)
[03/23 22:44:34   5344s] #Peak memory = 3678.57 (MB)
[03/23 22:44:34   5344s] #
[03/23 22:44:34   5344s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:44:34   5344s] ### Time Record (Global Routing) is installed.
[03/23 22:44:34   5344s] #
[03/23 22:44:34   5344s] #Start global routing on Thu Mar 23 22:44:34 2023
[03/23 22:44:34   5344s] #
[03/23 22:44:34   5344s] #
[03/23 22:44:34   5344s] #Start global routing initialization on Thu Mar 23 22:44:34 2023
[03/23 22:44:34   5344s] #
[03/23 22:44:34   5344s] #Number of eco nets is 1
[03/23 22:44:34   5344s] #
[03/23 22:44:34   5344s] #Start global routing data preparation on Thu Mar 23 22:44:34 2023
[03/23 22:44:34   5344s] #
[03/23 22:44:34   5344s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 22:44:34 2023 with memory = 3421.88 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5344s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.03 [6]--
[03/23 22:44:34   5344s] #Start routing resource analysis on Thu Mar 23 22:44:34 2023
[03/23 22:44:34   5344s] #
[03/23 22:44:34   5344s] ### init_is_bin_blocked starts on Thu Mar 23 22:44:34 2023 with memory = 3421.88 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5344s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5344s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 22:44:34 2023 with memory = 3422.14 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --3.57 [6]--
[03/23 22:44:34   5345s] ### adjust_flow_cap starts on Thu Mar 23 22:44:34 2023 with memory = 3420.89 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.17 [6]--
[03/23 22:44:34   5345s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:44:34 2023 with memory = 3421.52 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] ### set_via_blocked starts on Thu Mar 23 22:44:34 2023 with memory = 3421.52 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.14 [6]--
[03/23 22:44:34   5345s] ### copy_flow starts on Thu Mar 23 22:44:34 2023 with memory = 3421.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.25 [6]--
[03/23 22:44:34   5345s] #Routing resource analysis is done on Thu Mar 23 22:44:34 2023
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] ### report_flow_cap starts on Thu Mar 23 22:44:34 2023 with memory = 3421.52 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] #  Resource Analysis:
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 22:44:34   5345s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 22:44:34   5345s] #  --------------------------------------------------------------
[03/23 22:44:34   5345s] #  M2             V         165         584        2294     3.05%
[03/23 22:44:34   5345s] #  M3             H         201        1048        2294    57.59%
[03/23 22:44:34   5345s] #  M4             V         170         579        2294    44.25%
[03/23 22:44:34   5345s] #  --------------------------------------------------------------
[03/23 22:44:34   5345s] #  Total                    536      79.70%        6882    34.96%
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #  191 nets (5.92%) with 1 preferred extra spacing.
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.06 [6]--
[03/23 22:44:34   5345s] ### analyze_m2_tracks starts on Thu Mar 23 22:44:34 2023 with memory = 3421.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] ### report_initial_resource starts on Thu Mar 23 22:44:34 2023 with memory = 3421.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] ### mark_pg_pins_accessibility starts on Thu Mar 23 22:44:34 2023 with memory = 3421.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [6]--
[03/23 22:44:34   5345s] ### set_net_region starts on Thu Mar 23 22:44:34 2023 with memory = 3421.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #Global routing data preparation is done on Thu Mar 23 22:44:34 2023
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3421.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] ### prepare_level starts on Thu Mar 23 22:44:34 2023 with memory = 3421.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### init level 1 starts on Thu Mar 23 22:44:34 2023 with memory = 3421.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] ### Level 1 hgrid = 37 X 62
[03/23 22:44:34   5345s] ### prepare_level_flow starts on Thu Mar 23 22:44:34 2023 with memory = 3421.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #Global routing initialization is done on Thu Mar 23 22:44:34 2023
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3421.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #start global routing iteration 1...
[03/23 22:44:34   5345s] ### init_flow_edge starts on Thu Mar 23 22:44:34 2023 with memory = 3421.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.11 [6]--
[03/23 22:44:34   5345s] ### routing at level 1 (topmost level) iter 0
[03/23 22:44:34   5345s] ### measure_qor starts on Thu Mar 23 22:44:34 2023 with memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### measure_congestion starts on Thu Mar 23 22:44:34 2023 with memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.51 [6]--
[03/23 22:44:34   5345s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #start global routing iteration 2...
[03/23 22:44:34   5345s] ### routing at level 1 (topmost level) iter 1
[03/23 22:44:34   5345s] ### measure_qor starts on Thu Mar 23 22:44:34 2023 with memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### measure_congestion starts on Thu Mar 23 22:44:34 2023 with memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --2.14 [6]--
[03/23 22:44:34   5345s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] ### route_end starts on Thu Mar 23 22:44:34 2023 with memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 22:44:34   5345s] #Total number of routable nets = 3226.
[03/23 22:44:34   5345s] #Total number of nets in the design = 3228.
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #3226 routable nets have routed wires.
[03/23 22:44:34   5345s] #223 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #Routed nets constraints summary:
[03/23 22:44:34   5345s] #-----------------------------
[03/23 22:44:34   5345s] #        Rules   Unconstrained  
[03/23 22:44:34   5345s] #-----------------------------
[03/23 22:44:34   5345s] #      Default               2  
[03/23 22:44:34   5345s] #-----------------------------
[03/23 22:44:34   5345s] #        Total               2  
[03/23 22:44:34   5345s] #-----------------------------
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #Routing constraints summary of the whole design:
[03/23 22:44:34   5345s] #---------------------------------------------------------------------------------
[03/23 22:44:34   5345s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 22:44:34   5345s] #---------------------------------------------------------------------------------
[03/23 22:44:34   5345s] #      Default                191                14             25            3003  
[03/23 22:44:34   5345s] #---------------------------------------------------------------------------------
[03/23 22:44:34   5345s] #        Total                191                14             25            3003  
[03/23 22:44:34   5345s] #---------------------------------------------------------------------------------
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 22:44:34 2023 with memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.04 [6]--
[03/23 22:44:34   5345s] ### cal_base_flow starts on Thu Mar 23 22:44:34 2023 with memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### init_flow_edge starts on Thu Mar 23 22:44:34 2023 with memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.11 [6]--
[03/23 22:44:34   5345s] ### cal_flow starts on Thu Mar 23 22:44:34 2023 with memory = 3421.80 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.01 [6]--
[03/23 22:44:34   5345s] ### report_overcon starts on Thu Mar 23 22:44:34 2023 with memory = 3421.80 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #                 OverCon          
[03/23 22:44:34   5345s] #                  #Gcell    %Gcell
[03/23 22:44:34   5345s] #     Layer           (1)   OverCon  Flow/Cap
[03/23 22:44:34   5345s] #  ----------------------------------------------
[03/23 22:44:34   5345s] #  M2            1(0.04%)   (0.04%)     0.78  
[03/23 22:44:34   5345s] #  M3            1(0.05%)   (0.05%)     0.80  
[03/23 22:44:34   5345s] #  M4            0(0.00%)   (0.00%)     0.73  
[03/23 22:44:34   5345s] #  ----------------------------------------------
[03/23 22:44:34   5345s] #     Total      2(0.03%)   (0.03%)
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/23 22:44:34   5345s] #  Overflow after GR: 0.02% H + 0.02% V
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] ### cal_base_flow starts on Thu Mar 23 22:44:34 2023 with memory = 3421.80 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### init_flow_edge starts on Thu Mar 23 22:44:34 2023 with memory = 3421.80 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.11 [6]--
[03/23 22:44:34   5345s] ### cal_flow starts on Thu Mar 23 22:44:34 2023 with memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [6]--
[03/23 22:44:34   5345s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.01 [6]--
[03/23 22:44:34   5345s] ### generate_cong_map_content starts on Thu Mar 23 22:44:34 2023 with memory = 3421.78 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.25 [6]--
[03/23 22:44:34   5345s] ### update starts on Thu Mar 23 22:44:34 2023 with memory = 3421.80 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] #Complete Global Routing.
[03/23 22:44:34   5345s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:34   5345s] #Total wire length = 343636 um.
[03/23 22:44:34   5345s] #Total half perimeter of net bounding box = 155276 um.
[03/23 22:44:34   5345s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:34   5345s] #Total wire length on LAYER M2 = 159944 um.
[03/23 22:44:34   5345s] #Total wire length on LAYER M3 = 87789 um.
[03/23 22:44:34   5345s] #Total wire length on LAYER M4 = 95903 um.
[03/23 22:44:34   5345s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:34   5345s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:34   5345s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:34   5345s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:34   5345s] #Total number of vias = 68826
[03/23 22:44:34   5345s] #Total number of multi-cut vias = 2911 (  4.2%)
[03/23 22:44:34   5345s] #Total number of single cut vias = 65915 ( 95.8%)
[03/23 22:44:34   5345s] #Up-Via Summary (total 68826):
[03/23 22:44:34   5345s] #                   single-cut          multi-cut      Total
[03/23 22:44:34   5345s] #-----------------------------------------------------------
[03/23 22:44:34   5345s] # M1             10276 ( 97.2%)       301 (  2.8%)      10577
[03/23 22:44:34   5345s] # M2             28053 ( 95.9%)      1195 (  4.1%)      29248
[03/23 22:44:34   5345s] # M3             27586 ( 95.1%)      1415 (  4.9%)      29001
[03/23 22:44:34   5345s] #-----------------------------------------------------------
[03/23 22:44:34   5345s] #                65915 ( 95.8%)      2911 (  4.2%)      68826 
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] ### update cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --2.22 [6]--
[03/23 22:44:34   5345s] ### report_overcon starts on Thu Mar 23 22:44:34 2023 with memory = 3424.63 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [6]--
[03/23 22:44:34   5345s] ### report_overcon starts on Thu Mar 23 22:44:34 2023 with memory = 3424.63 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] #Max overcon = 1 tracks.
[03/23 22:44:34   5345s] #Total overcon = 0.03%.
[03/23 22:44:34   5345s] #Worst layer Gcell overcon rate = 0.05%.
[03/23 22:44:34   5345s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [6]--
[03/23 22:44:34   5345s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.20 [6]--
[03/23 22:44:34   5345s] ### global_route design signature (1094): route=1536060871 net_attr=1597226041
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #Global routing statistics:
[03/23 22:44:34   5345s] #Cpu time = 00:00:01
[03/23 22:44:34   5345s] #Elapsed time = 00:00:00
[03/23 22:44:34   5345s] #Increased memory = -0.09 (MB)
[03/23 22:44:34   5345s] #Total memory = 3421.80 (MB)
[03/23 22:44:34   5345s] #Peak memory = 3678.57 (MB)
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #Finished global routing on Thu Mar 23 22:44:34 2023
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] #
[03/23 22:44:34   5345s] ### Time Record (Global Routing) is uninstalled.
[03/23 22:44:34   5345s] ### Time Record (Data Preparation) is installed.
[03/23 22:44:34   5345s] ### Time Record (Data Preparation) is uninstalled.
[03/23 22:44:34   5345s] ### track-assign external-init starts on Thu Mar 23 22:44:34 2023 with memory = 3421.80 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### Time Record (Track Assignment) is installed.
[03/23 22:44:34   5345s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:44:34   5345s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.76 [6]--
[03/23 22:44:34   5345s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3421.80 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### track-assign engine-init starts on Thu Mar 23 22:44:34 2023 with memory = 3421.80 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] ### Time Record (Track Assignment) is installed.
[03/23 22:44:34   5345s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.02 [6]--
[03/23 22:44:34   5345s] ### track-assign core-engine starts on Thu Mar 23 22:44:34 2023 with memory = 3421.80 (MB), peak = 3678.57 (MB)
[03/23 22:44:34   5345s] #Start Track Assignment.
[03/23 22:44:35   5345s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/23 22:44:35   5345s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/23 22:44:35   5345s] #Complete Track Assignment.
[03/23 22:44:35   5345s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:35   5345s] #Total wire length = 343636 um.
[03/23 22:44:35   5345s] #Total half perimeter of net bounding box = 155276 um.
[03/23 22:44:35   5345s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:35   5345s] #Total wire length on LAYER M2 = 159944 um.
[03/23 22:44:35   5345s] #Total wire length on LAYER M3 = 87789 um.
[03/23 22:44:35   5345s] #Total wire length on LAYER M4 = 95903 um.
[03/23 22:44:35   5345s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:35   5345s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:35   5345s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:35   5345s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:35   5345s] #Total number of vias = 68826
[03/23 22:44:35   5345s] #Total number of multi-cut vias = 2911 (  4.2%)
[03/23 22:44:35   5345s] #Total number of single cut vias = 65915 ( 95.8%)
[03/23 22:44:35   5345s] #Up-Via Summary (total 68826):
[03/23 22:44:35   5345s] #                   single-cut          multi-cut      Total
[03/23 22:44:35   5345s] #-----------------------------------------------------------
[03/23 22:44:35   5345s] # M1             10276 ( 97.2%)       301 (  2.8%)      10577
[03/23 22:44:35   5345s] # M2             28053 ( 95.9%)      1195 (  4.1%)      29248
[03/23 22:44:35   5345s] # M3             27586 ( 95.1%)      1415 (  4.9%)      29001
[03/23 22:44:35   5345s] #-----------------------------------------------------------
[03/23 22:44:35   5345s] #                65915 ( 95.8%)      2911 (  4.2%)      68826 
[03/23 22:44:35   5345s] #
[03/23 22:44:35   5345s] ### track_assign design signature (1097): route=1536060871
[03/23 22:44:35   5345s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.32 [6]--
[03/23 22:44:35   5346s] ### Time Record (Track Assignment) is uninstalled.
[03/23 22:44:35   5346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3421.16 (MB), peak = 3678.57 (MB)
[03/23 22:44:35   5346s] #
[03/23 22:44:35   5346s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 22:44:35   5346s] #Cpu time = 00:00:02
[03/23 22:44:35   5346s] #Elapsed time = 00:00:01
[03/23 22:44:35   5346s] #Increased memory = 5.01 (MB)
[03/23 22:44:35   5346s] #Total memory = 3421.16 (MB)
[03/23 22:44:35   5346s] #Peak memory = 3678.57 (MB)
[03/23 22:44:35   5346s] #Using multithreading with 6 threads.
[03/23 22:44:35   5346s] ### Time Record (Detail Routing) is installed.
[03/23 22:44:35   5346s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:44:35   5346s] #
[03/23 22:44:35   5346s] #Start Detail Routing..
[03/23 22:44:35   5346s] #start initial detail routing ...
[03/23 22:44:35   5346s] ### Design has 0 dirty nets, 4 dirty-areas)
[03/23 22:44:35   5346s] # ECO: 1.7% of the total area was rechecked for DRC, and 1.7% required routing.
[03/23 22:44:35   5346s] #   number of violations = 128
[03/23 22:44:35   5346s] #
[03/23 22:44:35   5346s] #    By Layer and Type :
[03/23 22:44:35   5346s] #	          Short   CutSpc      Mar   Totals
[03/23 22:44:35   5346s] #	M1            0        0        0        0
[03/23 22:44:35   5346s] #	M2           27        1        1       29
[03/23 22:44:35   5346s] #	M3           71        3        1       75
[03/23 22:44:35   5346s] #	M4           24        0        0       24
[03/23 22:44:35   5346s] #	Totals      122        4        2      128
[03/23 22:44:35   5346s] #1 out of 3159 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[03/23 22:44:35   5346s] #0.0% of the total area is being checked for drcs
[03/23 22:44:35   5346s] #0.0% of the total area was checked
[03/23 22:44:35   5346s] ### Routing stats: routing = 2.14% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:35   5346s] #   number of violations = 1
[03/23 22:44:35   5346s] #
[03/23 22:44:35   5346s] #    By Layer and Type :
[03/23 22:44:35   5346s] #	          Short   Totals
[03/23 22:44:35   5346s] #	M1            0        0
[03/23 22:44:35   5346s] #	M2            0        0
[03/23 22:44:35   5346s] #	M3            0        0
[03/23 22:44:35   5346s] #	M4            1        1
[03/23 22:44:35   5346s] #	Totals        1        1
[03/23 22:44:35   5346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3420.85 (MB), peak = 3678.57 (MB)
[03/23 22:44:35   5347s] #start 1st optimization iteration ...
[03/23 22:44:36   5352s] ### Routing stats: routing = 9.90% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:36   5352s] #   number of violations = 1
[03/23 22:44:36   5352s] #
[03/23 22:44:36   5352s] #    By Layer and Type :
[03/23 22:44:36   5352s] #	          Short   Totals
[03/23 22:44:36   5352s] #	M1            0        0
[03/23 22:44:36   5352s] #	M2            0        0
[03/23 22:44:36   5352s] #	M3            0        0
[03/23 22:44:36   5352s] #	M4            1        1
[03/23 22:44:36   5352s] #	Totals        1        1
[03/23 22:44:36   5352s] #    number of process antenna violations = 253
[03/23 22:44:36   5352s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3464.85 (MB), peak = 3678.57 (MB)
[03/23 22:44:36   5352s] #start 2nd optimization iteration ...
[03/23 22:44:38   5357s] ### Routing stats: routing = 9.90% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:38   5357s] #   number of violations = 1
[03/23 22:44:38   5357s] #
[03/23 22:44:38   5357s] #    By Layer and Type :
[03/23 22:44:38   5357s] #	          Short   Totals
[03/23 22:44:38   5357s] #	M1            0        0
[03/23 22:44:38   5357s] #	M2            0        0
[03/23 22:44:38   5357s] #	M3            0        0
[03/23 22:44:38   5357s] #	M4            1        1
[03/23 22:44:38   5357s] #	Totals        1        1
[03/23 22:44:38   5357s] #    number of process antenna violations = 253
[03/23 22:44:38   5357s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3467.27 (MB), peak = 3678.57 (MB)
[03/23 22:44:38   5357s] #start 3rd optimization iteration ...
[03/23 22:44:39   5361s] ### Routing stats: routing = 9.90% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:39   5361s] #   number of violations = 1
[03/23 22:44:39   5361s] #
[03/23 22:44:39   5361s] #    By Layer and Type :
[03/23 22:44:39   5361s] #	          Short   Totals
[03/23 22:44:39   5361s] #	M1            0        0
[03/23 22:44:39   5361s] #	M2            0        0
[03/23 22:44:39   5361s] #	M3            0        0
[03/23 22:44:39   5361s] #	M4            1        1
[03/23 22:44:39   5361s] #	Totals        1        1
[03/23 22:44:39   5361s] #    number of process antenna violations = 253
[03/23 22:44:39   5361s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3467.86 (MB), peak = 3678.57 (MB)
[03/23 22:44:39   5362s] #start 4th optimization iteration ...
[03/23 22:44:39   5362s] ### Routing stats: routing = 9.90% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:39   5362s] #   number of violations = 2
[03/23 22:44:39   5362s] #
[03/23 22:44:39   5362s] #    By Layer and Type :
[03/23 22:44:39   5362s] #	          Short   Totals
[03/23 22:44:39   5362s] #	M1            0        0
[03/23 22:44:39   5362s] #	M2            0        0
[03/23 22:44:39   5362s] #	M3            0        0
[03/23 22:44:39   5362s] #	M4            2        2
[03/23 22:44:39   5362s] #	Totals        2        2
[03/23 22:44:39   5362s] #    number of process antenna violations = 253
[03/23 22:44:39   5362s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3467.06 (MB), peak = 3678.57 (MB)
[03/23 22:44:39   5362s] #start 5th optimization iteration ...
[03/23 22:44:39   5362s] ### Routing stats: routing = 9.90% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:39   5362s] #   number of violations = 1
[03/23 22:44:39   5362s] #
[03/23 22:44:39   5362s] #    By Layer and Type :
[03/23 22:44:39   5362s] #	          Short   Totals
[03/23 22:44:39   5362s] #	M1            0        0
[03/23 22:44:39   5362s] #	M2            0        0
[03/23 22:44:39   5362s] #	M3            0        0
[03/23 22:44:39   5362s] #	M4            1        1
[03/23 22:44:39   5362s] #	Totals        1        1
[03/23 22:44:39   5362s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3466.98 (MB), peak = 3678.57 (MB)
[03/23 22:44:39   5362s] #start 6th optimization iteration ...
[03/23 22:44:39   5362s] ### Routing stats: routing = 10.37% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:39   5362s] #   number of violations = 1
[03/23 22:44:39   5362s] #
[03/23 22:44:39   5362s] #    By Layer and Type :
[03/23 22:44:39   5362s] #	          Short   Totals
[03/23 22:44:39   5362s] #	M1            0        0
[03/23 22:44:39   5362s] #	M2            0        0
[03/23 22:44:39   5362s] #	M3            0        0
[03/23 22:44:39   5362s] #	M4            1        1
[03/23 22:44:39   5362s] #	Totals        1        1
[03/23 22:44:39   5362s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3466.27 (MB), peak = 3678.57 (MB)
[03/23 22:44:39   5362s] #start 7th optimization iteration ...
[03/23 22:44:40   5363s] ### Routing stats: routing = 10.64% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:40   5363s] #   number of violations = 1
[03/23 22:44:40   5363s] #
[03/23 22:44:40   5363s] #    By Layer and Type :
[03/23 22:44:40   5363s] #	          Short   Totals
[03/23 22:44:40   5363s] #	M1            0        0
[03/23 22:44:40   5363s] #	M2            0        0
[03/23 22:44:40   5363s] #	M3            0        0
[03/23 22:44:40   5363s] #	M4            1        1
[03/23 22:44:40   5363s] #	Totals        1        1
[03/23 22:44:40   5363s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3465.70 (MB), peak = 3678.57 (MB)
[03/23 22:44:40   5363s] #start 8th optimization iteration ...
[03/23 22:44:40   5363s] ### Routing stats: routing = 10.64% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:40   5363s] #   number of violations = 1
[03/23 22:44:40   5363s] #
[03/23 22:44:40   5363s] #    By Layer and Type :
[03/23 22:44:40   5363s] #	          Short   Totals
[03/23 22:44:40   5363s] #	M1            0        0
[03/23 22:44:40   5363s] #	M2            0        0
[03/23 22:44:40   5363s] #	M3            0        0
[03/23 22:44:40   5363s] #	M4            1        1
[03/23 22:44:40   5363s] #	Totals        1        1
[03/23 22:44:40   5363s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3465.07 (MB), peak = 3678.57 (MB)
[03/23 22:44:40   5363s] #start 9th optimization iteration ...
[03/23 22:44:40   5363s] ### Routing stats: routing = 10.64% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:40   5363s] #   number of violations = 1
[03/23 22:44:40   5363s] #
[03/23 22:44:40   5363s] #    By Layer and Type :
[03/23 22:44:40   5363s] #	          Short   Totals
[03/23 22:44:40   5363s] #	M1            0        0
[03/23 22:44:40   5363s] #	M2            0        0
[03/23 22:44:40   5363s] #	M3            0        0
[03/23 22:44:40   5363s] #	M4            1        1
[03/23 22:44:40   5363s] #	Totals        1        1
[03/23 22:44:40   5363s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3464.99 (MB), peak = 3678.57 (MB)
[03/23 22:44:40   5363s] #start 10th optimization iteration ...
[03/23 22:44:41   5364s] ### Routing stats: routing = 10.64% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:41   5364s] #   number of violations = 1
[03/23 22:44:41   5364s] #
[03/23 22:44:41   5364s] #    By Layer and Type :
[03/23 22:44:41   5364s] #	          Short   Totals
[03/23 22:44:41   5364s] #	M1            0        0
[03/23 22:44:41   5364s] #	M2            0        0
[03/23 22:44:41   5364s] #	M3            0        0
[03/23 22:44:41   5364s] #	M4            1        1
[03/23 22:44:41   5364s] #	Totals        1        1
[03/23 22:44:41   5364s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3465.03 (MB), peak = 3678.57 (MB)
[03/23 22:44:41   5364s] #start 11th optimization iteration ...
[03/23 22:44:41   5364s] ### Routing stats: routing = 11.03% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:41   5364s] #   number of violations = 1
[03/23 22:44:41   5364s] #
[03/23 22:44:41   5364s] #    By Layer and Type :
[03/23 22:44:41   5364s] #	          Short   Totals
[03/23 22:44:41   5364s] #	M1            0        0
[03/23 22:44:41   5364s] #	M2            0        0
[03/23 22:44:41   5364s] #	M3            0        0
[03/23 22:44:41   5364s] #	M4            1        1
[03/23 22:44:41   5364s] #	Totals        1        1
[03/23 22:44:41   5364s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3465.11 (MB), peak = 3678.57 (MB)
[03/23 22:44:41   5364s] #start 12th optimization iteration ...
[03/23 22:44:41   5365s] ### Routing stats: routing = 11.03% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:41   5365s] #   number of violations = 4
[03/23 22:44:41   5365s] #
[03/23 22:44:41   5365s] #    By Layer and Type :
[03/23 22:44:41   5365s] #	          Short   Totals
[03/23 22:44:41   5365s] #	M1            0        0
[03/23 22:44:41   5365s] #	M2            0        0
[03/23 22:44:41   5365s] #	M3            1        1
[03/23 22:44:41   5365s] #	M4            3        3
[03/23 22:44:41   5365s] #	Totals        4        4
[03/23 22:44:41   5365s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3464.98 (MB), peak = 3678.57 (MB)
[03/23 22:44:41   5365s] #start 13th optimization iteration ...
[03/23 22:44:43   5366s] ### Routing stats: routing = 11.20% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:43   5366s] #   number of violations = 7
[03/23 22:44:43   5366s] #
[03/23 22:44:43   5366s] #    By Layer and Type :
[03/23 22:44:43   5366s] #	          Short   CutSpc   Totals
[03/23 22:44:43   5366s] #	M1            0        0        0
[03/23 22:44:43   5366s] #	M2            0        0        0
[03/23 22:44:43   5366s] #	M3            2        1        3
[03/23 22:44:43   5366s] #	M4            4        0        4
[03/23 22:44:43   5366s] #	Totals        6        1        7
[03/23 22:44:43   5366s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3464.61 (MB), peak = 3678.57 (MB)
[03/23 22:44:43   5366s] #start 14th optimization iteration ...
[03/23 22:44:44   5367s] ### Routing stats: routing = 11.99% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:44   5367s] #   number of violations = 2
[03/23 22:44:44   5367s] #
[03/23 22:44:44   5367s] #    By Layer and Type :
[03/23 22:44:44   5367s] #	          Short   Totals
[03/23 22:44:44   5367s] #	M1            0        0
[03/23 22:44:44   5367s] #	M2            0        0
[03/23 22:44:44   5367s] #	M3            0        0
[03/23 22:44:44   5367s] #	M4            2        2
[03/23 22:44:44   5367s] #	Totals        2        2
[03/23 22:44:44   5367s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3464.41 (MB), peak = 3678.57 (MB)
[03/23 22:44:44   5367s] #start 15th optimization iteration ...
[03/23 22:44:44   5367s] ### Routing stats: routing = 11.99% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:44   5367s] #   number of violations = 2
[03/23 22:44:44   5367s] #
[03/23 22:44:44   5367s] #    By Layer and Type :
[03/23 22:44:44   5367s] #	          Short   Totals
[03/23 22:44:44   5367s] #	M1            0        0
[03/23 22:44:44   5367s] #	M2            0        0
[03/23 22:44:44   5367s] #	M3            0        0
[03/23 22:44:44   5367s] #	M4            2        2
[03/23 22:44:44   5367s] #	Totals        2        2
[03/23 22:44:44   5367s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3464.51 (MB), peak = 3678.57 (MB)
[03/23 22:44:44   5367s] #start 16th optimization iteration ...
[03/23 22:44:45   5368s] ### Routing stats: routing = 12.42% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:45   5368s] #   number of violations = 2
[03/23 22:44:45   5368s] #
[03/23 22:44:45   5368s] #    By Layer and Type :
[03/23 22:44:45   5368s] #	          Short   Totals
[03/23 22:44:45   5368s] #	M1            0        0
[03/23 22:44:45   5368s] #	M2            0        0
[03/23 22:44:45   5368s] #	M3            0        0
[03/23 22:44:45   5368s] #	M4            2        2
[03/23 22:44:45   5368s] #	Totals        2        2
[03/23 22:44:45   5368s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3464.42 (MB), peak = 3678.57 (MB)
[03/23 22:44:45   5368s] #start 17th optimization iteration ...
[03/23 22:44:45   5369s] ### Routing stats: routing = 12.42% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:45   5369s] #   number of violations = 2
[03/23 22:44:45   5369s] #
[03/23 22:44:45   5369s] #    By Layer and Type :
[03/23 22:44:45   5369s] #	          Short   Totals
[03/23 22:44:45   5369s] #	M1            0        0
[03/23 22:44:45   5369s] #	M2            0        0
[03/23 22:44:45   5369s] #	M3            0        0
[03/23 22:44:45   5369s] #	M4            2        2
[03/23 22:44:45   5369s] #	Totals        2        2
[03/23 22:44:45   5369s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3464.29 (MB), peak = 3678.57 (MB)
[03/23 22:44:45   5369s] #start 18th optimization iteration ...
[03/23 22:44:46   5369s] ### Routing stats: routing = 12.42% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:46   5369s] #   number of violations = 2
[03/23 22:44:46   5369s] #
[03/23 22:44:46   5369s] #    By Layer and Type :
[03/23 22:44:46   5369s] #	          Short   Totals
[03/23 22:44:46   5369s] #	M1            0        0
[03/23 22:44:46   5369s] #	M2            0        0
[03/23 22:44:46   5369s] #	M3            0        0
[03/23 22:44:46   5369s] #	M4            2        2
[03/23 22:44:46   5369s] #	Totals        2        2
[03/23 22:44:46   5369s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3463.51 (MB), peak = 3678.57 (MB)
[03/23 22:44:46   5369s] #start 19th optimization iteration ...
[03/23 22:44:46   5370s] ### Routing stats: routing = 12.42% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:46   5370s] #   number of violations = 4
[03/23 22:44:46   5370s] #
[03/23 22:44:46   5370s] #    By Layer and Type :
[03/23 22:44:46   5370s] #	          Short   Totals
[03/23 22:44:46   5370s] #	M1            0        0
[03/23 22:44:46   5370s] #	M2            0        0
[03/23 22:44:46   5370s] #	M3            2        2
[03/23 22:44:46   5370s] #	M4            2        2
[03/23 22:44:46   5370s] #	Totals        4        4
[03/23 22:44:46   5370s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3463.79 (MB), peak = 3678.57 (MB)
[03/23 22:44:46   5370s] #start 20th optimization iteration ...
[03/23 22:44:46   5370s] ### Routing stats: routing = 12.42% drc-check-only = 1.83% dirty-area = 0.04%
[03/23 22:44:46   5370s] #   number of violations = 0
[03/23 22:44:47   5370s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3463.50 (MB), peak = 3678.57 (MB)
[03/23 22:44:47   5370s] #Complete Detail Routing.
[03/23 22:44:47   5370s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:47   5370s] #Total wire length = 343640 um.
[03/23 22:44:47   5370s] #Total half perimeter of net bounding box = 155276 um.
[03/23 22:44:47   5370s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:47   5370s] #Total wire length on LAYER M2 = 159924 um.
[03/23 22:44:47   5370s] #Total wire length on LAYER M3 = 87808 um.
[03/23 22:44:47   5370s] #Total wire length on LAYER M4 = 95908 um.
[03/23 22:44:47   5370s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:47   5370s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:47   5370s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:47   5370s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:47   5370s] #Total number of vias = 68827
[03/23 22:44:47   5370s] #Total number of multi-cut vias = 2885 (  4.2%)
[03/23 22:44:47   5370s] #Total number of single cut vias = 65942 ( 95.8%)
[03/23 22:44:47   5370s] #Up-Via Summary (total 68827):
[03/23 22:44:47   5370s] #                   single-cut          multi-cut      Total
[03/23 22:44:47   5370s] #-----------------------------------------------------------
[03/23 22:44:47   5370s] # M1             10277 ( 97.2%)       300 (  2.8%)      10577
[03/23 22:44:47   5370s] # M2             28054 ( 95.9%)      1189 (  4.1%)      29243
[03/23 22:44:47   5370s] # M3             27611 ( 95.2%)      1396 (  4.8%)      29007
[03/23 22:44:47   5370s] #-----------------------------------------------------------
[03/23 22:44:47   5370s] #                65942 ( 95.8%)      2885 (  4.2%)      68827 
[03/23 22:44:47   5370s] #
[03/23 22:44:47   5370s] #Total number of DRC violations = 0
[03/23 22:44:47   5370s] ### Time Record (Detail Routing) is uninstalled.
[03/23 22:44:47   5370s] #Cpu time = 00:00:25
[03/23 22:44:47   5370s] #Elapsed time = 00:00:12
[03/23 22:44:47   5370s] #Increased memory = 42.26 (MB)
[03/23 22:44:47   5370s] #Total memory = 3463.42 (MB)
[03/23 22:44:47   5370s] #Peak memory = 3678.57 (MB)
[03/23 22:44:47   5370s] ### Time Record (Antenna Fixing) is installed.
[03/23 22:44:47   5370s] #
[03/23 22:44:47   5370s] #start routing for process antenna violation fix ...
[03/23 22:44:47   5370s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:44:47   5370s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:44:47   5371s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3462.31 (MB), peak = 3678.57 (MB)
[03/23 22:44:47   5371s] #
[03/23 22:44:47   5371s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:47   5371s] #Total wire length = 343640 um.
[03/23 22:44:47   5371s] #Total half perimeter of net bounding box = 155276 um.
[03/23 22:44:47   5371s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:47   5371s] #Total wire length on LAYER M2 = 159924 um.
[03/23 22:44:47   5371s] #Total wire length on LAYER M3 = 87808 um.
[03/23 22:44:47   5371s] #Total wire length on LAYER M4 = 95908 um.
[03/23 22:44:47   5371s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:47   5371s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:47   5371s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:47   5371s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:47   5371s] #Total number of vias = 68827
[03/23 22:44:47   5371s] #Total number of multi-cut vias = 2885 (  4.2%)
[03/23 22:44:47   5371s] #Total number of single cut vias = 65942 ( 95.8%)
[03/23 22:44:47   5371s] #Up-Via Summary (total 68827):
[03/23 22:44:47   5371s] #                   single-cut          multi-cut      Total
[03/23 22:44:47   5371s] #-----------------------------------------------------------
[03/23 22:44:47   5371s] # M1             10277 ( 97.2%)       300 (  2.8%)      10577
[03/23 22:44:47   5371s] # M2             28054 ( 95.9%)      1189 (  4.1%)      29243
[03/23 22:44:47   5371s] # M3             27611 ( 95.2%)      1396 (  4.8%)      29007
[03/23 22:44:47   5371s] #-----------------------------------------------------------
[03/23 22:44:47   5371s] #                65942 ( 95.8%)      2885 (  4.2%)      68827 
[03/23 22:44:47   5371s] #
[03/23 22:44:47   5371s] #Total number of DRC violations = 0
[03/23 22:44:47   5371s] #Total number of process antenna violations = 66
[03/23 22:44:47   5371s] #Total number of net violated process antenna rule = 55
[03/23 22:44:47   5371s] #
[03/23 22:44:47   5371s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:44:47   5372s] #
[03/23 22:44:47   5372s] # start diode insertion for process antenna violation fix ...
[03/23 22:44:47   5372s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:44:47   5372s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3461.54 (MB), peak = 3678.57 (MB)
[03/23 22:44:47   5372s] #
[03/23 22:44:47   5372s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:47   5372s] #Total wire length = 343640 um.
[03/23 22:44:47   5372s] #Total half perimeter of net bounding box = 155276 um.
[03/23 22:44:47   5372s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:47   5372s] #Total wire length on LAYER M2 = 159924 um.
[03/23 22:44:47   5372s] #Total wire length on LAYER M3 = 87808 um.
[03/23 22:44:47   5372s] #Total wire length on LAYER M4 = 95908 um.
[03/23 22:44:47   5372s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:47   5372s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:47   5372s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:47   5372s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:47   5372s] #Total number of vias = 68827
[03/23 22:44:47   5372s] #Total number of multi-cut vias = 2885 (  4.2%)
[03/23 22:44:47   5372s] #Total number of single cut vias = 65942 ( 95.8%)
[03/23 22:44:47   5372s] #Up-Via Summary (total 68827):
[03/23 22:44:47   5372s] #                   single-cut          multi-cut      Total
[03/23 22:44:47   5372s] #-----------------------------------------------------------
[03/23 22:44:47   5372s] # M1             10277 ( 97.2%)       300 (  2.8%)      10577
[03/23 22:44:47   5372s] # M2             28054 ( 95.9%)      1189 (  4.1%)      29243
[03/23 22:44:47   5372s] # M3             27611 ( 95.2%)      1396 (  4.8%)      29007
[03/23 22:44:47   5372s] #-----------------------------------------------------------
[03/23 22:44:47   5372s] #                65942 ( 95.8%)      2885 (  4.2%)      68827 
[03/23 22:44:47   5372s] #
[03/23 22:44:47   5372s] #Total number of DRC violations = 0
[03/23 22:44:47   5372s] #Total number of process antenna violations = 66
[03/23 22:44:47   5372s] #Total number of net violated process antenna rule = 55
[03/23 22:44:47   5372s] #
[03/23 22:44:47   5372s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:44:47   5373s] #
[03/23 22:44:47   5373s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:47   5373s] #Total wire length = 343640 um.
[03/23 22:44:47   5373s] #Total half perimeter of net bounding box = 155276 um.
[03/23 22:44:47   5373s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:47   5373s] #Total wire length on LAYER M2 = 159924 um.
[03/23 22:44:47   5373s] #Total wire length on LAYER M3 = 87808 um.
[03/23 22:44:47   5373s] #Total wire length on LAYER M4 = 95908 um.
[03/23 22:44:47   5373s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:47   5373s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:47   5373s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:47   5373s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:47   5373s] #Total number of vias = 68827
[03/23 22:44:47   5373s] #Total number of multi-cut vias = 2885 (  4.2%)
[03/23 22:44:47   5373s] #Total number of single cut vias = 65942 ( 95.8%)
[03/23 22:44:47   5373s] #Up-Via Summary (total 68827):
[03/23 22:44:47   5373s] #                   single-cut          multi-cut      Total
[03/23 22:44:47   5373s] #-----------------------------------------------------------
[03/23 22:44:47   5373s] # M1             10277 ( 97.2%)       300 (  2.8%)      10577
[03/23 22:44:47   5373s] # M2             28054 ( 95.9%)      1189 (  4.1%)      29243
[03/23 22:44:47   5373s] # M3             27611 ( 95.2%)      1396 (  4.8%)      29007
[03/23 22:44:47   5373s] #-----------------------------------------------------------
[03/23 22:44:47   5373s] #                65942 ( 95.8%)      2885 (  4.2%)      68827 
[03/23 22:44:47   5373s] #
[03/23 22:44:47   5373s] #Total number of DRC violations = 0
[03/23 22:44:47   5373s] #Total number of process antenna violations = 66
[03/23 22:44:47   5373s] #Total number of net violated process antenna rule = 55
[03/23 22:44:47   5373s] #
[03/23 22:44:47   5373s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 22:44:47   5373s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 22:44:47   5373s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 22:44:47   5373s] #
[03/23 22:44:47   5373s] #Start Post Route via swapping..
[03/23 22:44:47   5373s] #12.42% of area are rerouted by ECO routing.
[03/23 22:44:47   5374s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 22:44:47   5375s] #   number of violations = 0
[03/23 22:44:47   5375s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3461.71 (MB), peak = 3678.57 (MB)
[03/23 22:44:47   5375s] #CELL_VIEW PE_top,init has 0 DRC violations
[03/23 22:44:47   5375s] #Total number of DRC violations = 0
[03/23 22:44:47   5375s] #Total number of process antenna violations = 66
[03/23 22:44:47   5375s] #Total number of net violated process antenna rule = 55
[03/23 22:44:47   5375s] #Post Route via swapping is done.
[03/23 22:44:47   5375s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 22:44:47   5375s] #Total number of nets with non-default rule or having extra spacing = 191
[03/23 22:44:47   5375s] #Total wire length = 343640 um.
[03/23 22:44:47   5375s] #Total half perimeter of net bounding box = 155276 um.
[03/23 22:44:47   5375s] #Total wire length on LAYER M1 = 0 um.
[03/23 22:44:47   5375s] #Total wire length on LAYER M2 = 159924 um.
[03/23 22:44:47   5375s] #Total wire length on LAYER M3 = 87808 um.
[03/23 22:44:47   5375s] #Total wire length on LAYER M4 = 95908 um.
[03/23 22:44:47   5375s] #Total wire length on LAYER M5 = 0 um.
[03/23 22:44:47   5375s] #Total wire length on LAYER M6 = 0 um.
[03/23 22:44:47   5375s] #Total wire length on LAYER MQ = 0 um.
[03/23 22:44:47   5375s] #Total wire length on LAYER LM = 0 um.
[03/23 22:44:47   5375s] #Total number of vias = 68827
[03/23 22:44:47   5375s] #Total number of multi-cut vias = 2914 (  4.2%)
[03/23 22:44:47   5375s] #Total number of single cut vias = 65913 ( 95.8%)
[03/23 22:44:47   5375s] #Up-Via Summary (total 68827):
[03/23 22:44:47   5375s] #                   single-cut          multi-cut      Total
[03/23 22:44:47   5375s] #-----------------------------------------------------------
[03/23 22:44:47   5375s] # M1             10276 ( 97.2%)       301 (  2.8%)      10577
[03/23 22:44:47   5375s] # M2             28045 ( 95.9%)      1198 (  4.1%)      29243
[03/23 22:44:47   5375s] # M3             27592 ( 95.1%)      1415 (  4.9%)      29007
[03/23 22:44:47   5375s] #-----------------------------------------------------------
[03/23 22:44:47   5375s] #                65913 ( 95.8%)      2914 (  4.2%)      68827 
[03/23 22:44:47   5375s] #
[03/23 22:44:48   5375s] #detailRoute Statistics:
[03/23 22:44:48   5375s] #Cpu time = 00:00:29
[03/23 22:44:48   5375s] #Elapsed time = 00:00:13
[03/23 22:44:48   5375s] #Increased memory = 40.55 (MB)
[03/23 22:44:48   5375s] #Total memory = 3461.71 (MB)
[03/23 22:44:48   5375s] #Peak memory = 3678.57 (MB)
[03/23 22:44:48   5375s] #Skip updating routing design signature in db-snapshot flow
[03/23 22:44:48   5375s] ### global_detail_route design signature (1150): route=1894132370 flt_obj=0 vio=690661128 shield_wire=1
[03/23 22:44:48   5375s] ### Time Record (DB Export) is installed.
[03/23 22:44:48   5375s] ### export design design signature (1151): route=1894132370 fixed_route=1054400871 flt_obj=0 vio=690661128 swire=282492057 shield_wire=1 net_attr=1583387893 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1258144378 pin_access=1289393337 inst_pattern=1
[03/23 22:44:48   5375s] #	no debugging net set
[03/23 22:44:48   5375s] ### Time Record (DB Export) is uninstalled.
[03/23 22:44:48   5375s] ### Time Record (Post Callback) is installed.
[03/23 22:44:48   5375s] ### Time Record (Post Callback) is uninstalled.
[03/23 22:44:48   5375s] #
[03/23 22:44:48   5375s] #globalDetailRoute statistics:
[03/23 22:44:48   5375s] #Cpu time = 00:00:32
[03/23 22:44:48   5375s] #Elapsed time = 00:00:15
[03/23 22:44:48   5375s] #Increased memory = -165.67 (MB)
[03/23 22:44:48   5375s] #Total memory = 3240.86 (MB)
[03/23 22:44:48   5375s] #Peak memory = 3678.57 (MB)
[03/23 22:44:48   5375s] #Number of warnings = 5
[03/23 22:44:48   5375s] #Total number of warnings = 72
[03/23 22:44:48   5375s] #Number of fails = 0
[03/23 22:44:48   5375s] #Total number of fails = 0
[03/23 22:44:48   5375s] #Complete globalDetailRoute on Thu Mar 23 22:44:48 2023
[03/23 22:44:48   5375s] #
[03/23 22:44:48   5375s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 22:44:48   5375s] ### 
[03/23 22:44:48   5375s] ###   Scalability Statistics
[03/23 22:44:48   5375s] ### 
[03/23 22:44:48   5375s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:44:48   5375s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 22:44:48   5375s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:44:48   5375s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:48   5375s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:48   5375s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:48   5375s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[03/23 22:44:48   5375s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:48   5375s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:48   5375s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:48   5375s] ###   Global Routing                |        00:00:01|        00:00:00|             1.0|
[03/23 22:44:48   5375s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/23 22:44:48   5375s] ###   Detail Routing                |        00:00:25|        00:00:12|             2.1|
[03/23 22:44:48   5375s] ###   Antenna Fixing                |        00:00:02|        00:00:00|             1.0|
[03/23 22:44:48   5375s] ###   Post Route Via Swapping       |        00:00:02|        00:00:00|             1.0|
[03/23 22:44:48   5375s] ###   Entire Command                |        00:00:32|        00:00:15|             2.2|
[03/23 22:44:48   5375s] ### --------------------------------+----------------+----------------+----------------+
[03/23 22:44:48   5375s] ### 
[03/23 22:44:48   5375s] *** EcoRoute #1 [finish] (optDesign #8) : cpu/real = 0:00:32.0/0:00:14.6 (2.2), totSession cpu/real = 1:29:35.6/0:42:03.0 (2.1), mem = 4769.3M
[03/23 22:44:48   5375s] 
[03/23 22:44:48   5375s] =============================================================================================
[03/23 22:44:48   5375s]  Step TAT Report : EcoRoute #1 / optDesign #8                                   21.14-s109_1
[03/23 22:44:48   5375s] =============================================================================================
[03/23 22:44:48   5375s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:44:48   5375s] ---------------------------------------------------------------------------------------------
[03/23 22:44:48   5375s] [ GlobalRoute            ]      1   0:00:00.5  (   3.2 % )     0:00:00.5 /  0:00:00.9    2.0
[03/23 22:44:48   5375s] [ DetailRoute            ]      1   0:00:11.7  (  80.2 % )     0:00:11.7 /  0:00:24.5    2.1
[03/23 22:44:48   5375s] [ MISC                   ]          0:00:02.4  (  16.6 % )     0:00:02.4 /  0:00:06.5    2.7
[03/23 22:44:48   5375s] ---------------------------------------------------------------------------------------------
[03/23 22:44:48   5375s]  EcoRoute #1 TOTAL                  0:00:14.6  ( 100.0 % )     0:00:14.6 /  0:00:32.0    2.2
[03/23 22:44:48   5375s] ---------------------------------------------------------------------------------------------
[03/23 22:44:48   5375s] 
[03/23 22:44:48   5375s] **optDesign ... cpu = 0:00:42, real = 0:00:22, mem = 3224.7M, totSessionCpu=1:29:36 **
[03/23 22:44:48   5375s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 22:44:48   5375s] **INFO: flowCheckPoint #48 PostEcoSummary
[03/23 22:44:48   5375s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 22:44:48   5375s] 
[03/23 22:44:48   5375s] Trim Metal Layers:
[03/23 22:44:48   5375s] LayerId::1 widthSet size::1
[03/23 22:44:48   5375s] LayerId::2 widthSet size::1
[03/23 22:44:48   5375s] LayerId::3 widthSet size::1
[03/23 22:44:48   5375s] LayerId::4 widthSet size::1
[03/23 22:44:48   5375s] LayerId::5 widthSet size::1
[03/23 22:44:48   5375s] LayerId::6 widthSet size::1
[03/23 22:44:48   5375s] LayerId::7 widthSet size::1
[03/23 22:44:48   5375s] LayerId::8 widthSet size::1
[03/23 22:44:48   5375s] eee: pegSigSF::1.070000
[03/23 22:44:48   5375s] Initializing multi-corner resistance tables ...
[03/23 22:44:48   5375s] eee: l::1 avDens::0.108235 usedTrk::1227.388886 availTrk::11340.000000 sigTrk::1227.388886
[03/23 22:44:48   5375s] eee: l::2 avDens::0.412337 usedTrk::4564.572252 availTrk::11070.000000 sigTrk::4564.572252
[03/23 22:44:48   5375s] eee: l::3 avDens::0.218732 usedTrk::2480.415835 availTrk::11340.000000 sigTrk::2480.415835
[03/23 22:44:48   5375s] eee: l::4 avDens::0.241634 usedTrk::2696.634716 availTrk::11160.000000 sigTrk::2696.634716
[03/23 22:44:48   5375s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:44:48   5375s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:44:48   5375s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:44:48   5375s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 22:44:48   5375s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400205 uaWl=1.000000 uaWlH=0.270791 aWlH=0.000000 lMod=0 pMax=0.873200 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 22:44:48   5375s] ### Net info: total nets: 3228
[03/23 22:44:48   5375s] ### Net info: dirty nets: 0
[03/23 22:44:48   5375s] ### Net info: marked as disconnected nets: 0
[03/23 22:44:48   5375s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 22:44:48   5376s] #num needed restored net=0
[03/23 22:44:48   5376s] #need_extraction net=0 (total=3228)
[03/23 22:44:48   5376s] ### Net info: fully routed nets: 3226
[03/23 22:44:48   5376s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 22:44:48   5376s] ### Net info: unrouted nets: 0
[03/23 22:44:48   5376s] ### Net info: re-extraction nets: 0
[03/23 22:44:48   5376s] ### Net info: ignored nets: 0
[03/23 22:44:48   5376s] ### Net info: skip routing nets: 0
[03/23 22:44:48   5376s] ### import design signature (1152): route=2042675940 fixed_route=2042675940 flt_obj=0 vio=303518626 swire=282492057 shield_wire=1 net_attr=1847708261 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1258144378 pin_access=1289393337 inst_pattern=1
[03/23 22:44:48   5376s] #Extract in post route mode
[03/23 22:44:48   5376s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 22:44:48   5376s] #Fast data preparation for tQuantus.
[03/23 22:44:48   5376s] #Start routing data preparation on Thu Mar 23 22:44:48 2023
[03/23 22:44:48   5376s] #
[03/23 22:44:48   5376s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 22:44:48   5376s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:48   5376s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:48   5376s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:48   5376s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:48   5376s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 22:44:48   5376s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:44:48   5376s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 22:44:48   5376s] #Regenerating Ggrids automatically.
[03/23 22:44:48   5376s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:44:48   5376s] #Using automatically generated G-grids.
[03/23 22:44:48   5376s] #Done routing data preparation.
[03/23 22:44:48   5376s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3233.28 (MB), peak = 3678.57 (MB)
[03/23 22:44:48   5376s] #Start routing data preparation on Thu Mar 23 22:44:48 2023
[03/23 22:44:48   5376s] #
[03/23 22:44:48   5376s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:44:48   5376s] #Maximum voltage of a net in the design = 1.200.
[03/23 22:44:48   5376s] #Voltage range [0.000 - 1.200] has 3226 nets.
[03/23 22:44:48   5376s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 22:44:48   5376s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 22:44:48   5376s] #Build and mark too close pins for the same net.
[03/23 22:44:48   5376s] #Regenerating Ggrids automatically.
[03/23 22:44:48   5376s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 22:44:48   5376s] #Using automatically generated G-grids.
[03/23 22:44:48   5376s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 22:44:48   5376s] #Done routing data preparation.
[03/23 22:44:48   5376s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3238.89 (MB), peak = 3678.57 (MB)
[03/23 22:44:48   5376s] #
[03/23 22:44:48   5376s] #Start tQuantus RC extraction...
[03/23 22:44:48   5376s] #Start building rc corner(s)...
[03/23 22:44:48   5376s] #Number of RC Corner = 1
[03/23 22:44:48   5376s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:44:48   5376s] #M1 -> M1 (1)
[03/23 22:44:48   5376s] #M2 -> M2 (2)
[03/23 22:44:48   5376s] #M3 -> M3 (3)
[03/23 22:44:48   5376s] #M4 -> M4 (4)
[03/23 22:44:48   5376s] #M5 -> M5 (5)
[03/23 22:44:48   5376s] #M6 -> M6 (6)
[03/23 22:44:48   5376s] #MQ -> MQ (7)
[03/23 22:44:48   5376s] #LM -> LM (8)
[03/23 22:44:48   5376s] #SADV-On
[03/23 22:44:48   5376s] # Corner(s) : 
[03/23 22:44:48   5376s] #rc-typ [25.00]
[03/23 22:44:49   5376s] # Corner id: 0
[03/23 22:44:49   5376s] # Layout Scale: 1.000000
[03/23 22:44:49   5376s] # Has Metal Fill model: yes
[03/23 22:44:49   5376s] # Temperature was set
[03/23 22:44:49   5376s] # Temperature : 25.000000
[03/23 22:44:49   5376s] # Ref. Temp   : 25.000000
[03/23 22:44:49   5376s] #SADV-Off
[03/23 22:44:49   5376s] #total pattern=120 [8, 324]
[03/23 22:44:49   5376s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:44:49   5376s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:44:49   5376s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:44:49   5376s] #number model r/c [1,1] [8,324] read
[03/23 22:44:49   5376s] #0 rcmodel(s) requires rebuild
[03/23 22:44:49   5376s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3239.47 (MB), peak = 3678.57 (MB)
[03/23 22:44:49   5376s] #Start building rc corner(s)...
[03/23 22:44:49   5376s] #Number of RC Corner = 1
[03/23 22:44:49   5376s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 22:44:49   5376s] #M1 -> M1 (1)
[03/23 22:44:49   5376s] #M2 -> M2 (2)
[03/23 22:44:49   5376s] #M3 -> M3 (3)
[03/23 22:44:49   5376s] #M4 -> M4 (4)
[03/23 22:44:49   5376s] #M5 -> M5 (5)
[03/23 22:44:49   5376s] #M6 -> M6 (6)
[03/23 22:44:49   5376s] #MQ -> MQ (7)
[03/23 22:44:49   5376s] #LM -> LM (8)
[03/23 22:44:49   5376s] #SADV-On
[03/23 22:44:49   5377s] # Corner(s) : 
[03/23 22:44:49   5377s] #rc-typ [25.00]
[03/23 22:44:50   5377s] # Corner id: 0
[03/23 22:44:50   5377s] # Layout Scale: 1.000000
[03/23 22:44:50   5377s] # Has Metal Fill model: yes
[03/23 22:44:50   5377s] # Temperature was set
[03/23 22:44:50   5377s] # Temperature : 25.000000
[03/23 22:44:50   5377s] # Ref. Temp   : 25.000000
[03/23 22:44:50   5377s] #SADV-Off
[03/23 22:44:50   5377s] #total pattern=120 [8, 324]
[03/23 22:44:50   5377s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 22:44:50   5377s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 22:44:50   5377s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 22:44:50   5377s] #number model r/c [1,1] [8,324] read
[03/23 22:44:50   5377s] #0 rcmodel(s) requires rebuild
[03/23 22:44:50   5377s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3239.36 (MB), peak = 3678.57 (MB)
[03/23 22:44:50   5377s] #Finish check_net_pin_list step Enter extract
[03/23 22:44:50   5377s] #Start init net ripin tree building
[03/23 22:44:50   5377s] #Finish init net ripin tree building
[03/23 22:44:50   5377s] #Cpu time = 00:00:00
[03/23 22:44:50   5377s] #Elapsed time = 00:00:00
[03/23 22:44:50   5377s] #Increased memory = 0.00 (MB)
[03/23 22:44:50   5377s] #Total memory = 3239.36 (MB)
[03/23 22:44:50   5377s] #Peak memory = 3678.57 (MB)
[03/23 22:44:50   5377s] #Using multithreading with 6 threads.
[03/23 22:44:50   5377s] #begin processing metal fill model file
[03/23 22:44:50   5377s] #end processing metal fill model file
[03/23 22:44:50   5377s] #Length limit = 200 pitches
[03/23 22:44:50   5377s] #opt mode = 2
[03/23 22:44:50   5377s] #Finish check_net_pin_list step Fix net pin list
[03/23 22:44:50   5377s] #Start generate extraction boxes.
[03/23 22:44:50   5377s] #
[03/23 22:44:50   5377s] #Extract using 30 x 30 Hboxes
[03/23 22:44:50   5377s] #3x4 initial hboxes
[03/23 22:44:50   5377s] #Use area based hbox pruning.
[03/23 22:44:50   5377s] #0/0 hboxes pruned.
[03/23 22:44:50   5377s] #Complete generating extraction boxes.
[03/23 22:44:50   5377s] #Extract 6 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 22:44:50   5377s] #Process 0 special clock nets for rc extraction
[03/23 22:44:50   5377s] #Total 3226 nets were built. 2500 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 22:44:52   5380s] #Run Statistics for Extraction:
[03/23 22:44:52   5380s] #   Cpu time = 00:00:03, elapsed time = 00:00:02 .
[03/23 22:44:52   5380s] #   Increased memory =    88.32 (MB), total memory =  3327.69 (MB), peak memory =  3678.57 (MB)
[03/23 22:44:52   5380s] #Register nets and terms for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d
[03/23 22:44:52   5380s] #Finish registering nets and terms for rcdb.
[03/23 22:44:52   5380s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3257.41 (MB), peak = 3678.57 (MB)
[03/23 22:44:52   5380s] #RC Statistics: 20726 Res, 13360 Ground Cap, 45909 XCap (Edge to Edge)
[03/23 22:44:52   5380s] #RC V/H edge ratio: 0.05, Avg V/H Edge Length: 1160.34 (8499), Avg L-Edge Length: 22064.66 (9430)
[03/23 22:44:52   5380s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d.
[03/23 22:44:52   5380s] #Start writing RC data.
[03/23 22:44:52   5381s] #Finish writing RC data
[03/23 22:44:52   5381s] #Finish writing rcdb with 23952 nodes, 20726 edges, and 135682 xcaps
[03/23 22:44:52   5381s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3254.15 (MB), peak = 3678.57 (MB)
[03/23 22:44:52   5381s] Restoring parasitic data from file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d' ...
[03/23 22:44:52   5381s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d' for reading (mem: 4821.059M)
[03/23 22:44:52   5381s] Reading RCDB with compressed RC data.
[03/23 22:44:52   5381s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d' for content verification (mem: 4821.059M)
[03/23 22:44:52   5381s] Reading RCDB with compressed RC data.
[03/23 22:44:52   5381s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d': 0 access done (mem: 4821.059M)
[03/23 22:44:52   5381s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d': 0 access done (mem: 4821.059M)
[03/23 22:44:52   5381s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4821.059M)
[03/23 22:44:52   5381s] Following multi-corner parasitics specified:
[03/23 22:44:52   5381s] 	/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d (rcdb)
[03/23 22:44:52   5381s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d' for reading (mem: 4821.059M)
[03/23 22:44:52   5381s] Reading RCDB with compressed RC data.
[03/23 22:44:52   5381s] 		Cell PE_top has rcdb /tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d specified
[03/23 22:44:52   5381s] Cell PE_top, hinst 
[03/23 22:44:52   5381s] processing rcdb (/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 22:44:52   5381s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/nr251356_WU3jod.rcdb.d': 0 access done (mem: 4837.059M)
[03/23 22:44:52   5381s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4821.059M)
[03/23 22:44:52   5381s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_RMF7U2.rcdb.d/PE_top.rcdb.d' for reading (mem: 4821.059M)
[03/23 22:44:52   5381s] Reading RCDB with compressed RC data.
[03/23 22:44:53   5381s] Closing parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_RMF7U2.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4821.059M)
[03/23 22:44:53   5381s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4821.059M)
[03/23 22:44:53   5381s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 4821.059M)
[03/23 22:44:53   5381s] #
[03/23 22:44:53   5381s] #Restore RCDB.
[03/23 22:44:53   5381s] #
[03/23 22:44:53   5381s] #Complete tQuantus RC extraction.
[03/23 22:44:53   5381s] #Cpu time = 00:00:05
[03/23 22:44:53   5381s] #Elapsed time = 00:00:04
[03/23 22:44:53   5381s] #Increased memory = 15.30 (MB)
[03/23 22:44:53   5381s] #Total memory = 3254.18 (MB)
[03/23 22:44:53   5381s] #Peak memory = 3678.57 (MB)
[03/23 22:44:53   5381s] #
[03/23 22:44:53   5381s] #2500 inserted nodes are removed
[03/23 22:44:53   5381s] ### export design design signature (1154): route=1729120391 fixed_route=1729120391 flt_obj=0 vio=303518626 swire=282492057 shield_wire=1 net_attr=1655290308 dirty_area=0 del_dirty_area=0 cell=840258324 placement=1258144378 pin_access=1289393337 inst_pattern=1
[03/23 22:44:53   5381s] #	no debugging net set
[03/23 22:44:53   5382s] #Start Inst Signature in MT(0)
[03/23 22:44:53   5382s] #Start Net Signature in MT(16818068)
[03/23 22:44:53   5382s] #Calculate SNet Signature in MT (55421343)
[03/23 22:44:53   5382s] #Run time and memory report for RC extraction:
[03/23 22:44:53   5382s] #RC extraction running on  Xeon 4.00GHz 12288KB Cache 12CPU.
[03/23 22:44:53   5382s] #Run Statistics for snet signature:
[03/23 22:44:53   5382s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.15/6, scale score = 0.19.
[03/23 22:44:53   5382s] #    Increased memory =     0.00 (MB), total memory =  3230.20 (MB), peak memory =  3678.57 (MB)
[03/23 22:44:53   5382s] #Run Statistics for Net Final Signature:
[03/23 22:44:53   5382s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:44:53   5382s] #   Increased memory =     0.00 (MB), total memory =  3230.20 (MB), peak memory =  3678.57 (MB)
[03/23 22:44:53   5382s] #Run Statistics for Net launch:
[03/23 22:44:53   5382s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.63/6, scale score = 0.94.
[03/23 22:44:53   5382s] #    Increased memory =     0.00 (MB), total memory =  3230.20 (MB), peak memory =  3678.57 (MB)
[03/23 22:44:53   5382s] #Run Statistics for Net init_dbsNet_slist:
[03/23 22:44:53   5382s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 22:44:53   5382s] #   Increased memory =     0.00 (MB), total memory =  3230.20 (MB), peak memory =  3678.57 (MB)
[03/23 22:44:53   5382s] #Run Statistics for net signature:
[03/23 22:44:53   5382s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.22/6, scale score = 0.54.
[03/23 22:44:53   5382s] #    Increased memory =     0.00 (MB), total memory =  3230.20 (MB), peak memory =  3678.57 (MB)
[03/23 22:44:53   5382s] #Run Statistics for inst signature:
[03/23 22:44:53   5382s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.32/6, scale score = 0.22.
[03/23 22:44:53   5382s] #    Increased memory =    -0.84 (MB), total memory =  3230.20 (MB), peak memory =  3678.57 (MB)
[03/23 22:44:53   5382s] **optDesign ... cpu = 0:00:48, real = 0:00:27, mem = 3229.7M, totSessionCpu=1:29:42 **
[03/23 22:44:53   5382s] Starting delay calculation for Setup views
[03/23 22:44:53   5382s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:44:53   5382s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 22:44:53   5382s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:44:53   5382s] #################################################################################
[03/23 22:44:53   5382s] # Design Stage: PostRoute
[03/23 22:44:53   5382s] # Design Name: PE_top
[03/23 22:44:53   5382s] # Design Mode: 130nm
[03/23 22:44:53   5382s] # Analysis Mode: MMMC OCV 
[03/23 22:44:53   5382s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:44:53   5382s] # Signoff Settings: SI On 
[03/23 22:44:53   5382s] #################################################################################
[03/23 22:44:53   5382s] Topological Sorting (REAL = 0:00:00.0, MEM = 4812.7M, InitMEM = 4812.7M)
[03/23 22:44:53   5382s] Setting infinite Tws ...
[03/23 22:44:53   5382s] First Iteration Infinite Tw... 
[03/23 22:44:53   5382s] Calculate early delays in OCV mode...
[03/23 22:44:53   5382s] Calculate late delays in OCV mode...
[03/23 22:44:53   5382s] Start delay calculation (fullDC) (6 T). (MEM=4812.7)
[03/23 22:44:53   5382s] End AAE Lib Interpolated Model. (MEM=4824.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:53   5382s] Opening parasitic data file '/tmp/innovus_temp_251356_eecs2420p06.engin.umich.edu_guohch_n8CgRq/PE_top_251356_RMF7U2.rcdb.d/PE_top.rcdb.d' for reading (mem: 4824.309M)
[03/23 22:44:53   5382s] Reading RCDB with compressed RC data.
[03/23 22:44:53   5382s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4826.3M)
[03/23 22:44:53   5382s] AAE_INFO: 6 threads acquired from CTE.
[03/23 22:44:54   5383s] Total number of fetched objects 3226
[03/23 22:44:54   5383s] AAE_INFO-618: Total number of nets in the design is 3228,  100.0 percent of the nets selected for SI analysis
[03/23 22:44:54   5383s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:54   5383s] End delay calculation. (MEM=5096.48 CPU=0:00:01.3 REAL=0:00:01.0)
[03/23 22:44:54   5383s] End delay calculation (fullDC). (MEM=5096.48 CPU=0:00:01.4 REAL=0:00:01.0)
[03/23 22:44:54   5383s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 5096.5M) ***
[03/23 22:44:54   5384s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5088.5M)
[03/23 22:44:54   5384s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:44:54   5384s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5088.5M)
[03/23 22:44:54   5384s] Starting SI iteration 2
[03/23 22:44:54   5384s] Calculate early delays in OCV mode...
[03/23 22:44:54   5384s] Calculate late delays in OCV mode...
[03/23 22:44:54   5384s] Start delay calculation (fullDC) (6 T). (MEM=4922.64)
[03/23 22:44:54   5384s] End AAE Lib Interpolated Model. (MEM=4922.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:54   5385s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 2. 
[03/23 22:44:54   5385s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 3226. 
[03/23 22:44:54   5385s] Total number of fetched objects 3226
[03/23 22:44:54   5385s] AAE_INFO-618: Total number of nets in the design is 3228,  33.7 percent of the nets selected for SI analysis
[03/23 22:44:54   5385s] End delay calculation. (MEM=5191.85 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 22:44:54   5385s] End delay calculation (fullDC). (MEM=5191.85 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 22:44:54   5385s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 5191.8M) ***
[03/23 22:44:54   5385s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:01.0 totSessionCpu=1:29:46 mem=5197.8M)
[03/23 22:44:54   5385s] End AAE Lib Interpolated Model. (MEM=5197.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:54   5385s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5197.8M, EPOCH TIME: 1679625894.671123
[03/23 22:44:54   5385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:54   5385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:54   5385s] 
[03/23 22:44:54   5385s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:54   5385s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:5229.8M, EPOCH TIME: 1679625894.690446
[03/23 22:44:54   5385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:54   5385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:54   5386s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.771  | -0.771  | -0.679  |
|           TNS (ns):| -18.740 | -11.406 | -7.438  |
|    Violating Paths:|   73    |   43    |   32    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      2 (2)       |    -114    |      2 (2)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:5228.4M, EPOCH TIME: 1679625894.825182
[03/23 22:44:54   5386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:54   5386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:54   5386s] 
[03/23 22:44:54   5386s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:54   5386s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:5229.8M, EPOCH TIME: 1679625894.848084
[03/23 22:44:54   5386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:54   5386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:54   5386s] Density: 34.754%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:28, mem = 3456.3M, totSessionCpu=1:29:46 **
[03/23 22:44:54   5386s] Executing marking Critical Nets1
[03/23 22:44:54   5386s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[03/23 22:44:54   5386s] **INFO: flowCheckPoint #49 OptimizationRecovery
[03/23 22:44:54   5386s] Running postRoute recovery in postEcoRoute mode
[03/23 22:44:54   5386s] **optDesign ... cpu = 0:00:52, real = 0:00:28, mem = 3456.3M, totSessionCpu=1:29:46 **
[03/23 22:44:54   5386s]   Timing/DRV Snapshot: (TGT)
[03/23 22:44:54   5386s]      Weighted WNS: -0.821
[03/23 22:44:54   5386s]       All  PG WNS: -0.821
[03/23 22:44:54   5386s]       High PG WNS: -0.821
[03/23 22:44:54   5386s]       All  PG TNS: -18.740
[03/23 22:44:54   5386s]       High PG TNS: -11.406
[03/23 22:44:54   5386s]       Low  PG TNS: -7.438
[03/23 22:44:54   5386s]          Tran DRV: 0 (0)
[03/23 22:44:54   5386s]           Cap DRV: 0 (0)
[03/23 22:44:54   5386s]        Fanout DRV: 0 (18)
[03/23 22:44:54   5386s]            Glitch: 0 (0)
[03/23 22:44:54   5386s]    Category Slack: { [L, -0.821] [H, -0.821] }
[03/23 22:44:54   5386s] 
[03/23 22:44:54   5386s] Checking setup slack degradation ...
[03/23 22:44:54   5386s] 
[03/23 22:44:54   5386s] Recovery Manager:
[03/23 22:44:54   5386s]   Low  Effort WNS Jump: 0.005 (REF: -0.816, TGT: -0.821, Threshold: 0.082) - Skip
[03/23 22:44:54   5386s]   High Effort WNS Jump: 0.005 (REF: -0.816, TGT: -0.821, Threshold: 0.082) - Skip
[03/23 22:44:54   5386s]   Low  Effort TNS Jump: 0.023 (REF: -18.717, TGT: -18.740, Threshold: 50.000) - Skip
[03/23 22:44:54   5386s]   High Effort TNS Jump: 0.028 (REF: -11.378, TGT: -11.406, Threshold: 25.000) - Skip
[03/23 22:44:54   5386s] 
[03/23 22:44:54   5386s] Checking DRV degradation...
[03/23 22:44:54   5386s] 
[03/23 22:44:54   5386s] Recovery Manager:
[03/23 22:44:54   5386s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:44:54   5386s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:44:54   5386s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:44:54   5386s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 22:44:54   5386s] 
[03/23 22:44:54   5386s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 22:44:54   5386s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4976.00M, totSessionCpu=1:29:46).
[03/23 22:44:54   5386s] **optDesign ... cpu = 0:00:52, real = 0:00:28, mem = 3456.3M, totSessionCpu=1:29:46 **
[03/23 22:44:54   5386s] 
[03/23 22:44:54   5386s] Latch borrow mode reset to max_borrow
[03/23 22:44:55   5386s] **INFO: flowCheckPoint #50 FinalSummary
[03/23 22:44:55   5386s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2_hold
[03/23 22:44:55   5386s] **optDesign ... cpu = 0:00:53, real = 0:00:29, mem = 3455.6M, totSessionCpu=1:29:46 **
[03/23 22:44:55   5386s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4938.5M, EPOCH TIME: 1679625895.108577
[03/23 22:44:55   5386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:55   5386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:55   5386s] 
[03/23 22:44:55   5386s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:44:55   5386s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:4970.5M, EPOCH TIME: 1679625895.127306
[03/23 22:44:55   5386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:44:55   5386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:44:55   5386s] Saving timing graph ...
[03/23 22:44:55   5387s] Done save timing graph
[03/23 22:44:55   5387s] 
[03/23 22:44:55   5387s] TimeStamp Deleting Cell Server Begin ...
[03/23 22:44:55   5387s] 
[03/23 22:44:55   5387s] TimeStamp Deleting Cell Server End ...
[03/23 22:44:55   5387s] Starting delay calculation for Hold views
[03/23 22:44:55   5387s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 22:44:55   5387s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 22:44:55   5387s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:44:55   5387s] #################################################################################
[03/23 22:44:55   5387s] # Design Stage: PostRoute
[03/23 22:44:55   5387s] # Design Name: PE_top
[03/23 22:44:55   5387s] # Design Mode: 130nm
[03/23 22:44:55   5387s] # Analysis Mode: MMMC OCV 
[03/23 22:44:55   5387s] # Parasitics Mode: SPEF/RCDB 
[03/23 22:44:55   5387s] # Signoff Settings: SI On 
[03/23 22:44:55   5387s] #################################################################################
[03/23 22:44:55   5387s] Topological Sorting (REAL = 0:00:00.0, MEM = 5053.4M, InitMEM = 5053.4M)
[03/23 22:44:55   5387s] Setting infinite Tws ...
[03/23 22:44:55   5387s] First Iteration Infinite Tw... 
[03/23 22:44:55   5387s] Calculate late delays in OCV mode...
[03/23 22:44:55   5387s] Calculate early delays in OCV mode...
[03/23 22:44:55   5387s] Start delay calculation (fullDC) (6 T). (MEM=5053.39)
[03/23 22:44:55   5387s] End AAE Lib Interpolated Model. (MEM=5065 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:56   5388s] Total number of fetched objects 3226
[03/23 22:44:56   5388s] AAE_INFO-618: Total number of nets in the design is 3228,  100.0 percent of the nets selected for SI analysis
[03/23 22:44:56   5389s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:56   5389s] End delay calculation. (MEM=5130.23 CPU=0:00:01.3 REAL=0:00:01.0)
[03/23 22:44:56   5389s] End delay calculation (fullDC). (MEM=5130.23 CPU=0:00:01.4 REAL=0:00:01.0)
[03/23 22:44:56   5389s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 5130.2M) ***
[03/23 22:44:56   5389s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5122.2M)
[03/23 22:44:56   5389s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:44:56   5389s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5122.2M)
[03/23 22:44:56   5389s] Starting SI iteration 2
[03/23 22:44:56   5389s] Calculate late delays in OCV mode...
[03/23 22:44:56   5389s] Calculate early delays in OCV mode...
[03/23 22:44:56   5389s] Start delay calculation (fullDC) (6 T). (MEM=4944.39)
[03/23 22:44:56   5389s] End AAE Lib Interpolated Model. (MEM=4944.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 22:44:56   5389s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 2. 
[03/23 22:44:56   5389s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 3226. 
[03/23 22:44:56   5389s] Total number of fetched objects 3226
[03/23 22:44:56   5389s] AAE_INFO-618: Total number of nets in the design is 3228,  0.9 percent of the nets selected for SI analysis
[03/23 22:44:56   5389s] End delay calculation. (MEM=5212.52 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:44:56   5389s] End delay calculation (fullDC). (MEM=5212.52 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:44:56   5389s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 5212.5M) ***
[03/23 22:44:56   5389s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:01.0 totSessionCpu=1:29:50 mem=5218.5M)
[03/23 22:44:56   5390s] Restoring timing graph ...
[03/23 22:44:57   5390s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 22:44:57   5390s] Done restore timing graph
[03/23 22:45:00   5391s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.771  | -0.771  | -0.679  |
|           TNS (ns):| -18.740 | -11.406 | -7.438  |
|    Violating Paths:|   73    |   43    |   32    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.091  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      2 (2)       |    -114    |      2 (2)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 22:45:00   5391s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4981.4M, EPOCH TIME: 1679625900.053504
[03/23 22:45:00   5391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:45:00   5391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:45:00   5391s] 
[03/23 22:45:00   5391s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:45:00   5391s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.021, MEM:4982.9M, EPOCH TIME: 1679625900.074129
[03/23 22:45:00   5391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:45:00   5391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:45:00   5391s] Density: 34.754%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4982.9M, EPOCH TIME: 1679625900.083899
[03/23 22:45:00   5391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:45:00   5391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:45:00   5391s] 
[03/23 22:45:00   5391s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:45:00   5391s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:4982.9M, EPOCH TIME: 1679625900.104143
[03/23 22:45:00   5391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:45:00   5391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:45:00   5391s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4982.9M, EPOCH TIME: 1679625900.110444
[03/23 22:45:00   5391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:45:00   5391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:45:00   5391s] 
[03/23 22:45:00   5391s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 22:45:00   5391s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.016, MEM:4982.9M, EPOCH TIME: 1679625900.126478
[03/23 22:45:00   5391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29).
[03/23 22:45:00   5391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:45:00   5391s] *** Final Summary (holdfix) CPU=0:00:04.8, REAL=0:00:05.0, MEM=4982.9M
[03/23 22:45:00   5391s] **optDesign ... cpu = 0:00:58, real = 0:00:34, mem = 3439.3M, totSessionCpu=1:29:51 **
[03/23 22:45:00   5391s]  ReSet Options after AAE Based Opt flow 
[03/23 22:45:00   5391s] *** Finished optDesign ***
[03/23 22:45:00   5391s] 
[03/23 22:45:00   5391s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:57.6 real=0:00:33.5)
[03/23 22:45:00   5391s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:45:00   5391s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.7 real=0:00:05.1)
[03/23 22:45:00   5391s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:45:00   5391s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:08.6 real=0:00:06.0)
[03/23 22:45:00   5391s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:32.0 real=0:00:14.6)
[03/23 22:45:00   5391s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.0 real=0:00:01.5)
[03/23 22:45:00   5391s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[03/23 22:45:00   5391s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:45:00   5391s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4982.9M)
[03/23 22:45:00   5391s] Info: Destroy the CCOpt slew target map.
[03/23 22:45:00   5391s] clean pInstBBox. size 0
[03/23 22:45:00   5391s] All LLGs are deleted
[03/23 22:45:00   5391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:45:00   5391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 22:45:00   5391s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4974.9M, EPOCH TIME: 1679625900.230286
[03/23 22:45:00   5391s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4974.9M, EPOCH TIME: 1679625900.230443
[03/23 22:45:00   5391s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:45:00   5391s] *** optDesign #8 [finish] : cpu/real = 0:00:57.7/0:00:33.6 (1.7), totSession cpu/real = 1:29:51.4/0:42:14.9 (2.1), mem = 4974.9M
[03/23 22:45:00   5391s] 
[03/23 22:45:00   5391s] =============================================================================================
[03/23 22:45:00   5391s]  Final TAT Report : optDesign #8                                                21.14-s109_1
[03/23 22:45:00   5391s] =============================================================================================
[03/23 22:45:00   5391s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 22:45:00   5391s] ---------------------------------------------------------------------------------------------
[03/23 22:45:00   5391s] [ InitOpt                ]      1   0:00:01.0  (   2.8 % )     0:00:01.0 /  0:00:01.1    1.1
[03/23 22:45:00   5391s] [ HoldOpt                ]      1   0:00:00.4  (   1.1 % )     0:00:00.5 /  0:00:00.6    1.3
[03/23 22:45:00   5391s] [ ViewPruning            ]     11   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 22:45:00   5391s] [ BuildHoldData          ]      1   0:00:02.6  (   7.7 % )     0:00:04.2 /  0:00:06.4    1.6
[03/23 22:45:00   5391s] [ OptSummaryReport       ]      6   0:00:01.2  (   3.7 % )     0:00:05.7 /  0:00:05.7    1.0
[03/23 22:45:00   5391s] [ DrvReport              ]      8   0:00:02.9  (   8.7 % )     0:00:02.9 /  0:00:01.0    0.3
[03/23 22:45:00   5391s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 22:45:00   5391s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 22:45:00   5391s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   2.2 % )     0:00:00.7 /  0:00:00.8    1.0
[03/23 22:45:00   5391s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 22:45:00   5391s] [ RefinePlace            ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.5
[03/23 22:45:00   5391s] [ EcoRoute               ]      1   0:00:14.6  (  43.4 % )     0:00:14.6 /  0:00:32.0    2.2
[03/23 22:45:00   5391s] [ ExtractRC              ]      2   0:00:05.1  (  15.1 % )     0:00:05.1 /  0:00:06.6    1.3
[03/23 22:45:00   5391s] [ TimingUpdate           ]     20   0:00:02.4  (   7.0 % )     0:00:03.8 /  0:00:09.7    2.6
[03/23 22:45:00   5391s] [ FullDelayCalc          ]      8   0:00:01.4  (   4.3 % )     0:00:01.4 /  0:00:05.7    4.0
[03/23 22:45:00   5391s] [ TimingReport           ]      8   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.5    2.1
[03/23 22:45:00   5391s] [ GenerateReports        ]      2   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    0.9
[03/23 22:45:00   5391s] [ MISC                   ]          0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    0.9
[03/23 22:45:00   5391s] ---------------------------------------------------------------------------------------------
[03/23 22:45:00   5391s]  optDesign #8 TOTAL                 0:00:33.6  ( 100.0 % )     0:00:33.6 /  0:00:57.7    1.7
[03/23 22:45:00   5391s] ---------------------------------------------------------------------------------------------
[03/23 22:45:00   5391s] 
[03/23 22:45:00   5391s] <CMD> saveDesign db/PE_top_postroute_2.enc
[03/23 22:45:00   5391s] The in-memory database contained RC information but was not saved. To save 
[03/23 22:45:00   5391s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 22:45:00   5391s] so it should only be saved when it is really desired.
[03/23 22:45:00   5391s] #% Begin save design ... (date=03/23 22:45:00, mem=3400.1M)
[03/23 22:45:00   5391s] % Begin Save ccopt configuration ... (date=03/23 22:45:00, mem=3400.1M)
[03/23 22:45:00   5391s] % End Save ccopt configuration ... (date=03/23 22:45:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=3400.4M, current mem=3400.4M)
[03/23 22:45:00   5391s] % Begin Save netlist data ... (date=03/23 22:45:00, mem=3400.4M)
[03/23 22:45:00   5391s] Writing Binary DB to db/PE_top_postroute_2.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:45:00   5391s] % End Save netlist data ... (date=03/23 22:45:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=3401.7M, current mem=3401.7M)
[03/23 22:45:00   5391s] Saving symbol-table file in separate thread ...
[03/23 22:45:00   5391s] Saving congestion map file in separate thread ...
[03/23 22:45:00   5391s] Saving congestion map file db/PE_top_postroute_2.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:45:00   5391s] % Begin Save AAE data ... (date=03/23 22:45:00, mem=3401.7M)
[03/23 22:45:00   5391s] Saving AAE Data ...
[03/23 22:45:00   5391s] % End Save AAE data ... (date=03/23 22:45:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=3401.7M, current mem=3401.7M)
[03/23 22:45:00   5391s] Saving preference file db/PE_top_postroute_2.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:45:00   5391s] Saving mode setting ...
[03/23 22:45:00   5391s] Saving global file ...
[03/23 22:45:01   5391s] Saving Drc markers ...
[03/23 22:45:01   5391s] ... 66 markers are saved ...
[03/23 22:45:01   5391s] ... 0 geometry drc markers are saved ...
[03/23 22:45:01   5391s] ... 66 antenna drc markers are saved ...
[03/23 22:45:01   5391s] % Begin Save routing data ... (date=03/23 22:45:01, mem=3402.0M)
[03/23 22:45:01   5391s] Saving route file ...
[03/23 22:45:01   5391s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=4947.4M) ***
[03/23 22:45:01   5391s] % End Save routing data ... (date=03/23 22:45:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=3402.1M, current mem=3402.1M)
[03/23 22:45:01   5391s] Saving special route data file in separate thread ...
[03/23 22:45:01   5391s] Saving PG file in separate thread ...
[03/23 22:45:01   5391s] Saving placement file in separate thread ...
[03/23 22:45:01   5391s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:45:01   5391s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:45:01   5392s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4961.4M) ***
[03/23 22:45:01   5392s] Saving PG file db/PE_top_postroute_2.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:45:01 2023)
[03/23 22:45:01   5392s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:45:02   5392s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=4977.4M) ***
[03/23 22:45:02   5392s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:45:02   5392s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:45:02   5392s] Saving property file db/PE_top_postroute_2.enc.dat.tmp/PE_top.prop
[03/23 22:45:02   5392s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4969.4M) ***
[03/23 22:45:02   5392s] #Saving pin access data to file db/PE_top_postroute_2.enc.dat.tmp/PE_top.apa ...
[03/23 22:45:02   5392s] #
[03/23 22:45:02   5392s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_2.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:45:03   5392s] Saving preRoute extraction data in directory 'db/PE_top_postroute_2.enc.dat.tmp/extraction/' ...
[03/23 22:45:03   5392s] Checksum of RCGrid density data::96
[03/23 22:45:03   5392s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:45:03   5392s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:45:03   5392s] % Begin Save power constraints data ... (date=03/23 22:45:03, mem=3402.1M)
[03/23 22:45:03   5392s] % End Save power constraints data ... (date=03/23 22:45:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=3402.1M, current mem=3402.1M)
[03/23 22:45:03   5392s] Generated self-contained design PE_top_postroute_2.enc.dat.tmp
[03/23 22:45:03   5392s] #% End save design ... (date=03/23 22:45:03, total cpu=0:00:01.0, real=0:00:03.0, peak res=3402.3M, current mem=3402.3M)
[03/23 22:45:03   5392s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:45:03   5392s] 
[03/23 22:45:03   5392s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 22:45:03   5392s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 22:45:03   5392s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 22:45:03   5392s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 22:45:03   5392s] <CMD> saveDesign db/PE_top_place_cts_route.enc
[03/23 22:45:03   5392s] The in-memory database contained RC information but was not saved. To save 
[03/23 22:45:03   5392s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 22:45:03   5392s] so it should only be saved when it is really desired.
[03/23 22:45:03   5392s] #% Begin save design ... (date=03/23 22:45:03, mem=3402.3M)
[03/23 22:45:03   5392s] % Begin Save ccopt configuration ... (date=03/23 22:45:03, mem=3402.3M)
[03/23 22:45:03   5392s] % End Save ccopt configuration ... (date=03/23 22:45:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=3402.3M, current mem=3402.3M)
[03/23 22:45:03   5392s] % Begin Save netlist data ... (date=03/23 22:45:03, mem=3402.3M)
[03/23 22:45:03   5392s] Writing Binary DB to db/PE_top_place_cts_route.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 22:45:03   5392s] % End Save netlist data ... (date=03/23 22:45:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=3402.3M, current mem=3402.3M)
[03/23 22:45:03   5392s] Saving symbol-table file in separate thread ...
[03/23 22:45:03   5392s] Saving congestion map file in separate thread ...
[03/23 22:45:04   5392s] Saving congestion map file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 22:45:04   5392s] % Begin Save AAE data ... (date=03/23 22:45:03, mem=3402.3M)
[03/23 22:45:04   5392s] Saving AAE Data ...
[03/23 22:45:04   5392s] % End Save AAE data ... (date=03/23 22:45:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=3402.3M, current mem=3402.3M)
[03/23 22:45:04   5392s] Saving preference file db/PE_top_place_cts_route.enc.dat.tmp/gui.pref.tcl ...
[03/23 22:45:04   5392s] Saving mode setting ...
[03/23 22:45:04   5392s] Saving global file ...
[03/23 22:45:04   5392s] Saving Drc markers ...
[03/23 22:45:04   5392s] ... 66 markers are saved ...
[03/23 22:45:04   5392s] ... 0 geometry drc markers are saved ...
[03/23 22:45:04   5392s] ... 66 antenna drc markers are saved ...
[03/23 22:45:04   5392s] % Begin Save routing data ... (date=03/23 22:45:04, mem=3402.4M)
[03/23 22:45:04   5392s] Saving route file ...
[03/23 22:45:05   5393s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=4947.0M) ***
[03/23 22:45:05   5393s] % End Save routing data ... (date=03/23 22:45:05, total cpu=0:00:00.1, real=0:00:01.0, peak res=3402.4M, current mem=3402.4M)
[03/23 22:45:05   5393s] Saving special route data file in separate thread ...
[03/23 22:45:05   5393s] Saving PG file in separate thread ...
[03/23 22:45:05   5393s] Saving placement file in separate thread ...
[03/23 22:45:05   5393s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 22:45:05   5393s] Save Adaptive View Pruning View Names to Binary file
[03/23 22:45:05   5393s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4977.0M) ***
[03/23 22:45:05   5393s] Saving PG file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 22:45:05 2023)
[03/23 22:45:05   5393s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:45:05   5393s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4977.0M) ***
[03/23 22:45:05   5393s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:45:05   5393s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 22:45:05   5393s] Saving property file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.prop
[03/23 22:45:05   5393s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4969.0M) ***
[03/23 22:45:06   5393s] #Saving pin access data to file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.apa ...
[03/23 22:45:06   5393s] #
[03/23 22:45:06   5393s] Saving preRoute extracted patterns in file 'db/PE_top_place_cts_route.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 22:45:06   5393s] Saving preRoute extraction data in directory 'db/PE_top_place_cts_route.enc.dat.tmp/extraction/' ...
[03/23 22:45:06   5393s] Checksum of RCGrid density data::96
[03/23 22:45:06   5393s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:45:06   5393s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 22:45:06   5393s] % Begin Save power constraints data ... (date=03/23 22:45:06, mem=3402.4M)
[03/23 22:45:06   5393s] % End Save power constraints data ... (date=03/23 22:45:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=3402.4M, current mem=3402.4M)
[03/23 22:45:06   5393s] Generated self-contained design PE_top_place_cts_route.enc.dat.tmp
[03/23 22:45:07   5393s] #% End save design ... (date=03/23 22:45:06, total cpu=0:00:01.0, real=0:00:04.0, peak res=3402.4M, current mem=3402.4M)
[03/23 22:45:07   5393s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:45:07   5393s] 
[03/23 22:45:07   5393s] <CMD> zoomBox -302.69100 23.76100 822.46100 611.49800
[03/23 22:45:33   5396s] <CMD> zoomBox -537.81300 -112.28300 1019.49000 701.19300
[03/23 22:45:34   5396s] <CMD> zoomBox -382.25400 -70.06200 742.89800 517.67500
[03/23 22:45:35   5397s] <CMD> zoomBox -215.70600 -10.87800 597.21700 413.76200
[03/23 22:45:36   5397s] <CMD> zoomBox -489.39900 -102.25700 834.31200 589.20000
[03/23 22:45:37   5397s] <CMD> zoomBox -335.16300 -36.22400 621.21900 463.35400
[03/23 22:45:37   5397s] <CMD> zoomBox -139.64300 59.58900 359.59700 320.37300
[03/23 22:45:37   5397s] <CMD> zoomBox -79.24600 89.48600 281.45500 277.90300
[03/23 22:45:38   5397s] <CMD> zoomBox -1.53900 128.19000 186.75200 226.54600
[03/23 22:45:38   5398s] <CMD> zoomBox 39.06400 148.47200 137.35500 199.81500
[03/23 22:45:39   5398s] <CMD> zoomBox -16.53300 120.69900 204.99300 236.41600
[03/23 22:45:39   5398s] <CMD> zoomBox -108.05100 74.98400 316.32700 296.66300
[03/23 22:45:39   5398s] <CMD> zoomBox -348.09300 -44.92200 608.35200 454.68900
[03/23 22:45:40   5398s] <CMD> zoomBox -743.21500 -242.29200 1089.03700 714.80700
[03/23 22:45:41   5398s] <CMD> zoomBox -1521.26900 -601.45100 1988.75200 1232.05100
[03/23 22:45:41   5398s] <CMD> zoomBox -743.21700 -265.60600 1089.03700 691.49400
[03/23 22:45:42   5399s] <CMD> zoomBox -360.26600 -127.18300 596.18300 372.43000
[03/23 22:45:42   5399s] <CMD> zoomBox -141.90100 -61.67400 357.37100 199.12700
[03/23 22:45:43   5399s] <CMD> zoomBox -31.33500 -24.16200 229.29100 111.97900
[03/23 22:45:43   5399s] <CMD> zoomBox 26.86800 -5.77100 162.91800 65.29600
[03/23 22:45:44   5399s] <CMD> zoomBox -52.82700 -30.95500 253.79700 129.21400
[03/23 22:45:44   5399s] <CMD> zoomBox -142.25900 -59.73400 357.03100 201.07600
[03/23 22:45:44   5399s] <CMD> zoomBox -353.48600 -128.82100 603.00000 370.81100
[03/23 22:45:44   5399s] <CMD> zoomBox -907.52400 -310.03000 1248.15900 816.01700
[03/23 22:45:45   5400s] <CMD> zoomBox -1533.30700 -514.70400 1976.86600 1318.87700
[03/23 22:45:45   5400s] <CMD> zoomBox -907.52700 -285.91800 1248.15900 840.13100
[03/23 22:48:41   5418s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Mar 23 22:48:41 2023
  Total CPU time:     1:31:05
  Total real time:    0:46:03
  Peak memory (main): 3548.68MB

[03/23 22:48:41   5418s] 
[03/23 22:48:41   5418s] *** Memory Usage v#1 (Current mem = 4982.691M, initial mem = 405.922M) ***
[03/23 22:48:41   5418s] 
[03/23 22:48:41   5418s] *** Summary of all messages that are not suppressed in this session:
[03/23 22:48:41   5418s] Severity  ID               Count  Summary                                  
[03/23 22:48:41   5418s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 22:48:41   5418s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/23 22:48:41   5418s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/23 22:48:41   5418s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/23 22:48:41   5418s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 22:48:41   5418s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/23 22:48:41   5418s] WARNING   IMPESI-3106          1  Delay calculation extrapolated slew on m...
[03/23 22:48:41   5418s] WARNING   IMPESI-3025      15329  Delay calculation was forced to extrapol...
[03/23 22:48:41   5418s] WARNING   IMPPP-532            4  ViaGen Warning: The top layer and bottom...
[03/23 22:48:41   5418s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/23 22:48:41   5418s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[03/23 22:48:41   5418s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[03/23 22:48:41   5418s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[03/23 22:48:41   5418s] WARNING   IMPSR-4053           1  Option %s is obsolete and has been repla...
[03/23 22:48:41   5418s] WARNING   IMPSR-486            1  Ring/Stripe at (%.3f, %.3f) (%.3f, %.3f)...
[03/23 22:48:41   5418s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[03/23 22:48:41   5418s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[03/23 22:48:41   5418s] WARNING   IMPOPT-7293          7  Vt partitioning has found only one parti...
[03/23 22:48:41   5418s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[03/23 22:48:41   5418s] WARNING   IMPOPT-7155          1  Option %s in 'setOptMode' will be obsole...
[03/23 22:48:41   5418s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[03/23 22:48:41   5418s] WARNING   IMPCCOPT-2315        1  The command 'set_ccopt_effort' will be o...
[03/23 22:48:41   5418s] WARNING   IMPCCOPT-1059        6  Slackened off %s from %s to %s.          
[03/23 22:48:41   5418s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[03/23 22:48:41   5418s] WARNING   IMPTR-9998           2  The setTrialRouteMode command is obsolet...
[03/23 22:48:41   5418s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/23 22:48:41   5418s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/23 22:48:41   5418s] WARNING   IMPPSP-1003         72  Found use of '%s'. This will continue to...
[03/23 22:48:41   5418s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/23 22:48:41   5418s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/23 22:48:41   5418s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/23 22:48:41   5418s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/23 22:48:41   5418s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/23 22:48:41   5418s] *** Message Summary: 16525 warning(s), 0 error(s)
[03/23 22:48:41   5418s] 
[03/23 22:48:41   5418s] --- Ending "Innovus" (totcpu=1:30:18, real=0:46:00, mem=4982.7M) ---
