// Seed: 1105369284
module module_0 (
    output uwire id_0,
    output wire id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wire id_7,
    input uwire id_8
    , id_17,
    input wand id_9,
    input wor id_10,
    input uwire id_11,
    output tri id_12,
    input wand id_13,
    output wor id_14,
    input wire id_15
);
  always @(-1) if (-1) id_17 <= id_13 ? ~id_13 : -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd12
) (
    output logic id_0,
    input wand id_1,
    output supply1 id_2
);
  always @(posedge id_1 or posedge 1) id_0 <= 1;
  wor _id_4 = -1, id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1
  );
  parameter id_6 = -1;
  logic [(  id_4  ) : -1 'b0] id_7;
endmodule
