*******************************************************************

  Device    [ADC_LOGIC]

  Author    [guoxi]

  Abstract  [The Prim Device Of ADC]

  Revision History:

********************************************************************************/

prim
device ADC_LOGIC
{
    parameter
    (

    );
    port
    ( 
        input     CREG_00H[15:0],
        input     CREG_01H[15:0],
        input     CREG_02H[15:0],
        input     CREG_03H[15:0],
        input     CREG_04H[15:0],
        input     CLK,
        input     RSTN_LOGIC,
        input     GLOGEN,
        input     POR_N,
        input     CONVST,
        input     AD_DONE,
        input     AD_DAT[11:0],
        
        output   SEL_CLK,
        output   AD_DIV[3:0],
        output   AD_RSTN,
        output   AD_DO_OFFSET,
        output   AD_DO_GAIN,
        output   AD_OFFSET[1:0],
        output   LOGIC_DONE,
        output   AD_MODE_DIFF_EN,
        output   AD_MUX [1:0],
        output   AD_SELA[3:0],
        output   AD_SELB[3:0],
        output   AD_BIAS_PD,
        output   AD_CLK_EN,
        output   AD_FS_G [2:0],
        output   AD_VCM_G[2:0],
        output   AD_REF_SEL,
        output   AD_CREF_SEL,
        output   SREG_GAIN_14H[11:0],
        output   SREG_BIOFFSET_13H[11:0],
        output   SREG_SUOFFSET_12H[11:0],
        output   SREG_VDD33_15H[11:0],
        output   SREG_VDD11_16H[11:0],
        output   SREG_VDDM_17H[11:0],
        output   SREG_TEMP_18H[11:0],
        output   SREG_REV_05H[11:0],
        output   SREG_VAUX0_06H[11:0],
        output   SREG_VAUX1_07H[11:0],
        output   SREG_VAUX2_08H[11:0],
        output   SREG_VAUX3_09H[11:0],
        output   SREG_VAUX4_0AH[11:0],
        output   SREG_VAUX5_0BH[11:0],
        output   SREG_VAUX6_0CH[11:0],
        output   SREG_VAUX7_0DH[11:0],
        output   SREG_VAUX8_0EH[11:0],
        output   SREG_VAUX9_0FH[11:0],
        output   SREG_VA0_10H[11:0],
        output   SREG_VA1_11H[11:0]
    );
};


