#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Oct 24 14:03:12 2017
# Process ID: 13424
# Current directory: C:/Users/ongwk/Desktop/EE2020-Design-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12996 C:\Users\ongwk\Desktop\EE2020-Design-Project\audio_effects.xpr
# Log file: C:/Users/ongwk/Desktop/EE2020-Design-Project/vivado.log
# Journal file: C:/Users/ongwk/Desktop/EE2020-Design-Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 792.223 ; gain = 125.441
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 24 14:14:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714161A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 24 14:20:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Tue Oct 24 14:20:43 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714161A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 24 16:08:38 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Tue Oct 24 16:08:38 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 24 16:10:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Tue Oct 24 16:10:24 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183714161A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714161A
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714161A
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:28]
[Tue Oct 24 20:46:08 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 24 20:46:31 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Tue Oct 24 20:46:31 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 24 20:49:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Tue Oct 24 20:49:32 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714161A
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 24 21:00:06 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Tue Oct 24 21:00:06 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 24 21:02:14 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Tue Oct 24 21:02:14 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 24 21:02:34 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Tue Oct 24 21:02:34 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Tue Oct 24 23:44:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Tue Oct 24 23:45:28 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Tue Oct 24 23:46:11 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/melody_music.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/melody_music.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_music.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_music.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_sound.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_sound.v:1]
[Wed Oct 25 00:00:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 25 00:04:39 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Wed Oct 25 00:04:39 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 25 00:09:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Wed Oct 25 00:09:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 25 00:22:25 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Wed Oct 25 00:22:25 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714161A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 25 00:30:51 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Wed Oct 25 00:30:51 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Wed Oct 25 01:37:34 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 25 01:48:12 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
[Wed Oct 25 01:48:12 2017] Launched impl_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Wed Oct 25 01:52:16 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Wed Oct 25 12:05:45 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Wed Oct 25 12:10:35 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Wed Oct 25 15:47:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Wed Oct 25 15:49:53 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v" into library work [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:1]
[Wed Oct 25 16:28:20 2017] Launched synth_1...
Run output will be captured here: C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/runme.log
