// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/08/2024 13:02:22"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module de10nano_top (
	fpga_clk1_50,
	fpga_clk2_50,
	fpga_clk3_50,
	hdmi_i2c_scl,
	hdmi_i2c_sda,
	hdmi_i2s,
	hdmi_lrclk,
	hdmi_mclk,
	hdmi_sclk,
	hdmi_tx_clk,
	hdmi_tx_d,
	hdmi_tx_de,
	hdmi_tx_hs,
	hdmi_tx_int,
	hdmi_tx_vs,
	hps_ddr3_addr,
	hps_ddr3_ba,
	hps_ddr3_cas_n,
	hps_ddr3_ck_n,
	hps_ddr3_ck_p,
	hps_ddr3_cke,
	hps_ddr3_cs_n,
	hps_ddr3_dm,
	hps_ddr3_dq,
	hps_ddr3_dqs_n,
	hps_ddr3_dqs_p,
	hps_ddr3_odt,
	hps_ddr3_ras_n,
	hps_ddr3_reset_n,
	hps_ddr3_rzq,
	hps_ddr3_we_n,
	hps_enet_gtx_clk,
	hps_enet_int_n,
	hps_enet_mdc,
	hps_enet_mdio,
	hps_enet_rx_clk,
	hps_enet_rx_data,
	hps_enet_rx_dv,
	hps_enet_tx_data,
	hps_enet_tx_en,
	hps_i2c1_sclk,
	hps_i2c1_sdat,
	hps_key,
	hps_led,
	hps_sd_clk,
	hps_sd_cmd,
	hps_sd_data,
	hps_uart_rx,
	hps_uart_tx,
	hps_conv_usb_n,
	hps_usb_clkout,
	hps_usb_data,
	hps_usb_dir,
	hps_usb_nxt,
	hps_usb_stp,
	hps_gsensor_int,
	hps_i2c0_sclk,
	hps_i2c0_sdat,
	hps_ltc_gpio,
	hps_spim_clk,
	hps_spim_miso,
	hps_spim_mosi,
	hps_spim_ss,
	push_button_n,
	sw,
	led,
	gpio_0,
	gpio_1,
	arduino_io,
	arduino_reset_n,
	adc_convst,
	adc_sck,
	adc_sdi,
	adc_sdo);
input 	fpga_clk1_50;
input 	fpga_clk2_50;
input 	fpga_clk3_50;
inout 	hdmi_i2c_scl;
inout 	hdmi_i2c_sda;
inout 	hdmi_i2s;
inout 	hdmi_lrclk;
inout 	hdmi_mclk;
inout 	hdmi_sclk;
output 	hdmi_tx_clk;
output 	[23:0] hdmi_tx_d;
output 	hdmi_tx_de;
output 	hdmi_tx_hs;
input 	hdmi_tx_int;
output 	hdmi_tx_vs;
output 	[14:0] hps_ddr3_addr;
output 	[2:0] hps_ddr3_ba;
output 	hps_ddr3_cas_n;
output 	hps_ddr3_ck_n;
output 	hps_ddr3_ck_p;
output 	hps_ddr3_cke;
output 	hps_ddr3_cs_n;
output 	[3:0] hps_ddr3_dm;
inout 	[31:0] hps_ddr3_dq;
inout 	[3:0] hps_ddr3_dqs_n;
inout 	[3:0] hps_ddr3_dqs_p;
output 	hps_ddr3_odt;
output 	hps_ddr3_ras_n;
output 	hps_ddr3_reset_n;
input 	hps_ddr3_rzq;
output 	hps_ddr3_we_n;
output 	hps_enet_gtx_clk;
inout 	hps_enet_int_n;
output 	hps_enet_mdc;
inout 	hps_enet_mdio;
input 	hps_enet_rx_clk;
input 	[3:0] hps_enet_rx_data;
input 	hps_enet_rx_dv;
output 	[3:0] hps_enet_tx_data;
output 	hps_enet_tx_en;
inout 	hps_i2c1_sclk;
inout 	hps_i2c1_sdat;
inout 	hps_key;
inout 	hps_led;
output 	hps_sd_clk;
inout 	hps_sd_cmd;
inout 	[3:0] hps_sd_data;
input 	hps_uart_rx;
output 	hps_uart_tx;
inout 	hps_conv_usb_n;
input 	hps_usb_clkout;
inout 	[7:0] hps_usb_data;
input 	hps_usb_dir;
input 	hps_usb_nxt;
output 	hps_usb_stp;
inout 	hps_gsensor_int;
inout 	hps_i2c0_sclk;
inout 	hps_i2c0_sdat;
inout 	hps_ltc_gpio;
output 	hps_spim_clk;
input 	hps_spim_miso;
output 	hps_spim_mosi;
inout 	hps_spim_ss;
input 	[1:0] push_button_n;
input 	[3:0] sw;
output 	[7:0] led;
inout 	[35:0] gpio_0;
inout 	[35:0] gpio_1;
inout 	[15:0] arduino_io;
inout 	arduino_reset_n;
output 	adc_convst;
output 	adc_sck;
output 	adc_sdi;
input 	adc_sdo;

// Design Ports Information
// fpga_clk2_50	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fpga_clk3_50	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hdmi_tx_clk	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[0]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[1]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[2]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[3]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[5]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[7]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[8]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[10]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[11]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[12]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[13]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[14]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[15]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[16]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[17]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[18]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[19]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[20]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[21]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[22]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_d[23]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_de	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_hs	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_tx_int	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hdmi_tx_vs	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hps_ddr3_addr[0]	=>  Location: PIN_C28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[1]	=>  Location: PIN_B28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[2]	=>  Location: PIN_E26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[3]	=>  Location: PIN_D26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[4]	=>  Location: PIN_J21,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[5]	=>  Location: PIN_J20,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[6]	=>  Location: PIN_C26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[7]	=>  Location: PIN_B26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[8]	=>  Location: PIN_F26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[9]	=>  Location: PIN_F25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[10]	=>  Location: PIN_A24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[11]	=>  Location: PIN_B24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[12]	=>  Location: PIN_D24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[13]	=>  Location: PIN_C24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_addr[14]	=>  Location: PIN_G23,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_ba[0]	=>  Location: PIN_A27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_ba[1]	=>  Location: PIN_H25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_ba[2]	=>  Location: PIN_G25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_cas_n	=>  Location: PIN_A26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_ck_n	=>  Location: PIN_N20,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_ddr3_ck_p	=>  Location: PIN_N21,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_ddr3_cke	=>  Location: PIN_L28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_cs_n	=>  Location: PIN_L21,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_dm[0]	=>  Location: PIN_G28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dm[1]	=>  Location: PIN_P28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dm[2]	=>  Location: PIN_W28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dm[3]	=>  Location: PIN_AB28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_odt	=>  Location: PIN_D28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_ras_n	=>  Location: PIN_A25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_reset_n	=>  Location: PIN_V28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_ddr3_we_n	=>  Location: PIN_E25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_enet_gtx_clk	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_enet_mdc	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_enet_tx_data[0]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_enet_tx_data[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_enet_tx_data[2]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_enet_tx_data[3]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_enet_tx_en	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_sd_clk	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_uart_tx	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_usb_stp	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_spim_clk	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_spim_mosi	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[1]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[2]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[3]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[4]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[5]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[7]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// adc_convst	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// adc_sck	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// adc_sdi	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// adc_sdo	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hdmi_i2c_scl	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_i2c_sda	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_i2s	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_lrclk	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_mclk	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hdmi_sclk	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[0]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[2]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[3]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[4]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[5]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[6]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[7]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[8]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[9]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[10]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[11]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[12]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[13]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[14]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[15]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[16]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[17]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[18]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[19]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[20]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[21]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[22]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[23]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[24]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[25]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[26]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[27]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[28]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[29]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[30]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[31]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[32]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[33]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[34]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[35]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[0]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[1]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[2]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[3]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[4]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[5]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[6]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[7]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[8]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[9]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[10]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[11]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[12]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[13]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[14]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[15]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[16]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[17]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[18]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[19]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[20]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[21]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[22]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[23]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[24]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[25]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[26]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[27]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[28]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[29]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[30]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[31]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[32]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[33]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[34]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[35]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[0]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[1]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[3]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[4]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[5]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[6]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[7]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[8]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[10]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[11]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[12]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[13]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[14]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[15]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_reset_n	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hps_ddr3_dq[0]	=>  Location: PIN_J25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[1]	=>  Location: PIN_J24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[2]	=>  Location: PIN_E28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[3]	=>  Location: PIN_D27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[4]	=>  Location: PIN_J26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[5]	=>  Location: PIN_K26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[6]	=>  Location: PIN_G27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[7]	=>  Location: PIN_F28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[8]	=>  Location: PIN_K25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[9]	=>  Location: PIN_L25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[10]	=>  Location: PIN_J27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[11]	=>  Location: PIN_J28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[12]	=>  Location: PIN_M27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[13]	=>  Location: PIN_M26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[14]	=>  Location: PIN_M28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[15]	=>  Location: PIN_N28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[16]	=>  Location: PIN_N24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[17]	=>  Location: PIN_N25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[18]	=>  Location: PIN_T28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[19]	=>  Location: PIN_U28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[20]	=>  Location: PIN_N26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[21]	=>  Location: PIN_N27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[22]	=>  Location: PIN_R27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[23]	=>  Location: PIN_V27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[24]	=>  Location: PIN_R26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[25]	=>  Location: PIN_R25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[26]	=>  Location: PIN_AA28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[27]	=>  Location: PIN_W26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[28]	=>  Location: PIN_R24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[29]	=>  Location: PIN_T24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[30]	=>  Location: PIN_Y27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dq[31]	=>  Location: PIN_AA27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_ddr3_dqs_n[0]	=>  Location: PIN_R16,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_ddr3_dqs_n[1]	=>  Location: PIN_R18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_ddr3_dqs_n[2]	=>  Location: PIN_T18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_ddr3_dqs_n[3]	=>  Location: PIN_T20,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_ddr3_dqs_p[0]	=>  Location: PIN_R17,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_ddr3_dqs_p[1]	=>  Location: PIN_R19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_ddr3_dqs_p[2]	=>  Location: PIN_T19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_ddr3_dqs_p[3]	=>  Location: PIN_U19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_enet_int_n	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_enet_mdio	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_i2c1_sclk	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_i2c1_sdat	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_key	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_led	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_sd_cmd	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_sd_data[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_sd_data[1]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_sd_data[2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_sd_data[3]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_conv_usb_n	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_usb_data[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_usb_data[1]	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_usb_data[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_usb_data[3]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_usb_data[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_usb_data[5]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_usb_data[6]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_usb_data[7]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_gsensor_int	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_i2c0_sclk	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_i2c0_sdat	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_ltc_gpio	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hps_spim_ss	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sw[0]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[1]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[3]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_enet_rx_data[0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_enet_rx_data[1]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_enet_rx_data[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_enet_rx_data[3]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_enet_rx_clk	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_enet_rx_dv	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_spim_miso	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_uart_rx	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_usb_clkout	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_usb_dir	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_usb_nxt	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hps_ddr3_rzq	=>  Location: PIN_D25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// fpga_clk1_50	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// push_button_n[1]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// push_button_n[0]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \u0|hps|fpga_interfaces|debug_apb~O_P_ADDR_31 ;
wire \u0|hps|fpga_interfaces|tpiu~trace_data ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA1 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA2 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA3 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA4 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA5 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA6 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA7 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA8 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA9 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA10 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA11 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA12 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA13 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA14 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA15 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA16 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA17 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA18 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA19 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA20 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA21 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA22 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA23 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA24 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA25 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA26 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA27 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA28 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA29 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA30 ;
wire \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA31 ;
wire \u0|hps|fpga_interfaces|boot_from_fpga~fake_dout ;
wire \u0|hps|fpga_interfaces|fpga2hps~arready ;
wire \u0|hps|fpga_interfaces|hps2fpga~araddr ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR1 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR2 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR3 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR4 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR5 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR6 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR7 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR8 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR9 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR10 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR11 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR12 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR13 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR14 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR15 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR16 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR17 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR18 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR19 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR20 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR21 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR22 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR23 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR24 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR25 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR26 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR27 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR28 ;
wire \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR29 ;
wire \u0|hps|fpga_interfaces|f2sdram~O_BONDING_OUT_10 ;
wire \u0|hps|fpga_interfaces|f2sdram~O_BONDING_OUT_11 ;
wire \u0|hps|fpga_interfaces|f2sdram~O_BONDING_OUT_12 ;
wire \u0|hps|fpga_interfaces|f2sdram~O_BONDING_OUT_13 ;
wire \u0|hps|fpga_interfaces|clocks_resets~h2f_cold_rst_n ;
wire \u0|hps|hps_io|border|sdio_inst~O_SDMMC_PWR_EN ;
wire \u0|hps|hps_io|border|uart0_inst~UARTRTSN ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I0 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I1 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I2 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I3 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I4 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I5 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I6 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I7 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I8 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I9 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I10 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I11 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I12 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I13 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I14 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I15 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I16 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I17 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I18 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I19 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I20 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I21 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I22 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I23 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I24 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I25 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I26 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I27 ;
wire \u0|hps|hps_io|border|gpio_inst~LOANIO0_I28 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \fpga_clk2_50~input_o ;
wire \fpga_clk3_50~input_o ;
wire \hdmi_tx_int~input_o ;
wire \adc_sdo~input_o ;
wire \hdmi_i2c_scl~input_o ;
wire \hdmi_i2c_sda~input_o ;
wire \hdmi_i2s~input_o ;
wire \hdmi_lrclk~input_o ;
wire \hdmi_mclk~input_o ;
wire \hdmi_sclk~input_o ;
wire \gpio_0[0]~input_o ;
wire \gpio_0[1]~input_o ;
wire \gpio_0[2]~input_o ;
wire \gpio_0[3]~input_o ;
wire \gpio_0[4]~input_o ;
wire \gpio_0[5]~input_o ;
wire \gpio_0[6]~input_o ;
wire \gpio_0[7]~input_o ;
wire \gpio_0[8]~input_o ;
wire \gpio_0[9]~input_o ;
wire \gpio_0[10]~input_o ;
wire \gpio_0[11]~input_o ;
wire \gpio_0[12]~input_o ;
wire \gpio_0[13]~input_o ;
wire \gpio_0[14]~input_o ;
wire \gpio_0[15]~input_o ;
wire \gpio_0[16]~input_o ;
wire \gpio_0[17]~input_o ;
wire \gpio_0[18]~input_o ;
wire \gpio_0[19]~input_o ;
wire \gpio_0[20]~input_o ;
wire \gpio_0[21]~input_o ;
wire \gpio_0[22]~input_o ;
wire \gpio_0[23]~input_o ;
wire \gpio_0[24]~input_o ;
wire \gpio_0[25]~input_o ;
wire \gpio_0[26]~input_o ;
wire \gpio_0[27]~input_o ;
wire \gpio_0[28]~input_o ;
wire \gpio_0[29]~input_o ;
wire \gpio_0[30]~input_o ;
wire \gpio_0[31]~input_o ;
wire \gpio_0[32]~input_o ;
wire \gpio_0[33]~input_o ;
wire \gpio_0[34]~input_o ;
wire \gpio_0[35]~input_o ;
wire \gpio_1[0]~input_o ;
wire \gpio_1[1]~input_o ;
wire \gpio_1[2]~input_o ;
wire \gpio_1[3]~input_o ;
wire \gpio_1[4]~input_o ;
wire \gpio_1[5]~input_o ;
wire \gpio_1[6]~input_o ;
wire \gpio_1[7]~input_o ;
wire \gpio_1[8]~input_o ;
wire \gpio_1[9]~input_o ;
wire \gpio_1[10]~input_o ;
wire \gpio_1[11]~input_o ;
wire \gpio_1[12]~input_o ;
wire \gpio_1[13]~input_o ;
wire \gpio_1[14]~input_o ;
wire \gpio_1[15]~input_o ;
wire \gpio_1[16]~input_o ;
wire \gpio_1[17]~input_o ;
wire \gpio_1[18]~input_o ;
wire \gpio_1[19]~input_o ;
wire \gpio_1[20]~input_o ;
wire \gpio_1[21]~input_o ;
wire \gpio_1[22]~input_o ;
wire \gpio_1[23]~input_o ;
wire \gpio_1[24]~input_o ;
wire \gpio_1[25]~input_o ;
wire \gpio_1[26]~input_o ;
wire \gpio_1[27]~input_o ;
wire \gpio_1[28]~input_o ;
wire \gpio_1[29]~input_o ;
wire \gpio_1[30]~input_o ;
wire \gpio_1[31]~input_o ;
wire \gpio_1[32]~input_o ;
wire \gpio_1[33]~input_o ;
wire \gpio_1[34]~input_o ;
wire \gpio_1[35]~input_o ;
wire \arduino_io[0]~input_o ;
wire \arduino_io[1]~input_o ;
wire \arduino_io[2]~input_o ;
wire \arduino_io[3]~input_o ;
wire \arduino_io[4]~input_o ;
wire \arduino_io[5]~input_o ;
wire \arduino_io[6]~input_o ;
wire \arduino_io[7]~input_o ;
wire \arduino_io[8]~input_o ;
wire \arduino_io[9]~input_o ;
wire \arduino_io[10]~input_o ;
wire \arduino_io[11]~input_o ;
wire \arduino_io[12]~input_o ;
wire \arduino_io[13]~input_o ;
wire \arduino_io[14]~input_o ;
wire \arduino_io[15]~input_o ;
wire \arduino_reset_n~input_o ;
wire \hps_spim_ss~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|pll|pll_write_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \hps_ddr3_rzq~input_o ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ;
wire \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ;
wire \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \hps_spim_miso~input_o ;
wire \hps_enet_rx_clk~input_o ;
wire \hps_enet_rx_dv~input_o ;
wire \u0|hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input_o ;
wire \hps_enet_rx_data[0]~input_o ;
wire \hps_enet_rx_data[1]~input_o ;
wire \hps_enet_rx_data[2]~input_o ;
wire \hps_enet_rx_data[3]~input_o ;
wire \u0|hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_sdio_inst_D0[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_sdio_inst_D1[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_sdio_inst_D2[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_sdio_inst_D3[0]~input_o ;
wire \hps_usb_clkout~input_o ;
wire \hps_usb_dir~input_o ;
wire \hps_usb_nxt~input_o ;
wire \u0|hps|hps_io|border|hps_io_usb1_inst_D0[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_usb1_inst_D1[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_usb1_inst_D2[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_usb1_inst_D3[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_usb1_inst_D4[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_usb1_inst_D5[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_usb1_inst_D6[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_usb1_inst_D7[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o ;
wire \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input_o ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ;
wire \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ;
wire \u0|hps|hps_io|border|emac1_inst~O_EMAC_CLK_TX ;
wire \u0|hps|hps_io|border|emac1_inst~O_EMAC_GMII_MDC ;
wire \u0|hps|hps_io|border|emac1_inst~emac_phy_txd ;
wire \u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TXD1 ;
wire \u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TXD2 ;
wire \u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TXD3 ;
wire \u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TX_OE ;
wire \u0|hps|hps_io|border|sdio_inst~sdmmc_cclk ;
wire \hps_uart_rx~input_o ;
wire \u0|hps|hps_io|border|uart0_inst~uart_txd ;
wire \u0|hps|hps_io|border|usb1_inst~usb_ulpi_stp ;
wire \u0|hps|hps_io|border|spim1_inst~O_SPI_MASTER_SCLK ;
wire \sw[0]~input_o ;
wire \fpga_clk1_50~input_o ;
wire \fpga_clk1_50~inputCLKENA0_outclk ;
wire \push_button_n[1]~input_o ;
wire \push_button_n[1]~inputCLKENA0_outclk ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~2 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~85_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~86 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~53_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~106 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~101_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~102 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~121_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~8_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~122 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~89_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[7]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~90 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~81_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~7_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~125_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~9_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~126 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~117_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~118 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~113_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[2]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~114 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~109_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~110 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~105_sumout ;
wire \push_button_n[0]~input_o ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|sync~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~82 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~77_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~6_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~78 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~25_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~26 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~73_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~74 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~21_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~22 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~17_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~18 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~69_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~70 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~13_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~14 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~9_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~10 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~5_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~6 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~65_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~66 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~61_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~62 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~49_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~50 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~45_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~46 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~57_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~58 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~41_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~42 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~37_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~38 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~33_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~34 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~29_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~30 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~97_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~98 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~93_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~94 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~1_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|prev_input~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|PULSEGEN~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~33_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~6 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~125_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~126 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~121_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~122 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~117_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~118 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~113_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~114 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~109_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~110 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~1_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[11]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[12]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[14]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~34 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~37_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[1]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~38 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~29_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[2]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~30 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~53_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~54 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~49_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[4]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~50 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~45_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~46 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~41_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~42 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~25_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[7]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~26 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~69_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~70 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~65_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~66 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~61_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~62 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~57_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~58 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~85_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~86 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~81_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~82 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~77_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~78 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~73_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~74 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~21_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~22 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~17_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~18 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~13_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~14 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~101_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~102 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~97_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~98 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~93_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~94 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~89_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~90 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~105_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~106 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~9_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~10 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~5_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][97]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][99]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]~q ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout ;
wire \u0|led_patterns_avalon_0|led_reg[7]~feeder_combout ;
wire \u0|led_patterns_avalon_0|led_reg[0]~0_combout ;
wire \u0|led_patterns_avalon_0|led_reg[0]~1_combout ;
wire \u0|led_patterns_avalon_0|base_period[7]~feeder_combout ;
wire \u0|led_patterns_avalon_0|base_period[0]~0_combout ;
wire \u0|led_patterns_avalon_0|Mux0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ;
wire \u0|led_patterns_avalon_0|base_period[6]~feeder_combout ;
wire \u0|led_patterns_avalon_0|Mux1~0_combout ;
wire \u0|led_patterns_avalon_0|avs_readdata[6]~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ;
wire \u0|led_patterns_avalon_0|Mux2~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ;
wire \u0|led_patterns_avalon_0|base_period[4]~feeder_combout ;
wire \u0|led_patterns_avalon_0|Mux3~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ;
wire \u0|led_patterns_avalon_0|Mux4~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ;
wire \u0|led_patterns_avalon_0|base_period[2]~1_combout ;
wire \u0|led_patterns_avalon_0|Mux5~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~14 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~10 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[72]~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[72]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[72]~10_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~14 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~10 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[72]~11_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[71]~15_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[71]~14_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[71]~16_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[70]~17_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[70]~18_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[71]~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[70]~19_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[70]~20_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~0_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~14 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~14 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[71]~13_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[72]~6_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~10 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~10 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ;
wire \u0|led_patterns_avalon_0|base_period[1]~feeder_combout ;
wire \u0|led_patterns_avalon_0|Mux6~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ;
wire \u0|led_patterns_avalon_0|Mux7~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][98]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][98]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][97]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][95]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]~q ;
wire \u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q ;
wire \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ;
wire \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2]~0_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~0_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~1_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~q ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~2_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~3_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~3_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~feeder_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][113]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][113]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][112]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][112]~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout ;
wire \u0|mm_interconnect_0|rsp_demux|src0_valid~combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|WideOr1~combout ;
wire \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|sink1_ready~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|sink1_ready~combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~0_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~6 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[73]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[73]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[73]~3_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~6 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[73]~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[73]~9_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~6 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~6 ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout ;
wire \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ;
wire \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ;
wire \u0|led_patterns_avalon_0|hps_led_control~0_combout ;
wire \u0|led_patterns_avalon_0|hps_led_control~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~7_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~_emulated_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ;
wire \sw[2]~input_o ;
wire \sw[1]~input_o ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~7_combout ;
wire \sw[3]~input_o ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s1~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[23]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~33_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~34 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~29_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[1]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~30 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~25_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[2]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~26 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~41_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~42 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~45_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[4]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~46 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~49_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~50 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~37_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~38 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~57_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[7]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~58 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~61_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~62 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~65_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[9]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~66 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~53_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[10]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~54 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~21_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[11]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~22 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~17_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[12]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~18 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~13_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~14 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~81_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~82 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~85_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~86 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~69_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~70 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~73_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~74 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~77_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~78 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~10 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~5_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~6 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~105_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~106 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~121_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[22]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~122 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~89_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~90 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~125_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~126 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~97_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~98 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~101_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~102 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~109_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~6_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~110 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~93_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~94 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~113_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~114 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~117_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~7_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[15]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[16]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[31]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~118 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~1_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[19]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~9_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l2~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l3~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l4~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l5~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~125_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~6 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~77_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~78 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~89_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~90 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~93_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~94 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~97_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~98 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~101_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~102 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~105_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~106 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~121_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~122 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~81_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[19]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~82 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~85_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~86 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~109_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~110 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~113_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~114 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~117_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[11]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[12]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~118 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~1_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~126 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~33_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~34 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~37_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~38 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~29_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~30 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~25_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~26 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~41_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~42 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~45_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~46 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~49_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~50 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~53_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~54 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~21_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~22 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~17_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[10]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~18 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~13_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~14 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~57_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~58 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~61_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~62 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~65_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~66 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~69_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~70 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~73_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~74 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~9_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[17]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~10 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~5_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s12~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s15~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s16~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s17~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s18~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s19~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s20~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s21~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s22~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s23~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s24~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s25~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s26~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s2~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s3~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s4~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s7~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s8~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s9~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s10~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~9_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s4~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s4~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~25_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~26 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~29_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~30 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~33_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~34 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~37_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~38 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~41_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~42 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~45_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~46 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~53_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~54 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~57_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~58 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~49_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~50 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~61_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~62 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~21_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~22 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~17_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~18 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~13_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~14 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~73_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~74 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~65_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~66 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~69_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~70 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~81_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~82 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~77_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~78 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~10 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~5_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~6 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~93_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~94 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~125_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~126 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~121_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~122 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~117_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~118 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~113_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~114 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~89_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~90 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~85_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~86 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~105_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~106 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~101_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~102 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~97_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~98 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~109_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[20]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~110 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~1_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[18]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~9_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~12_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s0~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~45_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~126 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~101_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[29]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~102 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~105_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~106 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~1_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~46 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~41_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[1]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~42 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~37_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[2]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~38 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~33_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~34 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~29_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[4]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~30 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~25_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~26 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~61_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~62 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~57_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[7]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~58 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~53_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~54 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~49_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[9]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~50 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~77_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[10]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~78 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~73_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[11]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~74 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~69_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[12]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~70 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~65_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~66 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~21_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[14]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~22 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~17_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~18 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~13_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~14 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~97_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~98 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~93_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[18]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~94 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~89_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~90 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~85_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~86 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~81_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~82 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~9_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~10 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~5_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~6 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~117_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~118 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~109_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~110 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~121_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~122 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~113_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~114 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~125_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~6_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[25]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[0]~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~11_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s2~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~29_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[31]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~114 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~1_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~30 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~33_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~34 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~37_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[2]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~38 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~25_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~26 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~41_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~42 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~45_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~46 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~49_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~50 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~53_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~54 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~69_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~70 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~65_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~66 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~61_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[10]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~62 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~57_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[11]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~58 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~21_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~22 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~17_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~18 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~13_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~14 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~77_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~78 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~73_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~74 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~89_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[17]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~90 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~85_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[18]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~86 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~81_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~82 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~9_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~10 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~5_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~6 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~105_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[22]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~106 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~101_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~102 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~97_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[24]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~98 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~109_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~110 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~93_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~94 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~125_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~126 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~121_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~122 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~117_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~118 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~113_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~6_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l2~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l3~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l4~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l5~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~10_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s3~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~6_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~_emulated_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~7_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~1_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~26_cout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~1_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~2 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~5_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~2 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~5_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~6 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~9_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~6 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~9_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~10 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~13_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[4]~feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~10 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~13_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~14 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~17_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[5]~feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~14 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~17_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~18 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~21_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[6]~feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~18 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~21_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~41_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~4_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[1]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[11]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~2_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~1_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14]~DUPLICATE_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~3_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~98 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~101_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~102 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~105_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~106 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~109_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~110 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~1_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~42 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~37_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~38 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~33_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~34 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~29_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~30 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~25_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~26 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~57_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~58 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~53_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~54 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~49_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~50 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~45_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~46 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~73_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~74 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~69_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~70 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~65_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~66 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~61_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~62 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~21_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~22 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~17_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~18 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~13_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~14 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~89_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~90 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~93_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~94 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~77_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~78 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~81_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~82 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~85_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~86 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~9_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~10 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~5_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~6 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~113_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~114 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~117_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~118 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~121_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~122 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~125_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~126 ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~97_sumout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~6_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0_q ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~0_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~feeder_combout ;
wire \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~q ;
wire \u0|hps|hps_io|border|spim1_inst~O_SPI_MASTER_SS_0_N ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [0:0] \u0|hps|fpga_interfaces|h2f_lw_AWVALID ;
wire [31:0] \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [0:0] \u0|hps|fpga_interfaces|h2f_rst_n ;
wire [31:0] \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [0:0] \u0|hps|fpga_interfaces|h2f_lw_WVALID ;
wire [6:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [0:0] \u0|hps|fpga_interfaces|h2f_lw_ARVALID ;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [0:0] \u0|hps|fpga_interfaces|h2f_lw_BREADY ;
wire [31:0] \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [0:0] \u0|hps|fpga_interfaces|h2f_lw_RREADY ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [20:0] \u0|hps|fpga_interfaces|h2f_lw_ARADDR ;
wire [31:0] \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [0:0] \u0|hps|fpga_interfaces|h2f_lw_WLAST ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [1:0] \u0|hps|fpga_interfaces|h2f_lw_ARBURST ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [11:0] \u0|hps|fpga_interfaces|h2f_lw_ARID ;
wire [6:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [3:0] \u0|hps|fpga_interfaces|h2f_lw_ARLEN ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [2:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [2:0] \u0|hps|fpga_interfaces|h2f_lw_ARSIZE ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [6:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [20:0] \u0|hps|fpga_interfaces|h2f_lw_AWADDR ;
wire [20:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg ;
wire [31:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [1:0] \u0|hps|fpga_interfaces|h2f_lw_AWBURST ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [1:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [11:0] \u0|hps|fpga_interfaces|h2f_lw_AWID ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks ;
wire [3:0] \u0|hps|fpga_interfaces|h2f_lw_AWLEN ;
wire [7:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter ;
wire [2:0] \u0|hps|fpga_interfaces|h2f_lw_AWSIZE ;
wire [31:0] \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [31:0] \u0|hps|fpga_interfaces|h2f_lw_WDATA ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [31:0] \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [3:0] \u0|hps|fpga_interfaces|h2f_lw_WSTRB ;
wire [31:0] \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [31:0] \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux|saved_grant ;
wire [7:0] \u0|led_patterns_avalon_0|led_reg ;
wire [6:0] \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt ;
wire [6:0] \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt ;
wire [1:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used ;
wire [3:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o ;
wire [111:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [20:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly ;
wire [0:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|pll|clk_out ;
wire [115:0] \u0|mm_interconnect_0|cmd_mux|src_payload ;
wire [45:0] \u0|hps|hps_io|border|intermediate ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [20:0] \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst ;
wire [6:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cas_n ;
wire [6:0] \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg ;
wire [15:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [111:0] \u0|mm_interconnect_0|cmd_mux|src_data ;
wire [6:0] \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [31:0] \u0|led_patterns_avalon_0|avs_readdata ;
wire [7:0] \u0|led_patterns_avalon_0|base_period ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [14:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [5:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire ;
wire [79:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat ;
wire [63:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address ;
wire [11:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n ;
wire [19:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout ;
wire [179:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout ;
wire [89:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe ;
wire [19:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct ;
wire [24:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_ras_n ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rst_n ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_we_n ;
wire [19:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_ba ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cke ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cs_n ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_odt ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en ;
wire [79:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire ;
wire [15:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire ;
wire [0:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable ;
wire [23:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [6:0] \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [15:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [23:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [15:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [23:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [15:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [23:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [23:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks ;

wire [31:0] \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus ;
wire [29:0] \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus ;
wire [3:0] \u0|hps|fpga_interfaces|f2sdram_BONDING_OUT_1_bus ;
wire [20:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus ;
wire [1:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus ;
wire [11:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus ;
wire [3:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus ;
wire [2:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus ;
wire [20:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus ;
wire [1:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus ;
wire [11:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus ;
wire [3:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus ;
wire [2:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus ;
wire [31:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_WDATA_bus ;
wire [3:0] \u0|hps|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus ;
wire [3:0] \u0|hps|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus ;
wire [7:0] \u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus ;
wire [7:0] \u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_O_bus ;
wire [7:0] \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus ;
wire [7:0] \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus ;
wire [28:0] \u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus ;
wire [28:0] \u0|hps|hps_io|border|gpio_inst_GPIO0_PORTA_OE_bus ;
wire [12:0] \u0|hps|hps_io|border|gpio_inst_GPIO2_PORTA_O_bus ;
wire [28:0] \u0|hps|hps_io|border|gpio_inst_GPIO0_PORTA_O_bus ;
wire [12:0] \u0|hps|hps_io|border|gpio_inst_GPIO2_PORTA_OE_bus ;
wire [28:0] \u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus ;
wire [28:0] \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [79:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus ;
wire [63:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus ;
wire [11:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus ;
wire [19:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus ;
wire [179:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus ;
wire [89:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus ;
wire [19:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus ;
wire [24:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus ;
wire [19:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus ;
wire [9:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus ;
wire [79:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus ;
wire [12:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus ;
wire [7:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus ;
wire [20:0] \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [6:0] \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus ;
wire [3:0] \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus ;
wire [15:0] \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ;
wire [15:0] \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ;
wire [15:0] \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ;
wire [15:0] \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ;

assign \u0|hps|fpga_interfaces|tpiu~trace_data  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [0];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA1  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [1];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA2  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [2];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA3  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [3];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA4  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [4];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA5  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [5];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA6  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [6];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA7  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [7];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA8  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [8];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA9  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [9];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA10  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [10];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA11  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [11];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA12  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [12];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA13  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [13];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA14  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [14];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA15  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [15];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA16  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [16];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA17  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [17];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA18  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [18];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA19  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [19];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA20  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [20];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA21  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [21];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA22  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [22];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA23  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [23];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA24  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [24];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA25  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [25];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA26  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [26];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA27  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [27];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA28  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [28];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA29  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [29];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA30  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [30];
assign \u0|hps|fpga_interfaces|tpiu~O_TRACE_DATA31  = \u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus [31];

assign \u0|hps|fpga_interfaces|hps2fpga~araddr  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [0];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR1  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [1];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR2  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [2];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR3  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [3];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR4  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [4];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR5  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [5];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR6  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [6];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR7  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [7];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR8  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [8];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR9  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [9];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR10  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [10];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR11  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [11];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR12  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [12];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR13  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [13];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR14  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [14];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR15  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [15];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR16  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [16];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR17  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [17];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR18  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [18];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR19  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [19];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR20  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [20];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR21  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [21];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR22  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [22];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR23  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [23];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR24  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [24];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR25  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [25];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR26  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [26];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR27  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [27];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR28  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [28];
assign \u0|hps|fpga_interfaces|hps2fpga~O_ARADDR29  = \u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus [29];

assign \u0|hps|fpga_interfaces|f2sdram~O_BONDING_OUT_10  = \u0|hps|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [0];
assign \u0|hps|fpga_interfaces|f2sdram~O_BONDING_OUT_11  = \u0|hps|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [1];
assign \u0|hps|fpga_interfaces|f2sdram~O_BONDING_OUT_12  = \u0|hps|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [2];
assign \u0|hps|fpga_interfaces|f2sdram~O_BONDING_OUT_13  = \u0|hps|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [3];

assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [1];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [2] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [2];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [3] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [3];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [4] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [4];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [5] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [5];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [6] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [6];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [7] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [7];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [8] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [8];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [9] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [9];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [10] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [10];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [11] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [11];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [12] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [12];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [13] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [13];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [14] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [14];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [15] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [15];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [16] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [16];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [17] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [17];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [18] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [18];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [19] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [19];
assign \u0|hps|fpga_interfaces|h2f_lw_ARADDR [20] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [20];

assign \u0|hps|fpga_interfaces|h2f_lw_ARBURST [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_ARBURST [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus [1];

assign \u0|hps|fpga_interfaces|h2f_lw_ARID [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_ARID [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [1];
assign \u0|hps|fpga_interfaces|h2f_lw_ARID [2] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [2];
assign \u0|hps|fpga_interfaces|h2f_lw_ARID [3] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [3];
assign \u0|hps|fpga_interfaces|h2f_lw_ARID [4] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [4];
assign \u0|hps|fpga_interfaces|h2f_lw_ARID [5] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [5];
assign \u0|hps|fpga_interfaces|h2f_lw_ARID [6] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [6];
assign \u0|hps|fpga_interfaces|h2f_lw_ARID [7] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [7];
assign \u0|hps|fpga_interfaces|h2f_lw_ARID [8] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [8];
assign \u0|hps|fpga_interfaces|h2f_lw_ARID [9] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [9];
assign \u0|hps|fpga_interfaces|h2f_lw_ARID [10] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [10];
assign \u0|hps|fpga_interfaces|h2f_lw_ARID [11] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus [11];

assign \u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [1];
assign \u0|hps|fpga_interfaces|h2f_lw_ARLEN [2] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [2];
assign \u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [3];

assign \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [1];
assign \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [2];

assign \u0|hps|fpga_interfaces|h2f_lw_AWADDR [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_AWADDR [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [1];
assign \u0|hps|fpga_interfaces|h2f_lw_AWADDR [2] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [2];
assign \u0|hps|fpga_interfaces|h2f_lw_AWADDR [3] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [3];

assign \u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus [1];

assign \u0|hps|fpga_interfaces|h2f_lw_AWID [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_AWID [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [1];
assign \u0|hps|fpga_interfaces|h2f_lw_AWID [2] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [2];
assign \u0|hps|fpga_interfaces|h2f_lw_AWID [3] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [3];
assign \u0|hps|fpga_interfaces|h2f_lw_AWID [4] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [4];
assign \u0|hps|fpga_interfaces|h2f_lw_AWID [5] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [5];
assign \u0|hps|fpga_interfaces|h2f_lw_AWID [6] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [6];
assign \u0|hps|fpga_interfaces|h2f_lw_AWID [7] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [7];
assign \u0|hps|fpga_interfaces|h2f_lw_AWID [8] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [8];
assign \u0|hps|fpga_interfaces|h2f_lw_AWID [9] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [9];
assign \u0|hps|fpga_interfaces|h2f_lw_AWID [10] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [10];
assign \u0|hps|fpga_interfaces|h2f_lw_AWID [11] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus [11];

assign \u0|hps|fpga_interfaces|h2f_lw_AWLEN [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_AWLEN [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [1];
assign \u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [2];
assign \u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [3];

assign \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [1];
assign \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [2];

assign \u0|hps|fpga_interfaces|h2f_lw_WDATA [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_WDATA [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [1];
assign \u0|hps|fpga_interfaces|h2f_lw_WDATA [2] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [2];
assign \u0|hps|fpga_interfaces|h2f_lw_WDATA [3] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [3];
assign \u0|hps|fpga_interfaces|h2f_lw_WDATA [4] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [4];
assign \u0|hps|fpga_interfaces|h2f_lw_WDATA [5] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [5];
assign \u0|hps|fpga_interfaces|h2f_lw_WDATA [6] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [6];
assign \u0|hps|fpga_interfaces|h2f_lw_WDATA [7] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [7];

assign \u0|hps|fpga_interfaces|h2f_lw_WSTRB [0] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [0];
assign \u0|hps|fpga_interfaces|h2f_lw_WSTRB [1] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [1];
assign \u0|hps|fpga_interfaces|h2f_lw_WSTRB [2] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [2];
assign \u0|hps|fpga_interfaces|h2f_lw_WSTRB [3] = \u0|hps|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [3];

assign \u0|hps|hps_io|border|emac1_inst~emac_phy_txd  = \u0|hps|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus [0];
assign \u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TXD1  = \u0|hps|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus [1];
assign \u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TXD2  = \u0|hps|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus [2];
assign \u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TXD3  = \u0|hps|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus [3];

assign \u0|hps|hps_io|border|intermediate [5] = \u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus [0];
assign \u0|hps|hps_io|border|intermediate [7] = \u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus [1];
assign \u0|hps|hps_io|border|intermediate [9] = \u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus [2];
assign \u0|hps|hps_io|border|intermediate [11] = \u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus [3];

assign \u0|hps|hps_io|border|intermediate [4] = \u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_O_bus [0];
assign \u0|hps|hps_io|border|intermediate [6] = \u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_O_bus [1];
assign \u0|hps|hps_io|border|intermediate [8] = \u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_O_bus [2];
assign \u0|hps|hps_io|border|intermediate [10] = \u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_O_bus [3];

assign \u0|hps|hps_io|border|intermediate [12] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [0];
assign \u0|hps|hps_io|border|intermediate [14] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [1];
assign \u0|hps|hps_io|border|intermediate [16] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [2];
assign \u0|hps|hps_io|border|intermediate [18] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [3];
assign \u0|hps|hps_io|border|intermediate [20] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [4];
assign \u0|hps|hps_io|border|intermediate [22] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [5];
assign \u0|hps|hps_io|border|intermediate [24] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [6];
assign \u0|hps|hps_io|border|intermediate [26] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus [7];

assign \u0|hps|hps_io|border|intermediate [13] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [0];
assign \u0|hps|hps_io|border|intermediate [15] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [1];
assign \u0|hps|hps_io|border|intermediate [17] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [2];
assign \u0|hps|hps_io|border|intermediate [19] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [3];
assign \u0|hps|hps_io|border|intermediate [21] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [4];
assign \u0|hps|hps_io|border|intermediate [23] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [5];
assign \u0|hps|hps_io|border|intermediate [25] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [6];
assign \u0|hps|hps_io|border|intermediate [27] = \u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus [7];

assign \u0|hps|hps_io|border|intermediate [36] = \u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus [6];
assign \u0|hps|hps_io|border|intermediate [38] = \u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus [11];
assign \u0|hps|hps_io|border|intermediate [40] = \u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus [24];
assign \u0|hps|hps_io|border|intermediate [42] = \u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus [25];

assign \u0|hps|hps_io|border|intermediate [35] = \u0|hps|hps_io|border|gpio_inst_GPIO0_PORTA_OE_bus [9];

assign \u0|hps|hps_io|border|intermediate [44] = \u0|hps|hps_io|border|gpio_inst_GPIO2_PORTA_O_bus [3];

assign \u0|hps|hps_io|border|intermediate [34] = \u0|hps|hps_io|border|gpio_inst_GPIO0_PORTA_O_bus [9];

assign \u0|hps|hps_io|border|intermediate [45] = \u0|hps|hps_io|border|gpio_inst_GPIO2_PORTA_OE_bus [3];

assign \u0|hps|hps_io|border|intermediate [37] = \u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus [6];
assign \u0|hps|hps_io|border|intermediate [39] = \u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus [11];
assign \u0|hps|hps_io|border|intermediate [41] = \u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus [24];
assign \u0|hps|hps_io|border|intermediate [43] = \u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus [25];

assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I0  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [0];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I1  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [1];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I2  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [2];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I3  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [3];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I4  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [4];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I5  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [5];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I6  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [6];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I7  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [7];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I8  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [8];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I9  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [9];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I10  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [10];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I11  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [11];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I12  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [12];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I13  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [13];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I14  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [14];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I15  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [15];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I16  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [16];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I17  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [17];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I18  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [18];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I19  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [19];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I20  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [20];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I21  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [21];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I22  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [22];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I23  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [23];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I24  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [24];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I25  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [25];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I26  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [26];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I27  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [27];
assign \u0|hps|hps_io|border|gpio_inst~LOANIO0_I28  = \u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus [28];

assign \u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk  = \u0|hps|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|pll|pll_write_clk  = \u0|hps|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|pll|clk_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|pll|clk_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [11];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [12];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [13];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [14];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [15];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [16] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [16];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [17] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [17];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [18] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [18];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [19] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [19];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [20] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [20];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [21] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [21];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [22] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [22];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [23] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [23];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [24] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [24];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [25] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [25];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [26] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [26];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [27] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [27];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [28] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [28];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [29] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [29];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [30] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [30];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [31] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [31];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [32] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [32];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [33] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [33];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [34] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [34];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [35] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [35];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [36] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [36];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [37] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [37];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [38] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [38];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [39] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [39];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [40] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [40];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [41] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [41];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [42] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [42];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [43] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [43];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [44] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [44];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [45] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [45];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [46] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [46];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [47] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [47];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [48] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [48];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [49] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [49];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [50] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [50];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [51] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [51];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [52] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [52];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [53] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [53];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [54] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [54];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [55] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [55];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [56] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [56];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [57] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [57];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [58] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [58];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [59] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [59];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [60] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [60];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [61] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [61];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [62] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [62];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [63] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [63];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [64] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [64];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [65] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [65];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [66] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [66];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [67] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [67];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [68] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [68];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [69] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [69];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [70] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [70];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [71] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [71];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [72] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [72];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [73] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [73];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [74] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [74];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [75] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [75];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [76] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [76];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [77] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [77];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [78] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [78];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [79] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [79];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [11];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [12];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [13];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [14];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [15];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [16] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [16];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [17] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [17];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [18] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [18];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [19] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [19];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [20] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [20];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [21] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [21];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [22] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [22];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [23] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [23];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [24] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [24];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [25] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [25];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [26] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [26];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [27] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [27];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [28] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [28];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [29] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [29];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [30] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [30];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [31] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [31];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [32] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [32];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [33] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [33];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [34] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [34];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [35] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [35];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [36] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [36];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [37] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [37];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [38] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [38];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [39] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [39];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [40] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [40];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [41] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [41];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [42] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [42];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [43] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [43];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [44] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [44];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [45] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [45];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [46] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [46];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [47] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [47];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [48] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [48];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [49] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [49];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [50] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [50];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [51] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [51];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [52] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [52];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [53] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [53];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [54] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [54];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [55] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [55];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [56] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [56];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [57] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [57];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [58] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [58];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [59] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [59];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [11];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [11];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [12];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [13];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [14];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [15];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [11];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [12];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [13];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [14];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [15];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [16] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [16];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [17] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [17];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [18] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [18];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [19] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [19];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [20] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [20];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [21] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [21];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [22] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [22];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [23] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [23];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [24] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [24];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [25] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [25];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [26] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [26];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [27] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [27];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [28] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [28];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [29] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [29];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [30] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [30];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [31] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [31];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [36] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [36];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [37] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [37];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [38] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [38];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [39] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [39];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [40] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [40];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [41] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [41];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [42] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [42];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [43] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [43];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [44] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [44];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [45] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [45];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [46] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [46];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [47] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [47];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [48] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [48];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [49] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [49];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [50] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [50];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [51] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [51];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [52] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [52];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [53] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [53];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [54] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [54];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [55] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [55];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [56] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [56];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [57] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [57];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [58] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [58];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [59] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [59];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [60] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [60];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [61] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [61];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [62] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [62];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [63] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [63];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [64] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [64];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [65] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [65];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [66] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [66];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [67] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [67];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [72] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [72];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [73] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [73];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [74] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [74];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [75] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [75];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [76] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [76];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [77] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [77];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [78] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [78];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [79] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [79];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [80] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [80];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [81] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [81];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [82] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [82];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [83] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [83];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [84] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [84];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [85] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [85];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [86] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [86];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [87] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [87];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [88] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [88];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [89] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [89];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [90] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [90];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [91] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [91];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [92] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [92];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [93] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [93];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [94] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [94];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [95] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [95];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [96] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [96];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [97] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [97];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [98] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [98];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [99] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [99];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [100] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [100];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [101] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [101];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [102] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [102];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [103] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [103];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [108] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [108];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [109] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [109];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [110] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [110];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [111] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [111];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [112] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [112];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [113] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [113];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [114] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [114];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [115] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [115];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [116] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [116];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [117] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [117];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [118] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [118];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [119] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [119];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [120] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [120];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [121] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [121];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [122] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [122];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [123] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [123];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [124] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [124];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [125] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [125];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [126] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [126];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [127] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [127];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [128] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [128];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [129] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [129];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [130] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [130];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [131] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [131];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [132] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [132];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [133] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [133];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [134] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [134];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [135] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [135];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [136] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [136];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [137] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [137];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [138] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [138];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [139] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [139];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [11];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [12];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [13];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [14];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [15];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [18] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [18];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [19] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [19];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [20] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [20];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [21] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [21];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [22] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [22];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [23] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [23];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [24] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [24];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [25] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [25];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [26] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [26];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [27] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [27];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [28] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [28];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [29] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [29];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [30] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [30];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [31] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [31];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [32] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [32];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [33] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [33];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [36] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [36];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [37] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [37];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [38] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [38];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [39] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [39];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [40] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [40];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [41] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [41];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [42] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [42];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [43] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [43];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [44] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [44];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [45] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [45];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [46] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [46];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [47] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [47];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [48] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [48];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [49] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [49];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [50] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [50];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [51] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [51];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [54] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [54];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [55] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [55];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [56] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [56];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [57] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [57];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [58] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [58];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [59] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [59];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [60] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [60];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [61] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [61];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [62] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [62];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [63] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [63];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [64] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [64];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [65] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [65];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [66] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [66];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [67] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [67];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [68] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [68];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [69] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [69];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [11];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [12];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [13];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [14];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [15];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [7];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [7];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [7];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [7];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [11];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [12];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [13];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [14];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [15];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [16] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [16];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [17] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [17];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [18] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [18];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [19] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [19];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [7];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [5] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [6] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [7] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [8] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [9] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [10] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [11] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [11];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [12] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [12];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [13] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [13];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [14] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [14];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [15] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [15];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [16] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [16];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [17] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [17];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [18] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [18];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [19] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [19];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_ba [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_ba [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_ba [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cke [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cke [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cs_n [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cs_n [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [5] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [6] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [7] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [8] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [9] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [9];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_odt [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_odt [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [5] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [6] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [7] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [8] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [9] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [10] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [11] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [11];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [12] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [12];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [13] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [13];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [14] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [14];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [15] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [15];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [16] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [16];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [17] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [17];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [18] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [18];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [19] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [19];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [20] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [20];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [21] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [21];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [22] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [22];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [23] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [23];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [24] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [24];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [25] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [25];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [26] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [26];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [27] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [27];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [28] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [28];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [29] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [29];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [30] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [30];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [31] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [31];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [32] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [32];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [33] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [33];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [34] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [34];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [35] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [35];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [36] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [36];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [37] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [37];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [38] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [38];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [39] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [39];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [40] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [40];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [41] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [41];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [42] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [42];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [43] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [43];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [44] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [44];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [45] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [45];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [46] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [46];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [47] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [47];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [48] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [48];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [49] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [49];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [50] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [50];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [51] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [51];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [52] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [52];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [53] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [53];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [54] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [54];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [55] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [55];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [56] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [56];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [57] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [57];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [58] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [58];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [59] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [59];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [60] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [60];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [61] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [61];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [62] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [62];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [63] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [63];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [64] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [64];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [65] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [65];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [66] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [66];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [67] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [67];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [68] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [68];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [69] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [69];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [70] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [70];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [71] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [71];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [72] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [72];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [73] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [73];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [74] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [74];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [75] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [75];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [76] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [76];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [77] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [77];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [78] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [78];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [79] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [79];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [5] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [6] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [7] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [7];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [5] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [6] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [7] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [8] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [9] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [10] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [11] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [11];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [12] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [12];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [5] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [6] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [7] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [7];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus [0];

assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [0] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [1] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [2] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [3] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [4] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [5] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [6] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [6];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [7] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [7];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [8] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [8];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [9] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [9];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [10] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [10];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [11] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [11];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [12] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [12];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [13] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [13];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [14] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [14];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [15] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [15];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [16] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [16];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [17] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [17];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [18] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [18];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [19] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [19];
assign \u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [20] = \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [20];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0] = \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1] = \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2] = \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3] = \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4] = \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [4];
assign \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5] = \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [5];
assign \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6] = \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [6];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [3];

assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [0];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [1];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [2];
assign \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3] = \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [3];

assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [0];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [1];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [2];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [3];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [4];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [5];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [6];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [7];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [8];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [9];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [10];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [11];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [12];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [13];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [14];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15  = \hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [15];

assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [0];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [1];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [2];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [3];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [4];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [5];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [6];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [7];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [8];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [9];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [10];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [11];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [12];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [13];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [14];
assign \hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15  = \hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [15];

assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [0];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [1];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [2];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [3];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [4];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [5];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [6];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [7];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [8];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [9];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [10];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [11];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [12];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [13];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [14];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15  = \hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [15];

assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [0];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [1];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [2];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [3];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [4];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [5];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [6];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [7];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [8];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [9];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [10];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [11];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [12];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [13];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [14];
assign \hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15  = \hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [15];

// Location: IOOBUF_X89_Y42_N79
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dm[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y49_N79
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dm[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y56_N79
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dm[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y63_N79
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dm[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar [0]),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout [0]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_ck_n),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o [0]),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout [0]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_ck_p),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N3
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_spim1_inst_MOSI[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [28]),
	.oe(\u0|hps|hps_io|border|intermediate [29]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_spim_mosi),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_spim1_inst_MOSI[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_spim1_inst_MOSI[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_spim1_inst_MOSI[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \hdmi_tx_clk~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_clk),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_clk~output .bus_hold = "false";
defparam \hdmi_tx_clk~output .open_drain_output = "false";
defparam \hdmi_tx_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \hdmi_tx_d[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[0]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[0]~output .bus_hold = "false";
defparam \hdmi_tx_d[0]~output .open_drain_output = "false";
defparam \hdmi_tx_d[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \hdmi_tx_d[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[1]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[1]~output .bus_hold = "false";
defparam \hdmi_tx_d[1]~output .open_drain_output = "false";
defparam \hdmi_tx_d[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \hdmi_tx_d[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[2]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[2]~output .bus_hold = "false";
defparam \hdmi_tx_d[2]~output .open_drain_output = "false";
defparam \hdmi_tx_d[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \hdmi_tx_d[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[3]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[3]~output .bus_hold = "false";
defparam \hdmi_tx_d[3]~output .open_drain_output = "false";
defparam \hdmi_tx_d[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \hdmi_tx_d[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[4]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[4]~output .bus_hold = "false";
defparam \hdmi_tx_d[4]~output .open_drain_output = "false";
defparam \hdmi_tx_d[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \hdmi_tx_d[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[5]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[5]~output .bus_hold = "false";
defparam \hdmi_tx_d[5]~output .open_drain_output = "false";
defparam \hdmi_tx_d[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \hdmi_tx_d[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[6]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[6]~output .bus_hold = "false";
defparam \hdmi_tx_d[6]~output .open_drain_output = "false";
defparam \hdmi_tx_d[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \hdmi_tx_d[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[7]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[7]~output .bus_hold = "false";
defparam \hdmi_tx_d[7]~output .open_drain_output = "false";
defparam \hdmi_tx_d[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \hdmi_tx_d[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[8]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[8]~output .bus_hold = "false";
defparam \hdmi_tx_d[8]~output .open_drain_output = "false";
defparam \hdmi_tx_d[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \hdmi_tx_d[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[9]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[9]~output .bus_hold = "false";
defparam \hdmi_tx_d[9]~output .open_drain_output = "false";
defparam \hdmi_tx_d[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \hdmi_tx_d[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[10]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[10]~output .bus_hold = "false";
defparam \hdmi_tx_d[10]~output .open_drain_output = "false";
defparam \hdmi_tx_d[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \hdmi_tx_d[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[11]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[11]~output .bus_hold = "false";
defparam \hdmi_tx_d[11]~output .open_drain_output = "false";
defparam \hdmi_tx_d[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \hdmi_tx_d[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[12]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[12]~output .bus_hold = "false";
defparam \hdmi_tx_d[12]~output .open_drain_output = "false";
defparam \hdmi_tx_d[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \hdmi_tx_d[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[13]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[13]~output .bus_hold = "false";
defparam \hdmi_tx_d[13]~output .open_drain_output = "false";
defparam \hdmi_tx_d[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \hdmi_tx_d[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[14]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[14]~output .bus_hold = "false";
defparam \hdmi_tx_d[14]~output .open_drain_output = "false";
defparam \hdmi_tx_d[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \hdmi_tx_d[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[15]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[15]~output .bus_hold = "false";
defparam \hdmi_tx_d[15]~output .open_drain_output = "false";
defparam \hdmi_tx_d[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \hdmi_tx_d[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[16]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[16]~output .bus_hold = "false";
defparam \hdmi_tx_d[16]~output .open_drain_output = "false";
defparam \hdmi_tx_d[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \hdmi_tx_d[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[17]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[17]~output .bus_hold = "false";
defparam \hdmi_tx_d[17]~output .open_drain_output = "false";
defparam \hdmi_tx_d[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \hdmi_tx_d[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[18]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[18]~output .bus_hold = "false";
defparam \hdmi_tx_d[18]~output .open_drain_output = "false";
defparam \hdmi_tx_d[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \hdmi_tx_d[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[19]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[19]~output .bus_hold = "false";
defparam \hdmi_tx_d[19]~output .open_drain_output = "false";
defparam \hdmi_tx_d[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \hdmi_tx_d[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[20]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[20]~output .bus_hold = "false";
defparam \hdmi_tx_d[20]~output .open_drain_output = "false";
defparam \hdmi_tx_d[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \hdmi_tx_d[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[21]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[21]~output .bus_hold = "false";
defparam \hdmi_tx_d[21]~output .open_drain_output = "false";
defparam \hdmi_tx_d[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \hdmi_tx_d[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[22]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[22]~output .bus_hold = "false";
defparam \hdmi_tx_d[22]~output .open_drain_output = "false";
defparam \hdmi_tx_d[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \hdmi_tx_d[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_d[23]),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_d[23]~output .bus_hold = "false";
defparam \hdmi_tx_d[23]~output .open_drain_output = "false";
defparam \hdmi_tx_d[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \hdmi_tx_de~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_de),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_de~output .bus_hold = "false";
defparam \hdmi_tx_de~output .open_drain_output = "false";
defparam \hdmi_tx_de~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \hdmi_tx_hs~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_hs),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_hs~output .bus_hold = "false";
defparam \hdmi_tx_hs~output .open_drain_output = "false";
defparam \hdmi_tx_hs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \hdmi_tx_vs~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_tx_vs),
	.obar());
// synopsys translate_off
defparam \hdmi_tx_vs~output .bus_hold = "false";
defparam \hdmi_tx_vs~output .open_drain_output = "false";
defparam \hdmi_tx_vs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y71_N79
cyclonev_io_obuf \hps_ddr3_addr[0]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[0]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[0]~output .bus_hold = "false";
defparam \hps_ddr3_addr[0]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y71_N96
cyclonev_io_obuf \hps_ddr3_addr[1]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[1]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[1]~output .bus_hold = "false";
defparam \hps_ddr3_addr[1]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N39
cyclonev_io_obuf \hps_ddr3_addr[2]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[2]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[2]~output .bus_hold = "false";
defparam \hps_ddr3_addr[2]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N56
cyclonev_io_obuf \hps_ddr3_addr[3]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[3]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[3]~output .bus_hold = "false";
defparam \hps_ddr3_addr[3]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N5
cyclonev_io_obuf \hps_ddr3_addr[4]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[4]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[4]~output .bus_hold = "false";
defparam \hps_ddr3_addr[4]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N22
cyclonev_io_obuf \hps_ddr3_addr[5]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[5]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[5]~output .bus_hold = "false";
defparam \hps_ddr3_addr[5]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N39
cyclonev_io_obuf \hps_ddr3_addr[6]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[6]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[6]~output .bus_hold = "false";
defparam \hps_ddr3_addr[6]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N56
cyclonev_io_obuf \hps_ddr3_addr[7]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[7]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[7]~output .bus_hold = "false";
defparam \hps_ddr3_addr[7]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N5
cyclonev_io_obuf \hps_ddr3_addr[8]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[8]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[8]~output .bus_hold = "false";
defparam \hps_ddr3_addr[8]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N22
cyclonev_io_obuf \hps_ddr3_addr[9]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[9]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[9]~output .bus_hold = "false";
defparam \hps_ddr3_addr[9]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N39
cyclonev_io_obuf \hps_ddr3_addr[10]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[10]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[10]~output .bus_hold = "false";
defparam \hps_ddr3_addr[10]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N56
cyclonev_io_obuf \hps_ddr3_addr[11]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[11]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[11]~output .bus_hold = "false";
defparam \hps_ddr3_addr[11]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y79_N39
cyclonev_io_obuf \hps_ddr3_addr[12]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[12]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[12]~output .bus_hold = "false";
defparam \hps_ddr3_addr[12]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y79_N56
cyclonev_io_obuf \hps_ddr3_addr[13]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[13]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[13]~output .bus_hold = "false";
defparam \hps_ddr3_addr[13]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y80_N5
cyclonev_io_obuf \hps_ddr3_addr[14]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_addr[14]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_addr[14]~output .bus_hold = "false";
defparam \hps_ddr3_addr[14]~output .open_drain_output = "false";
defparam \hps_ddr3_addr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y74_N39
cyclonev_io_obuf \hps_ddr3_ba[0]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_ba[0]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_ba[0]~output .bus_hold = "false";
defparam \hps_ddr3_ba[0]~output .open_drain_output = "false";
defparam \hps_ddr3_ba[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y74_N5
cyclonev_io_obuf \hps_ddr3_ba[1]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_ba[1]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_ba[1]~output .bus_hold = "false";
defparam \hps_ddr3_ba[1]~output .open_drain_output = "false";
defparam \hps_ddr3_ba[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y74_N22
cyclonev_io_obuf \hps_ddr3_ba[2]~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_ba[2]),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_ba[2]~output .bus_hold = "false";
defparam \hps_ddr3_ba[2]~output .open_drain_output = "false";
defparam \hps_ddr3_ba[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y77_N79
cyclonev_io_obuf \hps_ddr3_cas_n~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_cas_n),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_cas_n~output .bus_hold = "false";
defparam \hps_ddr3_cas_n~output .open_drain_output = "false";
defparam \hps_ddr3_cas_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N56
cyclonev_io_obuf \hps_ddr3_cke~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_cke),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_cke~output .bus_hold = "false";
defparam \hps_ddr3_cke~output .open_drain_output = "false";
defparam \hps_ddr3_cke~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y79_N5
cyclonev_io_obuf \hps_ddr3_cs_n~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_cs_n),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_cs_n~output .bus_hold = "false";
defparam \hps_ddr3_cs_n~output .open_drain_output = "false";
defparam \hps_ddr3_cs_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N39
cyclonev_io_obuf \hps_ddr3_odt~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_odt),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_odt~output .bus_hold = "false";
defparam \hps_ddr3_odt~output .open_drain_output = "false";
defparam \hps_ddr3_odt~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y77_N96
cyclonev_io_obuf \hps_ddr3_ras_n~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_ras_n),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_ras_n~output .bus_hold = "false";
defparam \hps_ddr3_ras_n~output .open_drain_output = "false";
defparam \hps_ddr3_ras_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N39
cyclonev_io_obuf \hps_ddr3_reset_n~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_reset_n),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_reset_n~output .bus_hold = "false";
defparam \hps_ddr3_reset_n~output .open_drain_output = "false";
defparam \hps_ddr3_reset_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y80_N39
cyclonev_io_obuf \hps_ddr3_we_n~output (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ddr3_we_n),
	.obar());
// synopsys translate_off
defparam \hps_ddr3_we_n~output .bus_hold = "false";
defparam \hps_ddr3_we_n~output .open_drain_output = "false";
defparam \hps_ddr3_we_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y81_N3
cyclonev_io_obuf \hps_enet_gtx_clk~output (
	.i(\u0|hps|hps_io|border|emac1_inst~O_EMAC_CLK_TX ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_enet_gtx_clk),
	.obar());
// synopsys translate_off
defparam \hps_enet_gtx_clk~output .bus_hold = "false";
defparam \hps_enet_gtx_clk~output .open_drain_output = "false";
defparam \hps_enet_gtx_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y81_N12
cyclonev_io_obuf \hps_enet_mdc~output (
	.i(\u0|hps|hps_io|border|emac1_inst~O_EMAC_GMII_MDC ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_enet_mdc),
	.obar());
// synopsys translate_off
defparam \hps_enet_mdc~output .bus_hold = "false";
defparam \hps_enet_mdc~output .open_drain_output = "false";
defparam \hps_enet_mdc~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y81_N9
cyclonev_io_obuf \hps_enet_tx_data[0]~output (
	.i(\u0|hps|hps_io|border|emac1_inst~emac_phy_txd ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_enet_tx_data[0]),
	.obar());
// synopsys translate_off
defparam \hps_enet_tx_data[0]~output .bus_hold = "false";
defparam \hps_enet_tx_data[0]~output .open_drain_output = "false";
defparam \hps_enet_tx_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y81_N6
cyclonev_io_obuf \hps_enet_tx_data[1]~output (
	.i(\u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TXD1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_enet_tx_data[1]),
	.obar());
// synopsys translate_off
defparam \hps_enet_tx_data[1]~output .bus_hold = "false";
defparam \hps_enet_tx_data[1]~output .open_drain_output = "false";
defparam \hps_enet_tx_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y81_N12
cyclonev_io_obuf \hps_enet_tx_data[2]~output (
	.i(\u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TXD2 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_enet_tx_data[2]),
	.obar());
// synopsys translate_off
defparam \hps_enet_tx_data[2]~output .bus_hold = "false";
defparam \hps_enet_tx_data[2]~output .open_drain_output = "false";
defparam \hps_enet_tx_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y81_N3
cyclonev_io_obuf \hps_enet_tx_data[3]~output (
	.i(\u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TXD3 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_enet_tx_data[3]),
	.obar());
// synopsys translate_off
defparam \hps_enet_tx_data[3]~output .bus_hold = "false";
defparam \hps_enet_tx_data[3]~output .open_drain_output = "false";
defparam \hps_enet_tx_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N9
cyclonev_io_obuf \hps_enet_tx_en~output (
	.i(\u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TX_OE ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_enet_tx_en),
	.obar());
// synopsys translate_off
defparam \hps_enet_tx_en~output .bus_hold = "false";
defparam \hps_enet_tx_en~output .open_drain_output = "false";
defparam \hps_enet_tx_en~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y81_N9
cyclonev_io_obuf \hps_sd_clk~output (
	.i(\u0|hps|hps_io|border|sdio_inst~sdmmc_cclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_sd_clk),
	.obar());
// synopsys translate_off
defparam \hps_sd_clk~output .bus_hold = "false";
defparam \hps_sd_clk~output .open_drain_output = "false";
defparam \hps_sd_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y81_N6
cyclonev_io_obuf \hps_uart_tx~output (
	.i(\u0|hps|hps_io|border|uart0_inst~uart_txd ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_uart_tx),
	.obar());
// synopsys translate_off
defparam \hps_uart_tx~output .bus_hold = "false";
defparam \hps_uart_tx~output .open_drain_output = "false";
defparam \hps_uart_tx~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N12
cyclonev_io_obuf \hps_usb_stp~output (
	.i(\u0|hps|hps_io|border|usb1_inst~usb_ulpi_stp ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_usb_stp),
	.obar());
// synopsys translate_off
defparam \hps_usb_stp~output .bus_hold = "false";
defparam \hps_usb_stp~output .open_drain_output = "false";
defparam \hps_usb_stp~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N12
cyclonev_io_obuf \hps_spim_clk~output (
	.i(\u0|hps|hps_io|border|spim1_inst~O_SPI_MASTER_SCLK ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_spim_clk),
	.obar());
// synopsys translate_off
defparam \hps_spim_clk~output .bus_hold = "false";
defparam \hps_spim_clk~output .open_drain_output = "false";
defparam \hps_spim_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \led[0]~output (
	.i(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
defparam \led[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \led[1]~output (
	.i(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
defparam \led[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \led[2]~output (
	.i(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
defparam \led[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \led[3]~output (
	.i(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
defparam \led[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \led[4]~output (
	.i(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[4]),
	.obar());
// synopsys translate_off
defparam \led[4]~output .bus_hold = "false";
defparam \led[4]~output .open_drain_output = "false";
defparam \led[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \led[5]~output (
	.i(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[5]),
	.obar());
// synopsys translate_off
defparam \led[5]~output .bus_hold = "false";
defparam \led[5]~output .open_drain_output = "false";
defparam \led[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \led[6]~output (
	.i(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[6]),
	.obar());
// synopsys translate_off
defparam \led[6]~output .bus_hold = "false";
defparam \led[6]~output .open_drain_output = "false";
defparam \led[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \led[7]~output (
	.i(\u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[7]),
	.obar());
// synopsys translate_off
defparam \led[7]~output .bus_hold = "false";
defparam \led[7]~output .open_drain_output = "false";
defparam \led[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \adc_convst~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adc_convst),
	.obar());
// synopsys translate_off
defparam \adc_convst~output .bus_hold = "false";
defparam \adc_convst~output .open_drain_output = "false";
defparam \adc_convst~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \adc_sck~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adc_sck),
	.obar());
// synopsys translate_off
defparam \adc_sck~output .bus_hold = "false";
defparam \adc_sck~output .open_drain_output = "false";
defparam \adc_sck~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \adc_sdi~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adc_sdi),
	.obar());
// synopsys translate_off
defparam \adc_sdi~output .bus_hold = "false";
defparam \adc_sdi~output .open_drain_output = "false";
defparam \adc_sdi~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \hdmi_i2c_scl~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_i2c_scl),
	.obar());
// synopsys translate_off
defparam \hdmi_i2c_scl~output .bus_hold = "false";
defparam \hdmi_i2c_scl~output .open_drain_output = "true";
defparam \hdmi_i2c_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \hdmi_i2c_sda~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_i2c_sda),
	.obar());
// synopsys translate_off
defparam \hdmi_i2c_sda~output .bus_hold = "false";
defparam \hdmi_i2c_sda~output .open_drain_output = "true";
defparam \hdmi_i2c_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \hdmi_i2s~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_i2s),
	.obar());
// synopsys translate_off
defparam \hdmi_i2s~output .bus_hold = "false";
defparam \hdmi_i2s~output .open_drain_output = "true";
defparam \hdmi_i2s~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \hdmi_lrclk~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_lrclk),
	.obar());
// synopsys translate_off
defparam \hdmi_lrclk~output .bus_hold = "false";
defparam \hdmi_lrclk~output .open_drain_output = "true";
defparam \hdmi_lrclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \hdmi_mclk~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_mclk),
	.obar());
// synopsys translate_off
defparam \hdmi_mclk~output .bus_hold = "false";
defparam \hdmi_mclk~output .open_drain_output = "true";
defparam \hdmi_mclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \hdmi_sclk~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hdmi_sclk),
	.obar());
// synopsys translate_off
defparam \hdmi_sclk~output .bus_hold = "false";
defparam \hdmi_sclk~output .open_drain_output = "true";
defparam \hdmi_sclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \gpio_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[0]),
	.obar());
// synopsys translate_off
defparam \gpio_0[0]~output .bus_hold = "false";
defparam \gpio_0[0]~output .open_drain_output = "true";
defparam \gpio_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \gpio_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[1]),
	.obar());
// synopsys translate_off
defparam \gpio_0[1]~output .bus_hold = "false";
defparam \gpio_0[1]~output .open_drain_output = "true";
defparam \gpio_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \gpio_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[2]),
	.obar());
// synopsys translate_off
defparam \gpio_0[2]~output .bus_hold = "false";
defparam \gpio_0[2]~output .open_drain_output = "true";
defparam \gpio_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \gpio_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[3]),
	.obar());
// synopsys translate_off
defparam \gpio_0[3]~output .bus_hold = "false";
defparam \gpio_0[3]~output .open_drain_output = "true";
defparam \gpio_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \gpio_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[4]),
	.obar());
// synopsys translate_off
defparam \gpio_0[4]~output .bus_hold = "false";
defparam \gpio_0[4]~output .open_drain_output = "true";
defparam \gpio_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \gpio_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[5]),
	.obar());
// synopsys translate_off
defparam \gpio_0[5]~output .bus_hold = "false";
defparam \gpio_0[5]~output .open_drain_output = "true";
defparam \gpio_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \gpio_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[6]),
	.obar());
// synopsys translate_off
defparam \gpio_0[6]~output .bus_hold = "false";
defparam \gpio_0[6]~output .open_drain_output = "true";
defparam \gpio_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \gpio_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[7]),
	.obar());
// synopsys translate_off
defparam \gpio_0[7]~output .bus_hold = "false";
defparam \gpio_0[7]~output .open_drain_output = "true";
defparam \gpio_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \gpio_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[8]),
	.obar());
// synopsys translate_off
defparam \gpio_0[8]~output .bus_hold = "false";
defparam \gpio_0[8]~output .open_drain_output = "true";
defparam \gpio_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \gpio_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[9]),
	.obar());
// synopsys translate_off
defparam \gpio_0[9]~output .bus_hold = "false";
defparam \gpio_0[9]~output .open_drain_output = "true";
defparam \gpio_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \gpio_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[10]),
	.obar());
// synopsys translate_off
defparam \gpio_0[10]~output .bus_hold = "false";
defparam \gpio_0[10]~output .open_drain_output = "true";
defparam \gpio_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \gpio_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[11]),
	.obar());
// synopsys translate_off
defparam \gpio_0[11]~output .bus_hold = "false";
defparam \gpio_0[11]~output .open_drain_output = "true";
defparam \gpio_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \gpio_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[12]),
	.obar());
// synopsys translate_off
defparam \gpio_0[12]~output .bus_hold = "false";
defparam \gpio_0[12]~output .open_drain_output = "true";
defparam \gpio_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \gpio_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[13]),
	.obar());
// synopsys translate_off
defparam \gpio_0[13]~output .bus_hold = "false";
defparam \gpio_0[13]~output .open_drain_output = "true";
defparam \gpio_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \gpio_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[14]),
	.obar());
// synopsys translate_off
defparam \gpio_0[14]~output .bus_hold = "false";
defparam \gpio_0[14]~output .open_drain_output = "true";
defparam \gpio_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \gpio_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[15]),
	.obar());
// synopsys translate_off
defparam \gpio_0[15]~output .bus_hold = "false";
defparam \gpio_0[15]~output .open_drain_output = "true";
defparam \gpio_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \gpio_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[16]),
	.obar());
// synopsys translate_off
defparam \gpio_0[16]~output .bus_hold = "false";
defparam \gpio_0[16]~output .open_drain_output = "true";
defparam \gpio_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \gpio_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[17]),
	.obar());
// synopsys translate_off
defparam \gpio_0[17]~output .bus_hold = "false";
defparam \gpio_0[17]~output .open_drain_output = "true";
defparam \gpio_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \gpio_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[18]),
	.obar());
// synopsys translate_off
defparam \gpio_0[18]~output .bus_hold = "false";
defparam \gpio_0[18]~output .open_drain_output = "true";
defparam \gpio_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \gpio_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[19]),
	.obar());
// synopsys translate_off
defparam \gpio_0[19]~output .bus_hold = "false";
defparam \gpio_0[19]~output .open_drain_output = "true";
defparam \gpio_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \gpio_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[20]),
	.obar());
// synopsys translate_off
defparam \gpio_0[20]~output .bus_hold = "false";
defparam \gpio_0[20]~output .open_drain_output = "true";
defparam \gpio_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \gpio_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[21]),
	.obar());
// synopsys translate_off
defparam \gpio_0[21]~output .bus_hold = "false";
defparam \gpio_0[21]~output .open_drain_output = "true";
defparam \gpio_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \gpio_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[22]),
	.obar());
// synopsys translate_off
defparam \gpio_0[22]~output .bus_hold = "false";
defparam \gpio_0[22]~output .open_drain_output = "true";
defparam \gpio_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \gpio_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[23]),
	.obar());
// synopsys translate_off
defparam \gpio_0[23]~output .bus_hold = "false";
defparam \gpio_0[23]~output .open_drain_output = "true";
defparam \gpio_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \gpio_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[24]),
	.obar());
// synopsys translate_off
defparam \gpio_0[24]~output .bus_hold = "false";
defparam \gpio_0[24]~output .open_drain_output = "true";
defparam \gpio_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \gpio_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[25]),
	.obar());
// synopsys translate_off
defparam \gpio_0[25]~output .bus_hold = "false";
defparam \gpio_0[25]~output .open_drain_output = "true";
defparam \gpio_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \gpio_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[26]),
	.obar());
// synopsys translate_off
defparam \gpio_0[26]~output .bus_hold = "false";
defparam \gpio_0[26]~output .open_drain_output = "true";
defparam \gpio_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \gpio_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[27]),
	.obar());
// synopsys translate_off
defparam \gpio_0[27]~output .bus_hold = "false";
defparam \gpio_0[27]~output .open_drain_output = "true";
defparam \gpio_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \gpio_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[28]),
	.obar());
// synopsys translate_off
defparam \gpio_0[28]~output .bus_hold = "false";
defparam \gpio_0[28]~output .open_drain_output = "true";
defparam \gpio_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \gpio_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[29]),
	.obar());
// synopsys translate_off
defparam \gpio_0[29]~output .bus_hold = "false";
defparam \gpio_0[29]~output .open_drain_output = "true";
defparam \gpio_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \gpio_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[30]),
	.obar());
// synopsys translate_off
defparam \gpio_0[30]~output .bus_hold = "false";
defparam \gpio_0[30]~output .open_drain_output = "true";
defparam \gpio_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \gpio_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[31]),
	.obar());
// synopsys translate_off
defparam \gpio_0[31]~output .bus_hold = "false";
defparam \gpio_0[31]~output .open_drain_output = "true";
defparam \gpio_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \gpio_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[32]),
	.obar());
// synopsys translate_off
defparam \gpio_0[32]~output .bus_hold = "false";
defparam \gpio_0[32]~output .open_drain_output = "true";
defparam \gpio_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \gpio_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[33]),
	.obar());
// synopsys translate_off
defparam \gpio_0[33]~output .bus_hold = "false";
defparam \gpio_0[33]~output .open_drain_output = "true";
defparam \gpio_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \gpio_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[34]),
	.obar());
// synopsys translate_off
defparam \gpio_0[34]~output .bus_hold = "false";
defparam \gpio_0[34]~output .open_drain_output = "true";
defparam \gpio_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \gpio_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[35]),
	.obar());
// synopsys translate_off
defparam \gpio_0[35]~output .bus_hold = "false";
defparam \gpio_0[35]~output .open_drain_output = "true";
defparam \gpio_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \gpio_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[0]),
	.obar());
// synopsys translate_off
defparam \gpio_1[0]~output .bus_hold = "false";
defparam \gpio_1[0]~output .open_drain_output = "true";
defparam \gpio_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \gpio_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[1]),
	.obar());
// synopsys translate_off
defparam \gpio_1[1]~output .bus_hold = "false";
defparam \gpio_1[1]~output .open_drain_output = "true";
defparam \gpio_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \gpio_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[2]),
	.obar());
// synopsys translate_off
defparam \gpio_1[2]~output .bus_hold = "false";
defparam \gpio_1[2]~output .open_drain_output = "true";
defparam \gpio_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \gpio_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[3]),
	.obar());
// synopsys translate_off
defparam \gpio_1[3]~output .bus_hold = "false";
defparam \gpio_1[3]~output .open_drain_output = "true";
defparam \gpio_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \gpio_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[4]),
	.obar());
// synopsys translate_off
defparam \gpio_1[4]~output .bus_hold = "false";
defparam \gpio_1[4]~output .open_drain_output = "true";
defparam \gpio_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \gpio_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[5]),
	.obar());
// synopsys translate_off
defparam \gpio_1[5]~output .bus_hold = "false";
defparam \gpio_1[5]~output .open_drain_output = "true";
defparam \gpio_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \gpio_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[6]),
	.obar());
// synopsys translate_off
defparam \gpio_1[6]~output .bus_hold = "false";
defparam \gpio_1[6]~output .open_drain_output = "true";
defparam \gpio_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \gpio_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[7]),
	.obar());
// synopsys translate_off
defparam \gpio_1[7]~output .bus_hold = "false";
defparam \gpio_1[7]~output .open_drain_output = "true";
defparam \gpio_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \gpio_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[8]),
	.obar());
// synopsys translate_off
defparam \gpio_1[8]~output .bus_hold = "false";
defparam \gpio_1[8]~output .open_drain_output = "true";
defparam \gpio_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \gpio_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[9]),
	.obar());
// synopsys translate_off
defparam \gpio_1[9]~output .bus_hold = "false";
defparam \gpio_1[9]~output .open_drain_output = "true";
defparam \gpio_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \gpio_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[10]),
	.obar());
// synopsys translate_off
defparam \gpio_1[10]~output .bus_hold = "false";
defparam \gpio_1[10]~output .open_drain_output = "true";
defparam \gpio_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \gpio_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[11]),
	.obar());
// synopsys translate_off
defparam \gpio_1[11]~output .bus_hold = "false";
defparam \gpio_1[11]~output .open_drain_output = "true";
defparam \gpio_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \gpio_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[12]),
	.obar());
// synopsys translate_off
defparam \gpio_1[12]~output .bus_hold = "false";
defparam \gpio_1[12]~output .open_drain_output = "true";
defparam \gpio_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \gpio_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[13]),
	.obar());
// synopsys translate_off
defparam \gpio_1[13]~output .bus_hold = "false";
defparam \gpio_1[13]~output .open_drain_output = "true";
defparam \gpio_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \gpio_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[14]),
	.obar());
// synopsys translate_off
defparam \gpio_1[14]~output .bus_hold = "false";
defparam \gpio_1[14]~output .open_drain_output = "true";
defparam \gpio_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \gpio_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[15]),
	.obar());
// synopsys translate_off
defparam \gpio_1[15]~output .bus_hold = "false";
defparam \gpio_1[15]~output .open_drain_output = "true";
defparam \gpio_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \gpio_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[16]),
	.obar());
// synopsys translate_off
defparam \gpio_1[16]~output .bus_hold = "false";
defparam \gpio_1[16]~output .open_drain_output = "true";
defparam \gpio_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \gpio_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[17]),
	.obar());
// synopsys translate_off
defparam \gpio_1[17]~output .bus_hold = "false";
defparam \gpio_1[17]~output .open_drain_output = "true";
defparam \gpio_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \gpio_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[18]),
	.obar());
// synopsys translate_off
defparam \gpio_1[18]~output .bus_hold = "false";
defparam \gpio_1[18]~output .open_drain_output = "true";
defparam \gpio_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \gpio_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[19]),
	.obar());
// synopsys translate_off
defparam \gpio_1[19]~output .bus_hold = "false";
defparam \gpio_1[19]~output .open_drain_output = "true";
defparam \gpio_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \gpio_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[20]),
	.obar());
// synopsys translate_off
defparam \gpio_1[20]~output .bus_hold = "false";
defparam \gpio_1[20]~output .open_drain_output = "true";
defparam \gpio_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \gpio_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[21]),
	.obar());
// synopsys translate_off
defparam \gpio_1[21]~output .bus_hold = "false";
defparam \gpio_1[21]~output .open_drain_output = "true";
defparam \gpio_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \gpio_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[22]),
	.obar());
// synopsys translate_off
defparam \gpio_1[22]~output .bus_hold = "false";
defparam \gpio_1[22]~output .open_drain_output = "true";
defparam \gpio_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \gpio_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[23]),
	.obar());
// synopsys translate_off
defparam \gpio_1[23]~output .bus_hold = "false";
defparam \gpio_1[23]~output .open_drain_output = "true";
defparam \gpio_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \gpio_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[24]),
	.obar());
// synopsys translate_off
defparam \gpio_1[24]~output .bus_hold = "false";
defparam \gpio_1[24]~output .open_drain_output = "true";
defparam \gpio_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \gpio_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[25]),
	.obar());
// synopsys translate_off
defparam \gpio_1[25]~output .bus_hold = "false";
defparam \gpio_1[25]~output .open_drain_output = "true";
defparam \gpio_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \gpio_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[26]),
	.obar());
// synopsys translate_off
defparam \gpio_1[26]~output .bus_hold = "false";
defparam \gpio_1[26]~output .open_drain_output = "true";
defparam \gpio_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \gpio_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[27]),
	.obar());
// synopsys translate_off
defparam \gpio_1[27]~output .bus_hold = "false";
defparam \gpio_1[27]~output .open_drain_output = "true";
defparam \gpio_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \gpio_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[28]),
	.obar());
// synopsys translate_off
defparam \gpio_1[28]~output .bus_hold = "false";
defparam \gpio_1[28]~output .open_drain_output = "true";
defparam \gpio_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \gpio_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[29]),
	.obar());
// synopsys translate_off
defparam \gpio_1[29]~output .bus_hold = "false";
defparam \gpio_1[29]~output .open_drain_output = "true";
defparam \gpio_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \gpio_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[30]),
	.obar());
// synopsys translate_off
defparam \gpio_1[30]~output .bus_hold = "false";
defparam \gpio_1[30]~output .open_drain_output = "true";
defparam \gpio_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \gpio_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[31]),
	.obar());
// synopsys translate_off
defparam \gpio_1[31]~output .bus_hold = "false";
defparam \gpio_1[31]~output .open_drain_output = "true";
defparam \gpio_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \gpio_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[32]),
	.obar());
// synopsys translate_off
defparam \gpio_1[32]~output .bus_hold = "false";
defparam \gpio_1[32]~output .open_drain_output = "true";
defparam \gpio_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \gpio_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[33]),
	.obar());
// synopsys translate_off
defparam \gpio_1[33]~output .bus_hold = "false";
defparam \gpio_1[33]~output .open_drain_output = "true";
defparam \gpio_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \gpio_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[34]),
	.obar());
// synopsys translate_off
defparam \gpio_1[34]~output .bus_hold = "false";
defparam \gpio_1[34]~output .open_drain_output = "true";
defparam \gpio_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \gpio_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[35]),
	.obar());
// synopsys translate_off
defparam \gpio_1[35]~output .bus_hold = "false";
defparam \gpio_1[35]~output .open_drain_output = "true";
defparam \gpio_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \arduino_io[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[0]),
	.obar());
// synopsys translate_off
defparam \arduino_io[0]~output .bus_hold = "false";
defparam \arduino_io[0]~output .open_drain_output = "true";
defparam \arduino_io[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \arduino_io[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[1]),
	.obar());
// synopsys translate_off
defparam \arduino_io[1]~output .bus_hold = "false";
defparam \arduino_io[1]~output .open_drain_output = "true";
defparam \arduino_io[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \arduino_io[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[2]),
	.obar());
// synopsys translate_off
defparam \arduino_io[2]~output .bus_hold = "false";
defparam \arduino_io[2]~output .open_drain_output = "true";
defparam \arduino_io[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \arduino_io[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[3]),
	.obar());
// synopsys translate_off
defparam \arduino_io[3]~output .bus_hold = "false";
defparam \arduino_io[3]~output .open_drain_output = "true";
defparam \arduino_io[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \arduino_io[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[4]),
	.obar());
// synopsys translate_off
defparam \arduino_io[4]~output .bus_hold = "false";
defparam \arduino_io[4]~output .open_drain_output = "true";
defparam \arduino_io[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \arduino_io[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[5]),
	.obar());
// synopsys translate_off
defparam \arduino_io[5]~output .bus_hold = "false";
defparam \arduino_io[5]~output .open_drain_output = "true";
defparam \arduino_io[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \arduino_io[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[6]),
	.obar());
// synopsys translate_off
defparam \arduino_io[6]~output .bus_hold = "false";
defparam \arduino_io[6]~output .open_drain_output = "true";
defparam \arduino_io[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \arduino_io[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[7]),
	.obar());
// synopsys translate_off
defparam \arduino_io[7]~output .bus_hold = "false";
defparam \arduino_io[7]~output .open_drain_output = "true";
defparam \arduino_io[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \arduino_io[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[8]),
	.obar());
// synopsys translate_off
defparam \arduino_io[8]~output .bus_hold = "false";
defparam \arduino_io[8]~output .open_drain_output = "true";
defparam \arduino_io[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \arduino_io[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[9]),
	.obar());
// synopsys translate_off
defparam \arduino_io[9]~output .bus_hold = "false";
defparam \arduino_io[9]~output .open_drain_output = "true";
defparam \arduino_io[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \arduino_io[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[10]),
	.obar());
// synopsys translate_off
defparam \arduino_io[10]~output .bus_hold = "false";
defparam \arduino_io[10]~output .open_drain_output = "true";
defparam \arduino_io[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \arduino_io[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[11]),
	.obar());
// synopsys translate_off
defparam \arduino_io[11]~output .bus_hold = "false";
defparam \arduino_io[11]~output .open_drain_output = "true";
defparam \arduino_io[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \arduino_io[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[12]),
	.obar());
// synopsys translate_off
defparam \arduino_io[12]~output .bus_hold = "false";
defparam \arduino_io[12]~output .open_drain_output = "true";
defparam \arduino_io[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \arduino_io[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[13]),
	.obar());
// synopsys translate_off
defparam \arduino_io[13]~output .bus_hold = "false";
defparam \arduino_io[13]~output .open_drain_output = "true";
defparam \arduino_io[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \arduino_io[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[14]),
	.obar());
// synopsys translate_off
defparam \arduino_io[14]~output .bus_hold = "false";
defparam \arduino_io[14]~output .open_drain_output = "true";
defparam \arduino_io[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \arduino_io[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[15]),
	.obar());
// synopsys translate_off
defparam \arduino_io[15]~output .bus_hold = "false";
defparam \arduino_io[15]~output .open_drain_output = "true";
defparam \arduino_io[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \arduino_reset_n~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_reset_n),
	.obar());
// synopsys translate_off
defparam \arduino_reset_n~output .bus_hold = "false";
defparam \arduino_reset_n~output .open_drain_output = "true";
defparam \arduino_reset_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y66_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y66_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y66_N39
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N56
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y64_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[4]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y64_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[5]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y64_N39
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[6]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y63_N96
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[7]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y59_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[8]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y59_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[9]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y59_N39
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[10]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y58_N56
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[11]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[12]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[13]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N39
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[14]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y56_N96
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[15]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y52_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[16]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y52_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[17]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y52_N39
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[18]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N56
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[19]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y50_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[20]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y50_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[21]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y50_N39
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[22]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y49_N96
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[23]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y45_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[24]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y45_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[25]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y45_N39
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[26]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y44_N56
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[27]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y43_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[28]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y43_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[29]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y43_N39
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[30]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y42_N96
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dq[31]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dqs_n[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y58_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dqs_n[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dqs_n[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y44_N22
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dqs_n[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dqs_p[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y58_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dqs_p[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dqs_p[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y44_N5
cyclonev_io_obuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\hps_ddr3_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_ddr3_dqs_p[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N9
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [36]),
	.oe(\u0|hps|hps_io|border|intermediate [37]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_enet_int_n),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y81_N6
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [0]),
	.oe(\u0|hps|hps_io|border|intermediate [1]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_enet_mdio),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N3
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~output (
	.i(!\u0|hps|hps_io|border|intermediate [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_i2c1_sclk),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~output .open_drain_output = "true";
defparam \u0|hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y81_N12
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~output (
	.i(!\u0|hps|hps_io|border|intermediate [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_i2c1_sdat),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~output .open_drain_output = "true";
defparam \u0|hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N6
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [42]),
	.oe(\u0|hps|hps_io|border|intermediate [43]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_key),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N9
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [40]),
	.oe(\u0|hps|hps_io|border|intermediate [41]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_led),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N3
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [2]),
	.oe(\u0|hps|hps_io|border|intermediate [3]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_sd_cmd),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N6
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_sdio_inst_D0[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [4]),
	.oe(\u0|hps|hps_io|border|intermediate [5]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_sd_data[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D0[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D0[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N12
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_sdio_inst_D1[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [6]),
	.oe(\u0|hps|hps_io|border|intermediate [7]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_sd_data[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D1[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D1[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y81_N6
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_sdio_inst_D2[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [8]),
	.oe(\u0|hps|hps_io|border|intermediate [9]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_sd_data[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D2[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D2[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y81_N12
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_sdio_inst_D3[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [10]),
	.oe(\u0|hps|hps_io|border|intermediate [11]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_sd_data[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D3[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D3[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N9
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [34]),
	.oe(\u0|hps|hps_io|border|intermediate [35]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_conv_usb_n),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N9
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_usb1_inst_D0[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [12]),
	.oe(\u0|hps|hps_io|border|intermediate [13]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_usb_data[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D0[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D0[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N6
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_usb1_inst_D1[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [14]),
	.oe(\u0|hps|hps_io|border|intermediate [15]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_usb_data[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D1[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D1[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N12
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_usb1_inst_D2[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [16]),
	.oe(\u0|hps|hps_io|border|intermediate [17]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_usb_data[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D2[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D2[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y81_N3
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_usb1_inst_D3[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [18]),
	.oe(\u0|hps|hps_io|border|intermediate [19]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_usb_data[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D3[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D3[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y81_N9
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_usb1_inst_D4[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [20]),
	.oe(\u0|hps|hps_io|border|intermediate [21]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_usb_data[4]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D4[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D4[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y81_N6
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_usb1_inst_D5[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [22]),
	.oe(\u0|hps|hps_io|border|intermediate [23]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_usb_data[5]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D5[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D5[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y81_N12
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_usb1_inst_D6[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [24]),
	.oe(\u0|hps|hps_io|border|intermediate [25]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_usb_data[6]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D6[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D6[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D6[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N3
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_usb1_inst_D7[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [26]),
	.oe(\u0|hps|hps_io|border|intermediate [27]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_usb_data[7]),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D7[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D7[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D7[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N9
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [44]),
	.oe(\u0|hps|hps_io|border|intermediate [45]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_gsensor_int),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y81_N3
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output (
	.i(!\u0|hps|hps_io|border|intermediate [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_i2c0_sclk),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output .open_drain_output = "true";
defparam \u0|hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N12
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output (
	.i(!\u0|hps|hps_io|border|intermediate [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_i2c0_sdat),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output .open_drain_output = "true";
defparam \u0|hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y81_N3
cyclonev_io_obuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output (
	.i(\u0|hps|hps_io|border|intermediate [38]),
	.oe(\u0|hps|hps_io|border|intermediate [39]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_ltc_gpio),
	.obar());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output .open_drain_output = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N6
cyclonev_io_obuf \hps_spim_ss~output (
	.i(\u0|hps|hps_io|border|spim1_inst~O_SPI_MASTER_SS_0_N ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_spim_ss),
	.obar());
// synopsys translate_off
defparam \hps_spim_ss~output .bus_hold = "false";
defparam \hps_spim_ss~output .open_drain_output = "false";
defparam \hps_spim_ss~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: HPSSDRAMPLL_X84_Y41_N111
cyclonev_hps_sdram_pll \u0|hps|hps_io|border|hps_sdram_inst|pll|pll (
	.ref_clk(gnd),
	.clk_out(\u0|hps|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus ));

// Location: DLL_X89_Y81_N3
cyclonev_dll \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.aload(vcc),
	.upndnin(gnd),
	.upndninclkena(gnd),
	.dqsupdate(),
	.upndnout(),
	.delayctrlout(\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m .delayctrlout_mode = "normal";
defparam \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m .input_frequency = "2500 ps";
defparam \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m .jitter_reduction = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_buffer_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_buffer_intrinsic_delay = 175;
defparam \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_valid_lock = 16;
defparam \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_valid_lockcount = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m .static_delay_ctrl = 8;
defparam \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m .upndnout_mode = "clock";
defparam \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m .use_upndnin = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m .use_upndninclkena = "false";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y69_N4
cyclonev_leveling_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs (
	.clkin(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .physical_clock_source = "dqs";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .sim_buffer_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y69_N6
cyclonev_leveling_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr (
	.clkin(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .physical_clock_source = "hr";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .sim_buffer_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: HMC_X89_Y80_N111
cyclonev_hmc \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst (
	.afirdatavalid(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid [0]),
	.csrclk(gnd),
	.csrdin(gnd),
	.csren(gnd),
	.ctlcalfail(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ),
	.ctlcalsuccess(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ),
	.ctlclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.ctlresetn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ),
	.globalresetn(gnd),
	.iavstcmdresetn0(vcc),
	.iavstcmdresetn1(vcc),
	.iavstcmdresetn2(vcc),
	.iavstcmdresetn3(vcc),
	.iavstcmdresetn4(vcc),
	.iavstcmdresetn5(vcc),
	.iavstrdclk0(gnd),
	.iavstrdclk1(gnd),
	.iavstrdclk2(gnd),
	.iavstrdclk3(gnd),
	.iavstrdready0(vcc),
	.iavstrdready1(vcc),
	.iavstrdready2(vcc),
	.iavstrdready3(vcc),
	.iavstrdresetn0(vcc),
	.iavstrdresetn1(vcc),
	.iavstrdresetn2(vcc),
	.iavstrdresetn3(vcc),
	.iavstwrackready0(vcc),
	.iavstwrackready1(vcc),
	.iavstwrackready2(vcc),
	.iavstwrackready3(vcc),
	.iavstwrackready4(vcc),
	.iavstwrackready5(vcc),
	.iavstwrclk0(gnd),
	.iavstwrclk1(gnd),
	.iavstwrclk2(gnd),
	.iavstwrclk3(gnd),
	.iavstwrresetn0(vcc),
	.iavstwrresetn1(vcc),
	.iavstwrresetn2(vcc),
	.iavstwrresetn3(vcc),
	.localdeeppowerdnreq(gnd),
	.localrefreshreq(gnd),
	.localselfrfshreq(gnd),
	.mmrbe(gnd),
	.mmrburstbegin(vcc),
	.mmrclk(gnd),
	.mmrreadreq(gnd),
	.mmrresetn(vcc),
	.mmrwritereq(gnd),
	.portclk0(gnd),
	.portclk1(gnd),
	.portclk2(gnd),
	.portclk3(gnd),
	.portclk4(gnd),
	.portclk5(gnd),
	.scanenable(gnd),
	.scbe(gnd),
	.scburstbegin(gnd),
	.scclk(gnd),
	.screadreq(gnd),
	.scresetn(vcc),
	.scwritereq(gnd),
	.afirdata({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [79],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [78],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [77],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [76],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [75],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [74],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [73],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [72],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [71],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [70],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [69],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [68],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [67],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [66],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [65],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [64],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [63],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [62],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [61],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [60],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [59],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [58],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [57],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [56],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [55],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [54],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [53],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [52],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [51],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [50],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [49],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [48],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [47],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [46],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [45],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [44],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [43],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [42],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [41],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [40],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [39],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [38],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [37],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [36],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [35],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [34],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [33],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [32],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [31],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [30],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [29],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [28],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [27],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [26],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [25],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [24],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [23],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [22],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [21],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [20],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [19],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [18],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [17],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [16],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [15],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [14],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [13],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [12],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [11],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [10],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [9],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [8],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [7],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [6],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [5],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [1],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [0]}),
	.afiseqbusy({gnd,gnd}),
	.afiwlat({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [1],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [0]}),
	.bondingin1({gnd,gnd,gnd,gnd}),
	.bondingin2({gnd,gnd,gnd,gnd,gnd,gnd}),
	.bondingin3({gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata0({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata1({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata2({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata3({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata4({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata5({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata0({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata1({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata2({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata3({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.localdeeppowerdnchip({gnd,gnd}),
	.localrefreshchip({gnd,gnd}),
	.localselfrfshchip({gnd,gnd}),
	.mmraddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.mmrburstcount({gnd,vcc}),
	.mmrwdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.scaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.scburstcount({gnd,gnd}),
	.scwdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.aficasn(\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cas_n [0]),
	.afirasn(\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_ras_n [0]),
	.afirstn(\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rst_n [0]),
	.afiwen(\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_we_n [0]),
	.csrdout(),
	.ctlcalreq(),
	.ctlinitreq(),
	.localdeeppowerdnack(),
	.localinitdone(),
	.localpowerdownack(),
	.localrefreshack(),
	.localselfrfshack(),
	.localstsctlempty(),
	.mmrrdatavalid(),
	.mmrwaitrequest(),
	.oammready0(),
	.oammready1(),
	.oammready2(),
	.oammready3(),
	.oammready4(),
	.oammready5(),
	.ordavstvalid0(),
	.ordavstvalid1(),
	.ordavstvalid2(),
	.ordavstvalid3(),
	.owrackavstdata0(),
	.owrackavstdata1(),
	.owrackavstdata2(),
	.owrackavstdata3(),
	.owrackavstdata4(),
	.owrackavstdata5(),
	.owrackavstvalid0(),
	.owrackavstvalid1(),
	.owrackavstvalid2(),
	.owrackavstvalid3(),
	.owrackavstvalid4(),
	.owrackavstvalid5(),
	.scrdatavalid(),
	.scwaitrequest(),
	.afiaddr(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus ),
	.afiba(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus ),
	.aficke(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus ),
	.aficsn(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus ),
	.afictllongidle(),
	.afictlrefreshdone(),
	.afidm(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus ),
	.afidqsburst(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus ),
	.afiodt(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus ),
	.afirdataen(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus ),
	.afirdataenfull(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus ),
	.afiwdata(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus ),
	.afiwdatavalid(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus ),
	.bondingout1(),
	.bondingout2(),
	.bondingout3(),
	.cfgaddlat(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus ),
	.cfgbankaddrwidth(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus ),
	.cfgcaswrlat(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus ),
	.cfgcoladdrwidth(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus ),
	.cfgcsaddrwidth(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus ),
	.cfgdevicewidth(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus ),
	.cfginterfacewidth(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus ),
	.cfgrowaddrwidth(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus ),
	.cfgtcl(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus ),
	.cfgtmrd(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus ),
	.cfgtrefi(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus ),
	.cfgtrfc(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus ),
	.cfgtwr(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus ),
	.ctlcalbytelaneseln(),
	.ctlmemclkdisable(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus ),
	.dramconfig(\u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus ),
	.mmrrdata(),
	.ordavstdata0(),
	.ordavstdata1(),
	.ordavstdata2(),
	.ordavstdata3(),
	.scrdata());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_mask = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_match = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_reset = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_mask = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_match = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_reset = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_debug_select_byte = 32'b00000000000000000000000000000000;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_static_config_valid = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_0 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_1 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_2 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_3 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_4 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_5 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cal_req = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_burst_length = "bl_8";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_interface_width = "dwidth_32";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_self_rfsh_exit_cycles = "self_rfsh_exit_cycles_512";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_starve_limit = "starve_limit_10";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_type = "ddr3";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .clr_intr = "no_clr_intr";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_0 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_1 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_2 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_3 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_4 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_5 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_rdy_almost_full = "not_full";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_rfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_type = "disable";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_wfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_rdy_almost_full = "not_full";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_rfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_type = "disable";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_wfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_rdy_almost_full = "not_full";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_rfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_type = "disable";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_wfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_rdy_almost_full = "not_full";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_rfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_type = "disable";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_wfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_rdy_almost_full = "not_full";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_rfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_type = "disable";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_wfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_rdy_almost_full = "not_full";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_rfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_type = "disable";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_wfifo_map = "fifo_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_addr_order = "chip_row_bank_col";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_ecc_enabled = "ctl_ecc_disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_ecc_rmw_enabled = "ctl_ecc_rmw_disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_regdimm_enabled = "regdimm_disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_usr_refresh = "ctl_usr_refresh_disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctrl_width = "data_width_64_bit";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_0 = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_1 = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_2 = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_3 = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_4 = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_5 = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .delay_bonding = "bonding_latency_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .dfx_bypass_enable = "dfx_bypass_disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .disable_merging = "merging_enabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .ecc_dq_width = "ecc_dq_width_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_atpg = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_0 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_1 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_2 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_3 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_4 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_5 = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_wrapback = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_burst_interrupt = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_burst_terminate = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_dqs_tracking = "enabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_ecc_code_overwrites = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_fast_exit_ppd = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_intr = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_no_dm = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_pipelineglobal = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_act = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_act_diff_bank = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_pch = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_rdwr = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_arf_period = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_arf_to_valid = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_four_act_to_act = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pch_all_to_valid = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pch_to_valid = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pdn_period = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pdn_to_valid = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_ap_to_valid = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_pch = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_rd = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_rd_diff_chip = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr = 2;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr_bc = 2;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr_diff_chip = 2;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_srf_to_valid = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_srf_to_zq_cal = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_ap_to_valid = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_pch = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd = 3;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd_bc = 3;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd_diff_chip = 3;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_wr = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_wr_diff_chip = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .gen_dbe = "gen_dbe_disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .gen_sbe = "gen_sbe_disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .inc_sync = "fifo_set_2";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .local_if_cs_width = "addr_width_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_corr_dropped_intr = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_dbe_intr = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_sbe_intr = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_auto_pd_cycles = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_clk_entry_cycles = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_al = "al_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_bankaddr_width = "addr_width_3";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_burstlength = "mem_if_burstlength_8";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_coladdr_width = "addr_width_10";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_cs_per_rank = "mem_if_cs_per_rank_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_cs_width = "mem_if_cs_width_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dq_per_chip = "mem_if_dq_per_chip_8";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dqs_width = "dqs_width_4";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dwidth = "mem_if_dwidth_32";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_memtype = "ddr3_sdram";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_rowaddr_width = "addr_width_15";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_speedbin = "ddr3_1600_8_8_8";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tccd = "tccd_4";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tcl = "tcl_7";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tcwl = "tcwl_7";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tfaw = "tfaw_15";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tmrd = "tmrd_4";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tras = "tras_14";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trc = "trc_20";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trcd = "trcd_6";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trefi = 3120;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trfc = 120;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trp = "trp_6";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trrd = "trrd_3";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trtp = "trtp_3";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_twr = "twr_6";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_twtr = "twtr_4";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .mmr_cfg_mem_bl = "mp_bl_8";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .output_regd = "disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .pdn_exit_cycles = "slow_exit";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .port0_width = "port_32_bit";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .port1_width = "port_32_bit";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .port2_width = "port_32_bit";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .port3_width = "port_32_bit";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .port4_width = "port_32_bit";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .port5_width = "port_32_bit";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .power_saving_exit_cycles = 5;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_0 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_1 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_2 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_3 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_4 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_5 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_0 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_1 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_2 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_3 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_4 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_5 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_0 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_1 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_2 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_3 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_4 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_5 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_0 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_1 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_2 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_3 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_4 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_5 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_0 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_1 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_2 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_3 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_4 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_5 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_0 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_1 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_2 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_3 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_4 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_5 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_0 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_1 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_2 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_3 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_4 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_5 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_0 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_1 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_2 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_3 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_4 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_5 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_remap = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_0 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_1 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_2 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_3 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_4 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_5 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_0 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_1 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_2 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_3 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_4 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_5 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_6 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_7 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_0 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_1 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_2 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_3 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_4 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_5 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_0 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_1 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_2 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_3 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_4 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_5 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_0 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_1 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_2 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_3 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_0 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_1 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_2 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_3 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_4 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_5 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .read_odt_chip = "odt_disabled";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .reorder_data = "data_reordering";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo0_cport_map = "cmd_port_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo1_cport_map = "cmd_port_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo2_cport_map = "cmd_port_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo3_cport_map = "cmd_port_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_0 = "concatenate_rdy";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_1 = "concatenate_rdy";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_2 = "concatenate_rdy";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_3 = "concatenate_rdy";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_0 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_1 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_2 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_3 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_4 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_5 = "weight_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_0 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_1 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_2 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_3 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_4 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_5 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_6 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_7 = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_0 = "asynchronous";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_1 = "asynchronous";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_2 = "asynchronous";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_3 = "asynchronous";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_4 = "asynchronous";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_5 = "asynchronous";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .test_mode = "normal_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_0 = "threshold_32";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_1 = "threshold_32";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_2 = "threshold_32";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_3 = "threshold_32";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_4 = "threshold_32";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_5 = "threshold_32";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_0 = "threshold_16";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_1 = "threshold_16";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_2 = "threshold_16";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_3 = "threshold_16";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_4 = "threshold_16";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_5 = "threshold_16";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_0 = "empty";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_1 = "empty";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_2 = "empty";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_3 = "empty";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_ecc_en = "disable";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_0 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_1 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_2 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_3 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_4 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_5 = "priority_1";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo0_cport_map = "cmd_port_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo0_rdy_almost_full = "not_full";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo1_cport_map = "cmd_port_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo1_rdy_almost_full = "not_full";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo2_cport_map = "cmd_port_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo2_rdy_almost_full = "not_full";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo3_cport_map = "cmd_port_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo3_rdy_almost_full = "not_full";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_0 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_1 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_2 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_3 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_4 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_5 = "dwidth_0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_0 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_1 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_2 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_3 = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_0 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_1 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_2 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_3 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_4 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_5 = "use_no";
defparam \u0|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst .write_odt_chip = "write_chip0_odt0_chip1";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N4
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N9
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N40
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y66_N36
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y65_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(hps_ddr3_dqs_p[0]),
	.ibar(hps_ddr3_dqs_n[0]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y66_N21
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(hps_ddr3_dq[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N33
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y66_N34
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y66_N35
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N39
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y66_N19
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y66_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(hps_ddr3_dq[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N16
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y66_N17
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y66_N18
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N41
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y66_N53
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y66_N38
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(hps_ddr3_dq[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N50
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y66_N51
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y66_N52
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N38
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y65_N70
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y65_N55
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(hps_ddr3_dq[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N67
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y65_N68
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y65_N69
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N32
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y64_N36
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y64_N21
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(hps_ddr3_dq[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N33
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y64_N34
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y64_N35
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N31
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y64_N19
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y64_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(hps_ddr3_dq[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N16
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y64_N17
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y64_N18
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N33
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y64_N53
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y64_N38
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(hps_ddr3_dq[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N50
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y64_N51
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y64_N52
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N30
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y63_N110
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y63_N95
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(hps_ddr3_dq[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N107
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y63_N108
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y63_N109
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N4
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N9
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N40
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y59_N36
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y58_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(hps_ddr3_dqs_p[1]),
	.ibar(hps_ddr3_dqs_n[1]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y59_N21
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(hps_ddr3_dq[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N33
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y59_N34
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y59_N35
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N39
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y59_N19
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y59_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(hps_ddr3_dq[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N16
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y59_N17
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y59_N18
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N41
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y59_N53
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y59_N38
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(hps_ddr3_dq[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N50
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y59_N51
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y59_N52
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N38
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y58_N70
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y58_N55
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(hps_ddr3_dq[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N67
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y58_N68
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y58_N69
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N32
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y57_N36
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y57_N21
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(hps_ddr3_dq[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N33
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y57_N34
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y57_N35
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N31
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y57_N19
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y57_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(hps_ddr3_dq[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N16
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y57_N17
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y57_N18
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N33
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y57_N53
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y57_N38
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(hps_ddr3_dq[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N50
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y57_N51
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y57_N52
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N30
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y56_N110
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y56_N95
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(hps_ddr3_dq[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N107
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y56_N108
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y56_N109
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y42_N112
cyclonev_leveling_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs (
	.clkin(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .physical_clock_source = "dqs";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .sim_buffer_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N4
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y42_N114
cyclonev_leveling_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr (
	.clkin(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .physical_clock_source = "hr";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .sim_buffer_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N9
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N40
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y52_N36
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y51_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(hps_ddr3_dqs_p[2]),
	.ibar(hps_ddr3_dqs_n[2]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y52_N21
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(hps_ddr3_dq[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N33
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y52_N34
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y52_N35
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N39
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y52_N19
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y52_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(hps_ddr3_dq[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N16
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y52_N17
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y52_N18
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N41
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y52_N53
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y52_N38
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(hps_ddr3_dq[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N50
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y52_N51
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y52_N52
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N38
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y51_N70
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y51_N55
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(hps_ddr3_dq[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N67
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y51_N68
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y51_N69
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N32
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y50_N36
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y50_N21
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(hps_ddr3_dq[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N33
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y50_N34
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y50_N35
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N31
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y50_N19
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y50_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(hps_ddr3_dq[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N16
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y50_N17
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y50_N18
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N33
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y50_N53
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y50_N38
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(hps_ddr3_dq[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N50
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y50_N51
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y50_N52
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N30
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y49_N110
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y49_N95
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(hps_ddr3_dq[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N107
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y49_N108
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y49_N109
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N4
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N9
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N40
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y45_N36
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y44_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(hps_ddr3_dqs_p[3]),
	.ibar(hps_ddr3_dqs_n[3]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y45_N21
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(hps_ddr3_dq[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N33
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y45_N34
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y45_N35
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N39
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y45_N19
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y45_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(hps_ddr3_dq[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N16
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y45_N17
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y45_N18
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N41
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y45_N53
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y45_N38
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(hps_ddr3_dq[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N50
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y45_N51
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y45_N52
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N38
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y44_N70
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y44_N55
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(hps_ddr3_dq[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N67
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y44_N68
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y44_N69
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N32
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y43_N36
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y43_N21
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(hps_ddr3_dq[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N33
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y43_N34
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y43_N35
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N31
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y43_N19
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y43_N4
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(hps_ddr3_dq[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N16
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y43_N17
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y43_N18
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N33
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y43_N53
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y43_N38
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(hps_ddr3_dq[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N50
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y43_N51
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y43_N52
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N30
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y42_N110
cyclonev_read_fifo_read_clock_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y42_N95
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(hps_ddr3_dq[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N107
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y42_N108
cyclonev_ddio_in \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y42_N109
cyclonev_ir_fifo_userdes \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: MEMPHY_X89_Y80_N112
cyclonev_mem_phy \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst (
	.aficasn(\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cas_n [0]),
	.afimemclkdisable(\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable [0]),
	.afirasn(\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_ras_n [0]),
	.afirstn(\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rst_n [0]),
	.afiwen(\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_we_n [0]),
	.avlread(gnd),
	.avlresetn(gnd),
	.avlwrite(gnd),
	.globalresetn(gnd),
	.iointcasnaclr(gnd),
	.iointrasnaclr(gnd),
	.iointresetnaclr(gnd),
	.iointwenaclr(gnd),
	.plladdrcmdclk(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.pllaficlk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.pllavlclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]),
	.plllocked(gnd),
	.scanen(gnd),
	.softresetn(gnd),
	.afiaddr({\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [19],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [18],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [17],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [16],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [15],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [14],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [13],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [12],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [11],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [10],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [9],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [8],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [7],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [6],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [5],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_addr [0]}),
	.afiba({\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_ba [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_ba [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_ba [0]}),
	.aficke({\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cke [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cke [0]}),
	.aficsn({\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cs_n [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_cs_n [0]}),
	.afidm({\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [9],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [8],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [7],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [6],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [5],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dm_int [0]}),
	.afidqsburst({\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [1],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [0]}),
	.afiodt({\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_odt [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_odt [0]}),
	.afirdataen({\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [1],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [0]}),
	.afirdataenfull({\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [1],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [0]}),
	.afiwdata({\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [79],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [78],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [77],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [76],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [75],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [74],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [73],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [72],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [71],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [70],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [69],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [68],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [67],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [66],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [65],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [64],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [63],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [62],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [61],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [60],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [59],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [58],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [57],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [56],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [55],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [54],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [53],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [52],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [51],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [50],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [49],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [48],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [47],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [46],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [45],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [44],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [43],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [42],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [41],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [40],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [39],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [38],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [37],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [36],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [35],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [34],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [33],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [32],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [31],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [30],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [29],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [28],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [27],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [26],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [25],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [24],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [23],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [22],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [21],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [20],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [19],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [18],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [17],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [16],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [15],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [14],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [13],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [12],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [11],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [10],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [9],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [8],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [7],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [6],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [5],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [4],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [0]}),
	.afiwdatavalid({\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [1],
\u0|hps|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [0]}),
	.avladdress({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.avlwritedata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfgaddlat({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [1],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [0]}),
	.cfgbankaddrwidth({gnd,gnd,gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [0]}),
	.cfgcaswrlat({gnd,gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [0]}),
	.cfgcoladdrwidth({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [2],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [0]}),
	.cfgcsaddrwidth({gnd,gnd,gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [0]}),
	.cfgdevicewidth({gnd,gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [0]}),
	.cfgdramconfig({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [20],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [19],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [18],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [17],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [16],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [15],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [14],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [13],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [12],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [11],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [10],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [9],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [8],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [7],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [6],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [5],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [1],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [0]}),
	.cfginterfacewidth({\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [7],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [6],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [5],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [4],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [0]}),
	.cfgrowaddrwidth({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [2],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [0]}),
	.cfgtcl({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [1],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [0]}),
	.cfgtmrd({gnd,gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [0]}),
	.cfgtrefi({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [12],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [11],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [10],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [9],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [8],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [7],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [6],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [5],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [4],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [1],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [0]}),
	.cfgtrfc({\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [7],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [6],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [5],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [4],
\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [0]}),
	.cfgtwr({gnd,gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [3],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [2],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [1],\u0|hps|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [0]}),
	.ddiophydqdin({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0]}),
	.ddiophydqslogicrdatavalid({vcc,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid }),
	.iointaddraclr(16'b0000000000000000),
	.iointaddrdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointbaaclr(3'b000),
	.iointbadout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointcasndout({gnd,gnd,gnd,gnd}),
	.iointckdout({gnd,gnd,gnd,gnd}),
	.iointckeaclr(2'b00),
	.iointckedout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointckndout({gnd,gnd,gnd,gnd}),
	.iointcsnaclr(2'b00),
	.iointcsndout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdmdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqoe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iointdqsbdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsboe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicaclrfifoctrl(5'b00000),
	.iointdqslogicaclrpstamble(5'b00000),
	.iointdqslogicdqsena({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicfiforeset({gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicincrdataen({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicincwrptr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicoct({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicreadlatency({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsoe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointodtaclr(2'b00),
	.iointodtdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointrasndout({gnd,gnd,gnd,gnd}),
	.iointresetndout({gnd,gnd,gnd,gnd}),
	.iointwendout({gnd,gnd,gnd,gnd}),
	.aficalfail(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ),
	.aficalsuccess(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ),
	.afirdatavalid(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid [0]),
	.avlwaitrequest(),
	.ctlresetn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ),
	.iointaficalfail(),
	.iointaficalsuccess(),
	.phyddiocasnaclr(),
	.phyddiorasnaclr(),
	.phyddioresetnaclr(),
	.phyddiowenaclr(),
	.phyresetn(),
	.afirdata(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus ),
	.afirlat(),
	.afiwlat(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus ),
	.avlreaddata(),
	.iointafirlat(),
	.iointafiwlat(),
	.iointdqdin(),
	.iointdqslogicrdatavalid(),
	.phyddioaddraclr(),
	.phyddioaddrdout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus ),
	.phyddiobaaclr(),
	.phyddiobadout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus ),
	.phyddiocasndout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus ),
	.phyddiockdout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus ),
	.phyddiockeaclr(),
	.phyddiockedout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus ),
	.phyddiockndout(),
	.phyddiocsnaclr(),
	.phyddiocsndout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus ),
	.phyddiodmdout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus ),
	.phyddiodqdout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus ),
	.phyddiodqoe(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus ),
	.phyddiodqsbdout(),
	.phyddiodqsboe(),
	.phyddiodqsdout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus ),
	.phyddiodqslogicaclrfifoctrl(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus ),
	.phyddiodqslogicaclrpstamble(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus ),
	.phyddiodqslogicdqsena(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus ),
	.phyddiodqslogicfiforeset(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus ),
	.phyddiodqslogicincrdataen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus ),
	.phyddiodqslogicincwrptr(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus ),
	.phyddiodqslogicoct(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus ),
	.phyddiodqslogicreadlatency(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus ),
	.phyddiodqsoe(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus ),
	.phyddioodtaclr(),
	.phyddioodtdout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus ),
	.phyddiorasndout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus ),
	.phyddioresetndout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus ),
	.phyddiowendout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_ac_ddr_disable = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_atpg_en = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_csr_pipelineglobalenable = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_datapath_ac_delay = "one_and_half_cycles";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_datapath_delay = "one_cycle";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_reset_delay_en = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_use_hphy = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_wrap_back_en = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_ac_rom_content = 1200'b100000011100000000000000000000100000011110000000000000000000010000000010000000010000110001010000000010000000010100110000010000000010010000000001000100010000000010100000000000010000010000000010110000000000000000010000001110000000010000000000010000000010000000010001001001010000000010000000010011001000010000000010100000000000100100010000000010010000000000001000010000000010110000000000000000110000011110000000000000000000111000011110000000000000000000110000011110000000000000000000010000011010000000000000000000010000011010110000000000000000010000001010000000010000000000010000010010000000000000000000011100100110000000000000000000011100100110110000000000000000011100100110000000000000001000011100100110110000000000001000111000111110000000000000000000111100111110000000000000000000111000011110000000000000000000011000000110000000000000000000011000100110000000000000000000010011010110000000000000000000010011010110110000000000000000010011010110000000000000001000010011010110110000000000001000110011011110000000000000000000010000010110000000000000001000010000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_ac_rom_init_file = "hps_ac_rom.hex";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_inst_rom_content = 2560'b1000000000000000000010000000011010000000000010000001100000000000100000100000000000001000001010000000000010000011000000000000100000111000000000001000000100000000000010000100100000000000100001010000000000001000010110000000000010000110000000000000100001000000000000000000100000000000000010000110100000000000000010001000000000001010011010000000100000000110100000000000000010010000000010000000011010000000000000001001100000000000101001101000000000001000011010000000100000000110100000000000000010110110100000001100110011101000000000001010111010000000100011001110100000000000101110001000000011101100100010000000000010100000100000001010110010001000100000000110100000000000110011100000000000001100110110000000000011100111000000000000000011000000000000100000110011100000001000001100111000000010000011001110000000100000110011100000000000001101000000000000000001101000000000000000011010000000000000000110100000000000000001101000000001100000111010000000011000010000100000000110000100001000000001100001000010000000000010100110100000000000100001101000000010000000011010000000000011001110000000000000110011011000000000001110011100000000000000001100000000000011000011001110000000110000110011100000001100001100111000000011000011001110000000000000110100000000000000000110100000000000000001101000000000000000011010000000000000000110100000000111000011101000000001110001000010000000011100010000100000000111000100001000000000001010011010000000000010000110100000001000000001101000000000000001000101011000000000000110110110001000000001101000000000000001000101101000000000000111111010000000000001111110100000001000011111101000010000001111111010000100000100001110100001000001000011101000010000010000111010000000000100010110100000000000011111101000000000000111111010000000101001111110100010000000011010000000010000001110100010000100000100001000100001000001000010001000010000010000100010000100000011110110100001000001000011101000010000010000111010000100000100001110100000001010011010000000010000001111111010000100000100001110100001000001000011101000010000010000111010000100000100000000100001000001000010001000010000010000100010000100000100001000100000000001000100000000000011000110100000000000100001101000000000001110011010000000100000000110100000000000000000000000000000001000000000000000000010100000000000000000110000000000000010000000000000000000000000000000100000000000100000001000000000001010000010000000000011000000100000001000000000001000000000001001000110000000000010000110100000000000101001101000000010000000011010000000010000001111000010001000000001101000000000000000000000000000;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_inst_rom_init_file = "hps_inst_rom.hex";
// synopsys translate_on

// Location: DQSCONFIG_X89_Y42_N26
cyclonev_dqs_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y42_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y42_N25
cyclonev_lfifo \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [3]),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [19],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [18],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [17],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [16],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [15]}),
	.rdatavalid(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X89_Y49_N26
cyclonev_dqs_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y49_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y49_N25
cyclonev_lfifo \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [2]),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [14],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [13],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [12],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [11],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [10]}),
	.rdatavalid(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X89_Y56_N26
cyclonev_dqs_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y56_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y56_N25
cyclonev_lfifo \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [1]),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [9],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [8],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [7],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [6],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [5]}),
	.rdatavalid(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X89_Y63_N26
cyclonev_dqs_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y63_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y63_N25
cyclonev_lfifo \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [0]),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [4],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [1],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [0]}),
	.rdatavalid(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N15
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [7]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [6]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N14
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N5
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y42_N20
cyclonev_vfifo \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [3]),
	.wrclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y42_N6
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y42_N16
cyclonev_dqs_enable_ctrl \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N17
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N18
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y42_N21
cyclonev_dqs_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N22
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N23
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [7]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [6]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N15
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [5]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N14
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N5
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y49_N20
cyclonev_vfifo \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [2]),
	.wrclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y49_N6
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y49_N16
cyclonev_dqs_enable_ctrl \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N17
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N18
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y49_N21
cyclonev_dqs_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N22
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N23
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [5]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N15
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [2]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N14
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N5
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y56_N20
cyclonev_vfifo \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [1]),
	.wrclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y56_N6
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y56_N16
cyclonev_dqs_enable_ctrl \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N17
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N18
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y56_N21
cyclonev_dqs_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N22
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N23
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [2]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N15
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [1]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N14
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N5
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y63_N20
cyclonev_vfifo \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [0]),
	.wrclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y63_N6
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y63_N16
cyclonev_dqs_enable_ctrl \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N17
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N18
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y63_N21
cyclonev_dqs_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N22
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N23
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [1]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N29
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y42_N85
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [15]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [13]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N86
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [14]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [12]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y42_N113
cyclonev_leveling_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq (
	.clkin(\u0|hps|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .physical_clock_source = "dq";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N8
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y42_N87
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N89
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: IOIBUF_X89_Y80_N55
cyclonev_io_ibuf \hps_ddr3_rzq~input (
	.i(hps_ddr3_rzq),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_ddr3_rzq~input_o ));
// synopsys translate_off
defparam \hps_ddr3_rzq~input .bus_hold = "false";
defparam \hps_ddr3_rzq~input .simulate_z_as = "z";
// synopsys translate_on

// Location: TERMINATION_X89_Y34_N3
cyclonev_termination \u0|hps|hps_io|border|hps_sdram_inst|oct|sd1a_0 (
	.clkenusr(gnd),
	.clkusr(gnd),
	.enserusr(gnd),
	.nclrusr(gnd),
	.rzqin(\hps_ddr3_rzq~input_o ),
	.scanclk(gnd),
	.scanen(gnd),
	.scanin(gnd),
	.serdatafromcore(gnd),
	.serdatain(gnd),
	.otherenser(10'b0000000000),
	.clkusrdftout(\u0|hps|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT ),
	.compoutrdn(),
	.compoutrup(),
	.enserout(),
	.scanout(),
	.serdataout(\u0|hps|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.serdatatocore());

// Location: TERMINATIONLOGIC_X89_Y42_N115
cyclonev_termination_logic \hps_ddr3_dm[2]~_s2p_logic_blk (
	.s2pload(gnd),
	.scanclk(gnd),
	.scanenable(gnd),
	.serdata(\u0|hps|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.enser(4'b0000),
	.parallelterminationcontrol(\hps_ddr3_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ),
	.seriesterminationcontrol(\hps_ddr3_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ));

// Location: IOCONFIG_X89_Y49_N29
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y49_N85
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [11]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [9]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N86
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [10]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [8]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N8
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y49_N87
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N89
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N29
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y56_N85
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [7]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [5]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N86
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [6]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y69_N5
cyclonev_leveling_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq (
	.clkin(\u0|hps|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .physical_clock_source = "dq";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N8
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y56_N87
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N89
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: TERMINATIONLOGIC_X89_Y69_N7
cyclonev_termination_logic \hps_ddr3_dm[0]~_s2p_logic_blk (
	.s2pload(gnd),
	.scanclk(gnd),
	.scanenable(gnd),
	.serdata(\u0|hps|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.enser(4'b0000),
	.parallelterminationcontrol(\hps_ddr3_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ),
	.seriesterminationcontrol(\hps_ddr3_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ));

// Location: IOCONFIG_X89_Y63_N29
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y63_N85
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N86
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N8
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y63_N87
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N89
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y71_N4
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y73_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [1]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y73_N6
cyclonev_pseudo_diff_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout [0]),
	.oein(gnd),
	.dtcin(gnd),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o [0]),
	.obar(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar [0]),
	.oeout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout [0]),
	.oebout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout [0]),
	.dtc(),
	.dtcbar());

// Location: DDIOOUT_X89_Y66_N28
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N29
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y66_N30
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N32
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [1]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y66_N25
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N27
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N10
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [1]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y63_N11
cyclonev_ddio_oe \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N13
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [7]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [5]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [6]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y66_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [3]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [2]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y66_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [11]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [9]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [10]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [8]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y66_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N49
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N41
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [5]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y66_N42
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N44
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N62
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [15]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [13]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N63
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [14]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [12]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y65_N64
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N66
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N58
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [7]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [6]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y65_N59
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N61
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N28
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [19]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [17]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N29
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [18]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [16]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y64_N30
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N32
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [9]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [8]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y64_N25
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N27
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [23]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [21]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [22]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [20]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y64_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [11]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [10]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y64_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [27]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [25]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [26]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [24]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y64_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N49
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N41
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [13]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [12]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y64_N42
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N44
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N102
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [31]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [29]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N103
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [30]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [28]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y63_N104
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N106
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N98
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [15]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [14]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y63_N99
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N101
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N28
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [39]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [37]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N29
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [38]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [36]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y59_N30
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N32
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [19]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [18]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y59_N25
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N27
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N10
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [2]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y56_N11
cyclonev_ddio_oe \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N13
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [43]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [41]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [42]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [40]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y59_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [21]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [20]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y59_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [47]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [45]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [46]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [44]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y59_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N49
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N41
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [23]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [22]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y59_N42
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N44
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N62
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [51]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [49]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N63
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [50]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [48]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y58_N64
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N66
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N58
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [25]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [24]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y58_N59
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N61
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N28
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [55]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [53]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N29
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [54]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [52]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N30
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N32
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [27]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [26]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y57_N25
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N27
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [59]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [57]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [58]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [56]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [29]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [28]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y57_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [63]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [61]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [62]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [60]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N49
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N41
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [31]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [30]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y57_N42
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N44
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N102
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [67]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [65]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N103
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [66]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [64]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y56_N104
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N106
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N98
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [33]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [32]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y56_N99
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N101
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N28
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [75]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [73]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N29
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [74]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [72]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y52_N30
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N32
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [37]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [36]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y52_N25
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N27
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N10
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [5]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y49_N11
cyclonev_ddio_oe \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N13
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [79]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [77]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [78]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [76]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y52_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [39]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [38]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y52_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [83]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [81]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [82]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [80]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y52_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N49
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N41
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [41]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [40]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y52_N42
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N44
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N62
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [87]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [85]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N63
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [86]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [84]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y51_N64
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N66
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N58
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [43]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [42]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y51_N59
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N61
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N28
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [91]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [89]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N29
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [90]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [88]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y50_N30
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N32
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [45]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [44]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y50_N25
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N27
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [95]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [93]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [94]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [92]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y50_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [47]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [46]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y50_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [99]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [97]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [98]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [96]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y50_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N49
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N41
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [49]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [48]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y50_N42
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N44
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N102
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [103]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [101]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N103
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [102]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [100]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y49_N104
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N106
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N98
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [51]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [50]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y49_N99
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N101
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N28
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [111]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [109]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N29
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [110]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [108]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y45_N30
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N32
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [55]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [54]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y45_N25
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N27
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N10
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [7]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [6]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y42_N11
cyclonev_ddio_oe \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N13
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [115]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [113]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [114]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [112]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y45_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [57]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [56]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y45_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [119]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [117]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [118]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [116]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y45_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N49
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N41
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [59]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [58]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y45_N42
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N44
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N62
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [123]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [121]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N63
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [122]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [120]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y44_N64
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N66
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N58
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [61]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [60]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y44_N59
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N61
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N28
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [127]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [125]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N29
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [126]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [124]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y43_N30
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N32
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N24
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [63]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [62]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y43_N25
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N27
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [131]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [129]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [130]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [128]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y43_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [65]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [64]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y43_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [135]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [133]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [134]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [132]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y43_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N49
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N41
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [67]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [66]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y43_N42
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N44
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N102
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [139]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [137]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N103
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [138]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [136]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y42_N104
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N106
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N98
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [69]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [68]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y42_N99
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N101
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y65_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N35
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y65_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [1]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y65_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y65_N6
cyclonev_pseudo_diff_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X89_Y58_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [7]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [5]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [6]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y58_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N35
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y58_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [3]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [2]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y58_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y58_N6
cyclonev_pseudo_diff_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X89_Y51_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [11]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [9]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [10]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [8]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y51_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N35
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y51_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [5]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y51_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y51_N6
cyclonev_pseudo_diff_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X89_Y44_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [15]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [13]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [14]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [12]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y44_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N35
cyclonev_io_config \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y44_N15
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N7
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [7]),
	.datainhi(!\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [6]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y44_N8
dffeas \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N10
cyclonev_delay_chain \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y44_N6
cyclonev_pseudo_diff_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: IOIBUF_X74_Y81_N8
cyclonev_io_ibuf \hps_spim_miso~input (
	.i(hps_spim_miso),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_spim_miso~input_o ));
// synopsys translate_off
defparam \hps_spim_miso~input .bus_hold = "false";
defparam \hps_spim_miso~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALSPIMASTER_X87_Y53_N111
cyclonev_hps_peripheral_spi_master \u0|hps|hps_io|border|spim1_inst (
	.spi_master_rxd(\hps_spim_miso~input_o ),
	.spi_master_sclk(\u0|hps|hps_io|border|spim1_inst~O_SPI_MASTER_SCLK ),
	.spi_master_ss_0_n(\u0|hps|hps_io|border|spim1_inst~O_SPI_MASTER_SS_0_N ),
	.spi_master_ss_1_n(),
	.spi_master_txd(\u0|hps|hps_io|border|intermediate [28]),
	.spi_master_ssi_oe_n(\u0|hps|hps_io|border|intermediate [29]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|spim1_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N5
cyclonev_io_ibuf \hps_enet_rx_clk~input (
	.i(hps_enet_rx_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_enet_rx_clk~input_o ));
// synopsys translate_off
defparam \hps_enet_rx_clk~input .bus_hold = "false";
defparam \hps_enet_rx_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N2
cyclonev_io_ibuf \hps_enet_rx_dv~input (
	.i(hps_enet_rx_dv),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_enet_rx_dv~input_o ));
// synopsys translate_off
defparam \hps_enet_rx_dv~input .bus_hold = "false";
defparam \hps_enet_rx_dv~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y81_N5
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input (
	.i(hps_enet_mdio),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y81_N8
cyclonev_io_ibuf \hps_enet_rx_data[0]~input (
	.i(hps_enet_rx_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_enet_rx_data[0]~input_o ));
// synopsys translate_off
defparam \hps_enet_rx_data[0]~input .bus_hold = "false";
defparam \hps_enet_rx_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N11
cyclonev_io_ibuf \hps_enet_rx_data[1]~input (
	.i(hps_enet_rx_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_enet_rx_data[1]~input_o ));
// synopsys translate_off
defparam \hps_enet_rx_data[1]~input .bus_hold = "false";
defparam \hps_enet_rx_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N2
cyclonev_io_ibuf \hps_enet_rx_data[2]~input (
	.i(hps_enet_rx_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_enet_rx_data[2]~input_o ));
// synopsys translate_off
defparam \hps_enet_rx_data[2]~input .bus_hold = "false";
defparam \hps_enet_rx_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N8
cyclonev_io_ibuf \hps_enet_rx_data[3]~input (
	.i(hps_enet_rx_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_enet_rx_data[3]~input_o ));
// synopsys translate_off
defparam \hps_enet_rx_data[3]~input .bus_hold = "false";
defparam \hps_enet_rx_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALEMAC_X77_Y39_N111
cyclonev_hps_peripheral_emac \u0|hps|hps_io|border|emac1_inst (
	.emac_clk_rx(\hps_enet_rx_clk~input_o ),
	.emac_phy_rxdv(\hps_enet_rx_dv~input_o ),
	.emac_gmii_mdo_i(\u0|hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input_o ),
	.emac_phy_rxd({\hps_enet_rx_data[3]~input_o ,\hps_enet_rx_data[2]~input_o ,\hps_enet_rx_data[1]~input_o ,\hps_enet_rx_data[0]~input_o }),
	.emac_clk_tx(\u0|hps|hps_io|border|emac1_inst~O_EMAC_CLK_TX ),
	.emac_phy_tx_oe(\u0|hps|hps_io|border|emac1_inst~O_EMAC_PHY_TX_OE ),
	.emac_gmii_mdo_o(\u0|hps|hps_io|border|intermediate [0]),
	.emac_gmii_mdo_oe(\u0|hps|hps_io|border|intermediate [1]),
	.emac_gmii_mdc(\u0|hps|hps_io|border|emac1_inst~O_EMAC_GMII_MDC ),
	.emac_phy_txd(\u0|hps|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|emac1_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N2
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input (
	.i(hps_sd_cmd),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N5
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_sdio_inst_D0[0]~input (
	.i(hps_sd_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_sdio_inst_D0[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D0[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N11
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_sdio_inst_D1[0]~input (
	.i(hps_sd_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_sdio_inst_D1[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D1[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y81_N5
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_sdio_inst_D2[0]~input (
	.i(hps_sd_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_sdio_inst_D2[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D2[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y81_N11
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_sdio_inst_D3[0]~input (
	.i(hps_sd_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_sdio_inst_D3[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D3[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_sdio_inst_D3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALSDMMC_X87_Y39_N111
cyclonev_hps_peripheral_sdmmc \u0|hps|hps_io|border|sdio_inst (
	.sdmmc_fb_clk(gnd),
	.sdmmc_cmd_i(\u0|hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input_o ),
	.sdmmc_data_i({gnd,gnd,gnd,gnd,\u0|hps|hps_io|border|hps_io_sdio_inst_D3[0]~input_o ,\u0|hps|hps_io|border|hps_io_sdio_inst_D2[0]~input_o ,\u0|hps|hps_io|border|hps_io_sdio_inst_D1[0]~input_o ,\u0|hps|hps_io|border|hps_io_sdio_inst_D0[0]~input_o }),
	.sdmmc_pwr_en(\u0|hps|hps_io|border|sdio_inst~O_SDMMC_PWR_EN ),
	.sdmmc_cclk(\u0|hps|hps_io|border|sdio_inst~sdmmc_cclk ),
	.sdmmc_cmd_o(\u0|hps|hps_io|border|intermediate [2]),
	.sdmmc_cmd_oe(\u0|hps|hps_io|border|intermediate [3]),
	.sdmmc_data_o(\u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_O_bus ),
	.sdmmc_data_oe(\u0|hps|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|sdio_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X52_Y81_N5
cyclonev_io_ibuf \hps_usb_clkout~input (
	.i(hps_usb_clkout),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_usb_clkout~input_o ));
// synopsys translate_off
defparam \hps_usb_clkout~input .bus_hold = "false";
defparam \hps_usb_clkout~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y81_N1
cyclonev_io_ibuf \hps_usb_dir~input (
	.i(hps_usb_dir),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_usb_dir~input_o ));
// synopsys translate_off
defparam \hps_usb_dir~input .bus_hold = "false";
defparam \hps_usb_dir~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y81_N7
cyclonev_io_ibuf \hps_usb_nxt~input (
	.i(hps_usb_nxt),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_usb_nxt~input_o ));
// synopsys translate_off
defparam \hps_usb_nxt~input .bus_hold = "false";
defparam \hps_usb_nxt~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N8
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_usb1_inst_D0[0]~input (
	.i(hps_usb_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_usb1_inst_D0[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D0[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N5
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_usb1_inst_D1[0]~input (
	.i(hps_usb_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_usb1_inst_D1[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D1[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N11
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_usb1_inst_D2[0]~input (
	.i(hps_usb_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_usb1_inst_D2[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D2[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y81_N2
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_usb1_inst_D3[0]~input (
	.i(hps_usb_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_usb1_inst_D3[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D3[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y81_N8
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_usb1_inst_D4[0]~input (
	.i(hps_usb_data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_usb1_inst_D4[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D4[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D4[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y81_N5
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_usb1_inst_D5[0]~input (
	.i(hps_usb_data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_usb1_inst_D5[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D5[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D5[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y81_N11
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_usb1_inst_D6[0]~input (
	.i(hps_usb_data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_usb1_inst_D6[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D6[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D6[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y81_N2
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_usb1_inst_D7[0]~input (
	.i(hps_usb_data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_usb1_inst_D7[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D7[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_usb1_inst_D7[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALUSB_X55_Y39_N111
cyclonev_hps_peripheral_usb \u0|hps|hps_io|border|usb1_inst (
	.usb_ulpi_clk(\hps_usb_clkout~input_o ),
	.usb_ulpi_dir(\hps_usb_dir~input_o ),
	.usb_ulpi_nxt(\hps_usb_nxt~input_o ),
	.usb_ulpi_data_i({\u0|hps|hps_io|border|hps_io_usb1_inst_D7[0]~input_o ,\u0|hps|hps_io|border|hps_io_usb1_inst_D6[0]~input_o ,\u0|hps|hps_io|border|hps_io_usb1_inst_D5[0]~input_o ,\u0|hps|hps_io|border|hps_io_usb1_inst_D4[0]~input_o ,
\u0|hps|hps_io|border|hps_io_usb1_inst_D3[0]~input_o ,\u0|hps|hps_io|border|hps_io_usb1_inst_D2[0]~input_o ,\u0|hps|hps_io|border|hps_io_usb1_inst_D1[0]~input_o ,\u0|hps|hps_io|border|hps_io_usb1_inst_D0[0]~input_o }),
	.usb_ulpi_stp(\u0|hps|hps_io|border|usb1_inst~usb_ulpi_stp ),
	.usb_ulpi_data_o(\u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus ),
	.usb_ulpi_data_oe(\u0|hps|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|usb1_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X77_Y81_N2
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input (
	.i(hps_i2c0_sclk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N11
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input (
	.i(hps_i2c0_sdat),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALI2C_X87_Y67_N111
cyclonev_hps_peripheral_i2c \u0|hps|hps_io|border|i2c0_inst (
	.i2c_clk(\u0|hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input_o ),
	.i2c_data(\u0|hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input_o ),
	.i2c_clk_oe(\u0|hps|hps_io|border|intermediate [31]),
	.i2c_data_oe(\u0|hps|hps_io|border|intermediate [30]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|i2c0_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N2
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input (
	.i(hps_i2c1_sclk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y81_N11
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input (
	.i(hps_i2c1_sdat),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALI2C_X87_Y65_N111
cyclonev_hps_peripheral_i2c \u0|hps|hps_io|border|i2c1_inst (
	.i2c_clk(\u0|hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input_o ),
	.i2c_data(\u0|hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input_o ),
	.i2c_clk_oe(\u0|hps|hps_io|border|intermediate [33]),
	.i2c_data_oe(\u0|hps|hps_io|border|intermediate [32]));
// synopsys translate_off
defparam \u0|hps|hps_io|border|i2c1_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X52_Y81_N8
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input (
	.i(hps_conv_usb_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y81_N8
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input (
	.i(hps_enet_int_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y81_N2
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input (
	.i(hps_ltc_gpio),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N8
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input (
	.i(hps_led),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N5
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input (
	.i(hps_key),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y81_N8
cyclonev_io_ibuf \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input (
	.i(hps_gsensor_int),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input_o ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input .bus_hold = "false";
defparam \u0|hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALGPIO_X87_Y74_N111
cyclonev_hps_peripheral_gpio \u0|hps|hps_io|border|gpio_inst (
	.gpio0_porta_i({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input_o ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.gpio1_porta_i({gnd,gnd,gnd,\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o ,\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input_o ,gnd,gnd,gnd,gnd,
\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input_o ,gnd,gnd,gnd,gnd,gnd,gnd}),
	.gpio2_porta_i({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input_o ,gnd,gnd,gnd}),
	.loanio0_o(29'b00000000000000000000000000000),
	.loanio0_oe(29'b00000000000000000000000000000),
	.loanio1_o(29'b00000000000000000000000000000),
	.loanio1_oe(29'b00000000000000000000000000000),
	.loanio2_o(29'b00000000000000000000000000000),
	.loanio2_oe(29'b00000000000000000000000000000),
	.loanio0_i(\u0|hps|hps_io|border|gpio_inst_LOANIO0_I_bus ),
	.loanio1_i(),
	.loanio2_i(),
	.gpio0_porta_o(\u0|hps|hps_io|border|gpio_inst_GPIO0_PORTA_O_bus ),
	.gpio0_porta_oe(\u0|hps|hps_io|border|gpio_inst_GPIO0_PORTA_OE_bus ),
	.gpio1_porta_o(\u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus ),
	.gpio1_porta_oe(\u0|hps|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus ),
	.gpio2_porta_o(\u0|hps|hps_io|border|gpio_inst_GPIO2_PORTA_O_bus ),
	.gpio2_porta_oe(\u0|hps|hps_io|border|gpio_inst_GPIO2_PORTA_OE_bus ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|gpio_inst .dummy_param = 256;
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N85
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N86
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y71_N7
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y71_N87
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N102
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [7]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [5]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N103
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [6]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y71_N104
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [11]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [9]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [10]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [8]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N62
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [15]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [13]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N63
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [14]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [12]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N64
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [19]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [17]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [18]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [16]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N28
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [23]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [21]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N29
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [22]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [20]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N30
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [27]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [25]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [26]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [24]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y73_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [6]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N62
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [31]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [29]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N63
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [30]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [28]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y73_N64
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [7]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [35]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [33]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [34]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [32]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y77_N7
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [8]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N28
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [39]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [37]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N29
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [38]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [36]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N30
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [9]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [43]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [41]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [42]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [40]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [10]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N62
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [47]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [45]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N63
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [46]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [44]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N64
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [11]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [51]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [49]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [50]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [48]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y79_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [12]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N62
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [55]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [53]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N63
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [54]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [52]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y79_N64
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [13]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [59]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [57]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [58]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [56]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y80_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [14]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y74_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [7]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [5]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [6]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [4]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y74_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N28
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [11]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [9]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N29
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [10]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [8]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y74_N30
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N85
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N86
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y77_N87
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N62
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N63
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N7
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N64
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N11
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N12
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y79_N13
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N7
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y65_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N102
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N103
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y77_N104
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N7
cyclonev_clk_phase_select \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y51_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N45
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [3]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [1]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N46
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [2]),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [0]),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y80_N47
cyclonev_ddio_out \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out (
	.datainlo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ),
	.datainhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ),
	.clkhi(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .async_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .power_up = "low";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .sync_mode = "none";
defparam \u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOIBUF_X79_Y81_N8
cyclonev_io_ibuf \hps_uart_rx~input (
	.i(hps_uart_rx),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_uart_rx~input_o ));
// synopsys translate_off
defparam \hps_uart_rx~input .bus_hold = "false";
defparam \hps_uart_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALUART_X87_Y45_N111
cyclonev_hps_peripheral_uart \u0|hps|hps_io|border|uart0_inst (
	.uart_cts_n(gnd),
	.uart_rxd(\hps_uart_rx~input_o ),
	.uart_rts_n(\u0|hps|hps_io|border|uart0_inst~UARTRTSN ),
	.uart_txd(\u0|hps|hps_io|border|uart0_inst~uart_txd ));
// synopsys translate_off
defparam \u0|hps|hps_io|border|uart0_inst .dummy_param = 256;
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \fpga_clk1_50~input (
	.i(fpga_clk1_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fpga_clk1_50~input_o ));
// synopsys translate_off
defparam \fpga_clk1_50~input .bus_hold = "false";
defparam \fpga_clk1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \fpga_clk1_50~inputCLKENA0 (
	.inclk(\fpga_clk1_50~input_o ),
	.ena(vcc),
	.outclk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \fpga_clk1_50~inputCLKENA0 .clock_type = "global clock";
defparam \fpga_clk1_50~inputCLKENA0 .disable_mode = "low";
defparam \fpga_clk1_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \fpga_clk1_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \fpga_clk1_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \push_button_n[1]~input (
	.i(push_button_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\push_button_n[1]~input_o ));
// synopsys translate_off
defparam \push_button_n[1]~input .bus_hold = "false";
defparam \push_button_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \push_button_n[1]~inputCLKENA0 (
	.inclk(\push_button_n[1]~input_o ),
	.ena(vcc),
	.outclk(\push_button_n[1]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \push_button_n[1]~inputCLKENA0 .clock_type = "global clock";
defparam \push_button_n[1]~inputCLKENA0 .disable_mode = "low";
defparam \push_button_n[1]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \push_button_n[1]~inputCLKENA0 .ena_register_power_up = "high";
defparam \push_button_n[1]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~1_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~94  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~2  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~94  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~1_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~85 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~85_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~2  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~86  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~2  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~85_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~85 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[30] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~53 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~53_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [31] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~86  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~53 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~53_sumout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N56
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[31] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~2_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [31] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [11] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [18] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [22] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [14] & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [19]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [18]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [22]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [14]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [19]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [31]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~0_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [12] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [17] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [10] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [15] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [13] & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [16]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [10]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [15]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [13]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [16]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [12]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~1_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [20] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [26] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [23] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [24] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [21] & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [25]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [23]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [24]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [21]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [25]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [20]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~105 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~105_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~110  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~106  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~110  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~105_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~105 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~101 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~101_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~106  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~102  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~101_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~101 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~121 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~121_sumout  = SUM(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~102  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~122  = CARRY(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~121_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~121 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~121 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~8 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~8_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~121_sumout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~121_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~121_sumout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~8 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~8 .lut_mask = 64'hFF00FF00FF0FFF0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N58
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~8_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~89 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~89_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[7]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~122  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~90  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[7]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~122  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~89_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~89 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[7]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~81 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~81_sumout  = SUM(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~90  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~82  = CARRY(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~81_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~81 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~81 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~7 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~7_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~81_sumout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~81_sumout  ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~7 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~7 .lut_mask = 64'hF0F0F0F0F5F5F5F5;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~7_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[8] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N22
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[7] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~3_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [28] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [7] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [8] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [27] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [9] & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [30]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [8]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [27]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [9]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [30]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [28]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~3 .lut_mask = 64'h8000000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~3_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [29] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~2_combout  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~0_combout  & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~1_combout ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [29]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~2_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~0_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~1_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~3_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2 .lut_mask = 64'h0000000000000002;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N7
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~125 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~125_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [0] ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~q  ) + ( !VCC ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~126  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [0] ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~125_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~125 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~9_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~125_sumout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~125_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~125_sumout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~9 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N55
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~9_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~5_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [5] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [6] & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [3] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [0] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [4])) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [3]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [0]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [4]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [5]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~5 .lut_mask = 64'h0000000000000101;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout  ) ) ) # ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [2]) # 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~5_combout ) # ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [1]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [2]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~5_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [1]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~0 .lut_mask = 64'h0000FFFE00FFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|toggled .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~117 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~117_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [1] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~126  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~118  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [1] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~126  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~117_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~117 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~113 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~113_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~118  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~114  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~118  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~113_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~113 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~109 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~109_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~114  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~110  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~114  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~109_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~109 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \push_button_n[0]~input (
	.i(push_button_n[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\push_button_n[0]~input_o ));
// synopsys translate_off
defparam \push_button_n[0]~input .bus_hold = "false";
defparam \push_button_n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1~0_combout  = ( !\push_button_n[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\push_button_n[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1 (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|sync (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|Q1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|sync .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|sync .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N17
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~DUPLICATE_q  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [6] & 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [0] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|sync~q )) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~DUPLICATE_q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [6] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [0] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|sync~q )) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [6]),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [0]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|SYNC1|sync~q ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~0 .lut_mask = 64'h00A000A0A000A000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [5] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [2] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [4] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [3] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~0_combout  & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [1]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [4]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [3]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~0_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [1]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [5]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1 .lut_mask = 64'h0800000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~77 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~77_sumout  = SUM(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~82  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~78  = CARRY(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~82  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~77_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~77 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~77 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~6 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~6_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~77_sumout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~77_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~6 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~6 .lut_mask = 64'hFF00FF00FF0FFF0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N7
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~6_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[9] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~25 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~25_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [10] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~78  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~26  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [10] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~78  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~25_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~25 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[10] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~73 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~73_sumout  = SUM(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [11] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~26  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~74  = CARRY(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [11] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~73_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~73 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~73 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~5_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~73_sumout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~73_sumout  ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~73_sumout ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~5 .lut_mask = 64'hAAAAAAAAAFAFAFAF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~5_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[11] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~21 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~21_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~74  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~22  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~74  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~21_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~21 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N38
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[12] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~17 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~17_sumout  = SUM(( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [13] ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~22  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~18  = CARRY(( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [13] ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [13]),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~17_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~17 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[13] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~69 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~69_sumout  = SUM(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~18  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~70  = CARRY(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~18  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~69_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~69 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~69 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~4_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~69_sumout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~69_sumout  ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~4 .lut_mask = 64'hF0F0F0F0F3F3F3F3;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N37
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~4_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[14] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~13 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~13_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~70  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~14  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~13_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~13 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N46
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[15] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~9_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~14  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~10  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~14  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~9_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[16] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~5_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~10  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~6  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~10  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~5_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N53
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[17] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~65 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~65_sumout  = SUM(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [18] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~6  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~66  = CARRY(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [18] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~6  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~65_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~65 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~65 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~3_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~65_sumout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~65_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~3 .lut_mask = 64'hFF00FF00FF0FFF0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N22
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~3_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[18] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~61 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~61_sumout  = SUM(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~66  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~62  = CARRY(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~61_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~61 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~61 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~61_sumout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~61_sumout  ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~61_sumout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~2 .lut_mask = 64'hCCCCCCCCCFCFCFCF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[19] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~49 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~49_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~62  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~50  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~49_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~49 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[20] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~45 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~45_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~50  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~46  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~50  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~45_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~45 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[21] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~57 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~57_sumout  = SUM(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [22] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~46  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~58  = CARRY(( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [22] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~46  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~57_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~57 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~57 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~1_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout  ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~57_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N59
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[22] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~41 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~41_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~58  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~42  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~58  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~41_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~41 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[23] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~37 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~37_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~42  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~38  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~42  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~37_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~37 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[24] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~33 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~33_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~38  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~34  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~33_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~33 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[25] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~29 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~29_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~34  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~30  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~29_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~29 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[26] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~97 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~97_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~30  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~98  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~97_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~97 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N22
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[27] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~93 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~93_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~98  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~94  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~98  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~93_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~93 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[28] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[29] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~1_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [29] & 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~3_combout  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~0_combout  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~2_combout ))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|tracker [29]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~3_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~0_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4 .lut_mask = 64'h0000000000020002;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout  $ 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~q ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|Equal1~4_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~q ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|OOF~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N52
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|prev_input (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_button_n[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|prev_input~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|prev_input .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|prev_input .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y27_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|PULSEGEN~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|PULSEGEN~0_combout  = (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|prev_input~q  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~q )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|prev_input~q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|DEBOUNCE1|debounced_sig~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|PULSEGEN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|PULSEGEN~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|PULSEGEN~0 .lut_mask = 64'h2222222222222222;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|PULSEGEN~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y27_N17
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse (
	.clk(\fpga_clk1_50~input_o ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|PULSEGEN~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~33 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~33_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [0] ) + ( VCC ) + ( !VCC ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~34  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~33_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~33 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y28_N58
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse~q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y28_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~q  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.waiting~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable .lut_mask = 64'h0F000F00FF00FF00;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N35
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~5_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~10  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~6  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~10  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~5_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~125 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~125_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~6  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~126  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~6  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~125_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~125 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~125 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[26] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~121 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~121_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~126  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~122  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~121_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~121 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N22
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[27] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~117 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~117_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~122  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~118  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~122  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~117_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~117 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[28] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~113 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~113_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~118  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~114  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~118  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~113_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~113 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[29] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~109 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~109_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~114  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~110  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~109_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~109 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N31
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[30] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~1_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [31] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~110  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N34
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N52
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [22] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [20] & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [19] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [23] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [21])) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [19]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [23]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [21]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [22]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4 .lut_mask = 64'h0000000000000101;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N7
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N34
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[11]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y28_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~1_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [9] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [8] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[11]~DUPLICATE_q  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [10]) ) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[11]~DUPLICATE_q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [10]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [9]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~1 .lut_mask = 64'hC0C0000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N22
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[7] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N4
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N13
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y28_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~0_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [4] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [3] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [6] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [5] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [1])) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [6]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [5]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [1]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [4]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~0 .lut_mask = 64'h8080000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y28_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [7] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~0_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [0] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [2] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~1_combout )) ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [7] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~0_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~1_combout  ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [7] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~0_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [0]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [2]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~1_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [7]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2 .lut_mask = 64'h00FF000000FF00C0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N37
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[12]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N43
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[14]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y28_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[14]~DUPLICATE_q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [15] & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[12]~DUPLICATE_q  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [13]) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [13]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[14]~DUPLICATE_q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3 .lut_mask = 64'h0000000000000505;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y28_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3_combout  & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4_combout  & (((\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17]~DUPLICATE_q  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [16])) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [18]))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3_combout  & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4_combout  & ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [18]) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17]~DUPLICATE_q ))) ) ) ) # ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3_combout  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4_combout  & 
// (((\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17]~DUPLICATE_q  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [16])) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [18]))) ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3_combout  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4_combout  & 
// (((\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17]~DUPLICATE_q  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [16])) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [18]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17]~DUPLICATE_q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~4_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [16]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [18]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~2_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5 .lut_mask = 64'h0133013311330133;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y28_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [29] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [28] & 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [26] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [27] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [30]))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [28]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [26]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [27]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [30]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6 .lut_mask = 64'h8000800000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y28_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout ) # ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [25] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE_q )) ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout ) # 
// ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [25] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [24] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE_q ))) ) ) ) # ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout ) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE_q ) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5_combout  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout ) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE_q ) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [25]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [24]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE_q ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0 .lut_mask = 64'hFFF0FFF0F1F0F5F0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~37 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~37_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~34  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~38  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~34  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~37_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~37 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[1]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~29 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~29_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~38  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~30  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~38  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~29_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~29 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~53 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~53_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~30  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~54  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~30  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~53_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~53 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~49 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~49_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~54  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~50  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~54  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~49_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~49 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[4]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~45 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~45_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~50  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~46  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~45_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~45 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~41 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~41_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~46  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~42  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~46  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~41_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~41 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~25 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~25_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~42  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~26  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~42  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~25_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~25 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[7]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~69 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~69_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~26  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~70  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~26  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~69_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~69 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[8] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~65 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~65_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~70  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~66  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~65_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~65 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N28
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[9] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~61 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~61_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [10] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~66  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~62  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [10] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~61_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~61 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N31
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[10] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~57 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~57_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [11] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~62  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~58  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [11] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~62  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~57_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~57 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N35
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[11] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~85 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~85_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~58  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~86  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~58  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~85_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~85 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N38
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[12] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~81 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~81_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~86  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~82  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~81_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~81 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[13] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~77 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~77_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~82  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~78  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~82  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~77_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~77 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[14] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~73 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~73_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~78  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~74  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~73_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~73 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N46
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[15] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~21 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~21_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~74  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~22  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~74  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~21_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~21 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[16] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~17 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~17_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~22  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~18  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~22  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~17_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~17 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N53
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~13 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~13_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [18] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~18  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~14  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [18] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~13_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~13 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N55
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[18] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~101 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~101_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~14  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~102  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~14  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~101_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~101 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N59
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[19] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~97 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~97_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~102  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~98  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~97_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~97 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[20] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~93 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~93_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~98  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~94  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~98  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~93_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~93 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[21] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~89 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~89_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [22] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~94  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~90  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [22] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~94  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~89_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~89 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~105 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~105_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~90  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~106  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~90  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~105_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~105 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[23] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~9_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~106  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~10  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~106  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~9_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y27_N13
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[24] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[25] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y28_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE_q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [25]))) ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE_q  & 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6_combout ) # ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [25] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [24])))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [25]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt[31]~DUPLICATE_q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~6_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|Cnt [24]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|LessThan0~5_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|enable~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~0 .lut_mask = 64'h00000000C0C4C4C4;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y28_N26
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  = ( \push_button_n[1]~input_o  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  ) ) # ( !\push_button_n[1]~input_o  & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  ) ) # ( \push_button_n[1]~input_o  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\push_button_n[1]~input_o ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y39_N32
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload[0] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload [0] = ( \u0|hps|fpga_interfaces|h2f_lw_WLAST [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_WLAST [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) ) # ( 
// \u0|hps|fpga_interfaces|h2f_lw_WLAST [0] & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_WLAST [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .lut_mask = 64'h00000F0FFFFFFFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N8
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N49
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [1] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0 .lut_mask = 64'h3333333300000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .lut_mask = 64'h0000444C00004C44;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q )) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N11
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][60] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][60] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout )) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1 .lut_mask = 64'h1F001F002F002F00;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N26
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N14
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][66] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][66] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N25
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout  = (\u0|hps|fpga_interfaces|h2f_lw_WVALID [0] & (\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])))

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_WVALID [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .lut_mask = 64'h0001000100010001;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q )) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ))))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .lut_mask = 64'h00FC00B800CC0088;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  = ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ) # 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .lut_mask = 64'h5703000055000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]) # 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) # 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q )) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q )) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) # 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 .lut_mask = 64'h0C0AF3FA000AFFFA;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N32
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .lut_mask = 64'h8888440F0000000F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  & ( 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .lut_mask = 64'h5555555575555555;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N8
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) # 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 .lut_mask = 64'h4444BBBB5500FFAA;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N4
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~7 .lut_mask = 64'h000F000F303F303F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y41_N28
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y40_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~feeder_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  = ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .lut_mask = 64'h0F550F5500000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0] & \u0|hps|fpga_interfaces|h2f_lw_WVALID [0])) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & \u0|hps|fpga_interfaces|h2f_lw_WVALID [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_WVALID [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0 .lut_mask = 64'h0001000100110011;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N5
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][89] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][89] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N20
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][96] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][96] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N23
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][97] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][97]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][97] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N17
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][99] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][99]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][99] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N55
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N53
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N59
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
cyclonev_hps_interface_hps2fpga_light_weight \u0|hps|fpga_interfaces|hps2fpga_light_weight (
	.arready(\u0|mm_interconnect_0|cmd_mux|sink1_ready~combout ),
	.awready(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~0_combout ),
	.bvalid(\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.rlast(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout ),
	.rvalid(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.wready(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.bid({\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][98]~q ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][97]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]~q ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]~q ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~q ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~q }),
	.bresp({gnd,gnd}),
	.rdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7_combout ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6_combout ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5_combout ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4_combout ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3_combout ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2_combout ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1_combout ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout }),
	.rid({\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][98]~q ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][97]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]~q ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]~q ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~q ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q ,
\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q ,\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~q }),
	.rresp({gnd,gnd}),
	.arvalid(\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0]),
	.awvalid(\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0]),
	.bready(\u0|hps|fpga_interfaces|h2f_lw_BREADY [0]),
	.rready(\u0|hps|fpga_interfaces|h2f_lw_RREADY [0]),
	.wlast(\u0|hps|fpga_interfaces|h2f_lw_WLAST [0]),
	.wvalid(\u0|hps|fpga_interfaces|h2f_lw_WVALID [0]),
	.araddr(\u0|hps|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus ),
	.arburst(\u0|hps|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus ),
	.arcache(),
	.arid(\u0|hps|fpga_interfaces|hps2fpga_light_weight_ARID_bus ),
	.arlen(\u0|hps|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus ),
	.arlock(),
	.arprot(),
	.arsize(\u0|hps|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus ),
	.awaddr(\u0|hps|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus ),
	.awburst(\u0|hps|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus ),
	.awcache(),
	.awid(\u0|hps|fpga_interfaces|hps2fpga_light_weight_AWID_bus ),
	.awlen(\u0|hps|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus ),
	.awlock(),
	.awprot(),
	.awsize(\u0|hps|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus ),
	.wdata(\u0|hps|fpga_interfaces|hps2fpga_light_weight_WDATA_bus ),
	.wid(),
	.wstrb(\u0|hps|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus ));

// Location: LABCELL_X50_Y40_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps|fpga_interfaces|h2f_lw_WDATA [7] ) )

	.dataa(gnd),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_WDATA [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~11 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N28
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y36_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|led_reg[7]~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|led_reg[7]~feeder_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|led_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|led_reg[7]~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|led_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|led_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y39_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|led_reg[0]~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|led_reg[0]~0_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter 
// [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|led_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|led_reg[0]~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|led_reg[0]~0 .lut_mask = 64'hFFFF000000000000;
defparam \u0|led_patterns_avalon_0|led_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|led_reg[0]~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|led_reg[0]~1_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( (\u0|led_patterns_avalon_0|led_reg[0]~0_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|led_reg[0]~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|led_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|led_reg[0]~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|led_reg[0]~1 .lut_mask = 64'h0000000004000000;
defparam \u0|led_patterns_avalon_0|led_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y36_N16
dffeas \u0|led_patterns_avalon_0|led_reg[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|led_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_patterns_avalon_0|led_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|led_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|led_reg[7] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|led_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|base_period[7]~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|base_period[7]~feeder_combout  = \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|base_period[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[7]~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|base_period[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|led_patterns_avalon_0|base_period[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|base_period[0]~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|base_period[0]~0_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & ( (\u0|led_patterns_avalon_0|led_reg[0]~0_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|led_reg[0]~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|base_period[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[0]~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|base_period[0]~0 .lut_mask = 64'h0000000000400000;
defparam \u0|led_patterns_avalon_0|base_period[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N1
dffeas \u0|led_patterns_avalon_0|base_period[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|base_period[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_patterns_avalon_0|base_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|base_period [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[7] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|base_period[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|Mux0~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|Mux0~0_combout  = ( \u0|led_patterns_avalon_0|base_period [7] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_patterns_avalon_0|led_reg [7])) ) ) # ( !\u0|led_patterns_avalon_0|base_period [7] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_patterns_avalon_0|led_reg [7])) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|led_patterns_avalon_0|led_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|base_period [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|Mux0~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|Mux0~0 .lut_mask = 64'h0404040426262626;
defparam \u0|led_patterns_avalon_0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N7
dffeas \u0|led_patterns_avalon_0|avs_readdata[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|avs_readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|avs_readdata[7] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|avs_readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N22
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|avs_readdata [7]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N11
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~7_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [7])) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [7]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~7 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_RREADY [0] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]) # 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout  & ((!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ) # (\u0|hps|fpga_interfaces|h2f_lw_BREADY [0])))) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_RREADY [0] 
// & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]) # ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// \u0|hps|fpga_interfaces|h2f_lw_BREADY [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_BREADY [0]),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_RREADY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0 .lut_mask = 64'hAAAEAAAEEAEEEAEE;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N47
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~7_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [7])))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]~q ))))

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [7]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps|fpga_interfaces|h2f_lw_WDATA [6] ) )

	.dataa(gnd),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_WDATA [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~9 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N55
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|base_period[6]~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|base_period[6]~feeder_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|base_period[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[6]~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|base_period[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|base_period[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N59
dffeas \u0|led_patterns_avalon_0|base_period[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|base_period[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_patterns_avalon_0|base_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|base_period [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|base_period[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N44
dffeas \u0|led_patterns_avalon_0|led_reg[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_patterns_avalon_0|led_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|led_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|led_reg[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|led_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|Mux1~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|Mux1~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_patterns_avalon_0|led_reg [6]) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_patterns_avalon_0|base_period [6]) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(!\u0|led_patterns_avalon_0|base_period [6]),
	.datac(!\u0|led_patterns_avalon_0|led_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|Mux1~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|Mux1~0 .lut_mask = 64'h111111110A0A0A0A;
defparam \u0|led_patterns_avalon_0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y36_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|avs_readdata[6]~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|avs_readdata[6]~feeder_combout  = ( \u0|led_patterns_avalon_0|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|avs_readdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|avs_readdata[6]~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|avs_readdata[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|avs_readdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y36_N44
dffeas \u0|led_patterns_avalon_0|avs_readdata[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|avs_readdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|avs_readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|avs_readdata[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|avs_readdata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y36_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder_combout  = \u0|led_patterns_avalon_0|avs_readdata [6]

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|avs_readdata [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y36_N40
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N8
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~6_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [6])) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [6]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~6 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N44
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~6_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [6])))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]~q ))))

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [6]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_WDATA [5])

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_WDATA [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~8 .lut_mask = 64'h0505050505050505;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N58
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N37
dffeas \u0|led_patterns_avalon_0|led_reg[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_patterns_avalon_0|led_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|led_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|led_reg[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|led_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y38_N26
dffeas \u0|led_patterns_avalon_0|base_period[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_patterns_avalon_0|base_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|base_period [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|base_period[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|Mux2~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|Mux2~0_combout  = ( \u0|led_patterns_avalon_0|base_period [5] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_patterns_avalon_0|led_reg [5])) ) ) # ( !\u0|led_patterns_avalon_0|base_period [5] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_patterns_avalon_0|led_reg [5])) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|led_patterns_avalon_0|led_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|base_period [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|Mux2~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|Mux2~0 .lut_mask = 64'h0404040426262626;
defparam \u0|led_patterns_avalon_0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N34
dffeas \u0|led_patterns_avalon_0|avs_readdata[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|avs_readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|avs_readdata[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|avs_readdata[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y38_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder_combout  = ( \u0|led_patterns_avalon_0|avs_readdata [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|avs_readdata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y38_N14
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N29
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~5_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [5]) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]~q  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [5] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [5]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~5 .lut_mask = 64'h30303F3F30303F3F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N17
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~5_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [5])))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]~q ))))

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [5]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps|fpga_interfaces|h2f_lw_WDATA [4] ) )

	.dataa(gnd),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_WDATA [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y39_N1
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|base_period[4]~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|base_period[4]~feeder_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|base_period[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[4]~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|base_period[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|base_period[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N11
dffeas \u0|led_patterns_avalon_0|base_period[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|base_period[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_patterns_avalon_0|base_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|base_period [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|base_period[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N8
dffeas \u0|led_patterns_avalon_0|led_reg[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_patterns_avalon_0|led_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|led_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|led_reg[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|led_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|Mux3~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|Mux3~0_combout  = ( \u0|led_patterns_avalon_0|led_reg [4] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_patterns_avalon_0|base_period [4])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2])) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [4] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_patterns_avalon_0|base_period [4])) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|led_patterns_avalon_0|base_period [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|led_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|Mux3~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|Mux3~0 .lut_mask = 64'h0202020246464646;
defparam \u0|led_patterns_avalon_0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N31
dffeas \u0|led_patterns_avalon_0|avs_readdata[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|avs_readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|avs_readdata[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|avs_readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y38_N44
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|avs_readdata [4]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N5
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~4_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [4] ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [4] & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]~q  & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [4] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~4 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N14
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~4_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [4])))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]~q ))))

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [4]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps|fpga_interfaces|h2f_lw_WDATA [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_WDATA [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N4
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N25
dffeas \u0|led_patterns_avalon_0|led_reg[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_patterns_avalon_0|led_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|led_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|led_reg[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|led_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y38_N56
dffeas \u0|led_patterns_avalon_0|base_period[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_patterns_avalon_0|base_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|base_period [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|base_period[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|Mux4~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|Mux4~0_combout  = ( \u0|led_patterns_avalon_0|base_period [3] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & (\u0|led_patterns_avalon_0|led_reg [3] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2])) ) ) # ( !\u0|led_patterns_avalon_0|base_period [3] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & (\u0|led_patterns_avalon_0|led_reg [3] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2])) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|led_reg [3]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|base_period [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|Mux4~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|Mux4~0 .lut_mask = 64'h0500050005AA05AA;
defparam \u0|led_patterns_avalon_0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N16
dffeas \u0|led_patterns_avalon_0|avs_readdata[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|avs_readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|avs_readdata[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|avs_readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N40
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|avs_readdata [3]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~3_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [3] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [3] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~3 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N35
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~3_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [3] & ( 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]~q ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [3] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]~q  & ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y35_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_WDATA [2] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_WDATA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y35_N46
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|base_period[2]~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|base_period[2]~1_combout  = !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|base_period[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[2]~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|base_period[2]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u0|led_patterns_avalon_0|base_period[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N28
dffeas \u0|led_patterns_avalon_0|base_period[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|base_period[2]~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_patterns_avalon_0|base_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|base_period [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|base_period[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y26_N25
dffeas \u0|led_patterns_avalon_0|led_reg[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_patterns_avalon_0|led_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|led_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|led_reg[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|led_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|Mux5~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|Mux5~0_combout  = ( \u0|led_patterns_avalon_0|led_reg [2] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|led_patterns_avalon_0|base_period [2])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2])) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [2] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & !\u0|led_patterns_avalon_0|base_period [2])) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(!\u0|led_patterns_avalon_0|base_period [2]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|led_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|Mux5~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|Mux5~0 .lut_mask = 64'h2200220066446644;
defparam \u0|led_patterns_avalon_0|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N13
dffeas \u0|led_patterns_avalon_0|avs_readdata[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|avs_readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|avs_readdata[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|avs_readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N1
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|avs_readdata [2]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N50
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~2_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [2])) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]~q )))

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [2]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~2 .lut_mask = 64'h4477447744774477;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N32
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~2_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [2])))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]~q ))))

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [2]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  = (!\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .lut_mask = 64'h00F000F000F000F0;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout  = ( !\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~10 .lut_mask = 64'h00FF00FF00000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1_combout  = ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] & \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1 .lut_mask = 64'h0A0A0A0A00000000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2_combout  = ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] & !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2 .lut_mask = 64'h4444444400000000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3_combout  = ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] & !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3 .lut_mask = 64'h8888888800000000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3_combout  ) + ( VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~14  = CARRY(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~14  ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~10  = CARRY(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~10  ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~6  = CARRY(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~10  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5 .lut_mask = 64'h0000000000003333;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout  = ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( ((\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2] & \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0])) # 
// (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2] & (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & 
// (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] & \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]))) # (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2] & (((\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]) # (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0])))) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0 .lut_mask = 64'h0557000005FF0000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[72]~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[72]~4_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( (!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] & (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & 
// (!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] $ (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2])))) # (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] & (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]))) ) ) ) # ( 
// !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & (!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] & (!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] $ 
// (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2])))) # (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] & (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]))) ) ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( 
// !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( (!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] & (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & (!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] $ (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2])))) # 
// (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] & (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]))) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( 
// (!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] & (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & (!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] & \u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]))) # (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] & 
// (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] & ((!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]) # (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3])))) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[72]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~4 .lut_mask = 64'h0581098141810981;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[72]~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[72]~5_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & ( \u0|mm_interconnect_0|cmd_mux|src_data[72]~4_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]) ) 
// ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & ( \u0|mm_interconnect_0|cmd_mux|src_data[72]~4_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]) ) ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] 
// & ( !\u0|mm_interconnect_0|cmd_mux|src_data[72]~4_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data[72]~4_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1] & ((\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout ),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[72]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[72]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~5 .lut_mask = 64'h0007000F000F000F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[73]~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARBURST [0])) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]) ) ) # 
// ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARBURST [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~2 .lut_mask = 64'h0505050505FF05FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] ) )

	.dataa(gnd),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & ( (((\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] & \u0|hps|fpga_interfaces|h2f_lw_AWLEN [0])) # 
// (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1])) # (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2]) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & ( (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & 
// \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0 .lut_mask = 64'h0505777F00000000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] & ( \u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & ( \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] ) ) ) # ( 
// \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & (!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1] & (!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0] $ 
// (!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0])))) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] & (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2])) # 
// (\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] & (!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & \u0|hps|fpga_interfaces|h2f_lw_AWLEN [1])) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0 .lut_mask = 64'h0C3C600000003333;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[72]~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[72]~10_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & !\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout  & ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & !\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout  & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & 
// !\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout  & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & ((!\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ) # ((!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3])))) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datae(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[72]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~10 .lut_mask = 64'hC8C0C0C0C0C0C0C0;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datad(gnd),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1 .lut_mask = 64'h0000F0F000000000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout  = ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & ( (\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] & !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(gnd),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2 .lut_mask = 64'h3030303000000000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout  = ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] & !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(gnd),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3 .lut_mask = 64'hC0C0C0C000000000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout  ) + ( VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~14  = CARRY(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~14  ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~10  = CARRY(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~10  ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~6  = CARRY(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[72]~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[72]~11_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[72]~10_combout  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5_sumout  & ( (((\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  & 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5_sumout )) # (\u0|mm_interconnect_0|cmd_mux|src_data[72]~5_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[72]~10_combout  & ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5_sumout  ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[72]~10_combout  & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5_sumout  & ( ((\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout 
//  & \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5_sumout )) # (\u0|mm_interconnect_0|cmd_mux|src_data[72]~5_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[72]~10_combout  & ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5_sumout  ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5_sumout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[72]~5_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[72]~10_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[72]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~11 .lut_mask = 64'hFFFF05FFFFFF37FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N56
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data[72]~11_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[79] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [79] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y42_N26
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]) # (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1 .lut_mask = 64'h5500550F5533553F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[78] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [78] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .lut_mask = 64'h111111111F1F1F1F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N31
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1])) # (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1] ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1] ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2 .lut_mask = 64'h00FF030300FF5757;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  = ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .lut_mask = 64'h00000000FFFF0000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N56
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  = 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .lut_mask = 64'h8888888888888888;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N59
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] & ( \u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & 
// ( (!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & (!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1] & ((!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]) # (!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0])))) # (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & 
// (((\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0])))) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & (((\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0] & 
// \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0])) # (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1]))) # (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & (((!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0])))) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1 .lut_mask = 64'h1CFCE3030000FFFF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[71]~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[71]~15_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  
// & !\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & !\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ) ) ) ) # ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout  & ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & !\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout  & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & ((!\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout 
// ) # ((!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3])))) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.datae(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[71]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~15 .lut_mask = 64'hCC80CC00CC00CC00;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] $ ((((\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] & 
// \u0|hps|fpga_interfaces|h2f_lw_ARLEN [2])) # (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]))) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] $ 
// (((!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] $ (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2])) # (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]))) ) ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( 
// !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] $ ((((\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] & \u0|hps|fpga_interfaces|h2f_lw_ARLEN [2])) # (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]))) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( 
// !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1] $ ((((!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]) # (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0])) # (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]))) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1 .lut_mask = 64'h5595999559959995;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[73]~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARBURST [1])

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~7 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[71]~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[71]~14_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] & ( \u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout  ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] & ( 
// (\u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout  & (((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1_combout ) # (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3])) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout ),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout ),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[71]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~14 .lut_mask = 64'h007F007F00FF00FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[71]~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[71]~16_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout  & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data[71]~15_combout ) # 
// ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9_sumout ) # (\u0|mm_interconnect_0|cmd_mux|src_data[71]~14_combout ))) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9_sumout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout  & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data[71]~15_combout ) # (\u0|mm_interconnect_0|cmd_mux|src_data[71]~14_combout )) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9_sumout ) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[71]~15_combout ) # 
// ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9_sumout ) # (\u0|mm_interconnect_0|cmd_mux|src_data[71]~14_combout )) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data[71]~15_combout ) # (\u0|mm_interconnect_0|cmd_mux|src_data[71]~14_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9_sumout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[71]~15_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data[71]~14_combout ),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9_sumout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[71]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~16 .lut_mask = 64'hCFCFCFFFDFDFDFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N2
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data[71]~16_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N14
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  = SUM(( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0] ) + ( !VCC ))
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  = CARRY(( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.cout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~2_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWLEN [0] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] $ ((((!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & \u0|hps|fpga_interfaces|h2f_lw_AWLEN [1])) # 
// (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]))) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] $ (((!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2]) # (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]))) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~2 .lut_mask = 64'h5A0F5A0FD20FD20F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout  = ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~2_combout  & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & (!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & 
// (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout  & !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ))) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout ),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~14 .lut_mask = 64'h8000800000000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] $ ((((!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2] & \u0|hps|fpga_interfaces|h2f_lw_ARLEN [1])) # 
// (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]))) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] $ (((!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]) # (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]))) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2 .lut_mask = 64'h5959595999599959;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[70]~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[70]~17_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2_combout  ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout  & ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2_combout  & ( (((\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]) # (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3])) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1_combout )) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout ),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1_combout ),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[70]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~17 .lut_mask = 64'h00007FFF0000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[70]~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[70]~18_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[70]~17_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[70]~17_combout  & ( 
// \u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[70]~17_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[70]~17_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  & (\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout  & ((!\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout )))) # 
// (\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  & (((\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout  & !\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout )) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13_sumout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13_sumout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[70]~17_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[70]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~18 .lut_mask = 64'h3705FFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[71]~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[71]~12_combout  = ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout  & (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout ),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1_combout ),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[71]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~12 .lut_mask = 64'hC000C00000000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[70]~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[70]~19_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13_sumout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & 
// (\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1] & (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2_combout  & \u0|mm_interconnect_0|cmd_mux|src_data[71]~12_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13_sumout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13_sumout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & ((!\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]) # ((!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2_combout  & \u0|mm_interconnect_0|cmd_mux|src_data[71]~12_combout )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13_sumout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~2_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[71]~12_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[70]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~19 .lut_mask = 64'hAAAA88A8AAAA0020;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[70]~20 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[70]~20_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[70]~19_combout ) # ((!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13_sumout ))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[70]~19_combout ) # 
// ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13_sumout ) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1])))) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13_sumout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[70]~19_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[70]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~20 .lut_mask = 64'hFF13FF13FF02FF02;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N31
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data[70]~20_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout  = ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE_q )))) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout  & (!\u0|mm_interconnect_0|cmd_mux|src_data[70]~18_combout  & 
// (((!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13_sumout ) # (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13_sumout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[70]~18_combout ),
	.datag(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 .extended_lut = "on";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 .lut_mask = 64'h5050555150500000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N37
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~0_combout  = !\u0|hps|fpga_interfaces|h2f_lw_WLAST [0]

	.dataa(gnd),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_WLAST [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N57
cyclonev_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: HPSINTERFACECLOCKSRESETS_X52_Y78_N111
cyclonev_hps_interface_clocks_resets \u0|hps|fpga_interfaces|clocks_resets (
	.f2h_cold_rst_req_n(vcc),
	.f2h_dbg_rst_req_n(vcc),
	.f2h_pending_rst_ack(vcc),
	.f2h_periph_ref_clk(gnd),
	.f2h_sdram_ref_clk(gnd),
	.f2h_warm_rst_req_n(vcc),
	.ptp_ref_clk(gnd),
	.h2f_cold_rst_n(\u0|hps|fpga_interfaces|clocks_resets~h2f_cold_rst_n ),
	.h2f_pending_rst_req_n(),
	.h2f_rst_n(\u0|hps|fpga_interfaces|h2f_rst_n [0]),
	.h2f_user0_clk(),
	.h2f_user1_clk(),
	.h2f_user2_clk());
// synopsys translate_off
defparam \u0|hps|fpga_interfaces|clocks_resets .h2f_user0_clk_freq = 100;
defparam \u0|hps|fpga_interfaces|clocks_resets .h2f_user1_clk_freq = 100;
defparam \u0|hps|fpga_interfaces|clocks_resets .h2f_user2_clk_freq = 100;
// synopsys translate_on

// Location: CLKCTRL_G12
cyclonev_clkena \u0|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 (
	.inclk(\u0|hps|fpga_interfaces|h2f_rst_n [0]),
	.ena(vcc),
	.outclk(\u0|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u0|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .clock_type = "global clock";
defparam \u0|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .disable_mode = "low";
defparam \u0|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u0|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u0|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X45_Y41_N58
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N22
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\u0|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N53
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\u0|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N19
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N44
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0] & ( (\u0|hps|fpga_interfaces|h2f_lw_AWADDR [0]) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) ) ) # ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0] & ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  
// & \u0|hps|fpga_interfaces|h2f_lw_AWADDR [0]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout  ) + ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((\u0|hps|fpga_interfaces|h2f_lw_AWADDR [0]))) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~14  = CARRY(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout  ) + ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((\u0|hps|fpga_interfaces|h2f_lw_AWADDR [0]))) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( !VCC ))

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 .lut_mask = 64'h0000E4E4000000FF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout  ) + ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (((\u0|hps|fpga_interfaces|h2f_lw_AWADDR [0] & \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout )))) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~14  = CARRY(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout  ) + ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (((\u0|hps|fpga_interfaces|h2f_lw_AWADDR [0] & \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout )))) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( !VCC ))

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 .lut_mask = 64'h0000EEE4000000FF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  & ( 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3_combout ) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout  & ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  & ( ((!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3_combout )) # 
// (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout )))) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout  & ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout  & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & ((!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3_combout )) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout ))))) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3_combout ),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .lut_mask = 64'h202A2222757F7777;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N43
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE_q  
// & ( \u0|hps|fpga_interfaces|h2f_lw_AWADDR [0] & ( ((\u0|hps|fpga_interfaces|h2f_lw_ARADDR [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE_q  & ( \u0|hps|fpga_interfaces|h2f_lw_AWADDR [0] & ( (!\u0|hps|fpga_interfaces|h2f_lw_ARADDR [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q )))) # (\u0|hps|fpga_interfaces|h2f_lw_ARADDR [0] & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q )) 
// # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) ) # ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE_q  & ( !\u0|hps|fpga_interfaces|h2f_lw_AWADDR [0] & ( (!\u0|hps|fpga_interfaces|h2f_lw_ARADDR 
// [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q )))) # (\u0|hps|fpga_interfaces|h2f_lw_ARADDR [0] & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q )) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) ) # ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE_q  & ( 
// !\u0|hps|fpga_interfaces|h2f_lw_AWADDR [0] & ( (\u0|hps|fpga_interfaces|h2f_lw_ARADDR [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARADDR [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE_q ),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .lut_mask = 64'h0505053737053737;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 .lut_mask = 64'h550C550055005500;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N32
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data[70]~20_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & ( 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9 .lut_mask = 64'h00FF00FF0CFF0CFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N4
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  = SUM(( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  = CARRY(( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.cout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2_combout  = (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|hps|fpga_interfaces|h2f_lw_AWADDR [1]))) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]))

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|hps|fpga_interfaces|h2f_lw_AWADDR [1]))) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout  ) + ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~14  ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~10  = CARRY(( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|hps|fpga_interfaces|h2f_lw_AWADDR [1]))) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout  ) + ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~14  ))

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 .lut_mask = 64'h0000FF00000005AF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout  = ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout  & (!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~13 .lut_mask = 64'hA000A00000000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1] = ( \u0|hps|fpga_interfaces|h2f_lw_AWADDR [1] & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .lut_mask = 64'h00000000F000F000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]))) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout  ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~14  
// ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~10  = CARRY(( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]))) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout  ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~14  
// ))

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 .lut_mask = 64'h0000FF00000005AF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  & ( 
// (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout  & ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  & ( ((!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2_combout )) # 
// (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout )))) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout  & ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  & ( (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2_combout  & !\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout  & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & ((!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2_combout )) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout ))))) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2_combout ),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .lut_mask = 64'h207030302F7F3F3F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N49
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWADDR [1] & ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARADDR [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( 
// !\u0|hps|fpga_interfaces|h2f_lw_AWADDR [1] & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1] & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q )))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q 
// )) # (\u0|hps|fpga_interfaces|h2f_lw_ARADDR [1]))) ) ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_AWADDR [1] & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1] & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q )))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q )) # (\u0|hps|fpga_interfaces|h2f_lw_ARADDR [1]))) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWADDR [1] & ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARADDR [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARADDR [1]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [1]),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .lut_mask = 64'h0505370505373737;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & ( \u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & ( 
// \u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (((\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout )) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~1_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~12 .lut_mask = 64'h00000000070F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[71]~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[71]~13_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data[71]~12_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout  & ( 
// \u0|mm_interconnect_0|cmd_mux|src_data[71]~12_combout  & ( ((!\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9_sumout ))) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[71]~12_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data[71]~12_combout  & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9_sumout ) # (\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1])))) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9_sumout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[71]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[71]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~13 .lut_mask = 64'h575FFFFF555DFFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4_combout  = ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1])))) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  & (!\u0|mm_interconnect_0|cmd_mux|src_data[71]~13_combout  & 
// ((!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9_sumout ) # ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]))))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[71]~13_combout ),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9_sumout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datag(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 .extended_lut = "on";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 .lut_mask = 64'h5050444050504444;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N49
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~1_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~2_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 .lut_mask = 64'h00080008F0F8F0F8;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout  ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .lut_mask = 64'h1F1F0F0F1F1F0F0F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N37
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  = SUM(( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  = CARRY(( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.cout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .lut_mask = 64'h0000F0F000003333;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  = ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0_combout  & 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout )) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|LessThan12~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .lut_mask = 64'hA000A00000000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[72]~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[72]~6_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( 
// \u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & ( ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5_sumout  & 
// \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_data[72]~5_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & ( 
// (((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5_sumout  & \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_data[72]~5_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5_sumout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[72]~5_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[72]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~6 .lut_mask = 64'h37FF05FFFFFFFFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8_combout  = ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2] & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ))))) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[72]~6_combout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  & (((!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5_sumout ) # 
// (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data[72]~6_combout ),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5_sumout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.datag(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 .extended_lut = "on";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 .lut_mask = 64'h00000000F0F0AAA2;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N7
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps|fpga_interfaces|h2f_lw_AWADDR [2])) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout  ) + ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~10  ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~6  = CARRY(( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps|fpga_interfaces|h2f_lw_AWADDR [2])) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout  ) + ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~10  ))

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [2]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .lut_mask = 64'h0000FF0000002727;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps|fpga_interfaces|h2f_lw_AWADDR [2])) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout  ) + ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~10  ))
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~6  = CARRY(( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps|fpga_interfaces|h2f_lw_AWADDR [2])) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout  ) + ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~10  ))

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [2]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .lut_mask = 64'h0000FF0000002727;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1_combout  & ( 
// (!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & (((\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout )))) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout )) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1_combout  & ( 
// (!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ) ) ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1_combout  & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & (((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout  & 
// !\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout )))) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout )) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1_combout  & ( (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout  & \u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 .lut_mask = 64'h05053505F5F535F5;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N56
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWADDR [2] & ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWADDR [2] & ( (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARADDR [2] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1_combout )))) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARADDR [2] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1_combout ))) ) ) ) # ( 
// \u0|hps|fpga_interfaces|h2f_lw_ARADDR [2] & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARADDR [2] & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_ARADDR [2]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .lut_mask = 64'h5500550F5533553F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .lut_mask = 64'h05000500FFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y41_N1
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps|fpga_interfaces|h2f_lw_WDATA [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_WDATA [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N25
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|base_period[1]~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|base_period[1]~feeder_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|base_period[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[1]~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|base_period[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|base_period[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N28
dffeas \u0|led_patterns_avalon_0|base_period[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|base_period[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_patterns_avalon_0|base_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|base_period [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|base_period[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N19
dffeas \u0|led_patterns_avalon_0|led_reg[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_patterns_avalon_0|led_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|led_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|led_reg[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|led_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|Mux6~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|Mux6~0_combout  = ( \u0|led_patterns_avalon_0|led_reg [1] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_patterns_avalon_0|base_period [1])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2])) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [1] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_patterns_avalon_0|base_period [1])) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|led_patterns_avalon_0|base_period [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|led_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|Mux6~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|Mux6~0 .lut_mask = 64'h0202020246464646;
defparam \u0|led_patterns_avalon_0|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N10
dffeas \u0|led_patterns_avalon_0|avs_readdata[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|avs_readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|avs_readdata[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|avs_readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y38_N40
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|avs_readdata [1]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N56
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~1_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [1])) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [1]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~1 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N23
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~1_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]~q  & ( 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [1]) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [1] & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0])) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1 .lut_mask = 64'h0500F5FF0500F5FF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y35_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps|fpga_interfaces|h2f_lw_WDATA [0] ) )

	.dataa(gnd),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_WDATA [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y35_N37
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y38_N2
dffeas \u0|led_patterns_avalon_0|base_period[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_patterns_avalon_0|base_period[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|base_period [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|base_period[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|base_period[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N49
dffeas \u0|led_patterns_avalon_0|led_reg[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_patterns_avalon_0|led_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|led_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|led_reg[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|led_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|Mux7~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|Mux7~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|led_patterns_avalon_0|led_reg [0]) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & ((\u0|led_patterns_avalon_0|hps_led_control~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & (\u0|led_patterns_avalon_0|base_period [0])) ) )

	.dataa(!\u0|led_patterns_avalon_0|base_period [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|led_patterns_avalon_0|hps_led_control~q ),
	.datad(!\u0|led_patterns_avalon_0|led_reg [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|Mux7~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|Mux7~0 .lut_mask = 64'h1D1D1D1D00CC00CC;
defparam \u0|led_patterns_avalon_0|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N22
dffeas \u0|led_patterns_avalon_0|avs_readdata[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|avs_readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|avs_readdata[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|avs_readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N40
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|avs_readdata [0]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [0] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [0] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y39_N38
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y39_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [0] ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [0] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]) ) ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [0] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]) ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0 .lut_mask = 64'h0000CFCF3030FFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[99] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [99] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps|fpga_interfaces|h2f_lw_AWID [11] ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps|fpga_interfaces|h2f_lw_AWID [11] & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARID [11]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWID [11] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|hps|fpga_interfaces|h2f_lw_ARID [11]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWID [11] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARID [11]) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARID [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWID [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [99]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .lut_mask = 64'h111111111111FFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N23
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [99]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~20 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][99]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][99]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][99]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~20 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N47
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[98] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [98] = ( \u0|hps|fpga_interfaces|h2f_lw_ARID [10] & ( ((\u0|hps|fpga_interfaces|h2f_lw_AWID [10] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps|fpga_interfaces|h2f_lw_ARID [10] & ( (\u0|hps|fpga_interfaces|h2f_lw_AWID [10] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWID [10]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARID [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [98]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N58
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [98]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N14
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][98] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][98]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~19 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98])) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][98]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][98]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~19 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N50
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][98] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][98]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[97] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [97] = ( \u0|hps|fpga_interfaces|h2f_lw_ARID [9] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_AWID [9])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps|fpga_interfaces|h2f_lw_ARID [9] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_AWID [9]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWID [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARID [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [97]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N34
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [97]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~18 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][97]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][97]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][97]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~18 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N44
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][97] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][97]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[96] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [96] = ( \u0|hps|fpga_interfaces|h2f_lw_ARID [8] & ( ((\u0|hps|fpga_interfaces|h2f_lw_AWID [8] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps|fpga_interfaces|h2f_lw_ARID [8] & ( (\u0|hps|fpga_interfaces|h2f_lw_AWID [8] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWID [8]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARID [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [96]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[96] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[96] .lut_mask = 64'h111111111F1F1F1F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[96] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N25
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [96]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~17 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~17 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N26
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][96] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[95] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [95] = ( \u0|hps|fpga_interfaces|h2f_lw_ARID [7] & ( ((\u0|hps|fpga_interfaces|h2f_lw_AWID [7] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps|fpga_interfaces|h2f_lw_ARID [7] & ( (\u0|hps|fpga_interfaces|h2f_lw_AWID [7] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWID [7]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_ARID [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [95]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[95] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[95] .lut_mask = 64'h0303575703035757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[95] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N8
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [95]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N29
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][95] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][95] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N44
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~16 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][95]~q  ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][95]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~16 .lut_mask = 64'h3333333300FF00FF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N11
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][95] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[94] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [94] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_AWID [6])) # (\u0|hps|fpga_interfaces|h2f_lw_ARID [6]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_AWID [6]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARID [6]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWID [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [94]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[94] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[94] .lut_mask = 64'h003300330F3F0F3F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[94] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N28
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [94]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N11
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][94] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~15 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94])) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~15 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N14
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][94] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[93] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [93] = (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u0|hps|fpga_interfaces|h2f_lw_AWID [5])))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_AWID [5])) # (\u0|hps|fpga_interfaces|h2f_lw_ARID [5])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARID [5]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWID [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [93]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[93] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[93] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[93] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N32
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [93]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N5
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][93] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~14 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93])) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~14 .lut_mask = 64'h303F303F303F303F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N41
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][93] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[92] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [92] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_AWID [4])) # (\u0|hps|fpga_interfaces|h2f_lw_ARID [4]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_AWID [4]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWID [4]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARID [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [92]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[92] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[92] .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[92] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N4
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [92]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N26
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][92] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~13 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]~q  & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~13 .lut_mask = 64'h333333330000FFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~feeder_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N50
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[91] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [91] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|hps|fpga_interfaces|h2f_lw_AWID [3] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|hps|fpga_interfaces|h2f_lw_ARID [3]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|hps|fpga_interfaces|h2f_lw_AWID [3] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWID [3]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARID [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [91]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[91] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[91] .lut_mask = 64'h111111111F1F1F1F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[91] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N1
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [91]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N53
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][91] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~12 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]~q  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~12 .lut_mask = 64'h4444777744447777;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~feeder_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N23
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[90] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [90] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|hps|fpga_interfaces|h2f_lw_ARID [2] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|hps|fpga_interfaces|h2f_lw_AWID [2]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|hps|fpga_interfaces|h2f_lw_ARID [2] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWID [2]),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARID [2]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[90] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[90] .lut_mask = 64'h000F555F000F555F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[90] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N35
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [90]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N38
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][90] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~11 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90]) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]~q  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~11 .lut_mask = 64'h4444777744447777;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y40_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~feeder_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y40_N50
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[89] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [89] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_AWID [1])) # (\u0|hps|fpga_interfaces|h2f_lw_ARID [1]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_AWID [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWID [1]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARID [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [89]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[89] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[89] .lut_mask = 64'h0505050505FF05FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[89] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N55
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [89]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~10 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y41_N53
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][89] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[88] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [88] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|hps|fpga_interfaces|h2f_lw_ARID [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|hps|fpga_interfaces|h2f_lw_AWID [0]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|hps|fpga_interfaces|h2f_lw_ARID [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARID [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWID [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .lut_mask = 64'h0055337700553377;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N23
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N2
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][88] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~9 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]~q  ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88] ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~9 .lut_mask = 64'h5555555500FF00FF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~feeder_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y40_N17
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][88] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N8
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y43_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N43
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][59] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]~q  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q  & 
// ((\u0|hps|fpga_interfaces|h2f_lw_BREADY [0]))) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q  & (\u0|hps|fpga_interfaces|h2f_lw_RREADY [0])) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]~q  & ( \u0|hps|fpga_interfaces|h2f_lw_RREADY [0] ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_RREADY [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q ),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_BREADY [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|WideOr0~0 .lut_mask = 64'h5555555505F505F5;
defparam \u0|mm_interconnect_0|rsp_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout  = ( \u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  & ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y40_N25
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N8
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][67] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][67] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & 
// ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4])) 
// # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~6 .lut_mask = 64'h0055005522772277;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N37
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N17
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][69] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][69] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][69] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N19
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~4 .lut_mask = 64'h0055005522772277;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N32
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N25
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N59
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][68] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][68] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & 
// ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~5 .lut_mask = 64'h005500550A5F0A5F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N41
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q  & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1 .lut_mask = 64'h2000000000000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout ) # ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2 .lut_mask = 64'h00000000FAAAFAAA;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ) # ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q )))) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0 .lut_mask = 64'hFE00FC00F200F000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0_combout ) # 
// (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout  & !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0_combout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout )) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h3300BFAF3300FFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N13
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]) # ((\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  
// & !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0_combout )) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]) # ((\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  
// & !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0_combout )) ) ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]) # ((\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  
// & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0_combout  & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q  & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]) # ((\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  & !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0 .lut_mask = 64'hBABAAABABABABABA;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N14
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  = (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q  & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]~q )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid~0 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ( !\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .lut_mask = 64'h50F050F0F0F0F0F0;
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [3] ) ) # ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1] $ (!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1 .lut_mask = 64'h0FF00FF055555555;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2]~0_combout  = ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N14
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [2] ) ) # ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0 .lut_mask = 64'hFF00FF000F0F0F0F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~0_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout  & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout  ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~0 .lut_mask = 64'hAAAAAAAA55555555;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N17
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [4] ) ) # ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] $ (((!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1]) # (!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2 .lut_mask = 64'h0F3C0F3C55555555;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~1_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout  & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout  $ (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~1 .lut_mask = 64'hCC33CC3300FF00FF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N38
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N20
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~2_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout  & ( ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout )) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout ) ) ) # ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout  & 
// ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout  & (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout  & !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~2 .lut_mask = 64'hA000A0005FFF5FFF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N41
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & ( \u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]) # ((!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1])))) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [5])))) ) ) 
// ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & ( \u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0] & 
// ((\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1])))) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [5])))) ) ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & 
// ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [5]) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & ( 
// !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & ( (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [5] & \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3 .lut_mask = 64'h0033FF330533FA33;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWLEN [0] & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [6] ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0] & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [6] ) ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_AWLEN [0] & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2] & 
// (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3] & \u0|hps|fpga_interfaces|h2f_lw_AWLEN [1])) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [6]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [0]),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4 .lut_mask = 64'h0000000355555555;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~3_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout  & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4_combout  $ ((((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout )) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4_combout ),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~3 .lut_mask = 64'h870F870F0F0F0F0F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N31
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  = ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [5] & ( 
// (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [4] & (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~q  & !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [6])) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~q ),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .lut_mask = 64'h0A000A0000000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y42_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # 
// ((!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [3] & !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [2])))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & !\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 .lut_mask = 64'hF000F000F800F800;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y42_N50
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ))) ) ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ) # ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 .lut_mask = 64'h3323030333130303;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout  ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1 .lut_mask = 64'h00FFE2FF00FFC0FF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N1
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .lut_mask = 64'h00000000F050F050;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .lut_mask = 64'h000C0A0E000CFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N13
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [32] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|hps|fpga_interfaces|h2f_lw_WSTRB [0]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_WSTRB [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .lut_mask = 64'h5555555577777777;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N50
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [32]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout  = ( !\u0|mm_interconnect_0|cmd_mux|src_data [78] & ( !\u0|mm_interconnect_0|cmd_mux|src_data [79] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N17
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [35] = ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_WSTRB [3])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1])

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_WSTRB [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .lut_mask = 64'h5757575757575757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N56
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [35]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [33] = ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_WSTRB [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1])

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_WSTRB [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .lut_mask = 64'h5757575757575757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N59
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [33]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~2_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~2 .lut_mask = 64'h8000800000000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~3_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout )) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~2_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~2_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~2_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~3 .lut_mask = 64'h1F001F002F002F00;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~3_combout  & ( 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~3_combout  & ( 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .lut_mask = 64'h3F0F3F0F2F2F2F2F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N7
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N4
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [0] & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [1]))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout  & ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [0] $ 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~1 .lut_mask = 64'h0000000005700570;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N20
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~q  & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [0] & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [1])))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [1] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~q  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|waitrequest_reset_override~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~0 .lut_mask = 64'h0100010031003100;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N5
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q  $ 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE_q )))) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .lut_mask = 64'hFFFFFFFF0F6F0000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N11
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N43
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]) # 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .lut_mask = 64'h0F0FF0F00A0AFAFA;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N44
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N56
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][65] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][65] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~8 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q )))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~8 .lut_mask = 64'h02570257A2F7A2F7;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~feeder_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N49
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2] & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout )))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5 .lut_mask = 64'h0D0D0D0D0D000D00;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N53
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y41_N20
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3] & ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ))) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2])))) ) ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3] & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ))) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4 .lut_mask = 64'h3202310102320131;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N19
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y41_N1
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y41_N52
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE_q  
// & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q  ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & 
// ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2 .lut_mask = 64'h0F0FF0F0FFFF0000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q  & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q  & ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q  $ (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q )))) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q  & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2_combout  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q  $ (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3 .lut_mask = 64'h00D7007700820022;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N2
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5] ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5] $ (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~1 .lut_mask = 64'h3CCC3CCCCCCCCCCC;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q  & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q )) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q  & ( 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~1 .lut_mask = 64'h7F7F80807F7F8080;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~1_combout  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~1_combout ) ) ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~1_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ) # 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~1_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~1_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2 .lut_mask = 64'h0000FFAA00005500;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N47
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y41_N13
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4] & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6])) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3 .lut_mask = 64'h8080808000000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q  & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0 .lut_mask = 64'hC000C00000000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2] & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4])) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0 .lut_mask = 64'hA000A00000000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0_combout  & !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q )))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6])) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6 .lut_mask = 64'h00000A0000004E44;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N8
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0 .lut_mask = 64'h00F500F500FF00FF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0_combout  $ 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q )))) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0_combout  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0_combout  $ (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ))) ) ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0_combout  & ( (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0_combout  $ (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0_combout  $ 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add1~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1 .lut_mask = 64'h0220133113310220;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N14
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q  & (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0 .lut_mask = 64'h0000000000800000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N20
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][113] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][113]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][113] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][113]~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][113]~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ))) ) ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][113]~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ))) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) ) 
// # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][113]~q  & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][113]~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~3 .lut_mask = 64'h1D001DFF3F003FFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N38
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][113] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][113]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][113] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|source_endofpacket (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][113]~q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout )))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q  & ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][113]~q  ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][113]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|source_endofpacket .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|source_endofpacket .lut_mask = 64'h00FF00FF00150015;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|source_endofpacket .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  = ( \u0|hps|fpga_interfaces|h2f_lw_WVALID [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps|fpga_interfaces|h2f_lw_AWVALID [0])) # 
// (\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0]))) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_WVALID [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0] & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ) ) ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_WVALID [0] & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0] & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_WVALID [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .lut_mask = 64'h00000011000F001F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q )) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 .lut_mask = 64'h0F020F0202020202;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & \u0|hps|fpga_interfaces|h2f_lw_ARLEN [2])) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datad(gnd),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5 .lut_mask = 64'h0000000000000101;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11_combout  = ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] $ 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]))) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout  & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]))))) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout  & ((((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[65]~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11 .extended_lut = "on";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11 .lut_mask = 64'h3C3C0F003C3C5F55;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N56
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] $ (((!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]) # (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1]))))) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & ( (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .lut_mask = 64'h0505050505060506;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0 .lut_mask = 64'h0505050550505050;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout  = ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] $ 
// ((((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]))) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( ((((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout )) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.datag(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .extended_lut = "on";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .lut_mask = 64'h2D2D0F0F2D2D0FFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N14
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [2] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]) # (!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1]) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0] & 
// \u0|hps|fpga_interfaces|h2f_lw_ARLEN [1]) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datad(gnd),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [2]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 .lut_mask = 64'h000000000505FAFA;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] $ 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .lut_mask = 64'hF0F0F0F03CF03CF0;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout )) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout )) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 .lut_mask = 64'hABFFABFF01550155;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N35
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] $ 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4])))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .lut_mask = 64'hCCCCCCCC6CCC6CCC;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout )) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout )) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 .lut_mask = 64'hABFFABFF01550155;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y42_N32
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 .lut_mask = 64'h0000000080008000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N20
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6] & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout )))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6] & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout )))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6] & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6] & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[69]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6 .lut_mask = 64'h1B1BB1B11B5FB1F5;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y42_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11_combout  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11_combout ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 .lut_mask = 64'h0000A00000000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & ( 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout  & ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout )))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .lut_mask = 64'hA8FFA8FFAAFFAAFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N55
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 .lut_mask = 64'h3030303031313131;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y40_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .lut_mask = 64'h000000000F0FFFFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N52
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout  = (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write .lut_mask = 64'h0303030303030303;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N44
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][112] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][112]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][112] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][112]~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout )) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][112]~q  & ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout )) ) ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][112]~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout )) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][112]~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[1][112]~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 64'h444C777F000C333F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N26
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][112] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][112]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][112] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][112]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][112]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout )))) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & (((!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]) # ((!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1 .lut_mask = 64'h00FB00FB51F351F3;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N56
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [1] $ (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout  & \u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout )))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & (((!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0 .lut_mask = 64'h00F700F7A6FFA6FF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N10
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][112]~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][112]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_RREADY [0] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0_combout  & 
// ((!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ) # (\u0|hps|fpga_interfaces|h2f_lw_BREADY [0]))) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_RREADY [0] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & \u0|hps|fpga_interfaces|h2f_lw_BREADY [0])) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|comb~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_BREADY [0]),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_RREADY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y40_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0_combout ) # 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout )) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout )))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0_combout ) # 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0_combout  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0_combout ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|read~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|rf_source_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0023EF330000EFEF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y40_N43
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|local_write~combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write .lut_mask = 64'h00F000F000000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout )) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout  & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_read~1_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg~0 .lut_mask = 64'h0011001100220022;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y39_N22
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][112]~q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem[0][112]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0 .lut_mask = 64'h000000003FFF3FFF;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y39_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|src0_valid (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src0_valid~combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ( \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|uncompressor|always0~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid .lut_mask = 64'h050F050F0F0F0F0F;
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~0_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWVALID [0] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|hps|fpga_interfaces|h2f_lw_WVALID [0] & 
// \u0|hps|fpga_interfaces|h2f_lw_WLAST [0])) ) ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_AWVALID [0] & ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|hps|fpga_interfaces|h2f_lw_WVALID [0] & (\u0|hps|fpga_interfaces|h2f_lw_WLAST [0] & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_WVALID [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_WLAST [0]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~0 .lut_mask = 64'h0000000100000101;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout  = ( !\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|WideOr1~combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0] & \u0|hps|fpga_interfaces|h2f_lw_WVALID [0]))) # 
// (\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0] & \u0|hps|fpga_interfaces|h2f_lw_WVALID [0])) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_WVALID [0]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .lut_mask = 64'h0101010101FF01FF;
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ( (\u0|mm_interconnect_0|cmd_mux|src_payload [0] & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q  ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .lut_mask = 64'hCCCCCCCC05550555;
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout  = ( !\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y41_N1
dffeas \u0|mm_interconnect_0|cmd_mux|packet_in_progress (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  = (!\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0] & ((!\u0|hps|fpga_interfaces|h2f_lw_WVALID [0]) # (!\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0])))

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_WVALID [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .lut_mask = 64'hE0E0E0E0E0E0E0E0;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ((!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ))) # (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & 
// (\u0|mm_interconnect_0|cmd_mux|src_payload [0])) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & (((!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q )))) # (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & 
// (\u0|mm_interconnect_0|cmd_mux|src_payload [0] & (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .lut_mask = 64'hCD01DD1100000000;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y41_N55
dffeas \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N55
dffeas \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1] & ( \u0|hps|fpga_interfaces|h2f_lw_ARVALID [0] ) ) # ( !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1] & ( 
// (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & (\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0] & ((!\u0|hps|fpga_interfaces|h2f_lw_WVALID [0]) # (!\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0])))) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_WVALID [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .lut_mask = 64'h00E000E000FF00FF;
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N17
dffeas \u0|mm_interconnect_0|cmd_mux|saved_grant[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [34] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|hps|fpga_interfaces|h2f_lw_WSTRB [2]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_WSTRB [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .lut_mask = 64'h555555555F5F5F5F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N53
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [34]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout  = ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1])) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0 .lut_mask = 64'hA000000080000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y40_N53
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q  & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ))) ) ) ) # ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q  & \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|WideOr0~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~0_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .lut_mask = 64'h0000444C000044C4;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  = ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .lut_mask = 64'h5000500000000000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) # 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2])))) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 .lut_mask = 64'h33503350CCFACCFA;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N26
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q )) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 .lut_mask = 64'h220FDDFF2200DDF0;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .lut_mask = 64'h00000000AA2AAA2A;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y39_N25
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N7
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  = 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .lut_mask = 64'hF000F000F000F000;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y39_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|sink1_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|sink1_ready~0_combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|sink1_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|sink1_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|sink1_ready~0 .lut_mask = 64'h3133313331003133;
defparam \u0|mm_interconnect_0|cmd_mux|sink1_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y40_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|sink1_ready (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|sink1_ready~combout  = ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout  & ( 
// \u0|mm_interconnect_0|cmd_mux|sink1_ready~0_combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # 
// ((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout  & ( \u0|mm_interconnect_0|cmd_mux|sink1_ready~0_combout  & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout )) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|cp_ready~1_combout ),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|sink1_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|sink1_ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|sink1_ready .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|sink1_ready .lut_mask = 64'h000000007477FCFF;
defparam \u0|mm_interconnect_0|cmd_mux|sink1_ready .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y41_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout  = ( \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & ( (\u0|hps|fpga_interfaces|h2f_lw_WVALID [0] & (\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0] & (!\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0] & 
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & ( (\u0|hps|fpga_interfaces|h2f_lw_WVALID [0] & \u0|hps|fpga_interfaces|h2f_lw_AWVALID [0]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_WVALID [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .lut_mask = 64'h1111111100100010;
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y41_N2
dffeas \u0|mm_interconnect_0|cmd_mux|saved_grant[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[77] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [77] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]) # (\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .lut_mask = 64'h0000555533337777;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y42_N38
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0])))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]))) ) ) ) # ( 
// !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]))) ) ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0])) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 .lut_mask = 64'h0C0C1D1D0C3F1D3F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y40_N17
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y40_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  = SUM(( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3] ) + ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  ))

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .lut_mask = 64'h0000F0F000005555;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~0_combout  = ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0] & \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~0 .lut_mask = 64'h000F000F00000000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~0_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~6  ))

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1 .lut_mask = 64'h0000000000005555;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[73]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[73]~1_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (((\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]) # (\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3])) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[73]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~1 .lut_mask = 64'h0000000015551555;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[73]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[73]~0_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & ( \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]) ) ) ) # ( 
// !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & ( \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]) ) ) ) # ( \u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & ( 
// !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]) ) ) ) # ( !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3] & ( !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1] & \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout ),
	.datad(gnd),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[73]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~0 .lut_mask = 64'h0101111111111111;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[73]~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[73]~3_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[73]~0_combout  ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[73]~0_combout  & ( (((\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  & 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1_sumout )) # (\u0|mm_interconnect_0|cmd_mux|src_data[73]~1_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1_sumout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[73]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~3 .lut_mask = 64'h57FF57FFFFFFFFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0] & ( !\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & ( \u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1] ) ) )

	.dataa(gnd),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0 .lut_mask = 64'h0000333300000000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y41_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[73]~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[73]~8_combout  = ( \u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout  & !\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ) ) ) # ( 
// !\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout  & ((!\u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout ) # ((!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout  & 
// !\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3])))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0_combout ),
	.datab(!\u0|hps|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~7_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|hps|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[73]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~8 .lut_mask = 64'hF800F800F000F000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[73]~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[73]~9_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[73]~1_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[73]~1_combout  & ( 
// \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout  & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data[73]~8_combout ) # ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1_sumout  & \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ))) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1_sumout ) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[73]~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[73]~1_combout  & 
// ( !\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~8_combout ) # ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1_sumout  & \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1_sumout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1_sumout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~8_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[73]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~9 .lut_mask = 64'hFF11FFFFFF1FFFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N43
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data[73]~9_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12_combout  = ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (((!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] & 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ))))) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[73]~3_combout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  & ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # 
// ((!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1_sumout ) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]))))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data[73]~3_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1_sumout ),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.datag(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 .extended_lut = "on";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 .lut_mask = 64'h00000000F0F0A8AA;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N32
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0_combout  ) + ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\u0|hps|fpga_interfaces|h2f_lw_AWADDR [3])) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~6  ))

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [3]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .lut_mask = 64'h0000F5A0000000FF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0_combout  ) + ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\u0|hps|fpga_interfaces|h2f_lw_AWADDR [3])) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~6  ))

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [3]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .lut_mask = 64'h0000F5A0000000FF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y42_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  = ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout  & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2] & !\u0|hps|fpga_interfaces|h2f_lw_AWLEN 
// [3]) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  & ( 
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout  & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]) # (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout  & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & 
// ((!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]) # ((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout )))) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & 
// (((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout )))) ) ) ) # ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  & ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout  & ( (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout  & ( (!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & 
// (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1] & (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ))) # (\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0] & 
// (((\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout )))) ) ) )

	.dataa(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datab(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datad(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ),
	.datae(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 .lut_mask = 64'h101F000FB0BFF0FF;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N20
dffeas \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y41_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout  = ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3] & ( (\u0|hps|fpga_interfaces|h2f_lw_AWADDR [3]) # 
// (\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) ) ) # ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3] & ( (!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  
// & \u0|hps|fpga_interfaces|h2f_lw_AWADDR [3]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|hps|fpga_interfaces|h2f_lw_AWADDR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y42_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  = ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout  & ( 
// ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARADDR [3])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( \u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3] ) ) ) # ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps|fpga_interfaces|h2f_lw_ARADDR [3]) ) ) ) # ( !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// !\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout  & ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3] ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|hps|fpga_interfaces|h2f_lw_ARADDR [3]),
	.datae(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .lut_mask = 64'h3333000F3333555F;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y42_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout  = 
// ((\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  & 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] & 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .lut_mask = 64'h3733373337333733;
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y42_N28
dffeas \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y38_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|hps_led_control~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|hps_led_control~0_combout  = ( \u0|led_patterns_avalon_0|hps_led_control~q  & ( \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout  & ( (((!\u0|led_patterns_avalon_0|led_reg[0]~0_combout ) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2])) # 
// (\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]) ) ) ) # ( !\u0|led_patterns_avalon_0|hps_led_control~q  & ( 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout  & ( (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & (\u0|led_patterns_avalon_0|led_reg[0]~0_combout  & 
// \u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]))) ) ) ) # ( \u0|led_patterns_avalon_0|hps_led_control~q  & ( 
// !\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout  ) )

	.dataa(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|led_patterns_avalon_0|led_reg[0]~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.datae(!\u0|led_patterns_avalon_0|hps_led_control~q ),
	.dataf(!\u0|mm_interconnect_0|led_patterns_avalon_0_avalon_slave_0_agent|m0_write~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|hps_led_control~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|hps_led_control~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|hps_led_control~0 .lut_mask = 64'h0000FFFF0008F7FF;
defparam \u0|led_patterns_avalon_0|hps_led_control~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y38_N37
dffeas \u0|led_patterns_avalon_0|hps_led_control (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|hps_led_control~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|hps_led_control~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|hps_led_control .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|hps_led_control .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y28_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout  = ( \u0|led_patterns_avalon_0|hps_led_control~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  ) ) ) # ( \u0|led_patterns_avalon_0|hps_led_control~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout ) ) ) ) # ( !\u0|led_patterns_avalon_0|hps_led_control~q  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout ),
	.datae(!\u0|led_patterns_avalon_0|hps_led_control~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1 .lut_mask = 64'h000F000F00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~7 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~7_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~7 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q ),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~0 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y27_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~_emulated (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse~q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~_emulated .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  & 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~_emulated_q )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  & 
// ((\u0|led_patterns_avalon_0|hps_led_control~q ))))) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  & 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~_emulated_q )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  & 
// ((\u0|led_patterns_avalon_0|hps_led_control~q ))))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~_emulated_q ),
	.datab(!\u0|led_patterns_avalon_0|hps_led_control~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2 .lut_mask = 64'h0053005300A300A3;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \sw[2]~input (
	.i(sw[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[2]~input_o ));
// synopsys translate_off
defparam \sw[2]~input .bus_hold = "false";
defparam \sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~7 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~7_combout  = ( !\sw[2]~input_o  & ( !\sw[1]~input_o  & ( (\sw[0]~input_o  & \push_button_n[1]~input_o ) ) ) )

	.dataa(!\sw[0]~input_o ),
	.datab(gnd),
	.datac(!\push_button_n[1]~input_o ),
	.datad(gnd),
	.datae(!\sw[2]~input_o ),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~7 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~7 .lut_mask = 64'h0505000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \sw[3]~input (
	.i(sw[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[3]~input_o ));
// synopsys translate_off
defparam \sw[3]~input .bus_hold = "false";
defparam \sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y26_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8_combout  = ( \sw[1]~input_o  & ( \push_button_n[1]~input_o  & ( (!\sw[2]~input_o  & !\sw[3]~input_o ) ) ) ) # ( !\sw[1]~input_o  & ( \push_button_n[1]~input_o  & ( (!\sw[3]~input_o  & 
// ((!\sw[2]~input_o ) # (!\sw[0]~input_o ))) ) ) ) # ( \sw[1]~input_o  & ( !\push_button_n[1]~input_o  ) ) # ( !\sw[1]~input_o  & ( !\push_button_n[1]~input_o  ) )

	.dataa(!\sw[2]~input_o ),
	.datab(!\sw[3]~input_o ),
	.datac(!\sw[0]~input_o ),
	.datad(gnd),
	.datae(!\sw[1]~input_o ),
	.dataf(!\push_button_n[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8 .lut_mask = 64'hFFFFFFFFC8C88888;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y26_N31
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s1 (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s1 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N47
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse~q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s1~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y23_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[23]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[23]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~33 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~33_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [0] ) + ( VCC ) + ( !VCC ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~34  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~33_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~33 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~29 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~29_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[1]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~34  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~30  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[1]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~34  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~29_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~29 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[1]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~25 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~25_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~30  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~26  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~30  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~25_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~25 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~41 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~41_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~26  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~42  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~26  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~41_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~41 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~45 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~45_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~42  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~46  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~42  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~45_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~45 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[4]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~49 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~49_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~46  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~50  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~49_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~49 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~37 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~37_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~50  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~38  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~50  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~37_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~37 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~57 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~57_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[7]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~38  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~58  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[7]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~38  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~57_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~57 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[7]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~61 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~61_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~58  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~62  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~58  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~61_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~61 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[8] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~65 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~65_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[9]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~62  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~66  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[9]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~62  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~65_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~65 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~65 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[9]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~53 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~53_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[10]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~66  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~54  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[10]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~66  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~53_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~53 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[10]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~21 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~21_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[11]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~54  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~22  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[11]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~54  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~21_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~21 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N35
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[11]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~17 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~17_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[12]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~22  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~18  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[12]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~22  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~17_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~17 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N38
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[12]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~13 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~13_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~18  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~14  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~13_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~13 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[13] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~81 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~81_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~14  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~82  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~14  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~81_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~81 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~81 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[14] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~85 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~85_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~82  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~86  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~85_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~85 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N46
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[15] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~69 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~69_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~86  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~70  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~86  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~69_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~69 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[16] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~73 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~73_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~70  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~74  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~70  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~73_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~73 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~73 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N53
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[17] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~77 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~77_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [18] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~74  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~78  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [18] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~74  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~77_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~77 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~77 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N56
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[18] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~9_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[19]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~78  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~10  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[19]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~78  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[19]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~9_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~5_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~10  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~6  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~5_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[20] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~105 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~105_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~6  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~106  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~6  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~105_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~105 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~105 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[21] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~121 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~121_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[22]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~106  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~122  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[22]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~106  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~121_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~121 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~121 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[22]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[22]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~89 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~89_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[23]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~122  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~90  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[23]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~89_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~89 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N11
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[23] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~125 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~125_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~90  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~126  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~90  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~125_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~125 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~125 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[24] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~97 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~97_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~126  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~98  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~97_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~97 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[25] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~101 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~101_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~98  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~102  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~98  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~101_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~101 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~101 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[26] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~109 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~109_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~102  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~110  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~102  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~109_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~109 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~109 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[27] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~6 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~6_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [26] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [21] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 
// [25] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [27])) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [21]),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [25]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [27]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~6 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~6 .lut_mask = 64'hA000A00000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~93 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~93_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~110  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~94  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~110  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~93_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~93 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~93 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[28] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~113 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~113_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~94  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~114  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~94  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~113_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~113 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~113 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[29] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y23_N7
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[22] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~117 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~117_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~114  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~118  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~114  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~117_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~117 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~117 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[30] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~7 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~7_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [30] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [24] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 
// [29] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [22])) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [24]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [29]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [22]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~7 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~7 .lut_mask = 64'hC000C00000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [28] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [23] & 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~6_combout  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~7_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [23]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~6_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~7_combout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8 .lut_mask = 64'h000C000C00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N13
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~1_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [3] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [6] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [5] 
// & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [4])) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [6]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [5]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [4]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~1 .lut_mask = 64'hC000C00000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N37
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[12] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N31
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[10] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N22
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[7] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N28
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[9] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [8] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [10] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [7] & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [9])) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [10]),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [7]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [9]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~2 .lut_mask = 64'h0000000000050005;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N34
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[11] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N7
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N4
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [2] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [1] ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 
// [2] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [1] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [0]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [2]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0 .lut_mask = 64'h00000F0F0000FFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [11] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [13] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [12]) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [11] & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [13] & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [12]) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~2_combout ))) ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [11] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [13] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [12]) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [11] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [13] & (((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [12]) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~2_combout )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~1_combout ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~1_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [13]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [12]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~2_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [11]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3 .lut_mask = 64'hCCC4C0C0CCC0C0C0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N47
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[15]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[15]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N50
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[16]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[16]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~4_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[16]~DUPLICATE_q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[15]~DUPLICATE_q  & 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [14] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [18] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [17]))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[15]~DUPLICATE_q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [14]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [18]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [17]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[16]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~4 .lut_mask = 64'h0000000100000001;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N41
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[31]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[31]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~1_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[31]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14~0_combout  = (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~1_sumout  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14~0 .lut_mask = 64'h5050505050505050;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[31] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [19] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [31] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [20]) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [19] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [31] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8_combout ) # ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3_combout  & 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [20] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~4_combout ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [20]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~4_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [19]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9 .lut_mask = 64'hAAAEAFAF00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N59
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[19]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[19]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N58
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[19] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~5_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3_combout  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [19] & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [20]) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3_combout  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [20] & 
// ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~4_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [19]))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [19]),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~4_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [20]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~5 .lut_mask = 64'h005F005F00550055;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [31] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q  ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [31] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q  $ (((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~5_combout  & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8_combout ))) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~5_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan1~8_combout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c14 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~0 .lut_mask = 64'hF03CF03C0F0F0F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y27_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0feeder_combout  = \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~0_combout 

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y27_N41
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0 (
	.clk(\fpga_clk1_50~input_o ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l2 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l2 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l2 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N47
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l3 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l2~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l3 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l3 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N26
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l4 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l3~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l4 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l4 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l5 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l4~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l5 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l5 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N50
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l5~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~0_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y27_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~0_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y27_N52
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_quarter~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l2~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q  ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l2~q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~q ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~125 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~125_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [0] ) + ( VCC ) + ( !VCC ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~126  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~125_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~125 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~125 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N52
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[17] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~5_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [18] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~10  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~6  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [18] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~10  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~5_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~77 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~77_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~6  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~78  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~6  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~77_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~77 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~77 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N59
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[19] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~89 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~89_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~78  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~90  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~89_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~89 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[20] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~93 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~93_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~90  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~94  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~90  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~93_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~93 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~93 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[21] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~97 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~97_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [22] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~94  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~98  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [22] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~94  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~97_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~97 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~97 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[22] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~101 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~101_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~98  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~102  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~98  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~101_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~101 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~101 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[23] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~105 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~105_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~102  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~106  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~102  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~105_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~105 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~105 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[24] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~4_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [22] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [21] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [24] 
// & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [23] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [20]))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [21]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [24]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [23]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [20]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~4 .lut_mask = 64'h8000800000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~121 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~121_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~106  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~122  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~121_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~121 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[25] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~81 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~81_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~122  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~82  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~122  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~81_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~81 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~81 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[26] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y26_N58
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[19]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[19]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~85 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~85_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~82  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~86  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~82  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~85_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~85 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~85 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[27] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~109 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~109_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~86  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~110  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~86  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~109_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~109 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~109 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[28] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~113 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~113_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~110  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~114  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~110  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~113_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~113 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~113 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[29] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~117 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~117_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~114  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~118  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~114  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~117_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~117 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~117 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[30] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~5_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [29] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [25] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu 
// [28] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [30]) ) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [28]),
	.datac(gnd),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [30]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [29]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~5 .lut_mask = 64'hCC00000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [27] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~5_combout  & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~4_combout  & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [26] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[19]~DUPLICATE_q )) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~4_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [26]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [27]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6 .lut_mask = 64'h0000000040400000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [3] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [6] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [5] ) ) ) 
// # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [3] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [6] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [5] & (((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [2]) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [4])) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [1]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [1]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [4]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [2]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [5]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [3]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~0 .lut_mask = 64'h00000000007F00FF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N31
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[10] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~1_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [7] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N34
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[11]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y26_N37
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[12]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [13] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[12]~DUPLICATE_q  & 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [15] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [16] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [14]))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[12]~DUPLICATE_q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [15]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [16]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [14]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~2 .lut_mask = 64'h0000000000010001;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[11]~DUPLICATE_q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~2_combout  ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[11]~DUPLICATE_q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~2_combout  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [10] & 
// (((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~0_combout  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~1_combout )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [9]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~0_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [9]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [10]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~1_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[11]~DUPLICATE_q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3 .lut_mask = 64'h000000000307FFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N53
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~1_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [31] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~118  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~1_sumout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N52
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE_q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [18]) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3_combout  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE_q  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6_combout ) # ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [17] & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [18])) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [17]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [18]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6_combout ),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7 .lut_mask = 64'hF1F1F3F300000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~33 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~33_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [1] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~126  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~34  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [1] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~126  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~33_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~33 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~37 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~37_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [2] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~34  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~38  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [2] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~34  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~37_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~37 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~29 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~29_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~38  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~30  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~38  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~29_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~29 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~25 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~25_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~30  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~26  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~30  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~25_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~25 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~41 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~41_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~26  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~42  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~41_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~41 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~45 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~45_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~42  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~46  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~45_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~45 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~49 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~49_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [7] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~46  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~50  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [7] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~49_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~49 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N22
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[7] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~53 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~53_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~50  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~54  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~50  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~53_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~53 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~53 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[8] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~21 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~21_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~54  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~22  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~21_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~21 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N28
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[9] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~17 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~17_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[10]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~22  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~18  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[10]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~22  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~17_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~17 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[10]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~13 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~13_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [11] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~18  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~14  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [11] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~18  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~13_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~13 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N35
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[11] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~57 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~57_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~14  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~58  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~14  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~57_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~57 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N38
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[12] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~61 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~61_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~58  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~62  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~61_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~61 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[13] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~65 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~65_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~62  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~66  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~62  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~65_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~65 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~65 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[14] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~69 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~69_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~66  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~70  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~69_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~69 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N46
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[15] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~73 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~73_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~70  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~74  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~70  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~73_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~73 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~73 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[16] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~9_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[17]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~74  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~10  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[17]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~74  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~9_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N53
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[17]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[17]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y26_N56
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[18] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [17] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE_q  & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q  ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [17] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE_q  & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q  ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [17] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE_q  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q  $ (((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [18] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6_combout ))) ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [17] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE_q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q  $ 
// (((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [18]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3_combout ))))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [18]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~6_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan5~3_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu [17]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cu[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~0 .lut_mask = 64'hA5A6A6A655555555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N53
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0 (
	.clk(\fpga_clk1_50~input_o ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~0_combout ),
	.clrn(\push_button_n[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~feeder_combout  = \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s10~q 

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N31
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s12 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s12 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~feeder_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s12~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s12~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N4
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N46
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N34
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s15 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s15 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s15 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s16 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s15~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s16 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s16 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N35
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s17 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s16~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s17 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s17 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N34
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s18 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s17~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s18 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s18 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N58
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s19 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s18~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s19 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s19 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N55
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s20 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s19~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s20 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s20 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N41
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s21 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s20~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s21 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s21 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N52
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s22 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s21~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s22 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s22 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N50
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s23 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s22~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s23 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s23 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s24 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s23~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s24 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s24 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N31
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s25 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s24~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s25 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s25 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s26 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s25~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s26 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s26 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s26~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~0_combout  = !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27~q 

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~0_combout  = !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~q 

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N38
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N13
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s2 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s2 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s2 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N28
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s3 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s2~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s3 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s3 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s4 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s3~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s4 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~feeder_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s4~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~feeder_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s7 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s7 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s7 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N37
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s8 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s7~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s8 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s8 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s9 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s8~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s9 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s9 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N2
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s10 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_user~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s9~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s10 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0_combout  = (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s10~q  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s18~q )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s18~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s15~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s16~q  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s12~q ) ) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s16~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s12~q ),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s15~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1 .lut_mask = 64'hC0C0000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~9_combout  = ( \sw[2]~input_o  & ( \push_button_n[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\push_button_n[1]~input_o ),
	.datad(gnd),
	.datae(!\sw[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~9 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y26_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s4 (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s4 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s4 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N59
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s4 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse~q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s4~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s4 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s17~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~q  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s4~q  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14~q )) ) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s11~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s4~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14~q ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s17~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2 .lut_mask = 64'h00000C0000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~3_combout  = (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s9~q  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s19~q )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s19~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~3 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~4_combout  = (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s8~q  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s20~q )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s8~q ),
	.datac(gnd),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s20~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~4 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~25 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~25_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [0] ) + ( VCC ) + ( !VCC ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~26  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~25_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~25 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~25 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~29 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~29_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [1] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~26  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~30  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [1] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~26  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~29_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~29 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~33 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~33_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [2] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~30  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~34  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [2] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~30  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~33_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~33 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~37 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~37_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~34  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~38  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~34  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~37_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~37 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~41 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~41_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~38  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~42  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~38  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~41_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~41 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~45 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~45_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~42  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~46  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~45_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~45 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~53 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~53_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~46  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~54  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~46  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~53_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~53 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~53 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~57 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~57_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [7] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~54  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~58  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [7] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~54  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~57_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~57 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[7] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~49 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~49_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~58  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~50  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~58  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~49_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~49 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~49 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[8] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~61 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~61_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~50  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~62  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~50  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~61_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~61 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~61 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[9] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~21 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~21_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [10] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~62  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~22  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [10] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~62  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~21_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~21 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[10] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~17 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~17_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [11] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~22  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~18  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [11] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~22  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~17_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~17 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N35
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[11] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~13 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~13_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~18  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~14  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~18  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~13_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~13 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N38
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[12] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~73 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~73_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~14  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~74  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~73_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~73 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[13] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~65 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~65_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~74  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~66  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~74  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~65_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~65 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~65 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[14] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~69 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~69_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~66  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~70  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~69_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~69 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N46
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[15] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~81 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~81_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~70  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~82  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~70  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~81_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~81 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~81 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[16] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~77 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~77_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~82  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~78  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~82  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~77_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~77 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~77 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N53
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[17] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~9_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[18]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~78  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~10  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[18]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~78  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~9_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~5_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~10  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~6  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~10  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~5_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N59
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[19] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~93 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~93_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~6  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~94  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~93_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~93 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[20] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~125 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~125_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~94  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~126  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~94  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~125_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~125 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~125 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[21] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~121 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~121_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [22] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~126  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~122  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [22] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~126  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~121_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~121 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~121 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[22] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~117 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~117_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~122  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~118  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~122  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~117_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~117 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~117 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[23] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~113 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~113_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~118  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~114  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~118  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~113_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~113 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~113 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[24] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~89 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~89_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~114  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~90  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~89_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~89 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[25] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~85 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~85_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~90  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~86  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~90  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~85_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~85 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~85 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[26] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~105 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~105_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~86  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~106  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~86  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~105_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~105 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~105 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[27] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~101 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~101_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~106  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~102  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~106  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~101_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~101 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~101 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[28] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~97 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~97_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~102  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~98  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~102  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~97_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~97 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~97 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[29] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~109 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~109_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~98  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~110  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~98  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~109_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~109 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~109 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[30] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~4_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [30] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [28] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 
// [29] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [27])) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [28]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [29]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [27]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~4 .lut_mask = 64'hC000C00000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N2
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[20]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[20]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~5_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [24] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [21] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 
// [22] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [23])) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [21]),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [22]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [23]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~5 .lut_mask = 64'hA000A00000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [25] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~4_combout  & 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [26] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[20]~DUPLICATE_q  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~5_combout ))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~4_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [26]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[20]~DUPLICATE_q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~5_combout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6 .lut_mask = 64'h0040004000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~1_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [6] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [7] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [8] & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [9])) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [7]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [8]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [9]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~1 .lut_mask = 64'h0000010100000101;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [14] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [15] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 
// [16] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [13] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [17])) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [16]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [13]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [17]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [14]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2 .lut_mask = 64'h0000000000000101;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [2] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [3] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 
// [4] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [5] & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [0]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [1])))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [0]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [4]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [1]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [5]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [2]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0 .lut_mask = 64'hC800000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~3_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [10] & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2_combout  & ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [12]) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [11]))) ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [10] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2_combout  & 
// ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [12]) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [11]))) ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0_combout  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [10] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2_combout  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [12]) ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [10] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2_combout  & 
// (((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [11] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~1_combout )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [12]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [11]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~1_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~2_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [12]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~0_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~3 .lut_mask = 64'h010F000F050F050F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~1_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [31] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18~0_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N41
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[31] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [31] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6_combout ) # 
// ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [19] & ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~3_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [18])))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [18]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~3_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [19]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7 .lut_mask = 64'hAABFAABF00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N56
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[18]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[18]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N55
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[18] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [31] & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q  ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [31] & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q  ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [31] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q  $ (((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [19]) # ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [18] & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~3_combout )))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [31] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q  ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [18]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~3_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [19]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan3~6_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c18 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~0 .lut_mask = 64'hAAAA556A55555555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N47
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0 (
	.clk(\fpga_clk1_50~input_o ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~0_combout ),
	.clrn(\push_button_n[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~0_combout  = !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [0]

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~feeder_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N26
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~12 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~12_combout  = ( \sw[1]~input_o  & ( \push_button_n[1]~input_o  ) ) # ( !\sw[1]~input_o  & ( (\push_button_n[1]~input_o  & ((\sw[2]~input_o ) # (\sw[0]~input_o ))) ) )

	.dataa(!\push_button_n[1]~input_o ),
	.datab(!\sw[0]~input_o ),
	.datac(!\sw[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~12 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~12 .lut_mask = 64'h1515151555555555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y26_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s0 (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s0 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N34
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse~q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s0~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~45 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~45_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [0] ) + ( VCC ) + ( !VCC ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~46  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~45_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~45 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~45 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~125 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~125_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~114  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~126  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~125_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~125 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~101 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~101_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[29]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~126  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~102  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[29]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~101_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~101 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N28
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[29]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[29]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~105 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~105_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~102  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~106  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~102  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~105_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~105 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~105 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[30] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~1_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [31] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~106  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~1_sumout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N53
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[31] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N11
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N55
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[18] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~4_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [19] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [21] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [17] & 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [20] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [18]))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [21]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [17]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [20]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [18]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~4 .lut_mask = 64'h0000000000010001;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N34
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[11] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N31
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[10] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N37
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[12] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [12] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [13] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [11] & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [10])) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [13]),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [11]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [10]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~2 .lut_mask = 64'h0000000000050005;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N4
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N13
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N7
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [2] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [3] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [5] ) ) ) 
// # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [2] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [3] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [5] ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [2] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [3] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [5] ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [2] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [3] & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [5] & (((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [4]) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [1])) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [0]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [0]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [1]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [4]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [5]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [2]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~0 .lut_mask = 64'h007F00FF00FF00FF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N43
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[14] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N28
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[9] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N22
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[7] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~1_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [8] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [6] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [9] & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [7])) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [6]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [9]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [7]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~1 .lut_mask = 64'hC000C00000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [16] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~1_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [15]) # ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [14] & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~2_combout ) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~0_combout )))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [16] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~1_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [15]) # ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~2_combout  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [14])) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~2_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~0_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [15]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [14]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [16]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3 .lut_mask = 64'hFAF00000FEF00000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N7
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [22] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [31] & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23]~DUPLICATE_q ))) ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [22] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [31] & 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23]~DUPLICATE_q ))) ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3_combout  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [22] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [31] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7_combout ) ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [22] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [31] & 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7_combout ) # ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23]~DUPLICATE_q  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~4_combout )))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [31]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23]~DUPLICATE_q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~4_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8 .lut_mask = 64'hAA02AA00AA22AA22;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~41 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~41_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[1]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~46  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~42  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[1]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~46  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~41_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~41 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[1]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~37 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~37_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~42  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~38  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~42  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~37_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~37 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~33 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~33_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~38  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~34  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~38  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~33_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~33 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~29 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~29_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~34  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~30  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~34  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~29_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~29 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[4]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~25 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~25_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~30  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~26  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~25_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~25 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~61 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~61_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~26  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~62  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~26  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~61_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~61 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~57 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~57_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[7]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~62  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~58  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[7]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~62  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~57_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~57 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[7]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~53 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~53_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~58  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~54  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~58  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~53_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~53 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~53 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[8] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~49 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~49_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[9]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~54  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~50  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[9]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~54  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~49_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~49 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[9]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~77 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~77_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[10]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~50  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~78  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[10]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~50  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~77_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~77 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~77 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[10]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~73 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~73_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[11]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~78  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~74  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[11]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~78  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~73_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~73 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~73 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N35
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[11]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~69 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~69_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[12]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~74  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~70  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[12]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~74  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~69_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~69 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~69 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N38
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[12]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~65 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~65_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~70  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~66  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~65_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~65 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[13] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~21 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~21_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[14]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~66  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~22  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[14]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~66  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~21_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~21 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[14]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~17 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~17_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~22  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~18  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~17_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~17 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N46
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[15] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~13 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~13_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~18  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~14  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~18  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~13_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~13 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[16] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~97 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~97_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~14  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~98  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~14  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~97_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~97 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~97 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N53
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[17] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~93 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~93_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[18]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~98  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~94  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[18]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~98  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~93_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~93 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~93 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N56
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[18]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[18]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~89 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~89_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~94  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~90  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~94  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~89_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~89 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~89 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N59
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[19] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~85 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~85_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~90  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~86  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~85_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~85 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N2
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[20] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~81 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~81_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~86  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~82  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~86  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~81_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~81 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~81 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[21] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~9_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~82  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~10  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~82  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~9_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~5_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~10  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~6  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~10  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~5_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~117 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~117_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~6  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~118  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~6  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~117_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~117 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~117 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[24] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~109 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~109_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~118  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~110  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~109_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~109 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[25] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~121 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~121_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~110  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~122  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~121_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~121 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[26] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~113 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~113_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~122  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~114  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~122  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~113_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~113 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~113 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[27] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[28] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~6 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~6_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [24] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [28] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [27] 
// & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [26])) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [28]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [27]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [26]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~6 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~6 .lut_mask = 64'hC000C00000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[29] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N17
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[25]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[25]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[25]~DUPLICATE_q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~6_combout  & 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [30] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [29])) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~6_combout ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [30]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [29]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7 .lut_mask = 64'h5000500000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~5_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22]~DUPLICATE_q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [23] ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22]~DUPLICATE_q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~4_combout  & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3_combout  & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [23])) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~4_combout ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~3_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [23]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~5 .lut_mask = 64'h0050005000FF00FF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [31] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q  ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [31] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q  $ (((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7_combout  & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~7_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan2~5_combout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c2 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~0 .lut_mask = 64'hC3CCC3CC33333333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0feeder_combout  = \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~0_combout 

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N50
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0 (
	.clk(\fpga_clk1_50~input_o ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[0]~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[0]~0_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[0]~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[0] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~11 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~11_combout  = ( \sw[1]~input_o  & ( (\push_button_n[1]~input_o  & (!\sw[0]~input_o  & !\sw[2]~input_o )) ) )

	.dataa(!\push_button_n[1]~input_o ),
	.datab(!\sw[0]~input_o ),
	.datac(!\sw[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~11 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~11 .lut_mask = 64'h0000000040404040;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y26_N37
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s2 (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s2 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y27_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~feeder_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s2~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y27_N55
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse~q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~29 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~29_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [0] ) + ( VCC ) + ( !VCC ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~30  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~29_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~29 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N52
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[17] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N55
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[18] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~4_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [15] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [18] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 
// [16] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [17] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [19])) ) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [16]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [17]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [19]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [15]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~4 .lut_mask = 64'h0000000000000003;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N34
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[11] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N31
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[10] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [10] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [11] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [9] 
// & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [8])) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [11]),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [9]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [8]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~2 .lut_mask = 64'h0000000000050005;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~1_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [6] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [7] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [5] 
// & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [4])) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [7]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [5]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [4]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~1 .lut_mask = 64'hC000C00000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N7
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [1] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [2] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [3] ) 
// ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [1] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [2] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [3] ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [1] 
// & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [2] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [3] ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [1] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [2] & 
// ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [3] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [0]) ) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [3]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [0]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [1]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~0 .lut_mask = 64'h0303333333333333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~3_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [12] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [14] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 
// [13] ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [12] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [14] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~2_combout ) # 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [13]) # ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~1_combout  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~0_combout ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~2_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [13]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~1_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~0_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [12]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~3 .lut_mask = 64'hEFEECCCC00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N13
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[31]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[31]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~113 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~113_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~118  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~114  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~113_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~113 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~1_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[31]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~1_sumout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~1_sumout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12~0 .lut_mask = 64'h0000FFFF00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[31] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [21] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [31] & (((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~4_combout  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~3_combout )) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [20]))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [21] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [31] ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [21] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [31] ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [20]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~4_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~3_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [31]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8 .lut_mask = 64'hFF000000FF007500;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~33 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~33_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [1] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~30  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~34  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [1] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~30  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~33_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~33 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~37 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~37_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~34  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~38  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~34  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~37_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~37 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~25 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~25_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~38  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~26  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~38  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~25_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~25 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~41 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~41_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~26  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~42  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~26  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~41_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~41 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~45 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~45_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~42  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~46  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~45_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~45 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~49 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~49_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~46  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~50  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~46  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~49_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~49 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~53 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~53_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [7] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~50  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~54  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [7] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~50  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~53_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~53 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[7] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~69 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~69_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~54  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~70  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~54  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~69_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~69 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[8] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~65 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~65_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~70  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~66  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~70  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~65_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~65 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[9] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~61 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~61_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[10]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~66  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~62  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[10]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~66  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~61_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~61 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[10]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~57 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~57_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[11]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~62  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~58  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[11]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~62  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~57_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~57 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N35
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[11]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~21 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~21_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~58  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~22  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~58  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~21_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~21 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N38
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[12] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~17 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~17_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~22  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~18  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~17_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~17 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[13] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~13 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~13_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~18  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~14  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~18  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~13_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~13 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[14] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~77 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~77_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~14  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~78  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~77_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~77 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N46
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[15] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~73 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~73_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~78  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~74  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~78  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~73_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~73 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[16] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~89 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~89_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[17]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~74  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~90  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[17]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~74  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~89_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~89 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N53
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[17]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[17]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~85 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~85_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[18]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~90  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~86  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[18]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~90  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~85_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~85 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N56
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[18]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[18]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~81 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~81_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~86  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~82  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~86  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~81_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~81 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N59
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[19] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~9_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~82  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~10  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~82  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~9_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N2
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[20] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~5_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~10  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~6  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~5_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N4
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[21] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~105 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~105_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[22]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~6  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~106  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[22]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~6  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~105_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~105 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[22]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[22]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~101 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~101_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~106  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~102  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~106  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~101_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~101 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[23] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~97 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~97_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[24]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~102  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~98  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[24]~DUPLICATE_q  ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~102  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~97_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~97 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[24]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[24]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~109 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~109_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~98  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~110  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~109_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~109 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[25] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~93 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~93_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~110  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~94  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~110  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~93_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~93 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[26] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~125 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~125_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~94  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~126  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~94  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~125_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~125 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~125 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N22
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[27] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~121 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~121_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~126  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~122  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~126  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~121_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~121 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[28] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~117 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~117_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~122  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~118  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~117_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~117 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N28
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[29] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y23_N31
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[30] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~6 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~6_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [29] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [30] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 
// [25] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [28] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [27]))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [30]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [25]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [28]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [27]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~6 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~6 .lut_mask = 64'h8000800000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N13
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[24] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y23_N7
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[22] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [26] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~6_combout  & 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [23] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [24] & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [22]))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~6_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [23]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [24]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [22]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7 .lut_mask = 64'h4000400000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~5_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [21] & ( ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~4_combout  & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~3_combout )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [20]) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~4_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~3_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [20]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~5 .lut_mask = 64'h0000000030FF30FF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~5_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [31] $ 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~5_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q  $ 
// (((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [31]) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7_combout ))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~7_combout ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|c12 [31]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~0 .lut_mask = 64'hA05FA05FF00FF00F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N59
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0 (
	.clk(\fpga_clk1_50~input_o ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~0_combout ),
	.clrn(\push_button_n[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~0_combout  = !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N58
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~0_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l2 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l2 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l2 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N38
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l3 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l2~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l3 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l3 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l4 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l3~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l4 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l4 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l5 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l4~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l5 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l5 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N55
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_half~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l5~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~10 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~10_combout  = ( !\sw[2]~input_o  & ( \sw[1]~input_o  & ( (\push_button_n[1]~input_o  & \sw[0]~input_o ) ) ) )

	.dataa(!\push_button_n[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw[0]~input_o ),
	.datae(!\sw[2]~input_o ),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~10 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~10 .lut_mask = 64'h0000000000550000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y26_N58
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s3 (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s3 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s3 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3 (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse~q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|next_state.s3~q ),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~5_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [0] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [0]) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q )))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [0] & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [0]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ))) ) ) ) # ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [0]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6~q  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [0]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [0]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [0]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l6~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~5 .lut_mask = 64'hFFF03330AAA02220;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~6 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~6_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~4_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~5_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0_combout ) # ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout ) # ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout ) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~3_combout ))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~4_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~5_combout  ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~3_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~4_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~6 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~6 .lut_mask = 64'h00000000FFFFFFFE;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y28_N41
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~_emulated (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SYNCMAN|PULSE1|pulse~q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout ),
	.clrn(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~_emulated .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y28_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  & \u0|led_patterns_avalon_0|hps_led_control~q ) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout  & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  & \u0|led_patterns_avalon_0|hps_led_control~q ) ) ) ) # ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~_emulated_q ) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q  & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~_emulated_q ) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~6_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~_emulated_q ),
	.datac(!\u0|led_patterns_avalon_0|hps_led_control~q ),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~1_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|TIMER|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0 .lut_mask = 64'h1111444405050505;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~7 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~7_combout  = ( \u0|led_patterns_avalon_0|led_reg [0] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  ) ) # ( \u0|led_patterns_avalon_0|led_reg [0] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~6_combout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~0_combout )))) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (\sw[0]~input_o )) ) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [0] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~6_combout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~0_combout )))) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (\sw[0]~input_o )) ) ) )

	.dataa(!\sw[0]~input_o ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~0_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~6_combout ),
	.datae(!\u0|led_patterns_avalon_0|led_reg [0]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~7 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~7 .lut_mask = 64'hDD1DDD1D0000FFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~0_combout  = (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q  & ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l2~q ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l3~q )))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l3~q ),
	.datac(gnd),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~0 .lut_mask = 64'h1155115511551155;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~1_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27~q ),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~1 .lut_mask = 64'hF0F00000F0F00000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~1_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [0] ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [1] ) + ( !VCC ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~2  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [0] ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [1]),
	.datac(gnd),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~1_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N41
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[1] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~26 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~26_cout  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~26_cout ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~26 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~26 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~1_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [1] ) + ( VCC ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~26_cout  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~2  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [1] ) + ( VCC ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~1_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N41
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[1] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l5~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [1] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [1]) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q )))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l5~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [1] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [1]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ))) ) ) ) # ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l5~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [1] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [1]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l5~q  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [1] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [1]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [1]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l5~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~2 .lut_mask = 64'hEEEE00EEE0E000E0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~1_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~2_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0_combout ) # ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout ) # ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~3_combout ) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout ))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~1_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~2_combout  ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~3_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~1_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3 .lut_mask = 64'h00000000FFFFFFFE;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~4_combout  = ( \u0|led_patterns_avalon_0|led_reg [1] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3_combout  & ( 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~0_combout )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & 
// ((\sw[1]~input_o )))) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ) ) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [1] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~0_combout )) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & ((\sw[1]~input_o ))))) ) ) ) # ( \u0|led_patterns_avalon_0|led_reg [1] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3_combout  & ( 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ) # (\sw[1]~input_o )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ) ) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [1] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ) # 
// (\sw[1]~input_o ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~0_combout ),
	.datad(!\sw[1]~input_o ),
	.datae(!\u0|led_patterns_avalon_0|led_reg [1]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~4 .lut_mask = 64'h88AADDFF082A5D7F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~1_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l4~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q  ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l4~q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l3~q ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l3~q ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~1 .lut_mask = 64'h0055005555555555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~5_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [2] ) + ( VCC ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~2  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~6  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [2] ) + ( VCC ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~5_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[2] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~5_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [2] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~2  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~6  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [2] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~2  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~5_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N58
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[2] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~3_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l4~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [2] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [2]) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q )))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l4~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [2] & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [2]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ))) ) ) ) # ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l4~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [2]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l4~q  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [2]) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [2]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [2]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l4~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~3 .lut_mask = 64'hFCFC00FCA8A800A8;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~2_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s2~q  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27~q  & 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~q  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s26~q )) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27~q ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s26~q ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~2 .lut_mask = 64'hA000A00000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~3_combout  & 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~2_combout ) # ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout ) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0_combout )))) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~3_combout  ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~3_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~2_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4 .lut_mask = 64'h5555555555545554;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~5_combout  = ( \u0|led_patterns_avalon_0|led_reg [2] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4_combout  & ( 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~1_combout )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & 
// ((\sw[2]~input_o )))) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ) ) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [2] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~1_combout )) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & ((\sw[2]~input_o ))))) ) ) ) # ( \u0|led_patterns_avalon_0|led_reg [2] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ) # ((\sw[2]~input_o ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout )) ) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [2] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ) # 
// (\sw[2]~input_o ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~1_combout ),
	.datad(!\sw[2]~input_o ),
	.datae(!\u0|led_patterns_avalon_0|led_reg [2]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~5 .lut_mask = 64'h88CCBBFF084C3B7F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~9_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~6  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~10  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~6  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~9_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N17
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[3] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~9_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [3] ) + ( VCC ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~6  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~10  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [3] ) + ( VCC ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~9_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N22
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[3] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [3] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [3] & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [3] & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [3] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [3] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt 
// [3] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q  ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [3]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2 .lut_mask = 64'h000055550F0F5F5F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s25~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s3~q  & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27~q  & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s26~q  & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s2~q ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s3~q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s27~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s26~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s2~q ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s25~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1 .lut_mask = 64'h8000000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~3_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l3~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2_combout  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout ) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout )))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l3~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout ) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout ))) ) ) ) # ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l3~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2_combout  & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q ) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l3~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2_combout  ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~2_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~2_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l3~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~3 .lut_mask = 64'hCCCC00CCC8C800C8;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0_combout  = (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q  & ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l4~q ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l5~q )))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l5~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0 .lut_mask = 64'h0555055505550555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~4_combout  = ( \u0|led_patterns_avalon_0|led_reg [3] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0_combout  & ( 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ) # (\sw[3]~input_o )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ) ) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [3] & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ) # 
// (\sw[3]~input_o ))) ) ) ) # ( \u0|led_patterns_avalon_0|led_reg [3] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0_combout  & ( ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~3_combout ))) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (\sw[3]~input_o ))) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ) ) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [3] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~3_combout ))) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (\sw[3]~input_o )))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ),
	.datac(!\sw[3]~input_o ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~3_combout ),
	.datae(!\u0|led_patterns_avalon_0|led_reg [3]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~4 .lut_mask = 64'h8A02DF578A8ADFDF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~0_combout  = (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s4~q  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s24~q )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s4~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s24~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~1_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~0_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14~q  & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~q  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s4~q  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout  & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s4~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector6~1_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~0_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~1 .lut_mask = 64'h0000000100000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q  ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6~q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l5~q ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l5~q ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~2 .lut_mask = 64'h0055005555555555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~13 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~13_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [4] ) + ( VCC ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~10  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~14  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [4] ) + ( VCC ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~10  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~13_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~13 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[4]~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[4]~feeder_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[4]~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[4] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~13 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~13_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~10  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~14  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~13_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~13 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[4] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~3_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l2~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [4] & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [4])))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l2~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [4] & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [4]))) ) ) ) # ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l2~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & 
// ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [4]))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l2~q  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [4]) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [4]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [4]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l2~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~3 .lut_mask = 64'hFFF03330AAA02220;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~4_combout  = ( \u0|led_patterns_avalon_0|led_reg [4] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  ) ) # ( !\u0|led_patterns_avalon_0|led_reg [4] & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~3_combout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~2_combout )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~1_combout ))) ) ) ) # ( \u0|led_patterns_avalon_0|led_reg [4] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~3_combout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~2_combout )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~1_combout ))) ) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [4] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & (((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~3_combout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~2_combout )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~1_combout ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~1_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~2_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~3_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ),
	.datae(!\u0|led_patterns_avalon_0|led_reg [4]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~4 .lut_mask = 64'hF700F700F700FFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~17 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~17_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [5] ) + ( VCC ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~14  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~18  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [5] ) + ( VCC ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~17_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~17 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[5]~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[5]~feeder_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[5]~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N34
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[5] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~17 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~17_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~14  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~18  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~17_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~17 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N56
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[5] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [5] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [5]))) ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [5] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [5]) ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [5] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q  & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [5])))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [5] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [5]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l1~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [5]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [5]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~2 .lut_mask = 64'hF0C0A080FFCCAA88;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~1_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q  ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6~q  & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~q ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~1 .lut_mask = 64'h4444444455555555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~5_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s4~q  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14~q  & 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s4~q  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~q  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s24~q ))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s14~q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s4~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s0~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s24~q ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~5 .lut_mask = 64'h0000000008000800;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s23~q  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~5_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s15~q  & (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout  & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~q  & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~q ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s15~q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s13~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~q ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s23~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0 .lut_mask = 64'h0000000020000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~3_combout  = ( \u0|led_patterns_avalon_0|led_reg [5] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0_combout  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ) ) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [5] & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  ) ) ) # ( \u0|led_patterns_avalon_0|led_reg [5] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0_combout  & ( ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~2_combout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~1_combout )))) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ) ) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [5] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~2_combout ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~1_combout ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~2_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~1_combout ),
	.datae(!\u0|led_patterns_avalon_0|led_reg [5]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~3 .lut_mask = 64'hC0CCD5DDCCCCDDDD;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~21 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~21_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [6] ) + ( VCC ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~18  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~21 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~21 .lut_mask = 64'h0000000000003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[6]~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[6]~feeder_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[6]~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N37
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[6] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_eighth~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~21 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~21_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~18  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~21 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[6] (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock_double~reg0_q ),
	.d(gnd),
	.asdata(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [6] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [6]))) ) ) ) # ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [6] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~q  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [6]) ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [6] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~q  & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ) # 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [6])))) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [6] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~q  & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ) # (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [6]))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s0~q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s3~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN3|Cnt [6]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s2~q ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN2|Cnt [6]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN0|current_state.l0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~2 .lut_mask = 64'h54545400FCFCFC00;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~1_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s22~q  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~q  & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~5_combout  & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s23~q  & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~q  & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector2~5_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s23~q ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s5~q ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector3~1_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s22~q ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN4|current_state.s6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~1 .lut_mask = 64'h0040000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~0_combout  = (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~q ) # 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~q )))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATCHOOSEMAN|current_state.s1~q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l0~q ),
	.datac(gnd),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|PATMAN1|current_state.l1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~0 .lut_mask = 64'h4455445544554455;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~3_combout  = ( \u0|led_patterns_avalon_0|led_reg [6] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  ) ) # ( !\u0|led_patterns_avalon_0|led_reg [6] & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~2_combout ) # 
// ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~0_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~1_combout )))) ) ) ) # ( \u0|led_patterns_avalon_0|led_reg [6] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~2_combout ) # 
// ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~0_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~1_combout )))) ) ) ) # ( !\u0|led_patterns_avalon_0|led_reg [6] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout  & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout  & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~2_combout ) # 
// ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~0_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~1_combout )))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~2_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s0~2_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~1_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~0_combout ),
	.datae(!\u0|led_patterns_avalon_0|led_reg [6]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|current_state.s1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~3 .lut_mask = 64'h8CCC8CCC8CCCFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|SRCCHOOSEMAN|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~41 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~41_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [0] ) + ( VCC ) + ( !VCC ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~42  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~41_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~41 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~41 .lut_mask = 64'h0000000000000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~4 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~4_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [20] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [16] & ( (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [17] & 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [18] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [19])) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [17]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [18]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [19]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [20]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~4 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~4 .lut_mask = 64'h0000000000000101;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N4
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[1]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [2] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [4] ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [2] 
// & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [4] & ( ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [0]) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [3])) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[1]~DUPLICATE_q ) 
// ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[1]~DUPLICATE_q ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [3]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [0]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [2]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~0 .lut_mask = 64'h000000007F7FFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N34
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[11]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~2 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~2_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [10] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [12] & ( 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[11]~DUPLICATE_q  & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [9]) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [9]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [10]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~2 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~2 .lut_mask = 64'h0000000000000505;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~1_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [7] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [8] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [6] & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [5]) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [6]),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [5]),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [7]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~1 .lut_mask = 64'hA0A0000000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N43
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~3 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~3_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [13] & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14]~DUPLICATE_q  & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [15] & ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~2_combout ) # ((!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~0_combout  & 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~1_combout )))) ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [13] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14]~DUPLICATE_q  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [15] ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [13] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14]~DUPLICATE_q  & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [15] ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~0_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~2_combout ),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~1_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [15]),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [13]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~3 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~3 .lut_mask = 64'hFF00FF00CE000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~97 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~97_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~126  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~98  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [27] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~126  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~97_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~97 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~97 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~101 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~101_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~98  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~102  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [28] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~98  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~101_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~101 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~101 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[28] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~105 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~105_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~102  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~106  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [29] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~102  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~105_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~105 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~105 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[29] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~109 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~109_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~106  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~110  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [30] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~106  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~109_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~109 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~109 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N32
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[30] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~1 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~1_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [31] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~1 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~1_sumout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N41
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[31] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [21] & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [31] & ( 
// (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7_combout ) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [22]) ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [21] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [31] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7_combout ) # ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [22] & 
// (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~4_combout  & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~3_combout ))) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7_combout ),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [22]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~4_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~3_combout ),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [21]),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8 .lut_mask = 64'hABAABBBB00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[0] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~37 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~37_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [1] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~42  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~38  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [1] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~42  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~37_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~37 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[1] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~33 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~33_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [2] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~38  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~34  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [2] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~38  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~33_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~33 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N7
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[2] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~29 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~29_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~34  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~30  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [3] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~34  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~29_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~29 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[3] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~25 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~25_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~30  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~26  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [4] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~30  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~25_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~25 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N13
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[4] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~57 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~57_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~26  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~58  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [5] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~57_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~57 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[5] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~53 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~53_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~58  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~54  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [6] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~58  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~53_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~53 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~53 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[6] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N21
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~49 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~49_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [7] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~54  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~50  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [7] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~49_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~49 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N22
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[7] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N24
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~45 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~45_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~50  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~46  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [8] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~50  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~45_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~45 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N25
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[8] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N27
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~73 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~73_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~46  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~74  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [9] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~46  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~73_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~73 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~73 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N29
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[9] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N30
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~69 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~69_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [10] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~74  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~70  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [10] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~69_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~69 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N31
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[10] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N33
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~65 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~65_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [11] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~70  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~66  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [11] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~70  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~65_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~65 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~65 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N35
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[11] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~61 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~61_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~66  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~62  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [12] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~61_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~61 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N37
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[12] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~21 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~21_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~62  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~22  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [13] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~21_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~21 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N40
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[13] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~17 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~17_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~22  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~18  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [14] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~22  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~17_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~17 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N44
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~13 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~13_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~18  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~14  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [15] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~13_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~13 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N46
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[15] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~89 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~89_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~14  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~90  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [16] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~14  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~89_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~89 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~89 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N49
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[16] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N51
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~93 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~93_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~90  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~94  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [17] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~90  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~93_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~93 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~93 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N52
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[17] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N54
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~77 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~77_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [18] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~94  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~78  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [18] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~94  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~77_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~77 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~77 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N55
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[18] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N57
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~81 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~81_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~78  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~82  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [19] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~78  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~81_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~81 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~81 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N58
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[19] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N0
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~85 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~85_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~82  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~86  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [20] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~85_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~85 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N1
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[20] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~9 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~9_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~86  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~10  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [21] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~86  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~9_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~9 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N5
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[21] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N6
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~5_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [22] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~10  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~6  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [22] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~10  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~5_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N8
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[22] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N9
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~113 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~113_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~6  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~114  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [23] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~6  ))

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~113_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~113 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~113 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N10
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[23] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N12
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~117 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~117_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~114  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~118  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [24] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~114  ))

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~117_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~117 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~117 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N14
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[24] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N15
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~121 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~121_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~118  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~122  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [25] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~121_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~121 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N16
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[25] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N18
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~125 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~125_sumout  = SUM(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~122  ))
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~126  = CARRY(( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [26] ) + ( GND ) + ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~125_sumout ),
	.cout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~125 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N19
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[26] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y1_N23
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|Add4~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[27] .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N42
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~6 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~6_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [24] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [25] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [26] 
// & !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [23])) ) )

	.dataa(gnd),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [25]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [26]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [23]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~6 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~6 .lut_mask = 64'hC000C00000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [30] & ( (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [27] & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [28] 
// & (!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [29] & \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~6_combout ))) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [27]),
	.datab(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [28]),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [29]),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~6_combout ),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7 .lut_mask = 64'h0080008000000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N45
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [22] & ( ((\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~4_combout  & 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~3_combout )) # (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [21]) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~4_combout ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~3_combout ),
	.datad(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [21]),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5 .lut_mask = 64'h0000000050FF50FF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N48
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~0_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [31] & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0_q  ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5_combout  & ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [31] & ( 
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0_q  ) ) ) # ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [31] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0_q  ) ) ) # ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5_combout  & ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [31] & ( 
// !\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7_combout  $ (\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0_q ) ) ) )

	.dataa(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~7_combout ),
	.datab(gnd),
	.datac(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0_q ),
	.datad(gnd),
	.datae(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|LessThan4~5_combout ),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|cb [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~0 .lut_mask = 64'hA5A5F0F00F0F0F0F;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N39
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0feeder_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N41
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0 (
	.clk(\fpga_clk1_50~input_o ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0 .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N3
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~0 (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~0_combout  = ( !\u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~0 .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N36
cyclonev_lcell_comb \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~feeder (
// Equation(s):
// \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~feeder_combout  = ( \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~feeder .extended_lut = "off";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N37
dffeas \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker (
	.clk(\u0|led_patterns_avalon_0|LEDPATTERNMAN|CLOCKMAN|base_clock~reg0_q ),
	.d(\u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker .is_wysiwyg = "true";
defparam \u0|led_patterns_avalon_0|LEDPATTERNMAN|Blinker .power_up = "low";
// synopsys translate_on

// Location: HPSINTERFACEDBGAPB_X52_Y80_N111
cyclonev_hps_interface_dbg_apb \u0|hps|fpga_interfaces|debug_apb (
	.p_slv_err(gnd),
	.p_ready(gnd),
	.p_clk(gnd),
	.p_clk_en(gnd),
	.dbg_apb_disable(gnd),
	.p_rdata(32'b00000000000000000000000000000000),
	.p_addr_31(\u0|hps|fpga_interfaces|debug_apb~O_P_ADDR_31 ),
	.p_write(),
	.p_sel(),
	.p_enable(),
	.p_reset_n(),
	.p_addr(),
	.p_wdata());
// synopsys translate_off
defparam \u0|hps|fpga_interfaces|debug_apb .dummy_param = 256;
// synopsys translate_on

// Location: HPSINTERFACETPIUTRACE_X52_Y39_N111
cyclonev_hps_interface_tpiu_trace \u0|hps|fpga_interfaces|tpiu (
	.traceclk_ctl(vcc),
	.traceclkin(gnd),
	.traceclk(),
	.trace_data(\u0|hps|fpga_interfaces|tpiu_TRACE_DATA_bus ));

// Location: HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111
cyclonev_hps_interface_boot_from_fpga \u0|hps|fpga_interfaces|boot_from_fpga (
	.boot_from_fpga_on_failure(gnd),
	.boot_from_fpga_ready(gnd),
	.bsel_en(gnd),
	.csel_en(gnd),
	.bsel({gnd,gnd,vcc}),
	.csel({gnd,vcc}),
	.fake_dout(\u0|hps|fpga_interfaces|boot_from_fpga~fake_dout ));

// Location: HPSINTERFACEFPGA2HPS_X52_Y45_N111
cyclonev_hps_interface_fpga2hps \u0|hps|fpga_interfaces|fpga2hps (
	.arvalid(gnd),
	.awvalid(gnd),
	.bready(gnd),
	.clk(gnd),
	.rready(gnd),
	.wlast(gnd),
	.wvalid(gnd),
	.araddr(32'b00000000000000000000000000000000),
	.arburst(2'b00),
	.arcache(4'b0000),
	.arid(8'b00000000),
	.arlen(4'b0000),
	.arlock(2'b00),
	.arprot(3'b000),
	.arsize(3'b000),
	.aruser(5'b00000),
	.awaddr(32'b00000000000000000000000000000000),
	.awburst(2'b00),
	.awcache(4'b0000),
	.awid(8'b00000000),
	.awlen(4'b0000),
	.awlock(2'b00),
	.awprot(3'b000),
	.awsize(3'b000),
	.awuser(5'b00000),
	.port_size_config({vcc,vcc}),
	.wdata(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wid(8'b00000000),
	.wstrb(16'b0000000000000000),
	.arready(\u0|hps|fpga_interfaces|fpga2hps~arready ),
	.awready(),
	.bvalid(),
	.rlast(),
	.rvalid(),
	.wready(),
	.bid(),
	.bresp(),
	.rdata(),
	.rid(),
	.rresp());
// synopsys translate_off
defparam \u0|hps|fpga_interfaces|fpga2hps .data_width = 32;
// synopsys translate_on

// Location: HPSINTERFACEHPS2FPGA_X52_Y47_N111
cyclonev_hps_interface_hps2fpga \u0|hps|fpga_interfaces|hps2fpga (
	.arready(gnd),
	.awready(gnd),
	.bvalid(gnd),
	.clk(gnd),
	.rlast(gnd),
	.rvalid(gnd),
	.wready(gnd),
	.bid(12'b000000000000),
	.bresp(2'b00),
	.port_size_config({vcc,vcc}),
	.rdata(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.rid(12'b000000000000),
	.rresp(2'b00),
	.arvalid(),
	.awvalid(),
	.bready(),
	.rready(),
	.wlast(),
	.wvalid(),
	.araddr(\u0|hps|fpga_interfaces|hps2fpga_ARADDR_bus ),
	.arburst(),
	.arcache(),
	.arid(),
	.arlen(),
	.arlock(),
	.arprot(),
	.arsize(),
	.awaddr(),
	.awburst(),
	.awcache(),
	.awid(),
	.awlen(),
	.awlock(),
	.awprot(),
	.awsize(),
	.wdata(),
	.wid(),
	.wstrb());
// synopsys translate_off
defparam \u0|hps|fpga_interfaces|hps2fpga .data_width = 32;
// synopsys translate_on

// Location: HPSINTERFACEFPGA2SDRAM_X52_Y53_N111
cyclonev_hps_interface_fpga2sdram \u0|hps|fpga_interfaces|f2sdram (
	.cmd_port_clk_0(gnd),
	.cmd_port_clk_1(gnd),
	.cmd_port_clk_2(gnd),
	.cmd_port_clk_3(gnd),
	.cmd_port_clk_4(gnd),
	.cmd_port_clk_5(gnd),
	.cmd_valid_0(gnd),
	.cmd_valid_1(gnd),
	.cmd_valid_2(gnd),
	.cmd_valid_3(gnd),
	.cmd_valid_4(gnd),
	.cmd_valid_5(gnd),
	.rd_clk_0(gnd),
	.rd_clk_1(gnd),
	.rd_clk_2(gnd),
	.rd_clk_3(gnd),
	.rd_ready_0(gnd),
	.rd_ready_1(gnd),
	.rd_ready_2(gnd),
	.rd_ready_3(gnd),
	.wr_clk_0(gnd),
	.wr_clk_1(gnd),
	.wr_clk_2(gnd),
	.wr_clk_3(gnd),
	.wr_valid_0(gnd),
	.wr_valid_1(gnd),
	.wr_valid_2(gnd),
	.wr_valid_3(gnd),
	.wrack_ready_0(gnd),
	.wrack_ready_1(gnd),
	.wrack_ready_2(gnd),
	.wrack_ready_3(gnd),
	.wrack_ready_4(gnd),
	.wrack_ready_5(gnd),
	.cfg_axi_mm_select({gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_rfifo_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_type({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_wfifo_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_port_width({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_rfifo_cport_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_wfifo_cport_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cmd_data_0(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_1(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_2(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_3(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_4(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_5(60'b000000000000000000000000000000000000000000000000000000000000),
	.wr_data_0(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_1(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_2(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_3(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.cmd_ready_0(),
	.cmd_ready_1(),
	.cmd_ready_2(),
	.cmd_ready_3(),
	.cmd_ready_4(),
	.cmd_ready_5(),
	.rd_valid_0(),
	.rd_valid_1(),
	.rd_valid_2(),
	.rd_valid_3(),
	.wr_ready_0(),
	.wr_ready_1(),
	.wr_ready_2(),
	.wr_ready_3(),
	.wrack_valid_0(),
	.wrack_valid_1(),
	.wrack_valid_2(),
	.wrack_valid_3(),
	.wrack_valid_4(),
	.wrack_valid_5(),
	.bonding_out_1(\u0|hps|fpga_interfaces|f2sdram_BONDING_OUT_1_bus ),
	.bonding_out_2(),
	.rd_data_0(),
	.rd_data_1(),
	.rd_data_2(),
	.rd_data_3(),
	.wrack_data_0(),
	.wrack_data_1(),
	.wrack_data_2(),
	.wrack_data_3(),
	.wrack_data_4(),
	.wrack_data_5());

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \fpga_clk2_50~input (
	.i(fpga_clk2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fpga_clk2_50~input_o ));
// synopsys translate_off
defparam \fpga_clk2_50~input .bus_hold = "false";
defparam \fpga_clk2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \fpga_clk3_50~input (
	.i(fpga_clk3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fpga_clk3_50~input_o ));
// synopsys translate_off
defparam \fpga_clk3_50~input .bus_hold = "false";
defparam \fpga_clk3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \hdmi_tx_int~input (
	.i(hdmi_tx_int),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hdmi_tx_int~input_o ));
// synopsys translate_off
defparam \hdmi_tx_int~input .bus_hold = "false";
defparam \hdmi_tx_int~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \adc_sdo~input (
	.i(adc_sdo),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adc_sdo~input_o ));
// synopsys translate_off
defparam \adc_sdo~input .bus_hold = "false";
defparam \adc_sdo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \hdmi_i2c_scl~input (
	.i(hdmi_i2c_scl),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hdmi_i2c_scl~input_o ));
// synopsys translate_off
defparam \hdmi_i2c_scl~input .bus_hold = "false";
defparam \hdmi_i2c_scl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \hdmi_i2c_sda~input (
	.i(hdmi_i2c_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hdmi_i2c_sda~input_o ));
// synopsys translate_off
defparam \hdmi_i2c_sda~input .bus_hold = "false";
defparam \hdmi_i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \hdmi_i2s~input (
	.i(hdmi_i2s),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hdmi_i2s~input_o ));
// synopsys translate_off
defparam \hdmi_i2s~input .bus_hold = "false";
defparam \hdmi_i2s~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \hdmi_lrclk~input (
	.i(hdmi_lrclk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hdmi_lrclk~input_o ));
// synopsys translate_off
defparam \hdmi_lrclk~input .bus_hold = "false";
defparam \hdmi_lrclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \hdmi_mclk~input (
	.i(hdmi_mclk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hdmi_mclk~input_o ));
// synopsys translate_off
defparam \hdmi_mclk~input .bus_hold = "false";
defparam \hdmi_mclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \hdmi_sclk~input (
	.i(hdmi_sclk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hdmi_sclk~input_o ));
// synopsys translate_off
defparam \hdmi_sclk~input .bus_hold = "false";
defparam \hdmi_sclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \gpio_0[0]~input (
	.i(gpio_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[0]~input_o ));
// synopsys translate_off
defparam \gpio_0[0]~input .bus_hold = "false";
defparam \gpio_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N35
cyclonev_io_ibuf \gpio_0[1]~input (
	.i(gpio_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[1]~input_o ));
// synopsys translate_off
defparam \gpio_0[1]~input .bus_hold = "false";
defparam \gpio_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \gpio_0[2]~input (
	.i(gpio_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[2]~input_o ));
// synopsys translate_off
defparam \gpio_0[2]~input .bus_hold = "false";
defparam \gpio_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N18
cyclonev_io_ibuf \gpio_0[3]~input (
	.i(gpio_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[3]~input_o ));
// synopsys translate_off
defparam \gpio_0[3]~input .bus_hold = "false";
defparam \gpio_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N52
cyclonev_io_ibuf \gpio_0[4]~input (
	.i(gpio_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[4]~input_o ));
// synopsys translate_off
defparam \gpio_0[4]~input .bus_hold = "false";
defparam \gpio_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \gpio_0[5]~input (
	.i(gpio_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[5]~input_o ));
// synopsys translate_off
defparam \gpio_0[5]~input .bus_hold = "false";
defparam \gpio_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \gpio_0[6]~input (
	.i(gpio_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[6]~input_o ));
// synopsys translate_off
defparam \gpio_0[6]~input .bus_hold = "false";
defparam \gpio_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \gpio_0[7]~input (
	.i(gpio_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[7]~input_o ));
// synopsys translate_off
defparam \gpio_0[7]~input .bus_hold = "false";
defparam \gpio_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \gpio_0[8]~input (
	.i(gpio_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[8]~input_o ));
// synopsys translate_off
defparam \gpio_0[8]~input .bus_hold = "false";
defparam \gpio_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \gpio_0[9]~input (
	.i(gpio_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[9]~input_o ));
// synopsys translate_off
defparam \gpio_0[9]~input .bus_hold = "false";
defparam \gpio_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \gpio_0[10]~input (
	.i(gpio_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[10]~input_o ));
// synopsys translate_off
defparam \gpio_0[10]~input .bus_hold = "false";
defparam \gpio_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \gpio_0[11]~input (
	.i(gpio_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[11]~input_o ));
// synopsys translate_off
defparam \gpio_0[11]~input .bus_hold = "false";
defparam \gpio_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \gpio_0[12]~input (
	.i(gpio_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[12]~input_o ));
// synopsys translate_off
defparam \gpio_0[12]~input .bus_hold = "false";
defparam \gpio_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \gpio_0[13]~input (
	.i(gpio_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[13]~input_o ));
// synopsys translate_off
defparam \gpio_0[13]~input .bus_hold = "false";
defparam \gpio_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \gpio_0[14]~input (
	.i(gpio_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[14]~input_o ));
// synopsys translate_off
defparam \gpio_0[14]~input .bus_hold = "false";
defparam \gpio_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \gpio_0[15]~input (
	.i(gpio_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[15]~input_o ));
// synopsys translate_off
defparam \gpio_0[15]~input .bus_hold = "false";
defparam \gpio_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \gpio_0[16]~input (
	.i(gpio_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[16]~input_o ));
// synopsys translate_off
defparam \gpio_0[16]~input .bus_hold = "false";
defparam \gpio_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \gpio_0[17]~input (
	.i(gpio_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[17]~input_o ));
// synopsys translate_off
defparam \gpio_0[17]~input .bus_hold = "false";
defparam \gpio_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \gpio_0[18]~input (
	.i(gpio_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[18]~input_o ));
// synopsys translate_off
defparam \gpio_0[18]~input .bus_hold = "false";
defparam \gpio_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \gpio_0[19]~input (
	.i(gpio_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[19]~input_o ));
// synopsys translate_off
defparam \gpio_0[19]~input .bus_hold = "false";
defparam \gpio_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \gpio_0[20]~input (
	.i(gpio_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[20]~input_o ));
// synopsys translate_off
defparam \gpio_0[20]~input .bus_hold = "false";
defparam \gpio_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \gpio_0[21]~input (
	.i(gpio_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[21]~input_o ));
// synopsys translate_off
defparam \gpio_0[21]~input .bus_hold = "false";
defparam \gpio_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \gpio_0[22]~input (
	.i(gpio_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[22]~input_o ));
// synopsys translate_off
defparam \gpio_0[22]~input .bus_hold = "false";
defparam \gpio_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \gpio_0[23]~input (
	.i(gpio_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[23]~input_o ));
// synopsys translate_off
defparam \gpio_0[23]~input .bus_hold = "false";
defparam \gpio_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \gpio_0[24]~input (
	.i(gpio_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[24]~input_o ));
// synopsys translate_off
defparam \gpio_0[24]~input .bus_hold = "false";
defparam \gpio_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \gpio_0[25]~input (
	.i(gpio_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[25]~input_o ));
// synopsys translate_off
defparam \gpio_0[25]~input .bus_hold = "false";
defparam \gpio_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \gpio_0[26]~input (
	.i(gpio_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[26]~input_o ));
// synopsys translate_off
defparam \gpio_0[26]~input .bus_hold = "false";
defparam \gpio_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \gpio_0[27]~input (
	.i(gpio_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[27]~input_o ));
// synopsys translate_off
defparam \gpio_0[27]~input .bus_hold = "false";
defparam \gpio_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \gpio_0[28]~input (
	.i(gpio_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[28]~input_o ));
// synopsys translate_off
defparam \gpio_0[28]~input .bus_hold = "false";
defparam \gpio_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \gpio_0[29]~input (
	.i(gpio_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[29]~input_o ));
// synopsys translate_off
defparam \gpio_0[29]~input .bus_hold = "false";
defparam \gpio_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \gpio_0[30]~input (
	.i(gpio_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[30]~input_o ));
// synopsys translate_off
defparam \gpio_0[30]~input .bus_hold = "false";
defparam \gpio_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \gpio_0[31]~input (
	.i(gpio_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[31]~input_o ));
// synopsys translate_off
defparam \gpio_0[31]~input .bus_hold = "false";
defparam \gpio_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \gpio_0[32]~input (
	.i(gpio_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[32]~input_o ));
// synopsys translate_off
defparam \gpio_0[32]~input .bus_hold = "false";
defparam \gpio_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N55
cyclonev_io_ibuf \gpio_0[33]~input (
	.i(gpio_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[33]~input_o ));
// synopsys translate_off
defparam \gpio_0[33]~input .bus_hold = "false";
defparam \gpio_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \gpio_0[34]~input (
	.i(gpio_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[34]~input_o ));
// synopsys translate_off
defparam \gpio_0[34]~input .bus_hold = "false";
defparam \gpio_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \gpio_0[35]~input (
	.i(gpio_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[35]~input_o ));
// synopsys translate_off
defparam \gpio_0[35]~input .bus_hold = "false";
defparam \gpio_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \gpio_1[0]~input (
	.i(gpio_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[0]~input_o ));
// synopsys translate_off
defparam \gpio_1[0]~input .bus_hold = "false";
defparam \gpio_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \gpio_1[1]~input (
	.i(gpio_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[1]~input_o ));
// synopsys translate_off
defparam \gpio_1[1]~input .bus_hold = "false";
defparam \gpio_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \gpio_1[2]~input (
	.i(gpio_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[2]~input_o ));
// synopsys translate_off
defparam \gpio_1[2]~input .bus_hold = "false";
defparam \gpio_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \gpio_1[3]~input (
	.i(gpio_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[3]~input_o ));
// synopsys translate_off
defparam \gpio_1[3]~input .bus_hold = "false";
defparam \gpio_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \gpio_1[4]~input (
	.i(gpio_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[4]~input_o ));
// synopsys translate_off
defparam \gpio_1[4]~input .bus_hold = "false";
defparam \gpio_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \gpio_1[5]~input (
	.i(gpio_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[5]~input_o ));
// synopsys translate_off
defparam \gpio_1[5]~input .bus_hold = "false";
defparam \gpio_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \gpio_1[6]~input (
	.i(gpio_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[6]~input_o ));
// synopsys translate_off
defparam \gpio_1[6]~input .bus_hold = "false";
defparam \gpio_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \gpio_1[7]~input (
	.i(gpio_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[7]~input_o ));
// synopsys translate_off
defparam \gpio_1[7]~input .bus_hold = "false";
defparam \gpio_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \gpio_1[8]~input (
	.i(gpio_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[8]~input_o ));
// synopsys translate_off
defparam \gpio_1[8]~input .bus_hold = "false";
defparam \gpio_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \gpio_1[9]~input (
	.i(gpio_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[9]~input_o ));
// synopsys translate_off
defparam \gpio_1[9]~input .bus_hold = "false";
defparam \gpio_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \gpio_1[10]~input (
	.i(gpio_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[10]~input_o ));
// synopsys translate_off
defparam \gpio_1[10]~input .bus_hold = "false";
defparam \gpio_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \gpio_1[11]~input (
	.i(gpio_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[11]~input_o ));
// synopsys translate_off
defparam \gpio_1[11]~input .bus_hold = "false";
defparam \gpio_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \gpio_1[12]~input (
	.i(gpio_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[12]~input_o ));
// synopsys translate_off
defparam \gpio_1[12]~input .bus_hold = "false";
defparam \gpio_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \gpio_1[13]~input (
	.i(gpio_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[13]~input_o ));
// synopsys translate_off
defparam \gpio_1[13]~input .bus_hold = "false";
defparam \gpio_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \gpio_1[14]~input (
	.i(gpio_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[14]~input_o ));
// synopsys translate_off
defparam \gpio_1[14]~input .bus_hold = "false";
defparam \gpio_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \gpio_1[15]~input (
	.i(gpio_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[15]~input_o ));
// synopsys translate_off
defparam \gpio_1[15]~input .bus_hold = "false";
defparam \gpio_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \gpio_1[16]~input (
	.i(gpio_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[16]~input_o ));
// synopsys translate_off
defparam \gpio_1[16]~input .bus_hold = "false";
defparam \gpio_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \gpio_1[17]~input (
	.i(gpio_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[17]~input_o ));
// synopsys translate_off
defparam \gpio_1[17]~input .bus_hold = "false";
defparam \gpio_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \gpio_1[18]~input (
	.i(gpio_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[18]~input_o ));
// synopsys translate_off
defparam \gpio_1[18]~input .bus_hold = "false";
defparam \gpio_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \gpio_1[19]~input (
	.i(gpio_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[19]~input_o ));
// synopsys translate_off
defparam \gpio_1[19]~input .bus_hold = "false";
defparam \gpio_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \gpio_1[20]~input (
	.i(gpio_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[20]~input_o ));
// synopsys translate_off
defparam \gpio_1[20]~input .bus_hold = "false";
defparam \gpio_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \gpio_1[21]~input (
	.i(gpio_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[21]~input_o ));
// synopsys translate_off
defparam \gpio_1[21]~input .bus_hold = "false";
defparam \gpio_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \gpio_1[22]~input (
	.i(gpio_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[22]~input_o ));
// synopsys translate_off
defparam \gpio_1[22]~input .bus_hold = "false";
defparam \gpio_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \gpio_1[23]~input (
	.i(gpio_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[23]~input_o ));
// synopsys translate_off
defparam \gpio_1[23]~input .bus_hold = "false";
defparam \gpio_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \gpio_1[24]~input (
	.i(gpio_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[24]~input_o ));
// synopsys translate_off
defparam \gpio_1[24]~input .bus_hold = "false";
defparam \gpio_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \gpio_1[25]~input (
	.i(gpio_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[25]~input_o ));
// synopsys translate_off
defparam \gpio_1[25]~input .bus_hold = "false";
defparam \gpio_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \gpio_1[26]~input (
	.i(gpio_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[26]~input_o ));
// synopsys translate_off
defparam \gpio_1[26]~input .bus_hold = "false";
defparam \gpio_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \gpio_1[27]~input (
	.i(gpio_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[27]~input_o ));
// synopsys translate_off
defparam \gpio_1[27]~input .bus_hold = "false";
defparam \gpio_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \gpio_1[28]~input (
	.i(gpio_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[28]~input_o ));
// synopsys translate_off
defparam \gpio_1[28]~input .bus_hold = "false";
defparam \gpio_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \gpio_1[29]~input (
	.i(gpio_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[29]~input_o ));
// synopsys translate_off
defparam \gpio_1[29]~input .bus_hold = "false";
defparam \gpio_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \gpio_1[30]~input (
	.i(gpio_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[30]~input_o ));
// synopsys translate_off
defparam \gpio_1[30]~input .bus_hold = "false";
defparam \gpio_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \gpio_1[31]~input (
	.i(gpio_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[31]~input_o ));
// synopsys translate_off
defparam \gpio_1[31]~input .bus_hold = "false";
defparam \gpio_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \gpio_1[32]~input (
	.i(gpio_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[32]~input_o ));
// synopsys translate_off
defparam \gpio_1[32]~input .bus_hold = "false";
defparam \gpio_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \gpio_1[33]~input (
	.i(gpio_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[33]~input_o ));
// synopsys translate_off
defparam \gpio_1[33]~input .bus_hold = "false";
defparam \gpio_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \gpio_1[34]~input (
	.i(gpio_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[34]~input_o ));
// synopsys translate_off
defparam \gpio_1[34]~input .bus_hold = "false";
defparam \gpio_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \gpio_1[35]~input (
	.i(gpio_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[35]~input_o ));
// synopsys translate_off
defparam \gpio_1[35]~input .bus_hold = "false";
defparam \gpio_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \arduino_io[0]~input (
	.i(arduino_io[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[0]~input_o ));
// synopsys translate_off
defparam \arduino_io[0]~input .bus_hold = "false";
defparam \arduino_io[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \arduino_io[1]~input (
	.i(arduino_io[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[1]~input_o ));
// synopsys translate_off
defparam \arduino_io[1]~input .bus_hold = "false";
defparam \arduino_io[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \arduino_io[2]~input (
	.i(arduino_io[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[2]~input_o ));
// synopsys translate_off
defparam \arduino_io[2]~input .bus_hold = "false";
defparam \arduino_io[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \arduino_io[3]~input (
	.i(arduino_io[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[3]~input_o ));
// synopsys translate_off
defparam \arduino_io[3]~input .bus_hold = "false";
defparam \arduino_io[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \arduino_io[4]~input (
	.i(arduino_io[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[4]~input_o ));
// synopsys translate_off
defparam \arduino_io[4]~input .bus_hold = "false";
defparam \arduino_io[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \arduino_io[5]~input (
	.i(arduino_io[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[5]~input_o ));
// synopsys translate_off
defparam \arduino_io[5]~input .bus_hold = "false";
defparam \arduino_io[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \arduino_io[6]~input (
	.i(arduino_io[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[6]~input_o ));
// synopsys translate_off
defparam \arduino_io[6]~input .bus_hold = "false";
defparam \arduino_io[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \arduino_io[7]~input (
	.i(arduino_io[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[7]~input_o ));
// synopsys translate_off
defparam \arduino_io[7]~input .bus_hold = "false";
defparam \arduino_io[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \arduino_io[8]~input (
	.i(arduino_io[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[8]~input_o ));
// synopsys translate_off
defparam \arduino_io[8]~input .bus_hold = "false";
defparam \arduino_io[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \arduino_io[9]~input (
	.i(arduino_io[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[9]~input_o ));
// synopsys translate_off
defparam \arduino_io[9]~input .bus_hold = "false";
defparam \arduino_io[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \arduino_io[10]~input (
	.i(arduino_io[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[10]~input_o ));
// synopsys translate_off
defparam \arduino_io[10]~input .bus_hold = "false";
defparam \arduino_io[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \arduino_io[11]~input (
	.i(arduino_io[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[11]~input_o ));
// synopsys translate_off
defparam \arduino_io[11]~input .bus_hold = "false";
defparam \arduino_io[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \arduino_io[12]~input (
	.i(arduino_io[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[12]~input_o ));
// synopsys translate_off
defparam \arduino_io[12]~input .bus_hold = "false";
defparam \arduino_io[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \arduino_io[13]~input (
	.i(arduino_io[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[13]~input_o ));
// synopsys translate_off
defparam \arduino_io[13]~input .bus_hold = "false";
defparam \arduino_io[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \arduino_io[14]~input (
	.i(arduino_io[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[14]~input_o ));
// synopsys translate_off
defparam \arduino_io[14]~input .bus_hold = "false";
defparam \arduino_io[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \arduino_io[15]~input (
	.i(arduino_io[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[15]~input_o ));
// synopsys translate_off
defparam \arduino_io[15]~input .bus_hold = "false";
defparam \arduino_io[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \arduino_reset_n~input (
	.i(arduino_reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_reset_n~input_o ));
// synopsys translate_off
defparam \arduino_reset_n~input .bus_hold = "false";
defparam \arduino_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y81_N5
cyclonev_io_ibuf \hps_spim_ss~input (
	.i(hps_spim_ss),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_spim_ss~input_o ));
// synopsys translate_off
defparam \hps_spim_ss~input .bus_hold = "false";
defparam \hps_spim_ss~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
