
*** Running vivado
    with args -log PWM_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PWM_controller.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PWM_controller.tcl -notrace
Command: synth_design -top PWM_controller -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24692 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1298.301 ; gain = 86.875 ; free physical = 1979 ; free virtual = 10847
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PWM_controller' [/home/rehan/MERL/FPGA_EMU/PWM_MOTOR_SPEED_CTL/PWM_MOTOR_SPEED_CTL.srcs/sources_1/new/PWM_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/rehan/MERL/FPGA_EMU/PWM_MOTOR_SPEED_CTL/PWM_MOTOR_SPEED_CTL.srcs/sources_1/imports/lib/pwm.sv:1]
	Parameter adr_ctrl_1 bound to: 0 - type: integer 
	Parameter adr_divisor_1 bound to: 4 - type: integer 
	Parameter adr_period_1 bound to: 8 - type: integer 
	Parameter adr_DC_1 bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rehan/MERL/FPGA_EMU/PWM_MOTOR_SPEED_CTL/PWM_MOTOR_SPEED_CTL.srcs/sources_1/imports/lib/pwm.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (1#1) [/home/rehan/MERL/FPGA_EMU/PWM_MOTOR_SPEED_CTL/PWM_MOTOR_SPEED_CTL.srcs/sources_1/imports/lib/pwm.sv:1]
WARNING: [Synth 8-3848] Net PWM_O in module/entity PWM_controller does not have driver. [/home/rehan/MERL/FPGA_EMU/PWM_MOTOR_SPEED_CTL/PWM_MOTOR_SPEED_CTL.srcs/sources_1/new/PWM_controller.sv:28]
WARNING: [Synth 8-3848] Net write in module/entity PWM_controller does not have driver. [/home/rehan/MERL/FPGA_EMU/PWM_MOTOR_SPEED_CTL/PWM_MOTOR_SPEED_CTL.srcs/sources_1/new/PWM_controller.sv:33]
WARNING: [Synth 8-3848] Net psel in module/entity PWM_controller does not have driver. [/home/rehan/MERL/FPGA_EMU/PWM_MOTOR_SPEED_CTL/PWM_MOTOR_SPEED_CTL.srcs/sources_1/new/PWM_controller.sv:39]
WARNING: [Synth 8-3848] Net penable in module/entity PWM_controller does not have driver. [/home/rehan/MERL/FPGA_EMU/PWM_MOTOR_SPEED_CTL/PWM_MOTOR_SPEED_CTL.srcs/sources_1/new/PWM_controller.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'PWM_controller' (2#1) [/home/rehan/MERL/FPGA_EMU/PWM_MOTOR_SPEED_CTL/PWM_MOTOR_SPEED_CTL.srcs/sources_1/new/PWM_controller.sv:23]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[31]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[30]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[29]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[28]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[27]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[26]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[25]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[24]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[23]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[22]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[21]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[20]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[19]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[18]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[17]
WARNING: [Synth 8-3331] design pwm has unconnected port wdata_i[16]
WARNING: [Synth 8-3331] design pwm has unconnected port psel
WARNING: [Synth 8-3331] design pwm has unconnected port penable
WARNING: [Synth 8-3331] design PWM_controller has unconnected port PWM_O
WARNING: [Synth 8-3331] design PWM_controller has unconnected port UpInput
WARNING: [Synth 8-3331] design PWM_controller has unconnected port clk_in1
WARNING: [Synth 8-3331] design PWM_controller has unconnected port DownInput
WARNING: [Synth 8-3331] design PWM_controller has unconnected port EnableInput
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.926 ; gain = 131.500 ; free physical = 1983 ; free virtual = 10855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.926 ; gain = 131.500 ; free physical = 1983 ; free virtual = 10854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1350.930 ; gain = 139.504 ; free physical = 1982 ; free virtual = 10853
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ctrl_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "period_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divisor_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DC_1" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1366.945 ; gain = 155.520 ; free physical = 1967 ; free virtual = 10840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element nolabel_line46/oe_pwm1_reg was removed.  [/home/rehan/MERL/FPGA_EMU/PWM_MOTOR_SPEED_CTL/PWM_MOTOR_SPEED_CTL.srcs/sources_1/imports/lib/pwm.sv:106]
WARNING: [Synth 8-3331] design PWM_controller has unconnected port PWM_O
WARNING: [Synth 8-3331] design PWM_controller has unconnected port UpInput
WARNING: [Synth 8-3331] design PWM_controller has unconnected port clk_in1
WARNING: [Synth 8-3331] design PWM_controller has unconnected port DownInput
WARNING: [Synth 8-3331] design PWM_controller has unconnected port EnableInput
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/pts_1_reg) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/ctrl_1_reg[2]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/ctrl_1_reg[1]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/ctrl_1_reg[0]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[15]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[14]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[13]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[12]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[11]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[10]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[9]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[8]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[7]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[6]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[5]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[4]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[3]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[2]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[1]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/divisor_1_reg[0]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/clock_p1_reg) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[15]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[14]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[13]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[12]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[11]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[10]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[9]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[8]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[7]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[6]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[5]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[4]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[3]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[2]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[1]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/DC_1_reg[0]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[15]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[14]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[13]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[12]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[11]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[10]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[9]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[8]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[7]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[6]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[5]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[4]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[3]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[2]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[1]) is unused and will be removed from module PWM_controller.
WARNING: [Synth 8-3332] Sequential element (nolabel_line46/period_1_reg[0]) is unused and will be removed from module PWM_controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1450.016 ; gain = 238.590 ; free physical = 1768 ; free virtual = 10666
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1450.016 ; gain = 238.590 ; free physical = 1765 ; free virtual = 10663
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1450.016 ; gain = 238.590 ; free physical = 1764 ; free virtual = 10662
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.016 ; gain = 238.590 ; free physical = 1748 ; free virtual = 10646
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.016 ; gain = 238.590 ; free physical = 1748 ; free virtual = 10646
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.016 ; gain = 238.590 ; free physical = 1748 ; free virtual = 10646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.016 ; gain = 238.590 ; free physical = 1748 ; free virtual = 10646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.016 ; gain = 238.590 ; free physical = 1748 ; free virtual = 10646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.016 ; gain = 238.590 ; free physical = 1748 ; free virtual = 10646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.016 ; gain = 238.590 ; free physical = 1748 ; free virtual = 10646
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.016 ; gain = 238.590 ; free physical = 1748 ; free virtual = 10646
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.023 ; gain = 238.590 ; free physical = 1748 ; free virtual = 10646
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.086 ; gain = 342.238 ; free physical = 1714 ; free virtual = 10625
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rehan/MERL/FPGA_EMU/PWM_MOTOR_SPEED_CTL/PWM_MOTOR_SPEED_CTL.runs/synth_1/PWM_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PWM_controller_utilization_synth.rpt -pb PWM_controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1565.098 ; gain = 0.000 ; free physical = 1713 ; free virtual = 10624
INFO: [Common 17-206] Exiting Vivado at Mon Jan 24 21:40:53 2022...
