Version 4
SHEET 1 1108 680
WIRE 128 128 112 128
WIRE 288 128 208 128
WIRE 448 128 368 128
WIRE 464 128 448 128
WIRE 528 128 512 128
WIRE 112 240 112 128
WIRE 528 240 528 128
WIRE 528 240 112 240
WIRE 528 256 528 240
WIRE 144 528 128 528
WIRE 304 528 224 528
WIRE 464 528 384 528
WIRE 544 528 528 528
WIRE 128 640 128 528
WIRE 544 640 544 528
WIRE 544 640 128 640
WIRE 576 640 544 640
WIRE 544 656 544 640
FLAG 528 256 0
FLAG 544 656 0
SYMBOL res 224 112 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R1
SYMATTR Value {R}
SYMBOL ind 272 144 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 5 56 VBottom 2
WINDOW 39 -23 56 VBottom 2
SYMATTR InstName L1
SYMATTR Value {L}
SYMATTR SpiceLine IC=0
SYMBOL capacitor 480 128 R0
SYMATTR InstName U1
SYMATTR SpiceLine VC0=5 C0={Cenul} ampl=0.1 omeg={wp*1e5}
SYMBOL res 240 512 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R2
SYMATTR Value 10
SYMBOL ind 288 544 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 5 56 VBottom 2
SYMATTR InstName L2
SYMATTR Value 1µ
SYMBOL cap 528 512 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
WINDOW 39 60 32 VTop 2
SYMATTR InstName C1
SYMATTR Value 1n
SYMATTR SpiceLine IC=-5
TEXT 104 248 Left 2 !.tran 0 1u 0 50f
TEXT 488 -136 Left 2 !.param R=10 L=1u Cenul=1n wp={1/sqrt(L*Cenul)}
