{
  "module_name": "nic4_qm0_regs.h",
  "hash_id": "7387dbdec41190105bbfb77d8965cca3f5cc0f84c42f5334d2a120bf09b73e7e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/nic4_qm0_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_NIC4_QM0_REGS_H_\n#define ASIC_REG_NIC4_QM0_REGS_H_\n\n \n\n#define mmNIC4_QM0_GLBL_CFG0                                         0xDE0000\n\n#define mmNIC4_QM0_GLBL_CFG1                                         0xDE0004\n\n#define mmNIC4_QM0_GLBL_PROT                                         0xDE0008\n\n#define mmNIC4_QM0_GLBL_ERR_CFG                                      0xDE000C\n\n#define mmNIC4_QM0_GLBL_SECURE_PROPS_0                               0xDE0010\n\n#define mmNIC4_QM0_GLBL_SECURE_PROPS_1                               0xDE0014\n\n#define mmNIC4_QM0_GLBL_SECURE_PROPS_2                               0xDE0018\n\n#define mmNIC4_QM0_GLBL_SECURE_PROPS_3                               0xDE001C\n\n#define mmNIC4_QM0_GLBL_SECURE_PROPS_4                               0xDE0020\n\n#define mmNIC4_QM0_GLBL_NON_SECURE_PROPS_0                           0xDE0024\n\n#define mmNIC4_QM0_GLBL_NON_SECURE_PROPS_1                           0xDE0028\n\n#define mmNIC4_QM0_GLBL_NON_SECURE_PROPS_2                           0xDE002C\n\n#define mmNIC4_QM0_GLBL_NON_SECURE_PROPS_3                           0xDE0030\n\n#define mmNIC4_QM0_GLBL_NON_SECURE_PROPS_4                           0xDE0034\n\n#define mmNIC4_QM0_GLBL_STS0                                         0xDE0038\n\n#define mmNIC4_QM0_GLBL_STS1_0                                       0xDE0040\n\n#define mmNIC4_QM0_GLBL_STS1_1                                       0xDE0044\n\n#define mmNIC4_QM0_GLBL_STS1_2                                       0xDE0048\n\n#define mmNIC4_QM0_GLBL_STS1_3                                       0xDE004C\n\n#define mmNIC4_QM0_GLBL_STS1_4                                       0xDE0050\n\n#define mmNIC4_QM0_GLBL_MSG_EN_0                                     0xDE0054\n\n#define mmNIC4_QM0_GLBL_MSG_EN_1                                     0xDE0058\n\n#define mmNIC4_QM0_GLBL_MSG_EN_2                                     0xDE005C\n\n#define mmNIC4_QM0_GLBL_MSG_EN_3                                     0xDE0060\n\n#define mmNIC4_QM0_GLBL_MSG_EN_4                                     0xDE0068\n\n#define mmNIC4_QM0_PQ_BASE_LO_0                                      0xDE0070\n\n#define mmNIC4_QM0_PQ_BASE_LO_1                                      0xDE0074\n\n#define mmNIC4_QM0_PQ_BASE_LO_2                                      0xDE0078\n\n#define mmNIC4_QM0_PQ_BASE_LO_3                                      0xDE007C\n\n#define mmNIC4_QM0_PQ_BASE_HI_0                                      0xDE0080\n\n#define mmNIC4_QM0_PQ_BASE_HI_1                                      0xDE0084\n\n#define mmNIC4_QM0_PQ_BASE_HI_2                                      0xDE0088\n\n#define mmNIC4_QM0_PQ_BASE_HI_3                                      0xDE008C\n\n#define mmNIC4_QM0_PQ_SIZE_0                                         0xDE0090\n\n#define mmNIC4_QM0_PQ_SIZE_1                                         0xDE0094\n\n#define mmNIC4_QM0_PQ_SIZE_2                                         0xDE0098\n\n#define mmNIC4_QM0_PQ_SIZE_3                                         0xDE009C\n\n#define mmNIC4_QM0_PQ_PI_0                                           0xDE00A0\n\n#define mmNIC4_QM0_PQ_PI_1                                           0xDE00A4\n\n#define mmNIC4_QM0_PQ_PI_2                                           0xDE00A8\n\n#define mmNIC4_QM0_PQ_PI_3                                           0xDE00AC\n\n#define mmNIC4_QM0_PQ_CI_0                                           0xDE00B0\n\n#define mmNIC4_QM0_PQ_CI_1                                           0xDE00B4\n\n#define mmNIC4_QM0_PQ_CI_2                                           0xDE00B8\n\n#define mmNIC4_QM0_PQ_CI_3                                           0xDE00BC\n\n#define mmNIC4_QM0_PQ_CFG0_0                                         0xDE00C0\n\n#define mmNIC4_QM0_PQ_CFG0_1                                         0xDE00C4\n\n#define mmNIC4_QM0_PQ_CFG0_2                                         0xDE00C8\n\n#define mmNIC4_QM0_PQ_CFG0_3                                         0xDE00CC\n\n#define mmNIC4_QM0_PQ_CFG1_0                                         0xDE00D0\n\n#define mmNIC4_QM0_PQ_CFG1_1                                         0xDE00D4\n\n#define mmNIC4_QM0_PQ_CFG1_2                                         0xDE00D8\n\n#define mmNIC4_QM0_PQ_CFG1_3                                         0xDE00DC\n\n#define mmNIC4_QM0_PQ_ARUSER_31_11_0                                 0xDE00E0\n\n#define mmNIC4_QM0_PQ_ARUSER_31_11_1                                 0xDE00E4\n\n#define mmNIC4_QM0_PQ_ARUSER_31_11_2                                 0xDE00E8\n\n#define mmNIC4_QM0_PQ_ARUSER_31_11_3                                 0xDE00EC\n\n#define mmNIC4_QM0_PQ_STS0_0                                         0xDE00F0\n\n#define mmNIC4_QM0_PQ_STS0_1                                         0xDE00F4\n\n#define mmNIC4_QM0_PQ_STS0_2                                         0xDE00F8\n\n#define mmNIC4_QM0_PQ_STS0_3                                         0xDE00FC\n\n#define mmNIC4_QM0_PQ_STS1_0                                         0xDE0100\n\n#define mmNIC4_QM0_PQ_STS1_1                                         0xDE0104\n\n#define mmNIC4_QM0_PQ_STS1_2                                         0xDE0108\n\n#define mmNIC4_QM0_PQ_STS1_3                                         0xDE010C\n\n#define mmNIC4_QM0_CQ_CFG0_0                                         0xDE0110\n\n#define mmNIC4_QM0_CQ_CFG0_1                                         0xDE0114\n\n#define mmNIC4_QM0_CQ_CFG0_2                                         0xDE0118\n\n#define mmNIC4_QM0_CQ_CFG0_3                                         0xDE011C\n\n#define mmNIC4_QM0_CQ_CFG0_4                                         0xDE0120\n\n#define mmNIC4_QM0_CQ_CFG1_0                                         0xDE0124\n\n#define mmNIC4_QM0_CQ_CFG1_1                                         0xDE0128\n\n#define mmNIC4_QM0_CQ_CFG1_2                                         0xDE012C\n\n#define mmNIC4_QM0_CQ_CFG1_3                                         0xDE0130\n\n#define mmNIC4_QM0_CQ_CFG1_4                                         0xDE0134\n\n#define mmNIC4_QM0_CQ_ARUSER_31_11_0                                 0xDE0138\n\n#define mmNIC4_QM0_CQ_ARUSER_31_11_1                                 0xDE013C\n\n#define mmNIC4_QM0_CQ_ARUSER_31_11_2                                 0xDE0140\n\n#define mmNIC4_QM0_CQ_ARUSER_31_11_3                                 0xDE0144\n\n#define mmNIC4_QM0_CQ_ARUSER_31_11_4                                 0xDE0148\n\n#define mmNIC4_QM0_CQ_STS0_0                                         0xDE014C\n\n#define mmNIC4_QM0_CQ_STS0_1                                         0xDE0150\n\n#define mmNIC4_QM0_CQ_STS0_2                                         0xDE0154\n\n#define mmNIC4_QM0_CQ_STS0_3                                         0xDE0158\n\n#define mmNIC4_QM0_CQ_STS0_4                                         0xDE015C\n\n#define mmNIC4_QM0_CQ_STS1_0                                         0xDE0160\n\n#define mmNIC4_QM0_CQ_STS1_1                                         0xDE0164\n\n#define mmNIC4_QM0_CQ_STS1_2                                         0xDE0168\n\n#define mmNIC4_QM0_CQ_STS1_3                                         0xDE016C\n\n#define mmNIC4_QM0_CQ_STS1_4                                         0xDE0170\n\n#define mmNIC4_QM0_CQ_PTR_LO_0                                       0xDE0174\n\n#define mmNIC4_QM0_CQ_PTR_HI_0                                       0xDE0178\n\n#define mmNIC4_QM0_CQ_TSIZE_0                                        0xDE017C\n\n#define mmNIC4_QM0_CQ_CTL_0                                          0xDE0180\n\n#define mmNIC4_QM0_CQ_PTR_LO_1                                       0xDE0184\n\n#define mmNIC4_QM0_CQ_PTR_HI_1                                       0xDE0188\n\n#define mmNIC4_QM0_CQ_TSIZE_1                                        0xDE018C\n\n#define mmNIC4_QM0_CQ_CTL_1                                          0xDE0190\n\n#define mmNIC4_QM0_CQ_PTR_LO_2                                       0xDE0194\n\n#define mmNIC4_QM0_CQ_PTR_HI_2                                       0xDE0198\n\n#define mmNIC4_QM0_CQ_TSIZE_2                                        0xDE019C\n\n#define mmNIC4_QM0_CQ_CTL_2                                          0xDE01A0\n\n#define mmNIC4_QM0_CQ_PTR_LO_3                                       0xDE01A4\n\n#define mmNIC4_QM0_CQ_PTR_HI_3                                       0xDE01A8\n\n#define mmNIC4_QM0_CQ_TSIZE_3                                        0xDE01AC\n\n#define mmNIC4_QM0_CQ_CTL_3                                          0xDE01B0\n\n#define mmNIC4_QM0_CQ_PTR_LO_4                                       0xDE01B4\n\n#define mmNIC4_QM0_CQ_PTR_HI_4                                       0xDE01B8\n\n#define mmNIC4_QM0_CQ_TSIZE_4                                        0xDE01BC\n\n#define mmNIC4_QM0_CQ_CTL_4                                          0xDE01C0\n\n#define mmNIC4_QM0_CQ_PTR_LO_STS_0                                   0xDE01C4\n\n#define mmNIC4_QM0_CQ_PTR_LO_STS_1                                   0xDE01C8\n\n#define mmNIC4_QM0_CQ_PTR_LO_STS_2                                   0xDE01CC\n\n#define mmNIC4_QM0_CQ_PTR_LO_STS_3                                   0xDE01D0\n\n#define mmNIC4_QM0_CQ_PTR_LO_STS_4                                   0xDE01D4\n\n#define mmNIC4_QM0_CQ_PTR_HI_STS_0                                   0xDE01D8\n\n#define mmNIC4_QM0_CQ_PTR_HI_STS_1                                   0xDE01DC\n\n#define mmNIC4_QM0_CQ_PTR_HI_STS_2                                   0xDE01E0\n\n#define mmNIC4_QM0_CQ_PTR_HI_STS_3                                   0xDE01E4\n\n#define mmNIC4_QM0_CQ_PTR_HI_STS_4                                   0xDE01E8\n\n#define mmNIC4_QM0_CQ_TSIZE_STS_0                                    0xDE01EC\n\n#define mmNIC4_QM0_CQ_TSIZE_STS_1                                    0xDE01F0\n\n#define mmNIC4_QM0_CQ_TSIZE_STS_2                                    0xDE01F4\n\n#define mmNIC4_QM0_CQ_TSIZE_STS_3                                    0xDE01F8\n\n#define mmNIC4_QM0_CQ_TSIZE_STS_4                                    0xDE01FC\n\n#define mmNIC4_QM0_CQ_CTL_STS_0                                      0xDE0200\n\n#define mmNIC4_QM0_CQ_CTL_STS_1                                      0xDE0204\n\n#define mmNIC4_QM0_CQ_CTL_STS_2                                      0xDE0208\n\n#define mmNIC4_QM0_CQ_CTL_STS_3                                      0xDE020C\n\n#define mmNIC4_QM0_CQ_CTL_STS_4                                      0xDE0210\n\n#define mmNIC4_QM0_CQ_IFIFO_CNT_0                                    0xDE0214\n\n#define mmNIC4_QM0_CQ_IFIFO_CNT_1                                    0xDE0218\n\n#define mmNIC4_QM0_CQ_IFIFO_CNT_2                                    0xDE021C\n\n#define mmNIC4_QM0_CQ_IFIFO_CNT_3                                    0xDE0220\n\n#define mmNIC4_QM0_CQ_IFIFO_CNT_4                                    0xDE0224\n\n#define mmNIC4_QM0_CP_MSG_BASE0_ADDR_LO_0                            0xDE0228\n\n#define mmNIC4_QM0_CP_MSG_BASE0_ADDR_LO_1                            0xDE022C\n\n#define mmNIC4_QM0_CP_MSG_BASE0_ADDR_LO_2                            0xDE0230\n\n#define mmNIC4_QM0_CP_MSG_BASE0_ADDR_LO_3                            0xDE0234\n\n#define mmNIC4_QM0_CP_MSG_BASE0_ADDR_LO_4                            0xDE0238\n\n#define mmNIC4_QM0_CP_MSG_BASE0_ADDR_HI_0                            0xDE023C\n\n#define mmNIC4_QM0_CP_MSG_BASE0_ADDR_HI_1                            0xDE0240\n\n#define mmNIC4_QM0_CP_MSG_BASE0_ADDR_HI_2                            0xDE0244\n\n#define mmNIC4_QM0_CP_MSG_BASE0_ADDR_HI_3                            0xDE0248\n\n#define mmNIC4_QM0_CP_MSG_BASE0_ADDR_HI_4                            0xDE024C\n\n#define mmNIC4_QM0_CP_MSG_BASE1_ADDR_LO_0                            0xDE0250\n\n#define mmNIC4_QM0_CP_MSG_BASE1_ADDR_LO_1                            0xDE0254\n\n#define mmNIC4_QM0_CP_MSG_BASE1_ADDR_LO_2                            0xDE0258\n\n#define mmNIC4_QM0_CP_MSG_BASE1_ADDR_LO_3                            0xDE025C\n\n#define mmNIC4_QM0_CP_MSG_BASE1_ADDR_LO_4                            0xDE0260\n\n#define mmNIC4_QM0_CP_MSG_BASE1_ADDR_HI_0                            0xDE0264\n\n#define mmNIC4_QM0_CP_MSG_BASE1_ADDR_HI_1                            0xDE0268\n\n#define mmNIC4_QM0_CP_MSG_BASE1_ADDR_HI_2                            0xDE026C\n\n#define mmNIC4_QM0_CP_MSG_BASE1_ADDR_HI_3                            0xDE0270\n\n#define mmNIC4_QM0_CP_MSG_BASE1_ADDR_HI_4                            0xDE0274\n\n#define mmNIC4_QM0_CP_MSG_BASE2_ADDR_LO_0                            0xDE0278\n\n#define mmNIC4_QM0_CP_MSG_BASE2_ADDR_LO_1                            0xDE027C\n\n#define mmNIC4_QM0_CP_MSG_BASE2_ADDR_LO_2                            0xDE0280\n\n#define mmNIC4_QM0_CP_MSG_BASE2_ADDR_LO_3                            0xDE0284\n\n#define mmNIC4_QM0_CP_MSG_BASE2_ADDR_LO_4                            0xDE0288\n\n#define mmNIC4_QM0_CP_MSG_BASE2_ADDR_HI_0                            0xDE028C\n\n#define mmNIC4_QM0_CP_MSG_BASE2_ADDR_HI_1                            0xDE0290\n\n#define mmNIC4_QM0_CP_MSG_BASE2_ADDR_HI_2                            0xDE0294\n\n#define mmNIC4_QM0_CP_MSG_BASE2_ADDR_HI_3                            0xDE0298\n\n#define mmNIC4_QM0_CP_MSG_BASE2_ADDR_HI_4                            0xDE029C\n\n#define mmNIC4_QM0_CP_MSG_BASE3_ADDR_LO_0                            0xDE02A0\n\n#define mmNIC4_QM0_CP_MSG_BASE3_ADDR_LO_1                            0xDE02A4\n\n#define mmNIC4_QM0_CP_MSG_BASE3_ADDR_LO_2                            0xDE02A8\n\n#define mmNIC4_QM0_CP_MSG_BASE3_ADDR_LO_3                            0xDE02AC\n\n#define mmNIC4_QM0_CP_MSG_BASE3_ADDR_LO_4                            0xDE02B0\n\n#define mmNIC4_QM0_CP_MSG_BASE3_ADDR_HI_0                            0xDE02B4\n\n#define mmNIC4_QM0_CP_MSG_BASE3_ADDR_HI_1                            0xDE02B8\n\n#define mmNIC4_QM0_CP_MSG_BASE3_ADDR_HI_2                            0xDE02BC\n\n#define mmNIC4_QM0_CP_MSG_BASE3_ADDR_HI_3                            0xDE02C0\n\n#define mmNIC4_QM0_CP_MSG_BASE3_ADDR_HI_4                            0xDE02C4\n\n#define mmNIC4_QM0_CP_LDMA_TSIZE_OFFSET_0                            0xDE02C8\n\n#define mmNIC4_QM0_CP_LDMA_TSIZE_OFFSET_1                            0xDE02CC\n\n#define mmNIC4_QM0_CP_LDMA_TSIZE_OFFSET_2                            0xDE02D0\n\n#define mmNIC4_QM0_CP_LDMA_TSIZE_OFFSET_3                            0xDE02D4\n\n#define mmNIC4_QM0_CP_LDMA_TSIZE_OFFSET_4                            0xDE02D8\n\n#define mmNIC4_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_0                      0xDE02E0\n\n#define mmNIC4_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_1                      0xDE02E4\n\n#define mmNIC4_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_2                      0xDE02E8\n\n#define mmNIC4_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_3                      0xDE02EC\n\n#define mmNIC4_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_4                      0xDE02F0\n\n#define mmNIC4_QM0_CP_LDMA_DST_BASE_LO_OFFSET_0                      0xDE02F4\n\n#define mmNIC4_QM0_CP_LDMA_DST_BASE_LO_OFFSET_1                      0xDE02F8\n\n#define mmNIC4_QM0_CP_LDMA_DST_BASE_LO_OFFSET_2                      0xDE02FC\n\n#define mmNIC4_QM0_CP_LDMA_DST_BASE_LO_OFFSET_3                      0xDE0300\n\n#define mmNIC4_QM0_CP_LDMA_DST_BASE_LO_OFFSET_4                      0xDE0304\n\n#define mmNIC4_QM0_CP_FENCE0_RDATA_0                                 0xDE0308\n\n#define mmNIC4_QM0_CP_FENCE0_RDATA_1                                 0xDE030C\n\n#define mmNIC4_QM0_CP_FENCE0_RDATA_2                                 0xDE0310\n\n#define mmNIC4_QM0_CP_FENCE0_RDATA_3                                 0xDE0314\n\n#define mmNIC4_QM0_CP_FENCE0_RDATA_4                                 0xDE0318\n\n#define mmNIC4_QM0_CP_FENCE1_RDATA_0                                 0xDE031C\n\n#define mmNIC4_QM0_CP_FENCE1_RDATA_1                                 0xDE0320\n\n#define mmNIC4_QM0_CP_FENCE1_RDATA_2                                 0xDE0324\n\n#define mmNIC4_QM0_CP_FENCE1_RDATA_3                                 0xDE0328\n\n#define mmNIC4_QM0_CP_FENCE1_RDATA_4                                 0xDE032C\n\n#define mmNIC4_QM0_CP_FENCE2_RDATA_0                                 0xDE0330\n\n#define mmNIC4_QM0_CP_FENCE2_RDATA_1                                 0xDE0334\n\n#define mmNIC4_QM0_CP_FENCE2_RDATA_2                                 0xDE0338\n\n#define mmNIC4_QM0_CP_FENCE2_RDATA_3                                 0xDE033C\n\n#define mmNIC4_QM0_CP_FENCE2_RDATA_4                                 0xDE0340\n\n#define mmNIC4_QM0_CP_FENCE3_RDATA_0                                 0xDE0344\n\n#define mmNIC4_QM0_CP_FENCE3_RDATA_1                                 0xDE0348\n\n#define mmNIC4_QM0_CP_FENCE3_RDATA_2                                 0xDE034C\n\n#define mmNIC4_QM0_CP_FENCE3_RDATA_3                                 0xDE0350\n\n#define mmNIC4_QM0_CP_FENCE3_RDATA_4                                 0xDE0354\n\n#define mmNIC4_QM0_CP_FENCE0_CNT_0                                   0xDE0358\n\n#define mmNIC4_QM0_CP_FENCE0_CNT_1                                   0xDE035C\n\n#define mmNIC4_QM0_CP_FENCE0_CNT_2                                   0xDE0360\n\n#define mmNIC4_QM0_CP_FENCE0_CNT_3                                   0xDE0364\n\n#define mmNIC4_QM0_CP_FENCE0_CNT_4                                   0xDE0368\n\n#define mmNIC4_QM0_CP_FENCE1_CNT_0                                   0xDE036C\n\n#define mmNIC4_QM0_CP_FENCE1_CNT_1                                   0xDE0370\n\n#define mmNIC4_QM0_CP_FENCE1_CNT_2                                   0xDE0374\n\n#define mmNIC4_QM0_CP_FENCE1_CNT_3                                   0xDE0378\n\n#define mmNIC4_QM0_CP_FENCE1_CNT_4                                   0xDE037C\n\n#define mmNIC4_QM0_CP_FENCE2_CNT_0                                   0xDE0380\n\n#define mmNIC4_QM0_CP_FENCE2_CNT_1                                   0xDE0384\n\n#define mmNIC4_QM0_CP_FENCE2_CNT_2                                   0xDE0388\n\n#define mmNIC4_QM0_CP_FENCE2_CNT_3                                   0xDE038C\n\n#define mmNIC4_QM0_CP_FENCE2_CNT_4                                   0xDE0390\n\n#define mmNIC4_QM0_CP_FENCE3_CNT_0                                   0xDE0394\n\n#define mmNIC4_QM0_CP_FENCE3_CNT_1                                   0xDE0398\n\n#define mmNIC4_QM0_CP_FENCE3_CNT_2                                   0xDE039C\n\n#define mmNIC4_QM0_CP_FENCE3_CNT_3                                   0xDE03A0\n\n#define mmNIC4_QM0_CP_FENCE3_CNT_4                                   0xDE03A4\n\n#define mmNIC4_QM0_CP_STS_0                                          0xDE03A8\n\n#define mmNIC4_QM0_CP_STS_1                                          0xDE03AC\n\n#define mmNIC4_QM0_CP_STS_2                                          0xDE03B0\n\n#define mmNIC4_QM0_CP_STS_3                                          0xDE03B4\n\n#define mmNIC4_QM0_CP_STS_4                                          0xDE03B8\n\n#define mmNIC4_QM0_CP_CURRENT_INST_LO_0                              0xDE03BC\n\n#define mmNIC4_QM0_CP_CURRENT_INST_LO_1                              0xDE03C0\n\n#define mmNIC4_QM0_CP_CURRENT_INST_LO_2                              0xDE03C4\n\n#define mmNIC4_QM0_CP_CURRENT_INST_LO_3                              0xDE03C8\n\n#define mmNIC4_QM0_CP_CURRENT_INST_LO_4                              0xDE03CC\n\n#define mmNIC4_QM0_CP_CURRENT_INST_HI_0                              0xDE03D0\n\n#define mmNIC4_QM0_CP_CURRENT_INST_HI_1                              0xDE03D4\n\n#define mmNIC4_QM0_CP_CURRENT_INST_HI_2                              0xDE03D8\n\n#define mmNIC4_QM0_CP_CURRENT_INST_HI_3                              0xDE03DC\n\n#define mmNIC4_QM0_CP_CURRENT_INST_HI_4                              0xDE03E0\n\n#define mmNIC4_QM0_CP_BARRIER_CFG_0                                  0xDE03F4\n\n#define mmNIC4_QM0_CP_BARRIER_CFG_1                                  0xDE03F8\n\n#define mmNIC4_QM0_CP_BARRIER_CFG_2                                  0xDE03FC\n\n#define mmNIC4_QM0_CP_BARRIER_CFG_3                                  0xDE0400\n\n#define mmNIC4_QM0_CP_BARRIER_CFG_4                                  0xDE0404\n\n#define mmNIC4_QM0_CP_DBG_0_0                                        0xDE0408\n\n#define mmNIC4_QM0_CP_DBG_0_1                                        0xDE040C\n\n#define mmNIC4_QM0_CP_DBG_0_2                                        0xDE0410\n\n#define mmNIC4_QM0_CP_DBG_0_3                                        0xDE0414\n\n#define mmNIC4_QM0_CP_DBG_0_4                                        0xDE0418\n\n#define mmNIC4_QM0_CP_ARUSER_31_11_0                                 0xDE041C\n\n#define mmNIC4_QM0_CP_ARUSER_31_11_1                                 0xDE0420\n\n#define mmNIC4_QM0_CP_ARUSER_31_11_2                                 0xDE0424\n\n#define mmNIC4_QM0_CP_ARUSER_31_11_3                                 0xDE0428\n\n#define mmNIC4_QM0_CP_ARUSER_31_11_4                                 0xDE042C\n\n#define mmNIC4_QM0_CP_AWUSER_31_11_0                                 0xDE0430\n\n#define mmNIC4_QM0_CP_AWUSER_31_11_1                                 0xDE0434\n\n#define mmNIC4_QM0_CP_AWUSER_31_11_2                                 0xDE0438\n\n#define mmNIC4_QM0_CP_AWUSER_31_11_3                                 0xDE043C\n\n#define mmNIC4_QM0_CP_AWUSER_31_11_4                                 0xDE0440\n\n#define mmNIC4_QM0_ARB_CFG_0                                         0xDE0A00\n\n#define mmNIC4_QM0_ARB_CHOISE_Q_PUSH                                 0xDE0A04\n\n#define mmNIC4_QM0_ARB_WRR_WEIGHT_0                                  0xDE0A08\n\n#define mmNIC4_QM0_ARB_WRR_WEIGHT_1                                  0xDE0A0C\n\n#define mmNIC4_QM0_ARB_WRR_WEIGHT_2                                  0xDE0A10\n\n#define mmNIC4_QM0_ARB_WRR_WEIGHT_3                                  0xDE0A14\n\n#define mmNIC4_QM0_ARB_CFG_1                                         0xDE0A18\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_0                              0xDE0A20\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_1                              0xDE0A24\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_2                              0xDE0A28\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_3                              0xDE0A2C\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_4                              0xDE0A30\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_5                              0xDE0A34\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_6                              0xDE0A38\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_7                              0xDE0A3C\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_8                              0xDE0A40\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_9                              0xDE0A44\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_10                             0xDE0A48\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_11                             0xDE0A4C\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_12                             0xDE0A50\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_13                             0xDE0A54\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_14                             0xDE0A58\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_15                             0xDE0A5C\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_16                             0xDE0A60\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_17                             0xDE0A64\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_18                             0xDE0A68\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_19                             0xDE0A6C\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_20                             0xDE0A70\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_21                             0xDE0A74\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_22                             0xDE0A78\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_23                             0xDE0A7C\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_24                             0xDE0A80\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_25                             0xDE0A84\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_26                             0xDE0A88\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_27                             0xDE0A8C\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_28                             0xDE0A90\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_29                             0xDE0A94\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_30                             0xDE0A98\n\n#define mmNIC4_QM0_ARB_MST_AVAIL_CRED_31                             0xDE0A9C\n\n#define mmNIC4_QM0_ARB_MST_CRED_INC                                  0xDE0AA0\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_0                        0xDE0AA4\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_1                        0xDE0AA8\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_2                        0xDE0AAC\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_3                        0xDE0AB0\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_4                        0xDE0AB4\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_5                        0xDE0AB8\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_6                        0xDE0ABC\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_7                        0xDE0AC0\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_8                        0xDE0AC4\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_9                        0xDE0AC8\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_10                       0xDE0ACC\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_11                       0xDE0AD0\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_12                       0xDE0AD4\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_13                       0xDE0AD8\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_14                       0xDE0ADC\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_15                       0xDE0AE0\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_16                       0xDE0AE4\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_17                       0xDE0AE8\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_18                       0xDE0AEC\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_19                       0xDE0AF0\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_20                       0xDE0AF4\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_21                       0xDE0AF8\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_22                       0xDE0AFC\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_23                       0xDE0B00\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_24                       0xDE0B04\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_25                       0xDE0B08\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_26                       0xDE0B0C\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_27                       0xDE0B10\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_28                       0xDE0B14\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_29                       0xDE0B18\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_30                       0xDE0B1C\n\n#define mmNIC4_QM0_ARB_MST_CHOISE_PUSH_OFST_31                       0xDE0B20\n\n#define mmNIC4_QM0_ARB_SLV_MASTER_INC_CRED_OFST                      0xDE0B28\n\n#define mmNIC4_QM0_ARB_MST_SLAVE_EN                                  0xDE0B2C\n\n#define mmNIC4_QM0_ARB_MST_QUIET_PER                                 0xDE0B34\n\n#define mmNIC4_QM0_ARB_SLV_CHOISE_WDT                                0xDE0B38\n\n#define mmNIC4_QM0_ARB_SLV_ID                                        0xDE0B3C\n\n#define mmNIC4_QM0_ARB_MSG_MAX_INFLIGHT                              0xDE0B44\n\n#define mmNIC4_QM0_ARB_MSG_AWUSER_31_11                              0xDE0B48\n\n#define mmNIC4_QM0_ARB_MSG_AWUSER_SEC_PROP                           0xDE0B4C\n\n#define mmNIC4_QM0_ARB_MSG_AWUSER_NON_SEC_PROP                       0xDE0B50\n\n#define mmNIC4_QM0_ARB_BASE_LO                                       0xDE0B54\n\n#define mmNIC4_QM0_ARB_BASE_HI                                       0xDE0B58\n\n#define mmNIC4_QM0_ARB_STATE_STS                                     0xDE0B80\n\n#define mmNIC4_QM0_ARB_CHOISE_FULLNESS_STS                           0xDE0B84\n\n#define mmNIC4_QM0_ARB_MSG_STS                                       0xDE0B88\n\n#define mmNIC4_QM0_ARB_SLV_CHOISE_Q_HEAD                             0xDE0B8C\n\n#define mmNIC4_QM0_ARB_ERR_CAUSE                                     0xDE0B9C\n\n#define mmNIC4_QM0_ARB_ERR_MSG_EN                                    0xDE0BA0\n\n#define mmNIC4_QM0_ARB_ERR_STS_DRP                                   0xDE0BA8\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_0                                0xDE0BB0\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_1                                0xDE0BB4\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_2                                0xDE0BB8\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_3                                0xDE0BBC\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_4                                0xDE0BC0\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_5                                0xDE0BC4\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_6                                0xDE0BC8\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_7                                0xDE0BCC\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_8                                0xDE0BD0\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_9                                0xDE0BD4\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_10                               0xDE0BD8\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_11                               0xDE0BDC\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_12                               0xDE0BE0\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_13                               0xDE0BE4\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_14                               0xDE0BE8\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_15                               0xDE0BEC\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_16                               0xDE0BF0\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_17                               0xDE0BF4\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_18                               0xDE0BF8\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_19                               0xDE0BFC\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_20                               0xDE0C00\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_21                               0xDE0C04\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_22                               0xDE0C08\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_23                               0xDE0C0C\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_24                               0xDE0C10\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_25                               0xDE0C14\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_26                               0xDE0C18\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_27                               0xDE0C1C\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_28                               0xDE0C20\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_29                               0xDE0C24\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_30                               0xDE0C28\n\n#define mmNIC4_QM0_ARB_MST_CRED_STS_31                               0xDE0C2C\n\n#define mmNIC4_QM0_CGM_CFG                                           0xDE0C70\n\n#define mmNIC4_QM0_CGM_STS                                           0xDE0C74\n\n#define mmNIC4_QM0_CGM_CFG1                                          0xDE0C78\n\n#define mmNIC4_QM0_LOCAL_RANGE_BASE                                  0xDE0C80\n\n#define mmNIC4_QM0_LOCAL_RANGE_SIZE                                  0xDE0C84\n\n#define mmNIC4_QM0_CSMR_STRICT_PRIO_CFG                              0xDE0C90\n\n#define mmNIC4_QM0_HBW_RD_RATE_LIM_CFG_1                             0xDE0C94\n\n#define mmNIC4_QM0_LBW_WR_RATE_LIM_CFG_0                             0xDE0C98\n\n#define mmNIC4_QM0_LBW_WR_RATE_LIM_CFG_1                             0xDE0C9C\n\n#define mmNIC4_QM0_HBW_RD_RATE_LIM_CFG_0                             0xDE0CA0\n\n#define mmNIC4_QM0_GLBL_AXCACHE                                      0xDE0CA4\n\n#define mmNIC4_QM0_IND_GW_APB_CFG                                    0xDE0CB0\n\n#define mmNIC4_QM0_IND_GW_APB_WDATA                                  0xDE0CB4\n\n#define mmNIC4_QM0_IND_GW_APB_RDATA                                  0xDE0CB8\n\n#define mmNIC4_QM0_IND_GW_APB_STATUS                                 0xDE0CBC\n\n#define mmNIC4_QM0_GLBL_ERR_ADDR_LO                                  0xDE0CD0\n\n#define mmNIC4_QM0_GLBL_ERR_ADDR_HI                                  0xDE0CD4\n\n#define mmNIC4_QM0_GLBL_ERR_WDATA                                    0xDE0CD8\n\n#define mmNIC4_QM0_GLBL_MEM_INIT_BUSY                                0xDE0D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}