	PRJ_SIM u0 (
		.Avalon_Simple_Master_0_avm_m0_address     (<connected-to-Avalon_Simple_Master_0_avm_m0_address>),     // Avalon_Simple_Master_0_avm_m0.address
		.Avalon_Simple_Master_0_avm_m0_read        (<connected-to-Avalon_Simple_Master_0_avm_m0_read>),        //                              .read
		.Avalon_Simple_Master_0_avm_m0_waitrequest (<connected-to-Avalon_Simple_Master_0_avm_m0_waitrequest>), //                              .waitrequest
		.Avalon_Simple_Master_0_avm_m0_readdata    (<connected-to-Avalon_Simple_Master_0_avm_m0_readdata>),    //                              .readdata
		.Avalon_Simple_Master_0_avm_m0_write       (<connected-to-Avalon_Simple_Master_0_avm_m0_write>),       //                              .write
		.Avalon_Simple_Master_0_avm_m0_writedata   (<connected-to-Avalon_Simple_Master_0_avm_m0_writedata>),   //                              .writedata
		.Avalon_Simple_Master_0_reset_reset        (<connected-to-Avalon_Simple_Master_0_reset_reset>),        //  Avalon_Simple_Master_0_reset.reset
		.clk_clk                                   (<connected-to-clk_clk>),                                   //                           clk.clk
		.ocram_master_0_conduit_end_export         (<connected-to-ocram_master_0_conduit_end_export>),         //    ocram_master_0_conduit_end.export
		.reset_reset_n                             (<connected-to-reset_reset_n>)                              //                         reset.reset_n
	);

