--------------------------------------------------------------------------------
Release 12.4 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/usr/local/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml didact_top.twx didact_top.ncd -o didact_top.twr
didact_top.pcf -ucf didact_top.ucf

Design file:              didact_top.ncd
Physical constraint file: didact_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_inst/dcm_sp_inst/CLKIN
  Logical resource: dcm_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_inst/dcm_sp_inst/CLKIN
  Logical resource: dcm_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_inst/dcm_sp_inst/CLKIN
  Logical resource: dcm_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_inst_clkfx = PERIOD TIMEGRP "dcm_inst_clkfx" TS_clkin 
/ 0.16 HIGH 50%;

 1229 paths analyzed, 245 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.912ns.
--------------------------------------------------------------------------------

Paths for end point diviseur_inst/cnt2hz_21 (SLICE_X20Y29.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               diviseur_inst/cnt2hz_18 (FF)
  Destination:          diviseur_inst/cnt2hz_21 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: diviseur_inst/cnt2hz_18 to diviseur_inst/cnt2hz_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.CQ      Tcko                  0.408   diviseur_inst/cnt2hz<19>
                                                       diviseur_inst/cnt2hz_18
    SLICE_X21Y26.C3      net (fanout=2)        0.647   diviseur_inst/cnt2hz<18>
    SLICE_X21Y26.C       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv1
    SLICE_X21Y26.A2      net (fanout=2)        0.443   diviseur_inst/n0000_inv1
    SLICE_X21Y26.A       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv4
    SLICE_X20Y29.SR      net (fanout=6)        0.673   diviseur_inst/n0000_inv
    SLICE_X20Y29.CLK     Tsrck                 0.455   diviseur_inst/cnt2hz<21>
                                                       diviseur_inst/cnt2hz_21
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.381ns logic, 1.763ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               diviseur_inst/cnt2hz_19 (FF)
  Destination:          diviseur_inst/cnt2hz_21 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.112ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: diviseur_inst/cnt2hz_19 to diviseur_inst/cnt2hz_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.408   diviseur_inst/cnt2hz<19>
                                                       diviseur_inst/cnt2hz_19
    SLICE_X21Y26.C1      net (fanout=2)        0.615   diviseur_inst/cnt2hz<19>
    SLICE_X21Y26.C       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv1
    SLICE_X21Y26.A2      net (fanout=2)        0.443   diviseur_inst/n0000_inv1
    SLICE_X21Y26.A       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv4
    SLICE_X20Y29.SR      net (fanout=6)        0.673   diviseur_inst/n0000_inv
    SLICE_X20Y29.CLK     Tsrck                 0.455   diviseur_inst/cnt2hz<21>
                                                       diviseur_inst/cnt2hz_21
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.381ns logic, 1.731ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               diviseur_inst/cnt2hz_12 (FF)
  Destination:          diviseur_inst/cnt2hz_21 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.111ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: diviseur_inst/cnt2hz_12 to diviseur_inst/cnt2hz_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.AQ      Tcko                  0.408   diviseur_inst/cnt2hz<15>
                                                       diviseur_inst/cnt2hz_12
    SLICE_X21Y26.D2      net (fanout=2)        0.760   diviseur_inst/cnt2hz<12>
    SLICE_X21Y26.D       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv2
    SLICE_X21Y26.A3      net (fanout=2)        0.297   diviseur_inst/n0000_inv2
    SLICE_X21Y26.A       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv4
    SLICE_X20Y29.SR      net (fanout=6)        0.673   diviseur_inst/n0000_inv
    SLICE_X20Y29.CLK     Tsrck                 0.455   diviseur_inst/cnt2hz<21>
                                                       diviseur_inst/cnt2hz_21
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.381ns logic, 1.730ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point diviseur_inst/cnt2hz_20 (SLICE_X20Y29.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               diviseur_inst/cnt2hz_18 (FF)
  Destination:          diviseur_inst/cnt2hz_20 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.133ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: diviseur_inst/cnt2hz_18 to diviseur_inst/cnt2hz_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.CQ      Tcko                  0.408   diviseur_inst/cnt2hz<19>
                                                       diviseur_inst/cnt2hz_18
    SLICE_X21Y26.C3      net (fanout=2)        0.647   diviseur_inst/cnt2hz<18>
    SLICE_X21Y26.C       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv1
    SLICE_X21Y26.A2      net (fanout=2)        0.443   diviseur_inst/n0000_inv1
    SLICE_X21Y26.A       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv4
    SLICE_X20Y29.SR      net (fanout=6)        0.673   diviseur_inst/n0000_inv
    SLICE_X20Y29.CLK     Tsrck                 0.444   diviseur_inst/cnt2hz<21>
                                                       diviseur_inst/cnt2hz_20
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (1.370ns logic, 1.763ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               diviseur_inst/cnt2hz_19 (FF)
  Destination:          diviseur_inst/cnt2hz_20 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.101ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: diviseur_inst/cnt2hz_19 to diviseur_inst/cnt2hz_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.408   diviseur_inst/cnt2hz<19>
                                                       diviseur_inst/cnt2hz_19
    SLICE_X21Y26.C1      net (fanout=2)        0.615   diviseur_inst/cnt2hz<19>
    SLICE_X21Y26.C       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv1
    SLICE_X21Y26.A2      net (fanout=2)        0.443   diviseur_inst/n0000_inv1
    SLICE_X21Y26.A       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv4
    SLICE_X20Y29.SR      net (fanout=6)        0.673   diviseur_inst/n0000_inv
    SLICE_X20Y29.CLK     Tsrck                 0.444   diviseur_inst/cnt2hz<21>
                                                       diviseur_inst/cnt2hz_20
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (1.370ns logic, 1.731ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               diviseur_inst/cnt2hz_12 (FF)
  Destination:          diviseur_inst/cnt2hz_20 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.100ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: diviseur_inst/cnt2hz_12 to diviseur_inst/cnt2hz_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.AQ      Tcko                  0.408   diviseur_inst/cnt2hz<15>
                                                       diviseur_inst/cnt2hz_12
    SLICE_X21Y26.D2      net (fanout=2)        0.760   diviseur_inst/cnt2hz<12>
    SLICE_X21Y26.D       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv2
    SLICE_X21Y26.A3      net (fanout=2)        0.297   diviseur_inst/n0000_inv2
    SLICE_X21Y26.A       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv4
    SLICE_X20Y29.SR      net (fanout=6)        0.673   diviseur_inst/n0000_inv
    SLICE_X20Y29.CLK     Tsrck                 0.444   diviseur_inst/cnt2hz<21>
                                                       diviseur_inst/cnt2hz_20
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (1.370ns logic, 1.730ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point diviseur_inst/cnt2hz_17 (SLICE_X20Y28.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               diviseur_inst/cnt2hz_18 (FF)
  Destination:          diviseur_inst/cnt2hz_17 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.118ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: diviseur_inst/cnt2hz_18 to diviseur_inst/cnt2hz_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.CQ      Tcko                  0.408   diviseur_inst/cnt2hz<19>
                                                       diviseur_inst/cnt2hz_18
    SLICE_X21Y26.C3      net (fanout=2)        0.647   diviseur_inst/cnt2hz<18>
    SLICE_X21Y26.C       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv1
    SLICE_X21Y26.A2      net (fanout=2)        0.443   diviseur_inst/n0000_inv1
    SLICE_X21Y26.A       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv4
    SLICE_X20Y28.SR      net (fanout=6)        0.647   diviseur_inst/n0000_inv
    SLICE_X20Y28.CLK     Tsrck                 0.455   diviseur_inst/cnt2hz<19>
                                                       diviseur_inst/cnt2hz_17
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.381ns logic, 1.737ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               diviseur_inst/cnt2hz_12 (FF)
  Destination:          diviseur_inst/cnt2hz_17 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.085ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: diviseur_inst/cnt2hz_12 to diviseur_inst/cnt2hz_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.AQ      Tcko                  0.408   diviseur_inst/cnt2hz<15>
                                                       diviseur_inst/cnt2hz_12
    SLICE_X21Y26.D2      net (fanout=2)        0.760   diviseur_inst/cnt2hz<12>
    SLICE_X21Y26.D       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv2
    SLICE_X21Y26.A3      net (fanout=2)        0.297   diviseur_inst/n0000_inv2
    SLICE_X21Y26.A       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv4
    SLICE_X20Y28.SR      net (fanout=6)        0.647   diviseur_inst/n0000_inv
    SLICE_X20Y28.CLK     Tsrck                 0.455   diviseur_inst/cnt2hz<19>
                                                       diviseur_inst/cnt2hz_17
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (1.381ns logic, 1.704ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               diviseur_inst/cnt2hz_19 (FF)
  Destination:          diviseur_inst/cnt2hz_17 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.086ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: diviseur_inst/cnt2hz_19 to diviseur_inst/cnt2hz_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.408   diviseur_inst/cnt2hz<19>
                                                       diviseur_inst/cnt2hz_19
    SLICE_X21Y26.C1      net (fanout=2)        0.615   diviseur_inst/cnt2hz<19>
    SLICE_X21Y26.C       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv1
    SLICE_X21Y26.A2      net (fanout=2)        0.443   diviseur_inst/n0000_inv1
    SLICE_X21Y26.A       Tilo                  0.259   diviseur_inst/n0000_inv2
                                                       diviseur_inst/n0000_inv4
    SLICE_X20Y28.SR      net (fanout=6)        0.647   diviseur_inst/n0000_inv
    SLICE_X20Y28.CLK     Tsrck                 0.455   diviseur_inst/cnt2hz<19>
                                                       diviseur_inst/cnt2hz_17
    -------------------------------------------------  ---------------------------
    Total                                      3.086ns (1.381ns logic, 1.705ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_inst_clkfx = PERIOD TIMEGRP "dcm_inst_clkfx" TS_clkin / 0.16 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point msa_inst/Q0_inst (SLICE_X16Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msa_inst/Q0_inst (FF)
  Destination:          msa_inst/Q0_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 rising at 62.500ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msa_inst/Q0_inst to msa_inst/Q0_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.AQ      Tcko                  0.200   msa_inst/romin<5>
                                                       msa_inst/Q0_inst
    SLICE_X16Y49.A6      net (fanout=4)        0.040   msa_inst/romin<3>
    SLICE_X16Y49.CLK     Tah         (-Th)    -0.190   msa_inst/romin<5>
                                                       msa_inst/rom_inst/BU2/U0/gen_rom.rom_inst/Mram_spo_int111
                                                       msa_inst/Q0_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point diviseur_inst/div2hz_temp (SLICE_X22Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               diviseur_inst/div2hz_temp (FF)
  Destination:          diviseur_inst/div2hz_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 rising at 62.500ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: diviseur_inst/div2hz_temp to diviseur_inst/div2hz_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.234   diviseur_inst/div2hz_temp
                                                       diviseur_inst/div2hz_temp
    SLICE_X22Y26.A6      net (fanout=2)        0.025   diviseur_inst/div2hz_temp
    SLICE_X22Y26.CLK     Tah         (-Th)    -0.197   diviseur_inst/div2hz_temp
                                                       diviseur_inst/div2hz_temp_rstpot
                                                       diviseur_inst/div2hz_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point diviseur_inst/div2khz_temp (SLICE_X12Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               diviseur_inst/div2khz_temp (FF)
  Destination:          diviseur_inst/div2khz_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 rising at 62.500ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: diviseur_inst/div2khz_temp to diviseur_inst/div2khz_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.BQ      Tcko                  0.200   diviseur_inst/clk2khz
                                                       diviseur_inst/div2khz_temp
    SLICE_X12Y51.B5      net (fanout=2)        0.076   diviseur_inst/div2khz_temp
    SLICE_X12Y51.CLK     Tah         (-Th)    -0.190   diviseur_inst/clk2khz
                                                       diviseur_inst/div2khz_temp_rstpot
                                                       diviseur_inst/div2khz_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.390ns logic, 0.076ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_inst_clkfx = PERIOD TIMEGRP "dcm_inst_clkfx" TS_clkin / 0.16 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 60.770ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_inst/clkout1_buf/I0
  Logical resource: dcm_inst/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: dcm_inst/clkfx
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: diviseur_inst/cnt2hz<3>/CLK
  Logical resource: diviseur_inst/cnt2hz_0/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_dcm1
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: diviseur_inst/cnt2hz<3>/CLK
  Logical resource: diviseur_inst/cnt2hz_1/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_dcm1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkin                       |     10.000ns|      5.340ns|      0.626ns|            0|            0|            0|         1229|
| TS_dcm_inst_clkfx             |     62.500ns|      3.912ns|          N/A|            0|            0|         1229|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    3.912|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1229 paths, 0 nets, and 164 connections

Design statistics:
   Minimum period:   5.340ns{1}   (Maximum frequency: 187.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct  4 11:14:00 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 131 MB



