

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Nov 11 20:43:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        DFT
* Solution:       opt1_pipeline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.799 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048601|  1048601|  6.081 ms|  6.081 ms|  1048602|  1048602|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_12_2  |  1048599|  1048599|        25|          1|          1|  1048576|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.03>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 28 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 29 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [DFT/dft.cpp:5]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_sample"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_sample"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln10 = store i21 0, i21 %indvar_flatten" [DFT/dft.cpp:10]   --->   Operation 40 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 0, i11 %n" [DFT/dft.cpp:10]   --->   Operation 41 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 0, i11 %k" [DFT/dft.cpp:10]   --->   Operation 42 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc" [DFT/dft.cpp:10]   --->   Operation 43 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i21 %indvar_flatten" [DFT/dft.cpp:10]   --->   Operation 44 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.44ns)   --->   "%icmp_ln10 = icmp_eq  i21 %indvar_flatten_load, i21 1048576" [DFT/dft.cpp:10]   --->   Operation 45 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.22ns)   --->   "%add_ln10 = add i21 %indvar_flatten_load, i21 1" [DFT/dft.cpp:10]   --->   Operation 46 'add' 'add_ln10' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc17, void %for.end19" [DFT/dft.cpp:10]   --->   Operation 47 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln12 = store i21 %add_ln10, i21 %indvar_flatten" [DFT/dft.cpp:12]   --->   Operation 48 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.79>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%k_load = load i11 %k" [DFT/dft.cpp:12]   --->   Operation 49 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%n_load = load i11 %n" [DFT/dft.cpp:10]   --->   Operation 50 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.88ns)   --->   "%icmp_ln12 = icmp_eq  i11 %k_load, i11 1024" [DFT/dft.cpp:12]   --->   Operation 51 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.69ns)   --->   "%select_ln10 = select i1 %icmp_ln12, i11 0, i11 %k_load" [DFT/dft.cpp:10]   --->   Operation 52 'select' 'select_ln10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.63ns)   --->   "%add_ln10_1 = add i11 %n_load, i11 1" [DFT/dft.cpp:10]   --->   Operation 53 'add' 'add_ln10_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.69ns)   --->   "%select_ln10_1 = select i1 %icmp_ln12, i11 %add_ln10_1, i11 %n_load" [DFT/dft.cpp:10]   --->   Operation 54 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i11 %select_ln10_1" [DFT/dft.cpp:10]   --->   Operation 55 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i11 %select_ln10" [DFT/dft.cpp:14]   --->   Operation 56 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [3/3] (2.97ns)   --->   "%index = mul i10 %trunc_ln14, i10 %trunc_ln10" [DFT/dft.cpp:14]   --->   Operation 57 'mul' 'index' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.63ns)   --->   "%add_ln12 = add i11 %select_ln10, i11 1" [DFT/dft.cpp:12]   --->   Operation 58 'add' 'add_ln12' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln12 = store i11 %select_ln10_1, i11 %n" [DFT/dft.cpp:12]   --->   Operation 59 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln12 = store i11 %add_ln12, i11 %k" [DFT/dft.cpp:12]   --->   Operation 60 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 61 [2/3] (2.97ns)   --->   "%index = mul i10 %trunc_ln14, i10 %trunc_ln10" [DFT/dft.cpp:14]   --->   Operation 61 'mul' 'index' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 62 [1/3] (2.97ns)   --->   "%index = mul i10 %trunc_ln14, i10 %trunc_ln10" [DFT/dft.cpp:14]   --->   Operation 62 'mul' 'index' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i11 %select_ln10_1" [DFT/dft.cpp:10]   --->   Operation 63 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%real_sample_addr = getelementptr i32 %real_sample, i64 0, i64 %zext_ln10" [DFT/dft.cpp:10]   --->   Operation 64 'getelementptr' 'real_sample_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (3.25ns)   --->   "%real_sample_load = load i10 %real_sample_addr" [DFT/dft.cpp:10]   --->   Operation 65 'load' 'real_sample_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i10 %index" [DFT/dft.cpp:15]   --->   Operation 66 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln15" [DFT/dft.cpp:15]   --->   Operation 67 'getelementptr' 'cos_coefficients_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i10 %cos_coefficients_table_addr" [DFT/dft.cpp:15]   --->   Operation 68 'load' 'cos_coefficients_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln15" [DFT/dft.cpp:16]   --->   Operation 69 'getelementptr' 'sin_coefficients_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i10 %sin_coefficients_table_addr" [DFT/dft.cpp:16]   --->   Operation 70 'load' 'sin_coefficients_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 71 [1/2] (3.25ns)   --->   "%real_sample_load = load i10 %real_sample_addr" [DFT/dft.cpp:10]   --->   Operation 71 'load' 'real_sample_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 72 [1/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i10 %cos_coefficients_table_addr" [DFT/dft.cpp:15]   --->   Operation 72 'load' 'cos_coefficients_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i10 %sin_coefficients_table_addr" [DFT/dft.cpp:16]   --->   Operation 73 'load' 'sin_coefficients_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln10 = bitcast i32 %real_sample_load" [DFT/dft.cpp:10]   --->   Operation 74 'bitcast' 'bitcast_ln10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [8/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 75 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [8/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 76 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 77 [7/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 77 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [7/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 78 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 79 [6/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 79 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [6/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 80 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 81 [5/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 81 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [5/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 82 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 83 [4/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 83 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [4/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 84 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 85 [3/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 85 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [3/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 86 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i11 %select_ln10" [DFT/dft.cpp:12]   --->   Operation 87 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [2/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 88 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%real_op_addr = getelementptr i32 %real_op, i64 0, i64 %zext_ln12" [DFT/dft.cpp:15]   --->   Operation 89 'getelementptr' 'real_op_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [2/2] (3.25ns)   --->   "%real_op_load = load i10 %real_op_addr" [DFT/dft.cpp:15]   --->   Operation 90 'load' 'real_op_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 91 [2/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 91 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%imag_op_addr = getelementptr i32 %imag_op, i64 0, i64 %zext_ln12" [DFT/dft.cpp:16]   --->   Operation 92 'getelementptr' 'imag_op_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (3.25ns)   --->   "%imag_op_load = load i10 %imag_op_addr" [DFT/dft.cpp:16]   --->   Operation 93 'load' 'imag_op_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 94 [1/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 94 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/2] (3.25ns)   --->   "%real_op_load = load i10 %real_op_addr" [DFT/dft.cpp:15]   --->   Operation 95 'load' 'real_op_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 96 [1/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 96 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/2] (3.25ns)   --->   "%imag_op_load = load i10 %imag_op_addr" [DFT/dft.cpp:16]   --->   Operation 97 'load' 'imag_op_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %real_op_load" [DFT/dft.cpp:15]   --->   Operation 98 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [10/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 99 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %imag_op_load" [DFT/dft.cpp:16]   --->   Operation 100 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [10/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 101 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 102 [9/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 102 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [9/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 103 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 104 [8/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 104 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [8/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 105 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 106 [7/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 106 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 107 [7/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 107 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 108 [6/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 108 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 109 [6/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 109 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 110 [5/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 110 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 111 [5/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 111 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 112 [4/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 112 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 113 [4/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 113 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 114 [3/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 114 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 115 [3/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 115 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 116 [2/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 116 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 117 [2/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 117 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 118 [1/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 118 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 119 [1/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 119 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [DFT/dft.cpp:20]   --->   Operation 129 'ret' 'ret_ln20' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_1_VITIS_LOOP_12_2_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 121 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [DFT/dft.cpp:13]   --->   Operation 122 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [DFT/dft.cpp:7]   --->   Operation 123 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i32 %add" [DFT/dft.cpp:15]   --->   Operation 124 'bitcast' 'bitcast_ln15_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %bitcast_ln15_1, i10 %real_op_addr" [DFT/dft.cpp:15]   --->   Operation 125 'store' 'store_ln15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i32 %add1" [DFT/dft.cpp:16]   --->   Operation 126 'bitcast' 'bitcast_ln16_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_1, i10 %imag_op_addr" [DFT/dft.cpp:16]   --->   Operation 127 'store' 'store_ln16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [DFT/dft.cpp:12]   --->   Operation 128 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 4.03ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [9]  (0 ns)
	'load' operation ('indvar_flatten_load', DFT/dft.cpp:10) on local variable 'indvar_flatten' [24]  (0 ns)
	'add' operation ('add_ln10', DFT/dft.cpp:10) [26]  (2.23 ns)
	'store' operation ('store_ln12', DFT/dft.cpp:12) of variable 'add_ln10', DFT/dft.cpp:10 on local variable 'indvar_flatten' [67]  (1.59 ns)
	blocking operation 0.217 ns on control path)

 <State 2>: 5.8ns
The critical path consists of the following:
	'load' operation ('k_load', DFT/dft.cpp:12) on local variable 'k' [29]  (0 ns)
	'icmp' operation ('icmp_ln12', DFT/dft.cpp:12) [33]  (1.88 ns)
	'select' operation ('select_ln10', DFT/dft.cpp:10) [34]  (0.692 ns)
	'add' operation ('add_ln12', DFT/dft.cpp:12) [66]  (1.64 ns)
	'store' operation ('store_ln12', DFT/dft.cpp:12) of variable 'add_ln12', DFT/dft.cpp:12 on local variable 'k' [69]  (1.59 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'mul' operation ('index', DFT/dft.cpp:14) [46]  (2.98 ns)

 <State 4>: 2.98ns
The critical path consists of the following:
	'mul' operation ('index', DFT/dft.cpp:14) [46]  (2.98 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('real_sample_addr', DFT/dft.cpp:10) [39]  (0 ns)
	'load' operation ('real_sample_load', DFT/dft.cpp:10) on array 'real_sample' [40]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('real_sample_load', DFT/dft.cpp:10) on array 'real_sample' [40]  (3.25 ns)

 <State 7>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:15) [50]  (2.57 ns)

 <State 8>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:15) [50]  (2.57 ns)

 <State 9>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:15) [50]  (2.57 ns)

 <State 10>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:15) [50]  (2.57 ns)

 <State 11>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:15) [50]  (2.57 ns)

 <State 12>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:15) [50]  (2.57 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('real_op_addr', DFT/dft.cpp:15) [51]  (0 ns)
	'load' operation ('real_op_load', DFT/dft.cpp:15) on array 'real_op' [52]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('real_op_load', DFT/dft.cpp:15) on array 'real_op' [52]  (3.25 ns)

 <State 15>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:15) [54]  (3.36 ns)

 <State 16>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:15) [54]  (3.36 ns)

 <State 17>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:15) [54]  (3.36 ns)

 <State 18>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:15) [54]  (3.36 ns)

 <State 19>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:15) [54]  (3.36 ns)

 <State 20>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:15) [54]  (3.36 ns)

 <State 21>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:15) [54]  (3.36 ns)

 <State 22>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:15) [54]  (3.36 ns)

 <State 23>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:15) [54]  (3.36 ns)

 <State 24>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:15) [54]  (3.36 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln15', DFT/dft.cpp:15) of variable 'bitcast_ln15_1', DFT/dft.cpp:15 on array 'real_op' [56]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
