
---------- Begin Simulation Statistics ----------
final_tick                                   44941500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88728                       # Simulator instruction rate (inst/s)
host_mem_usage                                 850664                       # Number of bytes of host memory used
host_op_rate                                   108509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.28                       # Real time elapsed on the host
host_tick_rate                              159403814                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       25000                       # Number of instructions simulated
sim_ops                                         30590                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000045                       # Number of seconds simulated
sim_ticks                                    44941500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.481420                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3511                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4844                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1157                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7632                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 47                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             362                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              315                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11014                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1022                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      9198                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8874                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               842                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5494                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1333                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14620                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                25096                       # Number of instructions committed
system.cpu.commit.committedOps                  30686                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        37429                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.819846                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.898629                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        28304     75.62%     75.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2879      7.69%     83.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1843      4.92%     88.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1033      2.76%     91.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          862      2.30%     93.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          473      1.26%     94.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          369      0.99%     95.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          333      0.89%     96.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1333      3.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        37429                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  566                       # Number of function calls committed.
system.cpu.commit.int_insts                     28058                       # Number of committed integer instructions.
system.cpu.commit.loads                          4052                       # Number of loads committed
system.cpu.commit.membars                           4                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            21281     69.35%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              63      0.21%     69.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.01%     69.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.06%     69.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.04%     69.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.05%     69.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.09%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4052     13.20%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           5209     16.98%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             30686                       # Class of committed instruction
system.cpu.commit.refs                           9261                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       541                       # Number of committed Vector instructions.
system.cpu.committedInsts                       25000                       # Number of Instructions Simulated
system.cpu.committedOps                         30590                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.595360                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.595360                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 14106                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   341                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 3588                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  51839                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    15563                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      8598                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    892                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1071                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   641                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       11014                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6943                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         20205                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   683                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          48802                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            96                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2444                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.122536                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              18249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4580                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.542944                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              39800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.487286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.772683                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    28910     72.64%     72.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      998      2.51%     75.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1156      2.90%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      928      2.33%     80.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1131      2.84%     83.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      956      2.40%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      735      1.85%     87.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      502      1.26%     88.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4484     11.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                39800                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           50084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  994                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6855                       # Number of branches executed
system.cpu.iew.exec_nop                           144                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.446464                       # Inst execution rate
system.cpu.iew.exec_refs                        12293                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       6232                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1897                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6442                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 46                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               206                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 7604                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               45497                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  6061                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1385                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 40130                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   729                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    892                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   737                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           106                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               88                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2388                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2395                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          881                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            113                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     34704                       # num instructions consuming a value
system.cpu.iew.wb_count                         38618                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571606                       # average fanout of values written-back
system.cpu.iew.wb_producers                     19837                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.429643                       # insts written-back per cycle
system.cpu.iew.wb_sent                          39362                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    44714                       # number of integer regfile reads
system.cpu.int_regfile_writes                   27835                       # number of integer regfile writes
system.cpu.ipc                               0.278136                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.278136                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 28332     68.24%     68.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   66      0.16%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.05%     68.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.03%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.04%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  31      0.07%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6357     15.31%     83.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                6659     16.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  41517                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         759                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018282                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     266     35.05%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.13%     35.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.26%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     35.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    184     24.24%     59.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   306     40.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  41297                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             121914                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        37907                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             58382                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      45307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     41517                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  46                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               330                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        10377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         39800                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.043141                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.871812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27183     68.30%     68.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2702      6.79%     75.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2544      6.39%     81.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2200      5.53%     87.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1915      4.81%     91.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1258      3.16%     94.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1108      2.78%     97.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 591      1.48%     99.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 299      0.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           39800                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.461895                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    960                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2007                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          711                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1739                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                17                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               95                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6442                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                7604                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   31074                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     17                       # number of misc regfile writes
system.cpu.numCycles                            89884                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2757                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 29045                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     40                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    16324                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 71803                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  49013                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               45569                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      8427                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2849                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    892                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3199                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    16502                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            54833                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8201                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                249                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3220                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             49                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1215                       # Number of vector rename lookups
system.cpu.rob.rob_reads                        80856                       # The number of ROB reads
system.cpu.rob.rob_writes                       93027                       # The number of ROB writes
system.cpu.timesIdled                             454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      735                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      87                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1309                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                702                       # Transaction distribution
system.membus.trans_dist::ReadExReq               173                       # Transaction distribution
system.membus.trans_dist::ReadExResp              172                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           702                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            91                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        55936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 966                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1186000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4627750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               744                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           62                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          214                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              181                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             179                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           632                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          112                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           91                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           91                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        22592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  76736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1016                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1016    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1016                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             930500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            482000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            948000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::total                       49                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  29                       # number of overall hits
system.l2.overall_hits::.cpu.data                  20                       # number of overall hits
system.l2.overall_hits::total                      49                       # number of overall hits
system.l2.demand_misses::.cpu.inst                603                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                273                       # number of demand (read+write) misses
system.l2.demand_misses::total                    876                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               603                       # number of overall misses
system.l2.overall_misses::.cpu.data               273                       # number of overall misses
system.l2.overall_misses::total                   876                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     21993500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         69835500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47842000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     21993500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        69835500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              293                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  925                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             293                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 925                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.954114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.931741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.947027                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.954114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.931741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.947027                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79339.966833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80562.271062                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79720.890411                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79339.966833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80562.271062                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79720.890411                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               876                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              876                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     19283001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     61095001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     19283001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61095001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.954114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.931741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.947027                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.954114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.931741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.947027                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69339.966833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70633.703297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69743.151826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69339.966833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70633.703297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69743.151826                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           62                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               62                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           62                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           62                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          214                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             174                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 174                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     13653000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13653000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.961326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78465.517241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78465.517241                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11932501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11932501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.961326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68577.591954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68577.591954                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.954114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.954114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79339.966833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79339.966833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41812000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41812000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.954114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69339.966833                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69339.966833                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           99                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              99                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.883929                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.883929                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84247.474747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84247.474747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           99                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           99                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7350500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7350500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.883929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.883929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74247.474747                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74247.474747                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           91                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              91                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           91                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            91                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           91                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           91                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1729000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1729000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   494.274899                       # Cycle average of tags in use
system.l2.tags.total_refs                        1216                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       891                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.364759                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.285950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       316.117659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       171.871290                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.015084                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          733                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.027191                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11363                       # Number of tag accesses
system.l2.tags.data_accesses                    11363                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          38592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38592                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 874                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         858716331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         385923923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1244640255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    858716331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        858716331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        858716331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        385923923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1244640255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1721                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         875                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       875                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8721250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                25127500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9967.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28717.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      695                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   875                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    312.470588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.826038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.447335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           57     33.53%     33.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43     25.29%     58.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15      8.82%     67.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      5.88%     73.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18     10.59%     84.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.35%     86.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.35%     88.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.18%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17     10.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          170                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  56000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   56000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1246.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1246.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      44929500                       # Total gap between requests
system.mem_ctrls.avgGap                      51348.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 858716331.230599761009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 387347996.840336859226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16999250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8128250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28191.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29883.27                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               478380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               235290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2798880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         19235220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1059840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           26880810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        598.128901                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2620750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     41020750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               409860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3448620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         20226450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           225120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           28190070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        627.261440                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       406000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     43235500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         6107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6107                       # number of overall hits
system.cpu.icache.overall_hits::total            6107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          836                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            836                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          836                       # number of overall misses
system.cpu.icache.overall_misses::total           836                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     61855499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61855499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     61855499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61855499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6943                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.120409                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.120409                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.120409                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.120409                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73989.831340                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73989.831340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73989.831340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73989.831340                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          326                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          214                       # number of writebacks
system.cpu.icache.writebacks::total               214                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          204                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          204                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          204                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          204                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          632                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          632                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          632                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          632                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49103000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49103000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.091027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.091027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.091027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.091027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77694.620253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77694.620253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77694.620253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77694.620253                       # average overall mshr miss latency
system.cpu.icache.replacements                    214                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          836                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           836                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     61855499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61855499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.120409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.120409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73989.831340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73989.831340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          204                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          204                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49103000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49103000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.091027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.091027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77694.620253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77694.620253                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           256.233062                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6739                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               632                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.662975                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   256.233062                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.500455                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.500455                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14518                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14518                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9495                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9495                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9516                       # number of overall hits
system.cpu.dcache.overall_hits::total            9516                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1297                       # number of overall misses
system.cpu.dcache.overall_misses::total          1297                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     85674904                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     85674904                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     85674904                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     85674904                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10790                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10790                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10813                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10813                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.120019                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.120019                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.119948                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.119948                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66158.227027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66158.227027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66056.209715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66056.209715                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3224                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               124                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           62                       # number of writebacks
system.cpu.dcache.writebacks::total                62                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          914                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25218939                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25218939                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25381439                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25381439                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035310                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035310                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035420                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035420                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66191.440945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66191.440945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66270.075718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66270.075718                       # average overall mshr miss latency
system.cpu.dcache.replacements                     79                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19787000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19787000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68231.034483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68231.034483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          181                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8399500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8399500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019538                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019538                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77059.633028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77059.633028                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     63172454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     63172454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.179477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.179477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68665.710870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68665.710870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          733                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          733                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14188989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14188989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75876.946524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75876.946524                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.086957                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.086957                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.086957                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           85                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           85                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2715450                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2715450                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           85                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           85                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31946.470588                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31946.470588                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           85                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           85                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2630450                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2630450                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30946.470588                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30946.470588                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           187.297556                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9907                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               382                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.934555                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   187.297556                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.365816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.365816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.591797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22028                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22028                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     44941500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     44941500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
