digraph G {	
rankdir=LR;	
ranksep=.25;
	0 [label=< MODULE<br/>or1200_wbmux>];
	1 [label=< VAR_DECLARE_LIST>];
	0 -> 1;
	2 [label=< input clk>];
	1 -> 2;
	3 [label=< input rst>];
	1 -> 3;
	4 [label=< input wb_freeze>];
	1 -> 4;
	5 [label=< input rfwb_op>];
	1 -> 5;
	6 [label=<RANGE_REF>];
	5 -> 6;
	7 [label=< MIN>];
	6 -> 7;
	8 [label=< 00000003<br/>00000000000000000000000000000011>];
	7 -> 8;
	9 [label=< 00000001<br/>00000000000000000000000000000001>];
	7 -> 9;
	10 [label=< 00000000<br/>00000000000000000000000000000000>];
	6 -> 10;
	11 [label=< input muxin_a>];
	1 -> 11;
	12 [label=<RANGE_REF>];
	11 -> 12;
	13 [label=< MIN>];
	12 -> 13;
	14 [label=< 00000020<br/>00000000000000000000000000100000>];
	13 -> 14;
	15 [label=< 00000001<br/>00000000000000000000000000000001>];
	13 -> 15;
	16 [label=< 00000000<br/>00000000000000000000000000000000>];
	12 -> 16;
	17 [label=< input muxin_b>];
	1 -> 17;
	18 [label=<RANGE_REF>];
	17 -> 18;
	19 [label=< MIN>];
	18 -> 19;
	20 [label=< 00000020<br/>00000000000000000000000000100000>];
	19 -> 20;
	21 [label=< 00000001<br/>00000000000000000000000000000001>];
	19 -> 21;
	22 [label=< 00000000<br/>00000000000000000000000000000000>];
	18 -> 22;
	23 [label=< input muxin_c>];
	1 -> 23;
	24 [label=<RANGE_REF>];
	23 -> 24;
	25 [label=< MIN>];
	24 -> 25;
	26 [label=< 00000020<br/>00000000000000000000000000100000>];
	25 -> 26;
	27 [label=< 00000001<br/>00000000000000000000000000000001>];
	25 -> 27;
	28 [label=< 00000000<br/>00000000000000000000000000000000>];
	24 -> 28;
	29 [label=< input muxin_d>];
	1 -> 29;
	30 [label=<RANGE_REF>];
	29 -> 30;
	31 [label=< MIN>];
	30 -> 31;
	32 [label=< 00000020<br/>00000000000000000000000000100000>];
	31 -> 32;
	33 [label=< 00000001<br/>00000000000000000000000000000001>];
	31 -> 33;
	34 [label=< 00000000<br/>00000000000000000000000000000000>];
	30 -> 34;
	35 [label=< output muxout>];
	1 -> 35;
	36 [label=<RANGE_REF>];
	35 -> 36;
	37 [label=< MIN>];
	36 -> 37;
	38 [label=< 00000020<br/>00000000000000000000000000100000>];
	37 -> 38;
	39 [label=< 00000001<br/>00000000000000000000000000000001>];
	37 -> 39;
	40 [label=< 00000000<br/>00000000000000000000000000000000>];
	36 -> 40;
	41 [label=< output muxreg>];
	1 -> 41;
	42 [label=<RANGE_REF>];
	41 -> 42;
	43 [label=< MIN>];
	42 -> 43;
	44 [label=< 00000020<br/>00000000000000000000000000100000>];
	43 -> 44;
	45 [label=< 00000001<br/>00000000000000000000000000000001>];
	43 -> 45;
	46 [label=< 00000000<br/>00000000000000000000000000000000>];
	42 -> 46;
	47 [label=< output muxreg_valid>];
	1 -> 47;
	48 [label=< MODULE_ITEMS>];
	0 -> 48;
	49 [label=< VAR_DECLARE_LIST>];
	48 -> 49;
	50 [label=< input clk>];
	49 -> 50;
	51 [label=< VAR_DECLARE_LIST>];
	48 -> 51;
	52 [label=< input rst>];
	51 -> 52;
	53 [label=< VAR_DECLARE_LIST>];
	48 -> 53;
	54 [label=< input wb_freeze>];
	53 -> 54;
	55 [label=< VAR_DECLARE_LIST>];
	48 -> 55;
	56 [label=< input rfwb_op>];
	55 -> 56;
	57 [label=<RANGE_REF>];
	56 -> 57;
	58 [label=< MIN>];
	57 -> 58;
	59 [label=< 00000003<br/>00000000000000000000000000000011>];
	58 -> 59;
	60 [label=< 00000001<br/>00000000000000000000000000000001>];
	58 -> 60;
	61 [label=< 00000000<br/>00000000000000000000000000000000>];
	57 -> 61;
	62 [label=< VAR_DECLARE_LIST>];
	48 -> 62;
	63 [label=< input muxin_a>];
	62 -> 63;
	64 [label=<RANGE_REF>];
	63 -> 64;
	65 [label=< MIN>];
	64 -> 65;
	66 [label=< 00000020<br/>00000000000000000000000000100000>];
	65 -> 66;
	67 [label=< 00000001<br/>00000000000000000000000000000001>];
	65 -> 67;
	68 [label=< 00000000<br/>00000000000000000000000000000000>];
	64 -> 68;
	69 [label=< VAR_DECLARE_LIST>];
	48 -> 69;
	70 [label=< input muxin_b>];
	69 -> 70;
	71 [label=<RANGE_REF>];
	70 -> 71;
	72 [label=< MIN>];
	71 -> 72;
	73 [label=< 00000020<br/>00000000000000000000000000100000>];
	72 -> 73;
	74 [label=< 00000001<br/>00000000000000000000000000000001>];
	72 -> 74;
	75 [label=< 00000000<br/>00000000000000000000000000000000>];
	71 -> 75;
	76 [label=< VAR_DECLARE_LIST>];
	48 -> 76;
	77 [label=< input muxin_c>];
	76 -> 77;
	78 [label=<RANGE_REF>];
	77 -> 78;
	79 [label=< MIN>];
	78 -> 79;
	80 [label=< 00000020<br/>00000000000000000000000000100000>];
	79 -> 80;
	81 [label=< 00000001<br/>00000000000000000000000000000001>];
	79 -> 81;
	82 [label=< 00000000<br/>00000000000000000000000000000000>];
	78 -> 82;
	83 [label=< VAR_DECLARE_LIST>];
	48 -> 83;
	84 [label=< input muxin_d>];
	83 -> 84;
	85 [label=<RANGE_REF>];
	84 -> 85;
	86 [label=< MIN>];
	85 -> 86;
	87 [label=< 00000020<br/>00000000000000000000000000100000>];
	86 -> 87;
	88 [label=< 00000001<br/>00000000000000000000000000000001>];
	86 -> 88;
	89 [label=< 00000000<br/>00000000000000000000000000000000>];
	85 -> 89;
	90 [label=< VAR_DECLARE_LIST>];
	48 -> 90;
	91 [label=< output muxout>];
	90 -> 91;
	92 [label=<RANGE_REF>];
	91 -> 92;
	93 [label=< MIN>];
	92 -> 93;
	94 [label=< 00000020<br/>00000000000000000000000000100000>];
	93 -> 94;
	95 [label=< 00000001<br/>00000000000000000000000000000001>];
	93 -> 95;
	96 [label=< 00000000<br/>00000000000000000000000000000000>];
	92 -> 96;
	97 [label=< VAR_DECLARE_LIST>];
	48 -> 97;
	98 [label=< output muxreg>];
	97 -> 98;
	99 [label=<RANGE_REF>];
	98 -> 99;
	100 [label=< MIN>];
	99 -> 100;
	101 [label=< 00000020<br/>00000000000000000000000000100000>];
	100 -> 101;
	102 [label=< 00000001<br/>00000000000000000000000000000001>];
	100 -> 102;
	103 [label=< 00000000<br/>00000000000000000000000000000000>];
	99 -> 103;
	104 [label=< VAR_DECLARE_LIST>];
	48 -> 104;
	105 [label=< output muxreg_valid>];
	104 -> 105;
	106 [label=< VAR_DECLARE_LIST>];
	48 -> 106;
	107 [label=< reg muxout>];
	106 -> 107;
	108 [label=<RANGE_REF>];
	107 -> 108;
	109 [label=< MIN>];
	108 -> 109;
	110 [label=< 00000020<br/>00000000000000000000000000100000>];
	109 -> 110;
	111 [label=< 00000001<br/>00000000000000000000000000000001>];
	109 -> 111;
	112 [label=< 00000000<br/>00000000000000000000000000000000>];
	108 -> 112;
	113 [label=< VAR_DECLARE_LIST>];
	48 -> 113;
	114 [label=< reg muxreg>];
	113 -> 114;
	115 [label=<RANGE_REF>];
	114 -> 115;
	116 [label=< MIN>];
	115 -> 116;
	117 [label=< 00000020<br/>00000000000000000000000000100000>];
	116 -> 117;
	118 [label=< 00000001<br/>00000000000000000000000000000001>];
	116 -> 118;
	119 [label=< 00000000<br/>00000000000000000000000000000000>];
	115 -> 119;
	120 [label=< VAR_DECLARE_LIST>];
	48 -> 120;
	121 [label=< reg muxreg_valid>];
	120 -> 121;
	122 [label=< ALWAYS>];
	48 -> 122;
	123 [label=< DELAY_CONTROL>];
	122 -> 123;
	124 [label=< POSEDGE>];
	123 -> 124;
	125 [label=< clk>];
	124 -> 125;
	126 [label=< BLOCK>];
	122 -> 126;
	127 [label=< IF>];
	126 -> 127;
	128 [label=< rst>];
	127 -> 128;
	129 [label=< BLOCK>];
	127 -> 129;
	130 [label=< NON_BLOCKING_STATEMENT>];
	129 -> 130;
	131 [label=< muxreg>];
	130 -> 131;
	132 [label=< 00000000<br/>00000000000000000000000000000000>];
	130 -> 132;
	133 [label=< NON_BLOCKING_STATEMENT>];
	129 -> 133;
	134 [label=< muxreg_valid>];
	133 -> 134;
	135 [label=< 0<br/>0>];
	133 -> 135;
	136 [label=< IF>];
	127 -> 136;
	137 [label=< lNOT>];
	136 -> 137;
	138 [label=< wb_freeze>];
	137 -> 138;
	139 [label=< BLOCK>];
	136 -> 139;
	140 [label=< NON_BLOCKING_STATEMENT>];
	139 -> 140;
	141 [label=< muxreg>];
	140 -> 141;
	142 [label=< muxout>];
	140 -> 142;
	143 [label=< NON_BLOCKING_STATEMENT>];
	139 -> 143;
	144 [label=< muxreg_valid>];
	143 -> 144;
	145 [label=< ARRAY_REF<br/>rfwb_op>];
	143 -> 145;
	146 [label=< 00000000<br/>00000000000000000000000000000000>];
	145 -> 146;
	147 [label=< ALWAYS>];
	48 -> 147;
	148 [label=< DELAY_CONTROL>];
	147 -> 148;
	149 [label=< muxin_a>];
	148 -> 149;
	150 [label=< muxin_b>];
	148 -> 150;
	151 [label=< muxin_c>];
	148 -> 151;
	152 [label=< muxin_d>];
	148 -> 152;
	153 [label=< rfwb_op>];
	148 -> 153;
	154 [label=< BLOCK>];
	147 -> 154;
	155 [label=< CASE>];
	154 -> 155;
	156 [label=< RANGE_REF<br/>rfwb_op>];
	155 -> 156;
	157 [label=< MIN>];
	156 -> 157;
	158 [label=< 00000003<br/>00000000000000000000000000000011>];
	157 -> 158;
	159 [label=< 00000001<br/>00000000000000000000000000000001>];
	157 -> 159;
	160 [label=< 00000001<br/>00000000000000000000000000000001>];
	156 -> 160;
	161 [label=< CASE_LIST>];
	155 -> 161;
	162 [label=< CASE_ITEM>];
	161 -> 162;
	163 [label=< 0<br/>00>];
	162 -> 163;
	164 [label=< BLOCKING_STATEMENT>];
	162 -> 164;
	165 [label=< muxout>];
	164 -> 165;
	166 [label=< muxin_a>];
	164 -> 166;
	167 [label=< CASE_ITEM>];
	161 -> 167;
	168 [label=< 1<br/>01>];
	167 -> 168;
	169 [label=< BLOCK>];
	167 -> 169;
	170 [label=< BLOCKING_STATEMENT>];
	169 -> 170;
	171 [label=< muxout>];
	170 -> 171;
	172 [label=< muxin_b>];
	170 -> 172;
	173 [label=< CASE_ITEM>];
	161 -> 173;
	174 [label=< 2<br/>10>];
	173 -> 174;
	175 [label=< BLOCK>];
	173 -> 175;
	176 [label=< BLOCKING_STATEMENT>];
	175 -> 176;
	177 [label=< muxout>];
	176 -> 177;
	178 [label=< muxin_c>];
	176 -> 178;
	179 [label=< CASE_ITEM>];
	161 -> 179;
	180 [label=< 3<br/>11>];
	179 -> 180;
	181 [label=< BLOCK>];
	179 -> 181;
	182 [label=< BLOCKING_STATEMENT>];
	181 -> 182;
	183 [label=< muxout>];
	182 -> 183;
	184 [label=< ADD>];
	182 -> 184;
	185 [label=< muxin_d>];
	184 -> 185;
	186 [label=< 00000008<br/>00000000000000000000000000001000>];
	184 -> 186;
}
