library ieee;
use ieee.std_logic_1164.all;

entity Mux2N is
		generic (N: positive := 5);
	port (sel    : in  std_logic;
			input0 : in  std_logic_vector (N-1 downto 0);
			input1 : in  std_logic_vector (N-1 downto 0);
			muxout : out std_logic_vector (N-1 downto 0);