# Generated by Yosys 0.9 (git sha1 1979e0b)

.model demo
.inputs CLK
.outputs RST SCL DC MOSI CS
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_ I1=$abc$24351$auto$ice40_ffinit.cc:141:execute$24289 I2=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_ I3=$abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_ O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24288
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$24351$new_n355_ I3=$false O=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_ I3=$false O=$abc$24351$new_n355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$24351$auto$rtlil.cc:1835:ReduceAnd$7906_new_ I1=$abc$24351$auto$alumacc.cc:491:replace_alu$7904[15] I2=$false I3=$false O=$abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$9499[0]_new_ I1=$abc$24351$new_n360_ I2=$abc$24351$new_n361_ I3=$abc$24351$new_n362_ O=$abc$24351$auto$rtlil.cc:1835:ReduceAnd$7906_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=delay[13] I1=delay[15] I2=delay[14] I3=delay[12] O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$9499[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=delay[7] I1=delay[4] I2=delay[10] I3=delay[11] O=$abc$24351$new_n360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=delay[2] I1=delay[9] I2=delay[3] I3=delay[8] O=$abc$24351$new_n361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=delay[1] I1=delay[5] I2=delay[6] I3=delay[0] O=$abc$24351$new_n362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$abc$24351$new_n364_ I3=$false O=$abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=state[4] I3=state[5] O=$abc$24351$new_n364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pixel_data[5] I1=pixel_data[6] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24317 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24329 O=$abc$24351$new_n373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=pixel_data[13] I1=pixel_data[14] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24329 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24317 O=$abc$24351$new_n374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24293 I1=$abc$24351$procmux$6889_Y[13]_new_ I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_ I2=$false I3=$false O=$abc$24351$procmux$6889_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=cmd_bram_inst.data_out[0] I2=cmd_bram_inst.data_out[3] I3=cmd_bram_inst.data_out[2] O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[4] I1=cmd_bram_inst.data_out[6] I2=cmd_bram_inst.data_out[7] I3=cmd_bram_inst.data_out[5] O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$24351$new_n393_ I3=$false O=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[3] I1=state[2] I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_ I3=$false O=$abc$24351$new_n393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24301 I1=$abc$24351$procmux$7676.B_AND_S[38]_new_ I2=$abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_ I3=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_ O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24300
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_ I1=$0\scl[0:0] I2=$false I3=$false O=$abc$24351$procmux$7676.B_AND_S[38]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$new_n393_ I1=state[1] I2=state[0] I3=$false O=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$24351$new_n398_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_ I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[2] I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_ I2=state[3] I3=$false O=$abc$24351$new_n398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_ I1=$abc$24351$sub$demo.v:817$6863_Y[2] I2=$false I3=$false O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24336
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24333 I1=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I3=$false O=$abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_ I1=$abc$24351$sub$demo.v:817$6863_Y[0] I2=$false I3=$false O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24340
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$24351$new_n398_ I1=state[0] I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$logic_and$demo.v:693$6826_Y_new_ I1=$abc$24351$logic_and$demo.v:697$6830_Y_new_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_ I3=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_ O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111111111111
.gate SB_LUT4 I0=gba_bw_intro_b4ram_inst.valid_out I1=b4_rd_en I2=$false I3=$false O=$abc$24351$logic_and$demo.v:697$6830_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=gba_bw_intro_b3ram_inst.valid_out I1=b3_rd_en I2=$false I3=$false O=$abc$24351$logic_and$demo.v:693$6826_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=gba_bw_intro_b1ram_inst.valid_out I1=b1_rd_en I2=$false I3=$false O=$abc$24351$logic_and$demo.v:685$6818_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n364_ I1=state[2] I2=state[3] I3=$false O=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$24351$new_n398_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_ I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24293 I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$24351$new_n417_ I1=b2_fin I2=b1_fin I3=$abc$24351$procmux$6889_Y[13]_new_ O=$abc$24351$new_n416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=state[1] I1=$abc$24351$auto$ice40_ffinit.cc:141:execute$24293 I2=$abc$24351$new_n398_ I3=state[0] O=$abc$24351$new_n417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_ I1=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$24351$logic_and$demo.v:693$6826_Y_new_ I1=$abc$24351$new_n423_ I2=$false I3=$false O=$abc$24351$new_n422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$logic_and$demo.v:689$6822_Y_new_ I1=$abc$24351$logic_and$demo.v:685$6818_Y_new_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_ I3=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_ O=$abc$24351$new_n423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111111111111
.gate SB_LUT4 I0=gba_bw_intro_b2ram_inst.valid_out I1=b2_rd_en I2=$false I3=$false O=$abc$24351$logic_and$demo.v:689$6822_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$procmux$6889_Y[13]_new_ I1=$abc$24351$new_n426_ I2=$false I3=$false O=$abc$24351$new_n425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=b1_rd_en I1=b1_fin I2=$abc$24351$logic_and$demo.v:731$6842_Y_new_ I3=$false O=$abc$24351$new_n426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=b2_fin I1=b2_rd_en I2=$false I3=$false O=$abc$24351$logic_and$demo.v:731$6842_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=b3_fin I1=b3_rd_en I2=$false I3=$false O=$abc$24351$logic_and$demo.v:737$6845_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n431_ I1=b3_fin I2=$false I3=$false O=$abc$24351$new_n430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=b4_fin I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_ I2=$abc$24351$procmux$6889_Y[13]_new_ I3=$false O=$abc$24351$new_n431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=b1_fin I1=b2_fin I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$new_n431_ I1=b3_rd_en I2=$abc$24351$new_n437_ I3=$abc$24351$new_n417_ O=$abc$24351$new_n436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=b3_fin I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_ I2=$abc$24351$procmux$6889_Y[13]_new_ I3=$false O=$abc$24351$new_n437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 I1=$abc$24351$new_n393_ I2=$abc$24351$new_n440_ I3=$false O=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9917_new_inv_ I1=$abc$24351$new_n398_ I2=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I3=$false O=$abc$24351$new_n440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$24351$new_n355_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_ I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9917_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$24351$new_n355_ I3=$abc$24351$procmux$7676.B_AND_S[3]_new_ O=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[2]_new_inv_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10015[0]_new_inv_ I2=state[2] I3=state[3] O=$abc$24351$procmux$7676.B_AND_S[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[4]_new_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[3]_new_inv_ I2=$abc$24351$new_n477_ I3=$false O=$0\state[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$24351$new_n468_ I1=$abc$24351$new_n457_ I2=$abc$24351$new_n752_ I3=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[6] I1=cmd_bram_inst.data_out[7] I2=cmd_bram_inst.data_out[0] I3=cmd_bram_inst.data_out[1] O=$abc$24351$new_n450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[2] I1=cmd_bram_inst.data_out[3] I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=cmd_bram_inst.data_out[0] I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cmd_bram_inst.data_out[4] I1=cmd_bram_inst.data_out[5] I2=cmd_bram_inst.data_out[7] I3=cmd_bram_inst.data_out[6] O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[6] I1=cmd_bram_inst.data_out[4] I2=cmd_bram_inst.data_out[7] I3=cmd_bram_inst.data_out[5] O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8807[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=cmd_bram_inst.data_out[3] I2=cmd_bram_inst.data_out[0] I3=cmd_bram_inst.data_out[2] O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8687[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$24351$auto$opt_reduce.cc:132:opt_mux$7837_new_ I1=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8776_new_inv_ I2=$abc$24351$new_n458_ I3=$abc$24351$new_n461_ O=$abc$24351$new_n457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_ I1=$abc$24351$new_n459_ I2=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8824_new_inv_ I3=$false O=$abc$24351$new_n458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8687[0]_new_inv_ I3=$false O=$abc$24351$new_n459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8807[1]_new_inv_ I2=cmd_bram_inst.data_out[1] I3=cmd_bram_inst.data_out[0] O=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8824_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[2] I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_ I3=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_ O=$abc$24351$new_n461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8164[1]_new_inv_ I3=$false O=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[6] I1=cmd_bram_inst.data_out[7] I2=cmd_bram_inst.data_out[5] I3=cmd_bram_inst.data_out[4] O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8164[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[2] I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_ I2=cmd_bram_inst.data_out[1] I3=cmd_bram_inst.data_out[3] O=$abc$24351$auto$opt_reduce.cc:132:opt_mux$7837_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=cmd_bram_inst.data_out[0] I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_ I3=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_ O=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8776_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=state[3] I1=cmd_bram_inst.valid_out I2=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$24351$new_n364_ I1=state[2] I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$procmux$6889_Y[13]_new_ I1=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8656_new_inv_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10237[1]_new_ I3=$abc$24351$procmux$6889_Y[4]_new_ O=$abc$24351$new_n468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cmd_bram_inst.data_out[3] I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8663[1]_new_inv_ I2=cmd_bram_inst.data_out[2] I3=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_ O=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8656_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=cmd_bram_inst.data_out[0] I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_ I3=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8807[1]_new_inv_ O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10237[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8615[1]_new_inv_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10225[1]_new_inv_ I3=$false O=$abc$24351$procmux$6889_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[4] I1=cmd_bram_inst.data_out[6] I2=cmd_bram_inst.data_out[7] I3=cmd_bram_inst.data_out[5] O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8615[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_ I1=$abc$24351$procmux$7730_Y[3]_new_inv_ I2=$abc$24351$procmux$7676.B_AND_S[38]_new_ I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$24351$auto$wreduce.cc:455:run$7860[3]_new_inv_ I1=$abc$24351$auto$wreduce.cc:455:run$7862[3]_new_inv_ I2=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_ I3=$false O=$abc$24351$procmux$7730_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24317 I1=$0\pixel_bit_counter[3:0][1] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24325 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24329 O=$abc$24351$auto$wreduce.cc:455:run$7862[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24305 I1=$0\bit_counter[2:0][1] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24313 I3=$false O=$abc$24351$auto$wreduce.cc:455:run$7860[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_ I1=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_ I2=$abc$24351$procmux$7676.B_AND_S[61]_new_ I3=$abc$24351$new_n485_ O=$abc$24351$new_n477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_ I1=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_ I2=$false I3=$false O=$abc$24351$procmux$7676.B_AND_S[61]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n355_ I1=state[1] I2=state[0] I3=$false O=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$9868[3]_new_ I1=$abc$24351$new_n481_ I2=$abc$24351$auto$alumacc.cc:491:replace_alu$7891[15] I3=$false O=$abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$9499[0]_new_ I1=$abc$24351$new_n482_ I2=$abc$24351$new_n483_ I3=$false O=$abc$24351$new_n481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=delay[10] I1=delay[7] I2=delay[11] I3=delay[4] O=$abc$24351$new_n482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=delay[9] I1=delay[6] I2=delay[8] I3=delay[5] O=$abc$24351$new_n483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=delay[0] I1=delay[2] I2=delay[3] I3=delay[1] O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$9868[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_ I1=$abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_ I2=$abc$24351$procmux$7676.B_AND_S[3]_new_ I3=$abc$24351$new_n486_ O=$abc$24351$new_n485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$0\scl[0:0] I1=state[2] I2=$abc$24351$new_n364_ I3=$false O=$abc$24351$new_n486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$24351$new_n398_ I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11069[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_ I1=$abc$24351$procmux$7676.B_AND_S[3]_new_ I2=$abc$24351$procmux$7730_Y[1]_new_inv_ I3=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_ O=$abc$24351$new_n492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$24351$auto$wreduce.cc:455:run$7860[1]_new_inv_ I1=$abc$24351$auto$wreduce.cc:455:run$7862[1]_new_inv_ I2=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_ I3=$false O=$abc$24351$procmux$7730_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24317 I1=$0\pixel_bit_counter[3:0][1] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24325 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24329 O=$abc$24351$auto$wreduce.cc:455:run$7862[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24305 I1=$0\bit_counter[2:0][1] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24313 I3=$false O=$abc$24351$auto$wreduce.cc:455:run$7860[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$9979[3]_new_ I1=$abc$24351$new_n481_ I2=$abc$24351$auto$alumacc.cc:491:replace_alu$7875[15] I3=$false O=$abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=delay[3] I3=delay[2] O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$9979[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_ I2=$false I3=$false O=$abc$24351$procmux$7676.B_AND_S[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n500_ I1=$abc$24351$new_n502_ I2=$abc$24351$new_n503_ I3=$false O=$abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=params_left[0] I1=params_left[1] I2=$abc$24351$new_n501_ I3=$false O=$abc$24351$new_n500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=params_left[2] I1=params_left[3] I2=params_left[4] I3=params_left[5] O=$abc$24351$new_n501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[10] I1=params_left[11] I2=params_left[12] I3=params_left[13] O=$abc$24351$new_n502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[6] I1=params_left[7] I2=params_left[8] I3=params_left[9] O=$abc$24351$new_n503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12291[0]_new_inv_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_ I2=$abc$24351$new_n423_ I3=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10206[1]_new_inv_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_ I2=param_bram_inst.valid_out I3=$false O=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12291[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$24351$procmux$7676.B_AND_S[2]_new_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11086[5]_new_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[3]_new_inv_ I3=$abc$24351$new_n507_ O=$0\state[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[4]_new_ I1=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I2=$abc$24351$auto$ice40_ffinit.cc:140:execute$24292 I3=$abc$24351$new_n509_ O=$abc$24351$new_n507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_ I1=state[1] I2=$false I3=$false O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24292
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_ I1=$abc$24351$auto$ice40_ffinit.cc:141:execute$24293 I2=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_ I3=$abc$24351$new_n510_ O=$abc$24351$new_n509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$0\scl[0:0] I1=state[1] I2=$abc$24351$new_n398_ I3=$false O=$abc$24351$new_n510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[1] I1=$abc$24351$new_n393_ I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$auto$rtlil.cc:1863:Or$7881_new_inv_ I1=$abc$24351$procmux$7676.B_AND_S[3]_new_ I2=$false I3=$false O=$abc$24351$procmux$7676.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_ I1=$abc$24351$auto$rtlil.cc:1836:ReduceOr$7901_new_inv_ I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11086[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$procmux$7694_Y[3]_new_inv_ I1=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I2=$abc$24351$new_n515_ I3=$false O=$0\state[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_ I1=$abc$24351$procmux$7730_Y[3]_new_inv_ I2=$abc$24351$new_n516_ I3=$false O=$abc$24351$new_n515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11069[2]_new_ I1=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_ I2=$0\scl[0:0] I3=$abc$24351$new_n517_ O=$abc$24351$new_n516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$24351$new_n398_ I3=$abc$24351$procmux$7676.B_AND_S[3]_new_ O=$abc$24351$new_n517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[0] I2=$false I3=$false O=$0\delay[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$auto$rtlil.cc:1836:ReduceOr$7914_new_inv_ I1=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9958_new_inv_ I2=$abc$24351$procmux$7676.B_AND_S[61]_new_ I3=$abc$24351$procmux$7676.B_AND_S[2]_new_ O=$abc$24351$new_n524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=delay[1] I2=delay[0] I3=$false O=$0\delay[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[2] I2=$false I3=$false O=$0\delay[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[3] I2=$false I3=$false O=$0\delay[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[4] I2=$false I3=$false O=$0\delay[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[5] I2=$false I3=$false O=$0\delay[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[6] I2=$false I3=$false O=$0\delay[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[7] I2=$false I3=$false O=$0\delay[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[8] I2=$false I3=$false O=$0\delay[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[9] I2=$false I3=$false O=$0\delay[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[10] I2=$false I3=$false O=$0\delay[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[11] I2=$false I3=$false O=$0\delay[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[12] I2=$false I3=$false O=$0\delay[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[13] I2=$false I3=$false O=$0\delay[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[14] I2=$false I3=$false O=$0\delay[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n524_ I1=$abc$24351$add$demo.v:342$6783_Y[15] I2=$false I3=$false O=$0\delay[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$24351$new_n355_ I3=$false O=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=state[0] I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[4]_new_ I2=$abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_ I3=$abc$24351$auto$ice40_ffinit.cc:140:execute$24292 O=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12069
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_ I1=$abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_ I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12075
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_ I1=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9887_new_inv_ I2=$abc$24351$auto$simplemap.cc:168:logic_reduce$9905_new_inv_ I3=$false O=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12081
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=data[0] I2=$abc$24351$new_n547_ I3=$false O=$0\data[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I1=$abc$24351$procmux$7694_Y[3]_new_inv_ I2=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_ I3=$false O=$abc$24351$new_n545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cmd_bram_inst.valid_out I1=state[3] I2=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 I3=$false O=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_ I1=param_bram_inst.data_out[0] I2=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I3=cmd_bram_inst.data_out[0] O=$abc$24351$new_n547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=data[1] I2=$abc$24351$new_n549_ I3=$false O=$0\data[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_ I1=param_bram_inst.data_out[1] I2=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I3=cmd_bram_inst.data_out[1] O=$abc$24351$new_n549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=data[2] I2=$abc$24351$new_n551_ I3=$false O=$0\data[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_ I1=param_bram_inst.data_out[2] I2=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I3=cmd_bram_inst.data_out[2] O=$abc$24351$new_n551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=data[3] I2=$abc$24351$new_n553_ I3=$false O=$0\data[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_ I1=param_bram_inst.data_out[3] I2=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I3=cmd_bram_inst.data_out[3] O=$abc$24351$new_n553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=data[4] I2=$abc$24351$new_n555_ I3=$false O=$0\data[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_ I1=param_bram_inst.data_out[4] I2=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I3=cmd_bram_inst.data_out[4] O=$abc$24351$new_n555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=data[5] I2=$abc$24351$new_n557_ I3=$false O=$0\data[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_ I1=param_bram_inst.data_out[5] I2=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I3=cmd_bram_inst.data_out[5] O=$abc$24351$new_n557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=data[6] I2=$abc$24351$new_n559_ I3=$false O=$0\data[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_ I1=param_bram_inst.data_out[6] I2=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I3=cmd_bram_inst.data_out[6] O=$abc$24351$new_n559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=data[7] I2=$abc$24351$new_n561_ I3=$false O=$0\data[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_ I1=param_bram_inst.data_out[7] I2=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I3=cmd_bram_inst.data_out[7] O=$abc$24351$new_n561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_ I1=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14394
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I1=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9602_new_inv_ I2=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_ I3=$abc$24351$new_n564_ O=$0\cb_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$22192[1]_new_ I1=$abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11086[5]_new_ I3=cb_rd_en O=$abc$24351$new_n564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=params_left[13] I2=$abc$24351$new_n566_ I3=$false O=$0\params_left[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$procmux$6889_Y[13]_new_ I1=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I2=$abc$24351$procmux$7676.B_AND_S[7]_new_ I3=$abc$24351$sub$demo.v:718$6836_Y[13] O=$abc$24351$new_n566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=params_left[12] I2=$abc$24351$new_n568_ I3=$false O=$0\params_left[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$procmux$6889_Y[13]_new_ I1=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I2=$abc$24351$procmux$7676.B_AND_S[7]_new_ I3=$abc$24351$sub$demo.v:718$6836_Y[12] O=$abc$24351$new_n568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$procmux$7676.B_AND_S[7]_new_ I1=$abc$24351$sub$demo.v:718$6836_Y[11] I2=$abc$24351$new_n545_ I3=params_left[11] O=$0\params_left[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$24351$procmux$7676.B_AND_S[7]_new_ I1=$abc$24351$sub$demo.v:718$6836_Y[10] I2=$abc$24351$new_n545_ I3=params_left[10] O=$0\params_left[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=params_left[9] I2=$abc$24351$new_n572_ I3=$false O=$0\params_left[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$procmux$6889_Y[13]_new_ I1=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I2=$abc$24351$procmux$7676.B_AND_S[7]_new_ I3=$abc$24351$sub$demo.v:718$6836_Y[9] O=$abc$24351$new_n572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$procmux$7676.B_AND_S[7]_new_ I1=$abc$24351$sub$demo.v:718$6836_Y[8] I2=$abc$24351$new_n545_ I3=params_left[8] O=$0\params_left[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$24351$procmux$7676.B_AND_S[7]_new_ I1=$abc$24351$sub$demo.v:718$6836_Y[7] I2=$abc$24351$new_n545_ I3=params_left[7] O=$0\params_left[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$24351$procmux$7676.B_AND_S[7]_new_ I1=$abc$24351$sub$demo.v:718$6836_Y[6] I2=$abc$24351$new_n545_ I3=params_left[6] O=$0\params_left[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$24351$procmux$7676.B_AND_S[7]_new_ I1=$abc$24351$sub$demo.v:718$6836_Y[5] I2=$abc$24351$new_n545_ I3=params_left[5] O=$0\params_left[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$24351$new_n545_ I1=params_left[4] I2=$abc$24351$new_n578_ I3=$false O=$0\params_left[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$procmux$6889_Y[4]_new_ I1=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I2=$abc$24351$procmux$7676.B_AND_S[7]_new_ I3=$abc$24351$sub$demo.v:718$6836_Y[4] O=$abc$24351$new_n578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$24351$procmux$7676.B_AND_S[7]_new_ I1=$abc$24351$sub$demo.v:718$6836_Y[3] I2=$abc$24351$new_n545_ I3=params_left[3] O=$0\params_left[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=params_left[2] I1=$abc$24351$new_n545_ I2=$abc$24351$new_n582_ I3=$abc$24351$new_n581_ O=$0\params_left[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$24351$procmux$7676.B_AND_S[7]_new_ I1=$abc$24351$sub$demo.v:718$6836_Y[2] I2=$false I3=$false O=$abc$24351$new_n581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$opt_reduce.cc:132:opt_mux$7837_new_ I1=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8824_new_inv_ I2=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I3=$false O=$abc$24351$new_n582_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$24351$procmux$6884_Y[1]_new_inv_ I1=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I2=$abc$24351$procmux$6886.B_AND_S[15]_new_inv_ I3=$false O=$0\params_left[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_ I1=params_left[0] I2=$abc$24351$procmux$7694_Y[3]_new_inv_ I3=params_left[1] O=$abc$24351$procmux$6884_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000011101111
.gate SB_LUT4 I0=params_left[1] I1=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14400_new_inv_ I2=$abc$24351$new_n586_ I3=$false O=$abc$24351$procmux$6886.B_AND_S[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_ I1=$abc$24351$new_n458_ I2=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I3=$false O=$abc$24351$new_n586_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10237[1]_new_ I1=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8776_new_inv_ I2=$false I3=$false O=$abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=params_left[0] I1=$abc$24351$new_n545_ I2=$abc$24351$new_n590_ I3=$abc$24351$new_n589_ O=$0\params_left[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8656_new_inv_ I1=$abc$24351$auto$opt_reduce.cc:132:opt_mux$7845_new_inv_ I2=$abc$24351$new_n752_ I3=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 O=$abc$24351$new_n589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$24351$procmux$7676.B_AND_S[7]_new_ I1=$abc$24351$sub$demo.v:718$6836_Y[0] I2=$false I3=$false O=$abc$24351$new_n590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$9117_new_inv_ I1=$abc$24351$new_n592_ I2=pb_rd_en I3=$abc$24351$new_n417_ O=$0\pb_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:168:logic_reduce$8221_new_inv_ I1=$abc$24351$procmux$7694_Y[3]_new_inv_ I2=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I3=$false O=$abc$24351$new_n592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$24351$new_n417_ I1=b1_fin I2=$abc$24351$procmux$6889_Y[13]_new_ I3=$abc$24351$new_n594_ O=$0\b1_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$24351$new_n595_ I1=$abc$24351$new_n597_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_ I3=b1_rd_en O=$abc$24351$new_n594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$21724[0]_new_inv_ I1=$abc$24351$procmux$6889_Y[13]_new_ I2=$abc$24351$new_n417_ I3=$false O=$abc$24351$new_n595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_ I1=b3_fin I2=b4_fin I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$21724[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$24351$new_n598_ I1=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I2=$false I3=$false O=$abc$24351$new_n597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$logic_and$demo.v:689$6822_Y_new_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_ I2=$abc$24351$procmux$6889_Y[13]_new_ I3=gba_bw_intro_b1ram_inst.valid_out O=$abc$24351$new_n598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150 I1=$abc$24351$auto$ice40_ffinit.cc:141:execute$24305 I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12181
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_ I1=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_ I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$15547[3]_new_inv_ I1=$abc$24351$procmux$7694_Y[3]_new_inv_ I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$procmux$6889_Y[13]_new_ I1=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I2=$false I3=$false O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$15547[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965 I1=$abc$24351$auto$ice40_ffinit.cc:141:execute$24317 I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13996
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_ I1=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_ I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 I1=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14273
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 I1=cb_rd_addr[0] I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14446
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636 I1=pb_rd_addr[0] I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14795
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$alumacc.cc:491:replace_alu$7886[6] I1=$abc$24351$procmux$7676.B_AND_S[7]_new_ I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n611_ I1=$abc$24351$new_n618_ I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15875
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$eq$demo.v:771$6852_Y I1=b1_fin I2=$false I3=$false O=$abc$24351$new_n611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$24351$logic_and$demo.v:685$6818_Y_new_ I1=$abc$24351$new_n614_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_ I3=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$15547[3]_new_inv_ O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$24351$logic_and$demo.v:689$6822_Y_new_ I1=$abc$24351$auto$simplemap.cc:168:logic_reduce$8234_new_inv_ I2=$false I3=$false O=$abc$24351$new_n614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$new_n616_ I1=$abc$24351$new_n617_ I2=b1_rd_addr[0] I3=b1_rd_addr[1] O=$abc$24351$eq$demo.v:771$6852_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=b1_rd_addr[6] I1=b1_rd_addr[7] I2=b1_rd_addr[8] I3=$false O=$abc$24351$new_n616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=b1_rd_addr[2] I1=b1_rd_addr[3] I2=b1_rd_addr[4] I3=b1_rd_addr[5] O=$abc$24351$new_n617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474 I1=b1_rd_addr[0] I2=$false I3=$false O=$abc$24351$new_n618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$new_n611_ I1=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474 I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633 I1=$abc$24351$new_n624_ I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=b1_fin I1=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474 I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=b2_fin I1=$abc$24351$eq$demo.v:782$6855_Y I2=$false I3=$false O=$abc$24351$new_n624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$24351$new_n626_ I1=$abc$24351$new_n627_ I2=b2_rd_addr[0] I3=b2_rd_addr[1] O=$abc$24351$eq$demo.v:782$6855_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=b2_rd_addr[6] I1=b2_rd_addr[7] I2=b2_rd_addr[8] I3=$false O=$abc$24351$new_n626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=b2_rd_addr[2] I1=b2_rd_addr[3] I2=b2_rd_addr[4] I3=b2_rd_addr[5] O=$abc$24351$new_n627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$24351$new_n624_ I1=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633 I2=b2_rd_addr[0] I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17685
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$24351$new_n634_ I1=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_ I2=b3_rd_addr[0] I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19780
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474 I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_ I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=b2_fin I1=b1_fin I2=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474 I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$24351$eq$demo.v:793$6858_Y I1=b3_fin I2=$false I3=$false O=$abc$24351$new_n634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$24351$new_n636_ I1=$abc$24351$new_n637_ I2=b3_rd_addr[0] I3=b3_rd_addr[1] O=$abc$24351$eq$demo.v:793$6858_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=b3_rd_addr[6] I1=b3_rd_addr[7] I2=b3_rd_addr[8] I3=$false O=$abc$24351$new_n636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=b3_rd_addr[2] I1=b3_rd_addr[3] I2=b3_rd_addr[4] I3=b3_rd_addr[5] O=$abc$24351$new_n637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$24351$new_n634_ I1=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_ I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$new_n641_ I1=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_ I2=b4_rd_addr[0] I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$22178
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=b3_fin I1=$abc$24351$new_n642_ I2=$false I3=$false O=$abc$24351$new_n641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=b4_fin I1=$abc$24351$eq$demo.v:804$6861_Y I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$17298[0]_new_inv_ I3=$false O=$abc$24351$new_n642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$24351$new_n644_ I1=b4_rd_addr[0] I2=b4_rd_addr[1] I3=$false O=$abc$24351$eq$demo.v:804$6861_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=b4_rd_addr[2] I1=b4_rd_addr[3] I2=b4_rd_addr[4] I3=b4_rd_addr[5] O=$abc$24351$new_n644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822_new_ I1=$abc$24351$new_n641_ I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$21853
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822 I1=b3_fin I2=$false I3=$false O=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$24042
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$24351$new_n653_ I1=$abc$24351$new_n652_ I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24333 O=$abc$24351$new_n651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=gba_bw_intro_b3ram_inst.data_out[1] I1=gba_bw_intro_b3ram_inst.data_out[0] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I3=$false O=$abc$24351$new_n652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=gba_bw_intro_b3ram_inst.data_out[5] I1=gba_bw_intro_b3ram_inst.data_out[4] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I3=$false O=$abc$24351$new_n653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$24351$new_n656_ I1=$abc$24351$new_n655_ I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24333 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 O=$abc$24351$new_n654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=gba_bw_intro_b3ram_inst.data_out[3] I1=gba_bw_intro_b3ram_inst.data_out[2] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I3=$false O=$abc$24351$new_n655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=gba_bw_intro_b3ram_inst.data_out[7] I1=gba_bw_intro_b3ram_inst.data_out[6] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I3=$false O=$abc$24351$new_n656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$24351$new_n660_ I1=$abc$24351$new_n659_ I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24333 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 O=$abc$24351$new_n658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=gba_bw_intro_b4ram_inst.data_out[3] I1=gba_bw_intro_b4ram_inst.data_out[2] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I3=$false O=$abc$24351$new_n659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=gba_bw_intro_b4ram_inst.data_out[7] I1=gba_bw_intro_b4ram_inst.data_out[6] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I3=$false O=$abc$24351$new_n660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$24351$new_n663_ I1=$abc$24351$new_n662_ I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24333 O=$abc$24351$new_n661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=gba_bw_intro_b4ram_inst.data_out[1] I1=gba_bw_intro_b4ram_inst.data_out[0] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I3=$false O=$abc$24351$new_n662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=gba_bw_intro_b4ram_inst.data_out[5] I1=gba_bw_intro_b4ram_inst.data_out[4] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I3=$false O=$abc$24351$new_n663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=gba_bw_intro_b2ram_inst.data_out[7] I1=gba_bw_intro_b2ram_inst.data_out[6] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 O=$abc$24351$new_n667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=gba_bw_intro_b2ram_inst.data_out[3] I1=gba_bw_intro_b2ram_inst.data_out[2] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 O=$abc$24351$new_n668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=gba_bw_intro_b2ram_inst.data_out[5] I1=gba_bw_intro_b2ram_inst.data_out[4] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 O=$abc$24351$new_n670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=gba_bw_intro_b2ram_inst.data_out[1] I1=gba_bw_intro_b2ram_inst.data_out[0] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 O=$abc$24351$new_n671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$24351$new_n426_ I1=$abc$24351$new_n681_ I2=$0\pixel_data[15:0][15] I3=$false O=$0\pixel_data[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=b4_rd_en I1=b4_fin I2=$abc$24351$logic_and$demo.v:737$6845_Y_new_ I3=$false O=$abc$24351$new_n681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$0\bit_counter[2:0][0] I1=$false I2=$false I3=$false O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24304
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][2] I1=$false I2=$false I3=$false O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24312
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][0] I1=$false I2=$false I3=$false O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24316
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][2] I1=$false I2=$false I3=$false O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24324
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][3] I1=$false I2=$false I3=$false O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24328
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24333 I1=$false I2=$false I3=$false O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24332
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\scl[0:0] I1=$false I2=$false I3=$false O=scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24289 I1=$false I2=$false I3=$false O=RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24293 I1=$false I2=$false I3=$false O=DC
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24297 I1=$false I2=$false I3=$false O=MOSI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24301 I1=$false I2=$false I3=$false O=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24305 I1=$false I2=$false I3=$false O=bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$false I2=$false I3=$false O=bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24313 I1=$false I2=$false I3=$false O=bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24317 I1=$false I2=$false I3=$false O=pixel_bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][1] I1=$false I2=$false I3=$false O=pixel_bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24325 I1=$false I2=$false I3=$false O=pixel_bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24329 I1=$false I2=$false I3=$false O=pixel_bit_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 I1=$false I2=$false I3=$false O=bw_pxls_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 I1=$false I2=$false I3=$false O=bw_pxls_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[7] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[6] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[5] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[4] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[1] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[2] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[0] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[15] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[13] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[11] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[10] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[9] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[3] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cb_rd_addr[1] I1=$false I2=$false I3=$false O=$0\cb_rd_addr[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pb_rd_addr[1] I1=$false I2=$false I3=$false O=$0\pb_rd_addr[6:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=b1_rd_addr[1] I1=$false I2=$false I3=$false O=$0\b1_rd_addr[8:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=b2_rd_addr[1] I1=$false I2=$false I3=$false O=$0\b2_rd_addr[8:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=b3_rd_addr[1] I1=$false I2=$false I3=$false O=$0\b3_rd_addr[8:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=b4_rd_addr[1] I1=$false I2=$false I3=$false O=$0\b4_rd_addr[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[8] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[12] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[14] I1=$false I2=$false I3=$false O=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$24351$auto$ice40_ffinit.cc:141:execute$24333 I1=$false I2=$false I3=$false O=bw_pxls_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=data[4] I1=data[0] I2=$0\bit_counter[2:0][1] I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24313 O=$abc$24351$new_n732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=data[6] I1=data[2] I2=$0\bit_counter[2:0][1] I3=$abc$24351$new_n732_ O=$abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=data[5] I1=data[1] I2=$0\bit_counter[2:0][1] I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24313 O=$abc$24351$new_n734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=data[7] I1=data[3] I2=$0\bit_counter[2:0][1] I3=$abc$24351$new_n734_ O=$abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=b4_fin I1=b3_fin I2=b1_fin I3=$false O=$abc$24351$new_n738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$24351$logic_and$demo.v:685$6818_Y_new_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_ I2=gba_bw_intro_b2ram_inst.valid_out I3=$false O=$abc$24351$new_n739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$24351$procmux$6889_Y[13]_new_ I1=$abc$24351$new_n739_ I2=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I3=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_ O=$abc$24351$new_n740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$24351$procmux$6889_Y[13]_new_ I1=$abc$24351$new_n738_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_ I3=$abc$24351$new_n740_ O=$abc$24351$new_n741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=b2_rd_en I1=$abc$24351$new_n741_ I2=$abc$24351$new_n416_ I3=$false O=$0\b2_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$24351$procmux$6889_Y[13]_new_ I1=gba_bw_intro_b4ram_inst.valid_out I2=$abc$24351$logic_and$demo.v:737$6845_Y_new_ I3=$abc$24351$new_n425_ O=$abc$24351$new_n743_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$24351$new_n743_ I1=$abc$24351$new_n422_ I2=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I3=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10945[1]_new_ O=$abc$24351$new_n744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$24351$new_n417_ I1=$abc$24351$new_n430_ I2=$abc$24351$new_n744_ I3=b4_rd_en O=$0\b4_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$24351$procmux$6889_Y[13]_new_ I1=gba_bw_intro_b3ram_inst.valid_out I2=$abc$24351$logic_and$demo.v:697$6830_Y_new_ I3=$abc$24351$new_n423_ O=$abc$24351$new_n746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$24351$new_n746_ I1=$abc$24351$new_n425_ I2=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12208[5]_new_inv_ I3=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_ O=$abc$24351$new_n747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=b3_rd_en I1=$abc$24351$new_n747_ I2=$abc$24351$new_n436_ I3=$false O=$0\b3_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$24351$new_n450_ I1=cmd_bram_inst.data_out[3] I2=cmd_bram_inst.data_out[2] I3=cmd_bram_inst.data_out[4] O=$abc$24351$new_n749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000011
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_ I1=$abc$24351$new_n749_ I2=cmd_bram_inst.data_out[4] I3=cmd_bram_inst.data_out[5] O=$abc$24351$new_n750_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001100111011
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8687[0]_new_inv_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$8052[0]_new_inv_ I2=cmd_bram_inst.data_out[4] I3=cmd_bram_inst.data_out[6] O=$abc$24351$new_n751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$24351$new_n751_ I1=cmd_bram_inst.data_out[7] I2=$abc$24351$new_n749_ I3=$abc$24351$new_n750_ O=$abc$24351$new_n752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111110000
.gate SB_LUT4 I0=$abc$24351$new_n393_ I1=state[1] I2=$abc$24351$new_n355_ I3=state[0] O=$abc$24351$new_n753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010100111111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:256:simplemap_eqne$8157_new_inv_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11052[1]_new_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$11069[2]_new_ I3=$abc$24351$new_n753_ O=$abc$24351$new_n754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$24351$procmux$7676.B_AND_S[61]_new_ I1=$abc$24351$procmux$7676.B_AND_S[7]_new_ I2=$abc$24351$new_n492_ I3=$abc$24351$new_n754_ O=$0\state[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=gba_bw_intro_b2ram_inst.valid_out I1=b2_rd_en I2=$abc$24351$logic_and$demo.v:685$6818_Y_new_ I3=$abc$24351$procmux$6889_Y[13]_new_ O=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$14163[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12291[0]_new_inv_ I1=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$14662[2]_new_inv_ I2=$abc$24351$auto$simplemap.cc:127:simplemap_reduce$14163[1]_new_inv_ I3=$false O=$abc$24351$procmux$7694_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=b1_fin I1=b1_rd_en I2=$false I3=$false O=$abc$24351$logic_and$demo.v:725$6839_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$24351$logic_and$demo.v:731$6842_Y_new_ I1=$abc$24351$procmux$7551_Y[15]_new_inv_ I2=$abc$24351$logic_and$demo.v:725$6839_Y_new_ I3=$abc$24351$new_n787_ O=$0\pixel_data[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100001011
.gate SB_LUT4 I0=$abc$24351$new_n661_ I1=$abc$24351$new_n658_ I2=b4_fin I3=b4_rd_en O=$abc$24351$procmux$7548_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$24351$new_n651_ I1=$abc$24351$new_n654_ I2=$abc$24351$procmux$7548_Y[15]_new_ I3=$abc$24351$logic_and$demo.v:737$6845_Y_new_ O=$abc$24351$procmux$7551_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=gba_bw_intro_b1ram_inst.data_out[1] I1=gba_bw_intro_b1ram_inst.data_out[0] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 O=$abc$24351$new_n764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=pixel_data[10] I1=pixel_data[2] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24317 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24329 O=$abc$24351$new_n767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=pixel_data[9] I1=pixel_data[1] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24317 I3=$abc$24351$new_n767_ O=$abc$24351$new_n768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$24351$new_n373_ I1=$abc$24351$new_n374_ I2=$abc$24351$new_n768_ I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24325 O=$abc$24351$new_n769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=pixel_data[8] I1=pixel_data[0] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24325 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24329 O=$abc$24351$new_n770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=pixel_data[12] I1=pixel_data[4] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24325 I3=$abc$24351$new_n770_ O=$abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][0]_new_ I1=$abc$24351$new_n769_ I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24317 I3=$0\pixel_bit_counter[3:0][1] O=$abc$24351$new_n772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110011001111
.gate SB_LUT4 I0=$abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][1]_new_inv_ I1=$abc$24351$techmap$shiftx$demo.v:493$6797.$4\buffer[7:0][0]_new_inv_ I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24305 I3=$false O=$abc$24351$shiftx$demo.v:493$6797.buffer[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=gba_bw_intro_b1ram_inst.data_out[3] I1=gba_bw_intro_b1ram_inst.data_out[2] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341 O=$abc$24351$new_n776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=gba_bw_intro_b1ram_inst.data_out[7] I1=gba_bw_intro_b1ram_inst.data_out[6] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 I3=$abc$24351$new_n776_ O=$abc$24351$new_n777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=gba_bw_intro_b1ram_inst.data_out[5] I1=gba_bw_intro_b1ram_inst.data_out[4] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337 I3=$abc$24351$new_n764_ O=$abc$24351$new_n778_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=pixel_data[11] I1=pixel_data[3] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24325 I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24329 O=$abc$24351$new_n781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=pixel_data[15] I1=pixel_data[7] I2=$abc$24351$auto$ice40_ffinit.cc:141:execute$24325 I3=$abc$24351$new_n781_ O=$abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][1] I1=$abc$24351$auto$ice40_ffinit.cc:141:execute$24317 I2=$abc$24351$techmap$shiftx$demo.v:474$6793.$4\buffer[15:0][3]_new_ I3=$abc$24351$new_n772_ O=$abc$24351$shiftx$demo.v:474$6793.buffer[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$24351$shiftx$demo.v:493$6797.buffer[0]_new_inv_ I1=$abc$24351$shiftx$demo.v:474$6793.buffer[0]_new_inv_ I2=$abc$24351$auto$simplemap.cc:250:simplemap_eqne$12137[0]_new_inv_ I3=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12144_new_ O=$abc$24351$auto$ice40_ffinit.cc:140:execute$24296
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$24351$new_n778_ I1=$abc$24351$new_n777_ I2=$abc$24351$logic_and$demo.v:725$6839_Y_new_ I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24333 O=$abc$24351$new_n785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010000011001111
.gate SB_LUT4 I0=$abc$24351$new_n670_ I1=$abc$24351$new_n671_ I2=$abc$24351$new_n668_ I3=$abc$24351$auto$ice40_ffinit.cc:141:execute$24333 O=$abc$24351$new_n786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$24351$new_n667_ I1=$abc$24351$new_n785_ I2=$abc$24351$new_n786_ I3=$abc$24351$logic_and$demo.v:725$6839_Y_new_ O=$abc$24351$new_n787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110001110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[10] CO=$auto$alumacc.cc:474:replace_alu$7873.C[11] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[11] CO=$auto$alumacc.cc:474:replace_alu$7873.C[12] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[12] CO=$auto$alumacc.cc:474:replace_alu$7873.C[13] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[13] CO=$auto$alumacc.cc:474:replace_alu$7873.C[14] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[14] CO=$auto$alumacc.cc:474:replace_alu$7873.C[15] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[15] CO=$abc$24351$auto$alumacc.cc:491:replace_alu$7875[15] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7873.C[2] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[2] CO=$auto$alumacc.cc:474:replace_alu$7873.C[3] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[3] CO=$auto$alumacc.cc:474:replace_alu$7873.C[4] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[4] CO=$auto$alumacc.cc:474:replace_alu$7873.C[5] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[5] CO=$auto$alumacc.cc:474:replace_alu$7873.C[6] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[6] CO=$auto$alumacc.cc:474:replace_alu$7873.C[7] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[7] CO=$auto$alumacc.cc:474:replace_alu$7873.C[8] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[8] CO=$auto$alumacc.cc:474:replace_alu$7873.C[9] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7873.C[9] CO=$auto$alumacc.cc:474:replace_alu$7873.C[10] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:830|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=pb_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$7884.C[2] I0=pb_rd_addr[1] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:714|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7884.C[2] CO=$auto$alumacc.cc:474:replace_alu$7884.C[3] I0=pb_rd_addr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:714|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7884.C[3] CO=$auto$alumacc.cc:474:replace_alu$7884.C[4] I0=pb_rd_addr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:714|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7884.C[4] CO=$auto$alumacc.cc:474:replace_alu$7884.C[5] I0=pb_rd_addr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:714|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7884.C[5] CO=$auto$alumacc.cc:474:replace_alu$7884.C[6] I0=pb_rd_addr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:714|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7884.C[6] CO=$abc$24351$auto$alumacc.cc:491:replace_alu$7886[6] I0=pb_rd_addr[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:714|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[10] CO=$auto$alumacc.cc:474:replace_alu$7889.C[11] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[11] CO=$auto$alumacc.cc:474:replace_alu$7889.C[12] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[12] CO=$auto$alumacc.cc:474:replace_alu$7889.C[13] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[13] CO=$auto$alumacc.cc:474:replace_alu$7889.C[14] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[14] CO=$auto$alumacc.cc:474:replace_alu$7889.C[15] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[15] CO=$abc$24351$auto$alumacc.cc:491:replace_alu$7891[15] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7889.C[2] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[2] CO=$auto$alumacc.cc:474:replace_alu$7889.C[3] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[3] CO=$auto$alumacc.cc:474:replace_alu$7889.C[4] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[4] CO=$auto$alumacc.cc:474:replace_alu$7889.C[5] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[5] CO=$auto$alumacc.cc:474:replace_alu$7889.C[6] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[6] CO=$auto$alumacc.cc:474:replace_alu$7889.C[7] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[7] CO=$auto$alumacc.cc:474:replace_alu$7889.C[8] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[8] CO=$auto$alumacc.cc:474:replace_alu$7889.C[9] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7889.C[9] CO=$auto$alumacc.cc:474:replace_alu$7889.C[10] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:363|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[10] CO=$auto$alumacc.cc:474:replace_alu$7902.C[11] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[11] CO=$auto$alumacc.cc:474:replace_alu$7902.C[12] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[12] CO=$auto$alumacc.cc:474:replace_alu$7902.C[13] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[13] CO=$auto$alumacc.cc:474:replace_alu$7902.C[14] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[14] CO=$auto$alumacc.cc:474:replace_alu$7902.C[15] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[15] CO=$abc$24351$auto$alumacc.cc:491:replace_alu$7904[15] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[1] CO=$auto$alumacc.cc:474:replace_alu$7902.C[3] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[3] CO=$auto$alumacc.cc:474:replace_alu$7902.C[4] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[4] CO=$auto$alumacc.cc:474:replace_alu$7902.C[5] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[5] CO=$auto$alumacc.cc:474:replace_alu$7902.C[6] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[6] CO=$auto$alumacc.cc:474:replace_alu$7902.C[7] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[7] CO=$auto$alumacc.cc:474:replace_alu$7902.C[8] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[8] CO=$auto$alumacc.cc:474:replace_alu$7902.C[9] I0=$true I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7902.C[9] CO=$auto$alumacc.cc:474:replace_alu$7902.C[10] I0=$false I1=$abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=delay[0] I3=$false O=$abc$24351$add$demo.v:342$6783_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[10] I3=$auto$alumacc.cc:474:replace_alu$7915.C[10] O=$abc$24351$add$demo.v:342$6783_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[10] CO=$auto$alumacc.cc:474:replace_alu$7915.C[11] I0=$false I1=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[11] I3=$auto$alumacc.cc:474:replace_alu$7915.C[11] O=$abc$24351$add$demo.v:342$6783_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[11] CO=$auto$alumacc.cc:474:replace_alu$7915.C[12] I0=$false I1=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[12] I3=$auto$alumacc.cc:474:replace_alu$7915.C[12] O=$abc$24351$add$demo.v:342$6783_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[12] CO=$auto$alumacc.cc:474:replace_alu$7915.C[13] I0=$false I1=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[13] I3=$auto$alumacc.cc:474:replace_alu$7915.C[13] O=$abc$24351$add$demo.v:342$6783_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[13] CO=$auto$alumacc.cc:474:replace_alu$7915.C[14] I0=$false I1=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[14] I3=$auto$alumacc.cc:474:replace_alu$7915.C[14] O=$abc$24351$add$demo.v:342$6783_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[14] CO=$auto$alumacc.cc:474:replace_alu$7915.C[15] I0=$false I1=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[15] I3=$auto$alumacc.cc:474:replace_alu$7915.C[15] O=$abc$24351$add$demo.v:342$6783_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=delay[0] CO=$auto$alumacc.cc:474:replace_alu$7915.C[2] I0=$false I1=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[2] I3=$auto$alumacc.cc:474:replace_alu$7915.C[2] O=$abc$24351$add$demo.v:342$6783_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[2] CO=$auto$alumacc.cc:474:replace_alu$7915.C[3] I0=$false I1=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[3] I3=$auto$alumacc.cc:474:replace_alu$7915.C[3] O=$abc$24351$add$demo.v:342$6783_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[3] CO=$auto$alumacc.cc:474:replace_alu$7915.C[4] I0=$false I1=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[4] I3=$auto$alumacc.cc:474:replace_alu$7915.C[4] O=$abc$24351$add$demo.v:342$6783_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[4] CO=$auto$alumacc.cc:474:replace_alu$7915.C[5] I0=$false I1=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[5] I3=$auto$alumacc.cc:474:replace_alu$7915.C[5] O=$abc$24351$add$demo.v:342$6783_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[5] CO=$auto$alumacc.cc:474:replace_alu$7915.C[6] I0=$false I1=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[6] I3=$auto$alumacc.cc:474:replace_alu$7915.C[6] O=$abc$24351$add$demo.v:342$6783_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[6] CO=$auto$alumacc.cc:474:replace_alu$7915.C[7] I0=$false I1=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[7] I3=$auto$alumacc.cc:474:replace_alu$7915.C[7] O=$abc$24351$add$demo.v:342$6783_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[7] CO=$auto$alumacc.cc:474:replace_alu$7915.C[8] I0=$false I1=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[8] I3=$auto$alumacc.cc:474:replace_alu$7915.C[8] O=$abc$24351$add$demo.v:342$6783_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[8] CO=$auto$alumacc.cc:474:replace_alu$7915.C[9] I0=$false I1=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[9] I3=$auto$alumacc.cc:474:replace_alu$7915.C[9] O=$abc$24351$add$demo.v:342$6783_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7915.C[9] CO=$auto$alumacc.cc:474:replace_alu$7915.C[10] I0=$false I1=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:342|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cb_rd_addr[0] I3=$false O=$0\cb_rd_addr[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:397|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cb_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$7918.C[2] I0=$false I1=cb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:397|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$7918.C[2] O=$0\cb_rd_addr[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:397|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7918.C[2] CO=$auto$alumacc.cc:474:replace_alu$7918.C[3] I0=$false I1=cb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:397|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$7918.C[3] O=$0\cb_rd_addr[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:397|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7918.C[3] CO=$auto$alumacc.cc:474:replace_alu$7918.C[4] I0=$false I1=cb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:397|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$7918.C[4] O=$0\cb_rd_addr[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:397|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=pb_rd_addr[0] I3=$false O=$0\pb_rd_addr[6:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:716|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pb_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$7921.C[2] I0=$false I1=pb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:716|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$7921.C[2] O=$0\pb_rd_addr[6:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:716|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7921.C[2] CO=$auto$alumacc.cc:474:replace_alu$7921.C[3] I0=$false I1=pb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:716|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$7921.C[3] O=$0\pb_rd_addr[6:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:716|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7921.C[3] CO=$auto$alumacc.cc:474:replace_alu$7921.C[4] I0=$false I1=pb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:716|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$7921.C[4] O=$0\pb_rd_addr[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:716|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7921.C[4] CO=$auto$alumacc.cc:474:replace_alu$7921.C[5] I0=$false I1=pb_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:716|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$7921.C[5] O=$0\pb_rd_addr[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:716|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7921.C[5] CO=$auto$alumacc.cc:474:replace_alu$7921.C[6] I0=$false I1=pb_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:716|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$7921.C[6] O=$0\pb_rd_addr[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:716|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=b1_rd_addr[0] I3=$false O=$0\b1_rd_addr[8:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=b1_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$7924.C[2] I0=$false I1=b1_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$7924.C[2] O=$0\b1_rd_addr[8:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7924.C[2] CO=$auto$alumacc.cc:474:replace_alu$7924.C[3] I0=$false I1=b1_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$7924.C[3] O=$0\b1_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7924.C[3] CO=$auto$alumacc.cc:474:replace_alu$7924.C[4] I0=$false I1=b1_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$7924.C[4] O=$0\b1_rd_addr[8:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7924.C[4] CO=$auto$alumacc.cc:474:replace_alu$7924.C[5] I0=$false I1=b1_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$7924.C[5] O=$0\b1_rd_addr[8:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7924.C[5] CO=$auto$alumacc.cc:474:replace_alu$7924.C[6] I0=$false I1=b1_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$7924.C[6] O=$0\b1_rd_addr[8:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7924.C[6] CO=$auto$alumacc.cc:474:replace_alu$7924.C[7] I0=$false I1=b1_rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$7924.C[7] O=$0\b1_rd_addr[8:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7924.C[7] CO=$auto$alumacc.cc:474:replace_alu$7924.C[8] I0=$false I1=b1_rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$7924.C[8] O=$0\b1_rd_addr[8:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:777|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=b2_rd_addr[0] I3=$false O=$0\b2_rd_addr[8:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=b2_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$7927.C[2] I0=$false I1=b2_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b2_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$7927.C[2] O=$0\b2_rd_addr[8:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7927.C[2] CO=$auto$alumacc.cc:474:replace_alu$7927.C[3] I0=$false I1=b2_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b2_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$7927.C[3] O=$0\b2_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7927.C[3] CO=$auto$alumacc.cc:474:replace_alu$7927.C[4] I0=$false I1=b2_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b2_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$7927.C[4] O=$0\b2_rd_addr[8:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7927.C[4] CO=$auto$alumacc.cc:474:replace_alu$7927.C[5] I0=$false I1=b2_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b2_rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$7927.C[5] O=$0\b2_rd_addr[8:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7927.C[5] CO=$auto$alumacc.cc:474:replace_alu$7927.C[6] I0=$false I1=b2_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b2_rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$7927.C[6] O=$0\b2_rd_addr[8:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7927.C[6] CO=$auto$alumacc.cc:474:replace_alu$7927.C[7] I0=$false I1=b2_rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b2_rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$7927.C[7] O=$0\b2_rd_addr[8:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7927.C[7] CO=$auto$alumacc.cc:474:replace_alu$7927.C[8] I0=$false I1=b2_rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b2_rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$7927.C[8] O=$0\b2_rd_addr[8:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:788|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=b3_rd_addr[0] I3=$false O=$0\b3_rd_addr[8:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=b3_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$7930.C[2] I0=$false I1=b3_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b3_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$7930.C[2] O=$0\b3_rd_addr[8:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7930.C[2] CO=$auto$alumacc.cc:474:replace_alu$7930.C[3] I0=$false I1=b3_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b3_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$7930.C[3] O=$0\b3_rd_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7930.C[3] CO=$auto$alumacc.cc:474:replace_alu$7930.C[4] I0=$false I1=b3_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b3_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$7930.C[4] O=$0\b3_rd_addr[8:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7930.C[4] CO=$auto$alumacc.cc:474:replace_alu$7930.C[5] I0=$false I1=b3_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b3_rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$7930.C[5] O=$0\b3_rd_addr[8:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7930.C[5] CO=$auto$alumacc.cc:474:replace_alu$7930.C[6] I0=$false I1=b3_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b3_rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$7930.C[6] O=$0\b3_rd_addr[8:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7930.C[6] CO=$auto$alumacc.cc:474:replace_alu$7930.C[7] I0=$false I1=b3_rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b3_rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$7930.C[7] O=$0\b3_rd_addr[8:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7930.C[7] CO=$auto$alumacc.cc:474:replace_alu$7930.C[8] I0=$false I1=b3_rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b3_rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$7930.C[8] O=$0\b3_rd_addr[8:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:799|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=b4_rd_addr[0] I3=$false O=$0\b4_rd_addr[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:810|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=b4_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$7933.C[2] I0=$false I1=b4_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:810|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b4_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$7933.C[2] O=$0\b4_rd_addr[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:810|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7933.C[2] CO=$auto$alumacc.cc:474:replace_alu$7933.C[3] I0=$false I1=b4_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:810|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b4_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$7933.C[3] O=$0\b4_rd_addr[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:810|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7933.C[3] CO=$auto$alumacc.cc:474:replace_alu$7933.C[4] I0=$false I1=b4_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:810|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b4_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$7933.C[4] O=$0\b4_rd_addr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:810|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7933.C[4] CO=$auto$alumacc.cc:474:replace_alu$7933.C[5] I0=$false I1=b4_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:810|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b4_rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$7933.C[5] O=$0\b4_rd_addr[5:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:810|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[0] I2=$false I3=$true O=$0\pixel_bit_counter[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:475|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pixel_bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7936.C[2] I0=pixel_bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:475|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7936.C[2] O=$0\pixel_bit_counter[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:475|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7936.C[2] CO=$auto$alumacc.cc:474:replace_alu$7936.C[3] I0=pixel_bit_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:475|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7936.C[3] O=$0\pixel_bit_counter[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:475|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=bit_counter[0] I2=$false I3=$true O=$0\bit_counter[2:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:494|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7939.C[2] I0=bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:494|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7939.C[2] O=$0\bit_counter[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:494|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[0] I2=$false I3=$true O=$abc$24351$sub$demo.v:718$6836_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[10] O=$abc$24351$sub$demo.v:718$6836_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7942.C[10] CO=$auto$alumacc.cc:474:replace_alu$7942.C[11] I0=params_left[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[11] O=$abc$24351$sub$demo.v:718$6836_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7942.C[11] CO=$auto$alumacc.cc:474:replace_alu$7942.C[12] I0=params_left[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[12] O=$abc$24351$sub$demo.v:718$6836_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7942.C[12] CO=$auto$alumacc.cc:474:replace_alu$7942.C[13] I0=params_left[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[13] O=$abc$24351$sub$demo.v:718$6836_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=params_left[0] CO=$auto$alumacc.cc:474:replace_alu$7942.C[2] I0=params_left[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[2] O=$abc$24351$sub$demo.v:718$6836_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7942.C[2] CO=$auto$alumacc.cc:474:replace_alu$7942.C[3] I0=params_left[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[3] O=$abc$24351$sub$demo.v:718$6836_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7942.C[3] CO=$auto$alumacc.cc:474:replace_alu$7942.C[4] I0=params_left[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[4] O=$abc$24351$sub$demo.v:718$6836_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7942.C[4] CO=$auto$alumacc.cc:474:replace_alu$7942.C[5] I0=params_left[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[5] O=$abc$24351$sub$demo.v:718$6836_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7942.C[5] CO=$auto$alumacc.cc:474:replace_alu$7942.C[6] I0=params_left[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[6] O=$abc$24351$sub$demo.v:718$6836_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7942.C[6] CO=$auto$alumacc.cc:474:replace_alu$7942.C[7] I0=params_left[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[7] O=$abc$24351$sub$demo.v:718$6836_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7942.C[7] CO=$auto$alumacc.cc:474:replace_alu$7942.C[8] I0=params_left[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[8] O=$abc$24351$sub$demo.v:718$6836_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7942.C[8] CO=$auto$alumacc.cc:474:replace_alu$7942.C[9] I0=params_left[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7942.C[9] O=$abc$24351$sub$demo.v:718$6836_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7942.C[9] CO=$auto$alumacc.cc:474:replace_alu$7942.C[10] I0=params_left[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:718|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bw_pxls_ptr[0] I2=$false I3=$true O=$abc$24351$sub$demo.v:817$6863_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:817|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bw_pxls_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$7945.C[2] I0=bw_pxls_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:817|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bw_pxls_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7945.C[2] O=$abc$24351$sub$demo.v:817$6863_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:817|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=CLK D=$0\state[5:0][0] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931 Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][1] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931 Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][2] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931 Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][3] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931 Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931 Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11931 Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][0] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][1] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][2] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][3] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][4] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][5] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][6] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][7] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][8] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][9] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][10] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][11] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][12] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][13] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][14] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][15] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$11967 Q=delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24288 E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12063 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24289
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24292 E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12069 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24293
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24296 E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12075 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24297
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24300 E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12081 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24301
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][0] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][1] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][2] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][3] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][4] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][5] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][6] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][7] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24304 E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24305
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=bit_counter[1] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12181 Q=$0\bit_counter[2:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24312 E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12150 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24313
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][14] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][14] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][14] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][14] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=pixel_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24316 E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24317
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=pixel_bit_counter[1] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13996 Q=$0\pixel_bit_counter[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24324 E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24325
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24328 E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$13965 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24329
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24340 E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24341
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24332 E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14273 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24333
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$24351$auto$ice40_ffinit.cc:140:execute$24336 E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$12304 Q=$abc$24351$auto$ice40_ffinit.cc:141:execute$24337
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_en[0:0] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14394 Q=cb_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][0] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 Q=cb_rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][1] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14446 Q=cb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][2] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 Q=cb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][3] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 Q=cb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][4] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14415 Q=cb_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_en[0:0] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509 Q=pb_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][0] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636 Q=pb_rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][1] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14795 Q=pb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][2] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636 Q=pb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][3] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636 Q=pb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][4] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636 Q=pb_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][5] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636 Q=pb_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][6] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$14636 Q=pb_rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b1_rd_en[0:0] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509 Q=b1_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b1_rd_addr[8:0][0] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655 Q=b1_rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b1_rd_addr[8:0][1] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15875 Q=b1_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b1_rd_addr[8:0][2] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655 Q=b1_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b1_rd_addr[8:0][3] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655 Q=b1_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b1_rd_addr[8:0][4] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655 Q=b1_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b1_rd_addr[8:0][5] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655 Q=b1_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b1_rd_addr[8:0][6] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655 Q=b1_rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b1_rd_addr[8:0][7] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655 Q=b1_rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b1_rd_addr[8:0][8] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$15655 Q=b1_rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b2_rd_en[0:0] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509 Q=b2_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b2_rd_addr[8:0][0] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432 Q=b2_rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b2_rd_addr[8:0][1] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17685 Q=b2_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b2_rd_addr[8:0][2] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432 Q=b2_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b2_rd_addr[8:0][3] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432 Q=b2_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b2_rd_addr[8:0][4] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432 Q=b2_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b2_rd_addr[8:0][5] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432 Q=b2_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b2_rd_addr[8:0][6] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432 Q=b2_rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b2_rd_addr[8:0][7] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432 Q=b2_rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b2_rd_addr[8:0][8] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$17432 Q=b2_rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b3_rd_en[0:0] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509 Q=b3_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b3_rd_addr[8:0][0] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492 Q=b3_rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b3_rd_addr[8:0][1] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19780 Q=b3_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b3_rd_addr[8:0][2] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492 Q=b3_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b3_rd_addr[8:0][3] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492 Q=b3_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b3_rd_addr[8:0][4] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492 Q=b3_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b3_rd_addr[8:0][5] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492 Q=b3_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b3_rd_addr[8:0][6] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492 Q=b3_rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b3_rd_addr[8:0][7] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492 Q=b3_rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b3_rd_addr[8:0][8] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$19492 Q=b3_rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b4_rd_en[0:0] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$14509 Q=b4_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b4_rd_addr[5:0][0] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$21853 Q=b4_rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b4_rd_addr[5:0][1] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$22178 Q=b4_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b4_rd_addr[5:0][2] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$21853 Q=b4_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b4_rd_addr[5:0][3] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$21853 Q=b4_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b4_rd_addr[5:0][4] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$21853 Q=b4_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b4_rd_addr[5:0][5] E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$21853 Q=b4_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$24351$eq$demo.v:771$6852_Y E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23474 Q=b1_fin S=b1_fin
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$24351$eq$demo.v:782$6855_Y E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23633 Q=b2_fin S=b2_fin
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$24351$eq$demo.v:793$6858_Y E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$23822 Q=b3_fin S=b3_fin
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$24351$eq$demo.v:804$6861_Y E=$abc$24351$auto$dff2dffe.cc:175:make_patterns_logic$24042 Q=b4_fin S=b4_fin
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][0] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][1] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][2] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][3] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][4] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][5] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][6] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][7] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][8] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][9] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][10] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][11] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][12] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][13] E=$abc$24351$auto$dff2dffe.cc:158:make_patterns_logic$12087 Q=params_left[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:293|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=scl Q=$0\scl[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:282|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=cb_rd_en Q=cmd_bram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:152|cmd_bram.v:45|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=pb_rd_en Q=param_bram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:162|param_bram.v:86|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=b1_rd_en Q=gba_bw_intro_b1ram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:172|gba_bw_intro_b1ram.v:531|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=b2_rd_en Q=gba_bw_intro_b2ram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:182|gba_bw_intro_b2ram.v:531|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=b3_rd_en Q=gba_bw_intro_b3ram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:192|gba_bw_intro_b3ram.v:531|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=b4_rd_en Q=gba_bw_intro_b4ram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|gba_bw_intro_b4ram.v:83|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=cb_rd_addr[0] RADDR[1]=cb_rd_addr[1] RADDR[2]=cb_rd_addr[2] RADDR[3]=cb_rd_addr[3] RADDR[4]=cb_rd_addr[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=cb_rd_en RDATA[0]=cmd_bram_inst.data_out[0] RDATA[1]=$techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[1] RDATA[2]=cmd_bram_inst.data_out[1] RDATA[3]=$techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[3] RDATA[4]=cmd_bram_inst.data_out[2] RDATA[5]=$techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[5] RDATA[6]=cmd_bram_inst.data_out[3] RDATA[7]=$techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[7] RDATA[8]=cmd_bram_inst.data_out[4] RDATA[9]=$techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[9] RDATA[10]=cmd_bram_inst.data_out[5] RDATA[11]=$techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[11] RDATA[12]=cmd_bram_inst.data_out[6] RDATA[13]=$techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[13] RDATA[14]=cmd_bram_inst.data_out[7] RDATA[15]=$techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x1x1x0x1x1x0x0x0x1x1x1x0x1x0x1x1x1x1x1x1x0x0x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x1x1x0x0x0x1x0x1x1x1x0x0x0x1x0x0x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x0x1x1x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x1x0x1x1x0x0x1x0x1x0x1x1x0x0x0x1x0x0x0x1x0x0x0x1
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0x0x0x0x0x0x0x0x0x0x1x0x1x1x0x0x0x0x1x0x1x0x1x1x0x0x1x0x1x0x1x0x0x0x1x0x1x0x0x1x0x0x1x0x0x0x0x1
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=b1_rd_addr[0] RADDR[1]=b1_rd_addr[1] RADDR[2]=b1_rd_addr[2] RADDR[3]=b1_rd_addr[3] RADDR[4]=b1_rd_addr[4] RADDR[5]=b1_rd_addr[5] RADDR[6]=b1_rd_addr[6] RADDR[7]=b1_rd_addr[7] RADDR[8]=b1_rd_addr[8] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=b1_rd_en RDATA[0]=gba_bw_intro_b1ram_inst.data_out[0] RDATA[1]=$techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[1] RDATA[2]=gba_bw_intro_b1ram_inst.data_out[1] RDATA[3]=$techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[3] RDATA[4]=gba_bw_intro_b1ram_inst.data_out[2] RDATA[5]=$techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[5] RDATA[6]=gba_bw_intro_b1ram_inst.data_out[3] RDATA[7]=$techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[7] RDATA[8]=gba_bw_intro_b1ram_inst.data_out[4] RDATA[9]=$techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[9] RDATA[10]=gba_bw_intro_b1ram_inst.data_out[5] RDATA[11]=$techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[11] RDATA[12]=gba_bw_intro_b1ram_inst.data_out[6] RDATA[13]=$techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[13] RDATA[14]=gba_bw_intro_b1ram_inst.data_out[7] RDATA[15]=$techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_1 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_2 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_3 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_4 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_5 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_6 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_7 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_8 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_9 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_A 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_B 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_C 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_D 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_E 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111101010101011111111111111111111111111111111111111111111111111111111111111111
.param INIT_F 0111111111010101010101010101010101011111110101011111111111010101111111010101011101010101011111110101011111110101010101010101010111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=b2_rd_addr[0] RADDR[1]=b2_rd_addr[1] RADDR[2]=b2_rd_addr[2] RADDR[3]=b2_rd_addr[3] RADDR[4]=b2_rd_addr[4] RADDR[5]=b2_rd_addr[5] RADDR[6]=b2_rd_addr[6] RADDR[7]=b2_rd_addr[7] RADDR[8]=b2_rd_addr[8] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=b2_rd_en RDATA[0]=gba_bw_intro_b2ram_inst.data_out[0] RDATA[1]=$techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[1] RDATA[2]=gba_bw_intro_b2ram_inst.data_out[1] RDATA[3]=$techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[3] RDATA[4]=gba_bw_intro_b2ram_inst.data_out[2] RDATA[5]=$techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[5] RDATA[6]=gba_bw_intro_b2ram_inst.data_out[3] RDATA[7]=$techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[7] RDATA[8]=gba_bw_intro_b2ram_inst.data_out[4] RDATA[9]=$techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[9] RDATA[10]=gba_bw_intro_b2ram_inst.data_out[5] RDATA[11]=$techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[11] RDATA[12]=gba_bw_intro_b2ram_inst.data_out[6] RDATA[13]=$techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[13] RDATA[14]=gba_bw_intro_b2ram_inst.data_out[7] RDATA[15]=$techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1111101010101010101010101011111110101011111110101010101010101010111111111111101011111111111111111111111111111111111111111111111111111101010101010101010101011111111111111101010101000000000010111010000000010101000000000000111101010101010100000000101010101001
.param INIT_1 1111111110101010111111111111111111111111111111111111111111111111111111111111111101010111111111111111111111111101111010101010111110101010101011111010101010101010111111111110101010101010101010101111111111101010101010101010101010101111111010101101010110101010
.param INIT_2 1111111111111111111111111111111111111111111111111010101010101111111010101010111110101010101010101011111010101010101010101010101011111111101010101010101010101010101011111110101011111110101010101111101010101010101010101011111110101011111010101010101010101010
.param INIT_3 1010101010101110101111101010101010111110101010101011111010101010111111111010101010101111111111111010101111101010101111101010101011101010101010101010101010111111111010111110101010101011111111111111111010101010111111111111111111111111111111111111111111111111
.param INIT_4 1111111110101010101111111111111110101011101010101011101010101010111010101010101010101010101111111111111110101010101111111111111111111010101010101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010101010111111
.param INIT_5 1110101010101010101010101010111111111111101010101111111111111111111110101010101011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110101010111111111010101010101010111111111110101010111010101010101111111110101010
.param INIT_6 1111101010101011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101010111111111110101110101010101111111111101010111010101010111110101010101010101111111010101010101010101010101110101011101010101011101010101010
.param INIT_7 1111111111111111111111111111111111111111111111111010111111111111101011101010101011111111111010101110101010101111101010101010101011111110101010101010101010101011101010111010101010101010101010101010101010101010111010101010111111111110101010101111111111111111
.param INIT_8 1010111110101010111111111110101011101010101011111010101010101010111111101010101010101010101011111010101110101010101010101010101010101010101010101010101010101111101010101010101011111010101010101111101010101011111111111111111111111111111111111111111111111111
.param INIT_9 1111111010101010101010101010111110101010101010101010101010111010101010101110101010101010101010101010101010101010111010101010101011111010101010111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010111111111111
.param INIT_A 1010101011101010101010101010101010111010101010101110101010101010111110101010101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010111110101010111111111110101010101010101011111010101010101010
.param INIT_B 1111101010101010111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111110101010101111111110101010101010101010111111111111101010101111111010101010111111111111111110101010101010101010101010111010
.param INIT_C 1111111111111111111111111111111111111111111111111111111111111111111111101010101011111110101010101011101010101011111111101010101011111110101010111111111111111111101010101010101010101010111111101010101111101010111110101010101010101010101011111011111110101010
.param INIT_D 1111111010101010101010101010101011111010101010101010101010101010111110101010101010101010101011111010101010101010101010111111111010101011111110101111101010101010101010101011111110101010101010101111111010101010111111111111111111111111111111111111111111111111
.param INIT_E 1111101010101010101010101010111110101010101010101010101111111110101011111111101011111010101010101010101010111111101010101010101011111111101010101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_F 1010111111111010111110101010101010101010111111111010101010101010111111111111101011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010101010101010101010101111111110101010101010101010101010
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=b3_rd_addr[0] RADDR[1]=b3_rd_addr[1] RADDR[2]=b3_rd_addr[2] RADDR[3]=b3_rd_addr[3] RADDR[4]=b3_rd_addr[4] RADDR[5]=b3_rd_addr[5] RADDR[6]=b3_rd_addr[6] RADDR[7]=b3_rd_addr[7] RADDR[8]=b3_rd_addr[8] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=b3_rd_en RDATA[0]=gba_bw_intro_b3ram_inst.data_out[0] RDATA[1]=$techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[1] RDATA[2]=gba_bw_intro_b3ram_inst.data_out[1] RDATA[3]=$techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[3] RDATA[4]=gba_bw_intro_b3ram_inst.data_out[2] RDATA[5]=$techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[5] RDATA[6]=gba_bw_intro_b3ram_inst.data_out[3] RDATA[7]=$techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[7] RDATA[8]=gba_bw_intro_b3ram_inst.data_out[4] RDATA[9]=$techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[9] RDATA[10]=gba_bw_intro_b3ram_inst.data_out[5] RDATA[11]=$techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[11] RDATA[12]=gba_bw_intro_b3ram_inst.data_out[6] RDATA[13]=$techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[13] RDATA[14]=gba_bw_intro_b3ram_inst.data_out[7] RDATA[15]=$techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_1 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_2 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_3 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_4 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_5 1111111111111111111111111111111111111111111111111111111111111111111111111111111110101011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_6 1111111111111111101011101111111111111111111111101111111010101111111111111111111111111111111111111110101011111111111111111111111110101110101011111010101011111110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_7 1111111111111111111111111111111110101010101111111111111111111110101011101010111110101010101111101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_8 1010111010101110101010101011111011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101010101111111111111111111111101111111010101111
.param INIT_9 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011101011111111101010101010111010101010101011111010101010111110101010101110101010101010101110101010101010101010
.param INIT_A 1111111111111111111111111111111111111111111111111111111111111111111111111111111110101011111111111010111110101011101011101010111010111110101010101111101010101010111010101110101010101011111010101010111010101110101010111010101011111111111111111111111111111111
.param INIT_B 1111111111111111111111111111111110101111101010111011111010101110111111101010101010101010101010101110101011101010101011111110101010101110101011101010101111101010111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_C 1111111010101010111110101010101011101010111010101010111111101010101011101010111010101011111110101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_D 1010111010101110101010111111101011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110101111101010111011111010101110
.param INIT_E 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101010101010111110101010101011111111111010101110101010101110101011101010111110101010111111101010
.param INIT_F 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101111111111111111111111111111111111111111111111111111111111111111
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=b4_rd_addr[0] RADDR[1]=b4_rd_addr[1] RADDR[2]=b4_rd_addr[2] RADDR[3]=b4_rd_addr[3] RADDR[4]=b4_rd_addr[4] RADDR[5]=b4_rd_addr[5] RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=b4_rd_en RDATA[0]=gba_bw_intro_b4ram_inst.data_out[0] RDATA[1]=$techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[1] RDATA[2]=gba_bw_intro_b4ram_inst.data_out[1] RDATA[3]=$techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[3] RDATA[4]=gba_bw_intro_b4ram_inst.data_out[2] RDATA[5]=$techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[5] RDATA[6]=gba_bw_intro_b4ram_inst.data_out[3] RDATA[7]=$techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[7] RDATA[8]=gba_bw_intro_b4ram_inst.data_out[4] RDATA[9]=$techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[9] RDATA[10]=gba_bw_intro_b4ram_inst.data_out[5] RDATA[11]=$techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[11] RDATA[12]=gba_bw_intro_b4ram_inst.data_out[6] RDATA[13]=$techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[13] RDATA[14]=gba_bw_intro_b4ram_inst.data_out[7] RDATA[15]=$techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1
.param INIT_1 x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1
.param INIT_2 x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1
.param INIT_3 x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=pb_rd_addr[0] RADDR[1]=pb_rd_addr[1] RADDR[2]=pb_rd_addr[2] RADDR[3]=pb_rd_addr[3] RADDR[4]=pb_rd_addr[4] RADDR[5]=pb_rd_addr[5] RADDR[6]=pb_rd_addr[6] RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=pb_rd_en RDATA[0]=param_bram_inst.data_out[0] RDATA[1]=$techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[1] RDATA[2]=param_bram_inst.data_out[1] RDATA[3]=$techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[3] RDATA[4]=param_bram_inst.data_out[2] RDATA[5]=$techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[5] RDATA[6]=param_bram_inst.data_out[3] RDATA[7]=$techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[7] RDATA[8]=param_bram_inst.data_out[4] RDATA[9]=$techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[9] RDATA[10]=param_bram_inst.data_out[5] RDATA[11]=$techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[11] RDATA[12]=param_bram_inst.data_out[6] RDATA[13]=$techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[13] RDATA[14]=param_bram_inst.data_out[7] RDATA[15]=$techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x0x0x0x1x0x0x0x0x0x0x1x0x1x1x1x0x1x0x1x0x1x1x0x0x0x0x0x0x1x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1
.param INIT_1 x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x0x0x1x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x1x1x0x0x0x0x1x1x1x1x1x1x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x1x1x0x1x0x1x0x1x0x0x0x1x1x0x1x0x0x0x0x0x0x0x0x0x0x0x0x1x1x0x1x1x1x0x0x0x1x0x1
.param INIT_2 x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x1x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x1x0x1x0x0x0x0x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x0x0x0x0x0x0x0x0x0x0x0x0x0x1x1x0x1x1x0x0x0x1x0x0x1x0x1x0x0x0x0x1x1x1x1x0x0x0x0x1x0x0x1
.param INIT_3 x0x0x0x0x0x0x0x0x1x0x1x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x0x1x0x1x1x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x0x0x1x0x0x0x0x0x0x0x0x0x0x1x1x0x1x0x1x0x0x1x0x0x1x0x1x0x0x0x0x1x1x1x1x0x0x0x0x1x0x0x1
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0x1x0x1x0x0x0x0x0x1x1x0x1x0x0x1x0x0x0x0x0x0x0x0x0x0x0x1x1x0x1x0
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][0]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][1]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][2]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][3]
1 1
.names $0\pixel_data[15:0][14] $0\pixel_data[15:0][4]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][5]
1 1
.names $0\pixel_data[15:0][14] $0\pixel_data[15:0][6]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][7]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][8]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][9]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][10]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][11]
1 1
.names $0\pixel_data[15:0][14] $0\pixel_data[15:0][12]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][13]
1 1
.names $false $0\state[5:0][4]
1 1
.names $false $0\state[5:0][5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7873.C[0]
1 1
.names $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[0] $auto$alumacc.cc:474:replace_alu$7873.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7884.C[0]
1 1
.names pb_rd_addr[0] $auto$alumacc.cc:474:replace_alu$7884.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7889.C[0]
1 1
.names $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[0] $auto$alumacc.cc:474:replace_alu$7889.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7902.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7902.C[1]
1 1
.names $abc$24351$auto$alumacc.cc:474:replace_alu$7873.BB[1] $auto$alumacc.cc:474:replace_alu$7902.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7915.C[0]
1 1
.names delay[0] $auto$alumacc.cc:474:replace_alu$7915.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7918.C[0]
1 1
.names cb_rd_addr[0] $auto$alumacc.cc:474:replace_alu$7918.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7921.C[0]
1 1
.names pb_rd_addr[0] $auto$alumacc.cc:474:replace_alu$7921.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7924.C[0]
1 1
.names b1_rd_addr[0] $auto$alumacc.cc:474:replace_alu$7924.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7927.C[0]
1 1
.names b2_rd_addr[0] $auto$alumacc.cc:474:replace_alu$7927.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7930.C[0]
1 1
.names b3_rd_addr[0] $auto$alumacc.cc:474:replace_alu$7930.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7933.C[0]
1 1
.names b4_rd_addr[0] $auto$alumacc.cc:474:replace_alu$7933.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7936.C[0]
1 1
.names pixel_bit_counter[0] $auto$alumacc.cc:474:replace_alu$7936.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7939.C[0]
1 1
.names bit_counter[0] $auto$alumacc.cc:474:replace_alu$7939.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7942.C[0]
1 1
.names params_left[0] $auto$alumacc.cc:474:replace_alu$7942.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7945.C[0]
1 1
.names bw_pxls_ptr[0] $auto$alumacc.cc:474:replace_alu$7945.C[1]
1 1
.names cmd_bram_inst.data_out[0] $techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[0]
1 1
.names cmd_bram_inst.data_out[1] $techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[2]
1 1
.names cmd_bram_inst.data_out[2] $techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[4]
1 1
.names cmd_bram_inst.data_out[3] $techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[6]
1 1
.names cmd_bram_inst.data_out[4] $techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[8]
1 1
.names cmd_bram_inst.data_out[5] $techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[10]
1 1
.names cmd_bram_inst.data_out[6] $techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[12]
1 1
.names cmd_bram_inst.data_out[7] $techmap7970\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[14]
1 1
.names gba_bw_intro_b1ram_inst.data_out[0] $techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[0]
1 1
.names gba_bw_intro_b1ram_inst.data_out[1] $techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[2]
1 1
.names gba_bw_intro_b1ram_inst.data_out[2] $techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[4]
1 1
.names gba_bw_intro_b1ram_inst.data_out[3] $techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[6]
1 1
.names gba_bw_intro_b1ram_inst.data_out[4] $techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[8]
1 1
.names gba_bw_intro_b1ram_inst.data_out[5] $techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[10]
1 1
.names gba_bw_intro_b1ram_inst.data_out[6] $techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[12]
1 1
.names gba_bw_intro_b1ram_inst.data_out[7] $techmap7972\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[14]
1 1
.names gba_bw_intro_b2ram_inst.data_out[0] $techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[0]
1 1
.names gba_bw_intro_b2ram_inst.data_out[1] $techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[2]
1 1
.names gba_bw_intro_b2ram_inst.data_out[2] $techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[4]
1 1
.names gba_bw_intro_b2ram_inst.data_out[3] $techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[6]
1 1
.names gba_bw_intro_b2ram_inst.data_out[4] $techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[8]
1 1
.names gba_bw_intro_b2ram_inst.data_out[5] $techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[10]
1 1
.names gba_bw_intro_b2ram_inst.data_out[6] $techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[12]
1 1
.names gba_bw_intro_b2ram_inst.data_out[7] $techmap7974\gba_bw_intro_b2ram_inst.memory.0.0.0.A1DATA_16[14]
1 1
.names gba_bw_intro_b3ram_inst.data_out[0] $techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[0]
1 1
.names gba_bw_intro_b3ram_inst.data_out[1] $techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[2]
1 1
.names gba_bw_intro_b3ram_inst.data_out[2] $techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[4]
1 1
.names gba_bw_intro_b3ram_inst.data_out[3] $techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[6]
1 1
.names gba_bw_intro_b3ram_inst.data_out[4] $techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[8]
1 1
.names gba_bw_intro_b3ram_inst.data_out[5] $techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[10]
1 1
.names gba_bw_intro_b3ram_inst.data_out[6] $techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[12]
1 1
.names gba_bw_intro_b3ram_inst.data_out[7] $techmap7976\gba_bw_intro_b3ram_inst.memory.0.0.0.A1DATA_16[14]
1 1
.names gba_bw_intro_b4ram_inst.data_out[0] $techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[0]
1 1
.names gba_bw_intro_b4ram_inst.data_out[1] $techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[2]
1 1
.names gba_bw_intro_b4ram_inst.data_out[2] $techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[4]
1 1
.names gba_bw_intro_b4ram_inst.data_out[3] $techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[6]
1 1
.names gba_bw_intro_b4ram_inst.data_out[4] $techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[8]
1 1
.names gba_bw_intro_b4ram_inst.data_out[5] $techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[10]
1 1
.names gba_bw_intro_b4ram_inst.data_out[6] $techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[12]
1 1
.names gba_bw_intro_b4ram_inst.data_out[7] $techmap7978\gba_bw_intro_b4ram_inst.memory.0.0.0.A1DATA_16[14]
1 1
.names param_bram_inst.data_out[0] $techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[0]
1 1
.names param_bram_inst.data_out[1] $techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[2]
1 1
.names param_bram_inst.data_out[2] $techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[4]
1 1
.names param_bram_inst.data_out[3] $techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[6]
1 1
.names param_bram_inst.data_out[4] $techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[8]
1 1
.names param_bram_inst.data_out[5] $techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[10]
1 1
.names param_bram_inst.data_out[6] $techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[12]
1 1
.names param_bram_inst.data_out[7] $techmap7980\param_bram_inst.param_memory.0.0.0.A1DATA_16[14]
1 1
.names scl SCL
1 1
.names gba_bw_intro_b1ram_inst.data_out[0] b1_data_out[0]
1 1
.names gba_bw_intro_b1ram_inst.data_out[1] b1_data_out[1]
1 1
.names gba_bw_intro_b1ram_inst.data_out[2] b1_data_out[2]
1 1
.names gba_bw_intro_b1ram_inst.data_out[3] b1_data_out[3]
1 1
.names gba_bw_intro_b1ram_inst.data_out[4] b1_data_out[4]
1 1
.names gba_bw_intro_b1ram_inst.data_out[5] b1_data_out[5]
1 1
.names gba_bw_intro_b1ram_inst.data_out[6] b1_data_out[6]
1 1
.names gba_bw_intro_b1ram_inst.data_out[7] b1_data_out[7]
1 1
.names gba_bw_intro_b1ram_inst.valid_out b1_valid
1 1
.names gba_bw_intro_b2ram_inst.data_out[0] b2_data_out[0]
1 1
.names gba_bw_intro_b2ram_inst.data_out[1] b2_data_out[1]
1 1
.names gba_bw_intro_b2ram_inst.data_out[2] b2_data_out[2]
1 1
.names gba_bw_intro_b2ram_inst.data_out[3] b2_data_out[3]
1 1
.names gba_bw_intro_b2ram_inst.data_out[4] b2_data_out[4]
1 1
.names gba_bw_intro_b2ram_inst.data_out[5] b2_data_out[5]
1 1
.names gba_bw_intro_b2ram_inst.data_out[6] b2_data_out[6]
1 1
.names gba_bw_intro_b2ram_inst.data_out[7] b2_data_out[7]
1 1
.names gba_bw_intro_b2ram_inst.valid_out b2_valid
1 1
.names gba_bw_intro_b3ram_inst.data_out[0] b3_data_out[0]
1 1
.names gba_bw_intro_b3ram_inst.data_out[1] b3_data_out[1]
1 1
.names gba_bw_intro_b3ram_inst.data_out[2] b3_data_out[2]
1 1
.names gba_bw_intro_b3ram_inst.data_out[3] b3_data_out[3]
1 1
.names gba_bw_intro_b3ram_inst.data_out[4] b3_data_out[4]
1 1
.names gba_bw_intro_b3ram_inst.data_out[5] b3_data_out[5]
1 1
.names gba_bw_intro_b3ram_inst.data_out[6] b3_data_out[6]
1 1
.names gba_bw_intro_b3ram_inst.data_out[7] b3_data_out[7]
1 1
.names gba_bw_intro_b3ram_inst.valid_out b3_valid
1 1
.names gba_bw_intro_b4ram_inst.data_out[0] b4_data_out[0]
1 1
.names gba_bw_intro_b4ram_inst.data_out[1] b4_data_out[1]
1 1
.names gba_bw_intro_b4ram_inst.data_out[2] b4_data_out[2]
1 1
.names gba_bw_intro_b4ram_inst.data_out[3] b4_data_out[3]
1 1
.names gba_bw_intro_b4ram_inst.data_out[4] b4_data_out[4]
1 1
.names gba_bw_intro_b4ram_inst.data_out[5] b4_data_out[5]
1 1
.names gba_bw_intro_b4ram_inst.data_out[6] b4_data_out[6]
1 1
.names gba_bw_intro_b4ram_inst.data_out[7] b4_data_out[7]
1 1
.names gba_bw_intro_b4ram_inst.valid_out b4_valid
1 1
.names $true byte_of_bw_pxls[0]
1 1
.names $true byte_of_bw_pxls[1]
1 1
.names $true byte_of_bw_pxls[2]
1 1
.names $true byte_of_bw_pxls[3]
1 1
.names $false byte_of_bw_pxls[4]
1 1
.names $false byte_of_bw_pxls[5]
1 1
.names $false byte_of_bw_pxls[6]
1 1
.names $false byte_of_bw_pxls[7]
1 1
.names cmd_bram_inst.data_out[0] cb_data_out[0]
1 1
.names cmd_bram_inst.data_out[1] cb_data_out[1]
1 1
.names cmd_bram_inst.data_out[2] cb_data_out[2]
1 1
.names cmd_bram_inst.data_out[3] cb_data_out[3]
1 1
.names cmd_bram_inst.data_out[4] cb_data_out[4]
1 1
.names cmd_bram_inst.data_out[5] cb_data_out[5]
1 1
.names cmd_bram_inst.data_out[6] cb_data_out[6]
1 1
.names cmd_bram_inst.data_out[7] cb_data_out[7]
1 1
.names cmd_bram_inst.valid_out cb_valid
1 1
.names CLK cmd_bram_inst.clk
1 1
.names cb_rd_addr[0] cmd_bram_inst.rd_addr[0]
1 1
.names cb_rd_addr[1] cmd_bram_inst.rd_addr[1]
1 1
.names cb_rd_addr[2] cmd_bram_inst.rd_addr[2]
1 1
.names cb_rd_addr[3] cmd_bram_inst.rd_addr[3]
1 1
.names cb_rd_addr[4] cmd_bram_inst.rd_addr[4]
1 1
.names cb_rd_en cmd_bram_inst.rd_en
1 1
.names CS cs
1 1
.names DC dc
1 1
.names CLK gba_bw_intro_b1ram_inst.clk
1 1
.names b1_rd_addr[0] gba_bw_intro_b1ram_inst.rd_addr[0]
1 1
.names b1_rd_addr[1] gba_bw_intro_b1ram_inst.rd_addr[1]
1 1
.names b1_rd_addr[2] gba_bw_intro_b1ram_inst.rd_addr[2]
1 1
.names b1_rd_addr[3] gba_bw_intro_b1ram_inst.rd_addr[3]
1 1
.names b1_rd_addr[4] gba_bw_intro_b1ram_inst.rd_addr[4]
1 1
.names b1_rd_addr[5] gba_bw_intro_b1ram_inst.rd_addr[5]
1 1
.names b1_rd_addr[6] gba_bw_intro_b1ram_inst.rd_addr[6]
1 1
.names b1_rd_addr[7] gba_bw_intro_b1ram_inst.rd_addr[7]
1 1
.names b1_rd_addr[8] gba_bw_intro_b1ram_inst.rd_addr[8]
1 1
.names b1_rd_en gba_bw_intro_b1ram_inst.rd_en
1 1
.names CLK gba_bw_intro_b2ram_inst.clk
1 1
.names b2_rd_addr[0] gba_bw_intro_b2ram_inst.rd_addr[0]
1 1
.names b2_rd_addr[1] gba_bw_intro_b2ram_inst.rd_addr[1]
1 1
.names b2_rd_addr[2] gba_bw_intro_b2ram_inst.rd_addr[2]
1 1
.names b2_rd_addr[3] gba_bw_intro_b2ram_inst.rd_addr[3]
1 1
.names b2_rd_addr[4] gba_bw_intro_b2ram_inst.rd_addr[4]
1 1
.names b2_rd_addr[5] gba_bw_intro_b2ram_inst.rd_addr[5]
1 1
.names b2_rd_addr[6] gba_bw_intro_b2ram_inst.rd_addr[6]
1 1
.names b2_rd_addr[7] gba_bw_intro_b2ram_inst.rd_addr[7]
1 1
.names b2_rd_addr[8] gba_bw_intro_b2ram_inst.rd_addr[8]
1 1
.names b2_rd_en gba_bw_intro_b2ram_inst.rd_en
1 1
.names CLK gba_bw_intro_b3ram_inst.clk
1 1
.names b3_rd_addr[0] gba_bw_intro_b3ram_inst.rd_addr[0]
1 1
.names b3_rd_addr[1] gba_bw_intro_b3ram_inst.rd_addr[1]
1 1
.names b3_rd_addr[2] gba_bw_intro_b3ram_inst.rd_addr[2]
1 1
.names b3_rd_addr[3] gba_bw_intro_b3ram_inst.rd_addr[3]
1 1
.names b3_rd_addr[4] gba_bw_intro_b3ram_inst.rd_addr[4]
1 1
.names b3_rd_addr[5] gba_bw_intro_b3ram_inst.rd_addr[5]
1 1
.names b3_rd_addr[6] gba_bw_intro_b3ram_inst.rd_addr[6]
1 1
.names b3_rd_addr[7] gba_bw_intro_b3ram_inst.rd_addr[7]
1 1
.names b3_rd_addr[8] gba_bw_intro_b3ram_inst.rd_addr[8]
1 1
.names b3_rd_en gba_bw_intro_b3ram_inst.rd_en
1 1
.names CLK gba_bw_intro_b4ram_inst.clk
1 1
.names b4_rd_addr[0] gba_bw_intro_b4ram_inst.rd_addr[0]
1 1
.names b4_rd_addr[1] gba_bw_intro_b4ram_inst.rd_addr[1]
1 1
.names b4_rd_addr[2] gba_bw_intro_b4ram_inst.rd_addr[2]
1 1
.names b4_rd_addr[3] gba_bw_intro_b4ram_inst.rd_addr[3]
1 1
.names b4_rd_addr[4] gba_bw_intro_b4ram_inst.rd_addr[4]
1 1
.names b4_rd_addr[5] gba_bw_intro_b4ram_inst.rd_addr[5]
1 1
.names b4_rd_en gba_bw_intro_b4ram_inst.rd_en
1 1
.names MOSI mosi
1 1
.names CLK param_bram_inst.clk
1 1
.names pb_rd_addr[0] param_bram_inst.rd_addr[0]
1 1
.names pb_rd_addr[1] param_bram_inst.rd_addr[1]
1 1
.names pb_rd_addr[2] param_bram_inst.rd_addr[2]
1 1
.names pb_rd_addr[3] param_bram_inst.rd_addr[3]
1 1
.names pb_rd_addr[4] param_bram_inst.rd_addr[4]
1 1
.names pb_rd_addr[5] param_bram_inst.rd_addr[5]
1 1
.names pb_rd_addr[6] param_bram_inst.rd_addr[6]
1 1
.names pb_rd_en param_bram_inst.rd_en
1 1
.names param_bram_inst.data_out[0] pb_data_out[0]
1 1
.names param_bram_inst.data_out[1] pb_data_out[1]
1 1
.names param_bram_inst.data_out[2] pb_data_out[2]
1 1
.names param_bram_inst.data_out[3] pb_data_out[3]
1 1
.names param_bram_inst.data_out[4] pb_data_out[4]
1 1
.names param_bram_inst.data_out[5] pb_data_out[5]
1 1
.names param_bram_inst.data_out[6] pb_data_out[6]
1 1
.names param_bram_inst.data_out[7] pb_data_out[7]
1 1
.names param_bram_inst.valid_out pb_valid
1 1
.names RST rst
1 1
.end
