// Seed: 3234250027
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout supply0 id_2;
  inout wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd96,
    parameter id_4  = 32'd9
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12
);
  input wire _id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_5
  );
  assign id_1[id_12 : id_4] = -1;
endmodule
