
 add_fsm_encoding \
       {i2c_master_v01.stm_mstr} \
       { }  \
       {{00000 00000000000000000000010} {00001 00000000000000000000100} {00010 00000000000000000001000} {00011 00000000000000000100000} {00100 00000000000000100000000} {00101 00000000000001000000000} {00110 00000000000010000000000} {00111 00000000000100000000000} {01000 00000000001000000000000} {01001 00000000010000000000000} {01010 00000000000000000010000} {01011 00000000100000000000000} {01100 00000001000000000000000} {01101 00100000000000000000000} {01110 00001000000000000000000} {01111 00000010000000000000000} {10000 00000100000000000000000} {10001 00000000000000010000000} {10010 01000000000000000000000} {10011 00000000000000001000000} {10100 00010000000000000000000} {10101 10000000000000000000000} }

 add_fsm_encoding \
       {fmc_adc_100Ms_core.stm_mstr} \
       { }  \
       {{0000 0000000010} {0001 0000000100} {0010 0000001000} {0011 0000010000} {0100 0000100000} {0101 0001000000} {0110 0010000000} {0111 0100000000} {1000 1000000000} }

 add_fsm_encoding \
       {RxIn_Delay.FSM_TLP_Cnt} \
       { }  \
       {{000 0000010} {001 0000100} {010 0001000} {011 0010000} {100 0100000} {101 1000000} }

 add_fsm_encoding \
       {rx_MWr_Transact.RxMWrTrn_State} \
       { }  \
       {{0000 00000000010} {0001 00000000100} {0010 00000001000} {0011 00000010000} {0100 00001000000} {0101 00000100000} {0110 00010000000} {0111 00100000000} {1000 01000000000} {1001 10000000000} }

 add_fsm_encoding \
       {rx_CplD_Transact.RxCplDTrn_State} \
       { }  \
       {{0000 000000000000010} {0001 000000000000100} {0010 000000000010000} {0011 000000000001000} {0100 000000000100000} {0101 000010000000000} {0110 000000001000000} {0111 000000100000000} {1000 000000010000000} {1001 000001000000000} {1010 001000000000000} {1011 010000000000000} {1100 100000000000000} {1101 000100000000000} }

 add_fsm_encoding \
       {DMA_FSM.BusyDone_State} \
       { }  \
       {{000 00000010} {001 00000100} {010 00001000} {011 00010000} {100 00100000} {101 01000000} {110 10000000} }

 add_fsm_encoding \
       {usDMA_Transact.FSM_REQ_us} \
       { }  \
       {{000 0000010} {001 0000100} {010 0001000} {011 0100000} {100 0010000} {101 1000000} }

 add_fsm_encoding \
       {Interrupts.Gen_Cfg_Irpt.edge_Intrpt_State} \
       { }  \
       {{000 000100} {001 000010} {010 001000} {011 010000} {100 100000} }

 add_fsm_encoding \
       {tx_Mem_Reader.TxMReader_State} \
       { }  \
       {{000 0000010} {001 0001000} {010 1000000} {011 0000100} {100 0010000} {101 0100000} }

 add_fsm_encoding \
       {tx_Transact.TxTrn_State} \
       { }  \
       {{0000 000000000000010} {0001 000000000000100} {0010 000000010000000} {0011 000000100000000} {0100 000001000000000} {0101 000010000000000} {0110 010000000000000} {0111 001000000000000} {1000 100000000000000} {1001 000100000000000} {1010 000000000001000} {1011 000000000010000} {1100 000000000100000} {1101 000000001000000} }
