Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Sep 29 14:22:47 2017
| Host         : DESKTOP-H3JQ5EJ running 64-bit major release  (build 9200)
| Command      : report_methodology -file ADC_BRIDGE_methodology_drc_routed.rpt -rpx ADC_BRIDGE_methodology_drc_routed.rpx
| Design       : ADC_BRIDGE
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-16 | Warning  | Large setup violation                                  | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 17         |
| TIMING-24 | Warning  | Overridden Max delay datapath only                     | 4          |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 2          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.334 ns between ADC/counter_reg[14]/C (clocked by CLK_OUT3_clock_generator) and tx_valid_reg/D (clocked by CLK_OUT1_clock_generator). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ftdi_dq[0] relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ftdi_dq[1] relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ftdi_dq[2] relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ftdi_dq[3] relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ftdi_dq[4] relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ftdi_dq[5] relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ftdi_dq[6] relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ftdi_dq[7] relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ftdi_rxfN relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ftdi_txeN relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on i_read_button relative to clock(s) VIRTUAL_CLK_OUT3_clock_generator 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on serial_adc_output relative to clock(s) VIRTUAL_CLK_OUT3_clock_generator 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED_1 relative to clock(s) VIRTUAL_CLK_OUT1_clock_generator 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on cs relative to clock(s) VIRTUAL_CLK_OUT3_clock_generator 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ftdi_oeN relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ftdi_rdN relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ftdi_wrN relative to clock(s) ftdi_clk 
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 11 in the Timing Constraints window in Vivado IDE) between clocks CLK_OUT1_clock_generator and CLK_OUT1_ftdi_clock_gen overrides a set_max_delay -datapath_only (position 13). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 11 in the Timing Constraints window in Vivado IDE) between clocks CLK_OUT1_clock_generator and CLK_OUT1_ftdi_clock_gen overrides a set_max_delay -datapath_only (position 19). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 12 in the Timing Constraints window in Vivado IDE) between clocks CLK_OUT1_ftdi_clock_gen and CLK_OUT1_clock_generator overrides a set_max_delay -datapath_only (position 15). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 12 in the Timing Constraints window in Vivado IDE) between clocks CLK_OUT1_ftdi_clock_gen and CLK_OUT1_clock_generator overrides a set_max_delay -datapath_only (position 17). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 16.667 -name ftdi_clk -waveform {0.000 8.334} -add [get_ports ftdi_clk] (Source: C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/constrs_1/new/CONSTRAINTS_PROVA.xdc (Line: 15))
Previous: create_clock -period 16.667 [get_ports ftdi_clk] (Source: c:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/ip/ftdi_clock_gen/ftdi_clock_gen.xdc (Line: 56))
Related violations: <none>

XDCC-1#2 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name CLK_IN1_P -waveform {0.000 10.000} -add [get_ports CLK_IN1_P] (Source: C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/constrs_1/new/CONSTRAINTS_PROVA.xdc (Line: 16))
Previous: create_clock -period 20.000 [get_ports CLK_IN1_P] (Source: c:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/ip/clock_generator/clock_generator.xdc (Line: 56))
Related violations: <none>


