{"vcs1":{"timestamp_begin":1740041519.805529892, "rt":3.45, "ut":3.24, "st":0.16}}
{"vcselab":{"timestamp_begin":1740041523.335359737, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740041523.641658160, "rt":0.22, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740041519.512997856}
{"VCS_COMP_START_TIME": 1740041519.512997856}
{"VCS_COMP_END_TIME": 1740041523.929528085}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287832}}
{"vcselab": {"peak_mem": 150360}}
