{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695782830716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695782830717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 23:47:10 2023 " "Processing started: Tue Sep 26 23:47:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695782830717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695782830717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695782830717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695782831391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695782831391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL2 " "Found entity 1: PBL2" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695782843892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695782843892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP1 PBL2.v(11) " "Verilog HDL Implicit Net warning at PBL2.v(11): created implicit net for \"SUP1\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695782843895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CH1_NOT PBL2.v(11) " "Verilog HDL Implicit Net warning at PBL2.v(11): created implicit net for \"CH1_NOT\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695782843895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CH0_NOT PBL2.v(11) " "Verilog HDL Implicit Net warning at PBL2.v(11): created implicit net for \"CH0_NOT\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695782843895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP2 PBL2.v(12) " "Verilog HDL Implicit Net warning at PBL2.v(12): created implicit net for \"SUP2\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695782843895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP3 PBL2.v(13) " "Verilog HDL Implicit Net warning at PBL2.v(13): created implicit net for \"SUP3\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695782843896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP4 PBL2.v(17) " "Verilog HDL Implicit Net warning at PBL2.v(17): created implicit net for \"SUP4\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695782843896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP5 PBL2.v(20) " "Verilog HDL Implicit Net warning at PBL2.v(20): created implicit net for \"SUP5\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695782843896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL2 " "Elaborating entity \"PBL2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695782844031 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CH1_NOT 0 PBL2.v(11) " "Net \"CH1_NOT\" at PBL2.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1695782844126 "|PBL2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CH0_NOT 0 PBL2.v(11) " "Net \"CH0_NOT\" at PBL2.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1695782844126 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_B PBL2.v(4) " "Output port \"SEG7_B\" at PBL2.v(4) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695782844126 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_E PBL2.v(4) " "Output port \"SEG7_E\" at PBL2.v(4) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695782844126 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_G PBL2.v(4) " "Output port \"SEG7_G\" at PBL2.v(4) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695782844126 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_H PBL2.v(4) " "Output port \"SEG7_H\" at PBL2.v(4) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695782844127 "|PBL2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_B GND " "Pin \"SEG7_B\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695782844762 "|PBL2|SEG7_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_C GND " "Pin \"SEG7_C\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695782844762 "|PBL2|SEG7_C"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_D GND " "Pin \"SEG7_D\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695782844762 "|PBL2|SEG7_D"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_E GND " "Pin \"SEG7_E\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695782844762 "|PBL2|SEG7_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_G GND " "Pin \"SEG7_G\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695782844762 "|PBL2|SEG7_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_H GND " "Pin \"SEG7_H\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695782844762 "|PBL2|SEG7_H"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695782844762 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH7 " "No output dependent on input pin \"CH7\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695782845067 "|PBL2|CH7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH6 " "No output dependent on input pin \"CH6\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695782845067 "|PBL2|CH6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH5 " "No output dependent on input pin \"CH5\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695782845067 "|PBL2|CH5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH4 " "No output dependent on input pin \"CH4\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695782845067 "|PBL2|CH4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH3 " "No output dependent on input pin \"CH3\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695782845067 "|PBL2|CH3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH2 " "No output dependent on input pin \"CH2\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695782845067 "|PBL2|CH2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695782845067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695782845074 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695782845074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695782845074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695782845074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695782846218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 23:47:26 2023 " "Processing ended: Tue Sep 26 23:47:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695782846218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695782846218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695782846218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695782846218 ""}
