#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Dec 26 15:27:04 2020
# Process ID: 7068
# Current directory: C:/Users/zezo/Alu/Alu.runs/synth_1
# Command line: vivado.exe -log tb.vds -mode batch -messageDb vivado.pb -notrace -source tb.tcl
# Log file: C:/Users/zezo/Alu/Alu.runs/synth_1/tb.vds
# Journal file: C:/Users/zezo/Alu/Alu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source tb.tcl -notrace
Command: synth_design -top tb -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13896 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 304.512 ; gain = 97.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tb' [C:/Users/zezo/Alu/Alu.srcs/sources_1/new/tb.v:4]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/zezo/Alu/Alu.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zezo/Alu/Alu.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-3848] Net carryout in module/entity ALU does not have driver. [C:/Users/zezo/Alu/Alu.srcs/sources_1/new/ALU.v:26]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/zezo/Alu/Alu.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-256] done synthesizing module 'tb' (2#1) [C:/Users/zezo/Alu/Alu.srcs/sources_1/new/tb.v:4]
WARNING: [Synth 8-3331] design ALU has unconnected port carryout
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 341.805 ; gain = 134.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 341.805 ; gain = 134.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 341.805 ; gain = 134.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/zezo/Alu/Alu.srcs/sources_1/new/ALU.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 356.449 ; gain = 149.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 464.223 ; gain = 257.121
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP A/result0, operation Mode is: (A:0x1ffff)*(B:0x7fff).
DSP Report: operator A/result0 is absorbed into DSP A/result0.
DSP Report: operator A/result0 is absorbed into DSP A/result0.
DSP Report: Generating DSP A/result0, operation Mode is: (A:0x1ffff)*(B:0x1ffff).
DSP Report: operator A/result0 is absorbed into DSP A/result0.
DSP Report: operator A/result0 is absorbed into DSP A/result0.
DSP Report: Generating DSP A/result0, operation Mode is: (PCIN>>17)+(A:0x1ffff)*(B:0x7fff).
DSP Report: operator A/result0 is absorbed into DSP A/result0.
DSP Report: operator A/result0 is absorbed into DSP A/result0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | (A:0x1ffff)*(B:0x7fff)            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x1ffff)*(B:0x1ffff)           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+(A:0x1ffff)*(B:0x7fff) | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (A/result_reg[31]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[30]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[29]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[28]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[27]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[26]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[25]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[24]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[23]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[22]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[21]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[20]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[19]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[18]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[17]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[16]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[15]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[14]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[13]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[12]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[11]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[10]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[9]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[8]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[7]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[6]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[5]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[4]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[3]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[2]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[1]) is unused and will be removed from module tb.
WARNING: [Synth 8-3332] Sequential element (A/result_reg[0]) is unused and will be removed from module tb.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 467.391 ; gain = 240.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 467.391 ; gain = 260.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 538.621 ; gain = 315.238
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 538.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 15:27:16 2020...
