block/ADC1:
  description: Analog to Digital Converter ADC1
  items:
  - name: ISR
    description: interrupt and status register
    byte_offset: 0
    fieldset: ISR
  - name: IER
    description: interrupt enable register
    byte_offset: 4
    fieldset: IER
  - name: CR
    description: control register
    byte_offset: 8
    fieldset: CR
  - name: CFGR
    description: configuration register 1
    byte_offset: 12
    fieldset: CFGR
  - name: CFGR2
    description: configuration register 2
    byte_offset: 16
    fieldset: CFGR2
  - name: SMPR
    description: sample time register 1-2
    array:
      len: 2
      stride: 4
    byte_offset: 20
    fieldset: SMPR
  - name: PCSEL
    description: channel preselection register
    byte_offset: 28
    fieldset: PCSEL
  - name: SQR1
    description: group regular sequencer ranks register 1
    byte_offset: 48
    fieldset: SQR1
  - name: SQR2
    description: group regular sequencer ranks register 2
    byte_offset: 52
    fieldset: SQR2
  - name: SQR3
    description: group regular sequencer ranks register 3
    byte_offset: 56
    fieldset: SQR3
  - name: SQR4
    description: group regular sequencer ranks 4
    byte_offset: 60
    fieldset: SQR4
  - name: DR
    description: group regular conversion data register
    byte_offset: 64
    access: Read
    fieldset: DR
  - name: JSQR
    description: group injected sequence register
    byte_offset: 76
    fieldset: JSQR
  - name: OFR
    description: offset number 1-4 register
    array:
      len: 4
      stride: 4
    byte_offset: 96
    fieldset: OFR
  - name: GCOMP
    description: gain compensation register
    byte_offset: 112
    fieldset: GCOMP
  - name: JDR
    description: group injected sequencer rank 1-4 register
    array:
      len: 4
      stride: 4
    byte_offset: 128
    fieldset: JDR
  - name: AWD2CR
    description: analog watchdog 2 configuration register
    byte_offset: 160
    fieldset: AWD2CR
  - name: AWD3CR
    description: analog watchdog 3 configuration register
    byte_offset: 164
    fieldset: AWD3CR
  - name: LTR1
    description: watchdog lower threshold register 1
    byte_offset: 168
    fieldset: LTR1
  - name: HTR1
    description: watchdog higher threshold register 1
    byte_offset: 172
    fieldset: HTR1
  - name: LTR2
    description: watchdog lower threshold register 2
    byte_offset: 176
    fieldset: LTR2
  - name: HTR2
    description: watchdog higher threshold register 2
    byte_offset: 180
    fieldset: HTR2
  - name: LTR3
    description: watchdog lower threshold register 3
    byte_offset: 184
    fieldset: LTR3
  - name: HTR3
    description: watchdog higher threshold register 3
    byte_offset: 188
    fieldset: HTR3
  - name: DIFSEL
    description: channel differential or single-ended mode selection register
    byte_offset: 192
    fieldset: DIFSEL
  - name: CALFACT
    description: calibration factors register
    byte_offset: 196
    fieldset: CALFACT
  - name: CALFACT2
    description: calibration factor register 2
    byte_offset: 200
    fieldset: CALFACT2
fieldset/AWD2CR:
  description: analog watchdog 2 configuration register
  fields:
  - name: AWD2CH
    description: analog watchdog 2 monitored channel selection
    bit_offset: 0
    bit_size: 1
    array:
      len: 20
      stride: 1
fieldset/AWD3CR:
  description: analog watchdog 3 configuration register
  fields:
  - name: AWD3CH
    description: analog watchdog 3 monitored channel selection
    bit_offset: 0
    bit_size: 1
    array:
      len: 20
      stride: 1
fieldset/CALFACT:
  description: user control register.
  fields:
  - name: I_APB_ADDR
    description: delayed write access address 
    bit_offset: 0
    bit_size: 8
  - name: I_APB_DATA
    description: delayed write access data
    bit_offset: 8
    bit_size: 8
  - name: VALIDITY
    description: delayed write access status bit 
    bit_offset: 16
    bit_size: 1
  - name: LATCH_COEF
    description: сalibration factor latch enable bit 
    bit_offset: 24
    bit_size: 1
  - name: CAPTURE_COEF
    description: сalibration factor capture enable bit 
    bit_offset: 25
    bit_size: 1
fieldset/CALFACT2:
  description: calibration factor register
  fields:
  - name: CALFACT
    description: linearity or offset calibration factor 
    bit_offset: 0
    bit_size: 32
fieldset/CFGR:
  description: configuration register
  fields:
  - name: DMNGT
    description: data management configuration 
    bit_offset: 0
    bit_size: 2
    enum: DMNGT
  - name: RES
    description: data resolution
    bit_offset: 2
    bit_size: 2
    enum: RES
  - name: EXTSEL
    description: external trigger source selection for regular group
    bit_offset: 5
    bit_size: 5
  - name: EXTEN
    description: external trigger enable and polarity for regular channels
    bit_offset: 10
    bit_size: 2
    enum: EXTEN
  - name: OVRMOD
    description: overrun mode
    bit_offset: 12
    bit_size: 1
    enum: OVRMOD
  - name: CONT
    description: continuous conversion mode for regular conversions
    bit_offset: 13
    bit_size: 1
  - name: AUTDLY
    description: delayed conversion mode
    bit_offset: 14
    bit_size: 1
  - name: DISCEN
    description: discontinuous mode for regular channels 
    bit_offset: 16
    bit_size: 1
  - name: DISCNUM
    description: discontinuous mode channel count
    bit_offset: 17
    bit_size: 3
  - name: JDISCEN
    description: discontinuous mode on injected channels
    bit_offset: 20
    bit_size: 1
  - name: AWD1SGL
    description: analog watchdog 1 monitoring a single channel or all channels
    bit_offset: 22
    bit_size: 1
    enum: AWD1SGL
  - name: AWD1EN
    description: analog watchdog 1 enable on regular channels
    bit_offset: 23
    bit_size: 1
  - name: JAWD1EN
    description: analog watchdog 1 enable on injected channels
    bit_offset: 24
    bit_size: 1
  - name: JAUTO
    description: automatic injected group conversion
    bit_offset: 25
    bit_size: 1
  - name: AWD1CH
    description: analog watchdog 1 monitored channel selection
    bit_offset: 26
    bit_size: 5
fieldset/CFGR2:
  description: configuration register 2
  fields:
  - name: ROVSE
    description: regular oversampling enable
    bit_offset: 0
    bit_size: 1
  - name: JOVSE
    description: injected oversampling enable
    bit_offset: 1
    bit_size: 1
  - name: OVSS
    description: oversampling right shift
    bit_offset: 5
    bit_size: 4
  - name: TROVS
    description: triggered regular oversampling
    bit_offset: 9
    bit_size: 1
    enum: TROVS
  - name: ROVSM
    description: regular oversampling mode
    bit_offset: 10
    bit_size: 1
    enum: ROVSM
  - name: BULB
    description: bulb sampling mode
    bit_offset: 13
    bit_size: 1
  - name: SWTRIG
    description: software trigger bit for sampling time control trigger mode
    bit_offset: 14
    bit_size: 1
  - name: SMPTRIG
    description: sampling time control trigger mode
    bit_offset: 15
    bit_size: 1
  - name: OSR
    description: oversampling ratio
    bit_offset: 16
    bit_size: 10
  - name: LFTRIG
    description: low-frequency trigger
    bit_offset: 27
    bit_size: 1
  - name: LSHIFT
    description: left shift factor
    bit_offset: 28
    bit_size: 4
fieldset/CR:
  description: control register
  fields:
  - name: ADEN
    description: ADC enable
    bit_offset: 0
    bit_size: 1
  - name: ADDIS
    description: ADC disable
    bit_offset: 1
    bit_size: 1
  - name: ADSTART
    description: ADC start of regular conversion
    bit_offset: 2
    bit_size: 1
  - name: JADSTART
    description: ADC start of injected conversion
    bit_offset: 3
    bit_size: 1
  - name: ADSTP
    description: ADC stop of regular conversion
    bit_offset: 4
    bit_size: 1
    enum: ADSTP
  - name: JADSTP
    description: ADC stop of injected conversion
    bit_offset: 5
    bit_size: 1
    enum: ADSTP
  - name: ADCALLIN
    description: linearity calibration enable
    bit_offset: 16
    bit_size: 1
  - name: CALINDEX
    description: calibration factor control
    bit_offset: 24
    bit_size: 4
  - name: ADVREGEN
    description: voltage regulator enable
    bit_offset: 28
    bit_size: 1
  - name: DEEPPWD
    description: deep-power-down enable
    bit_offset: 29
    bit_size: 1
  - name: ADCAL
    description: ADC calibration
    bit_offset: 31
    bit_size: 1
fieldset/DIFSEL:
  description: differential mode selection register.
  fields:
  - name: DIFSEL
    description: differential mode for channels 19 to 0 
    bit_offset: 0
    bit_size: 1
    array:
      len: 20
      stride: 1
    enum: DIFSEL
fieldset/DR:
  description: regular conversion data register
  fields:
  - name: RDATA
    description: regular data converted (read-only)
    bit_offset: 0
    bit_size: 32
fieldset/GCOMP:
  description: gain compensation register
  fields:
  - name: GCOMPCOEFF
    description: gain compensation coefficient
    bit_offset: 0
    bit_size: 14
  - name: GCOMP
    description: gain compensation mode
    bit_offset: 31
    bit_size: 1
fieldset/HTR1:
  description: watchdog threshold register 1
  fields:
  - name: HTR1
    description: analog watchdog 1 higher threshold
    bit_offset: 0
    bit_size: 25
  - name: AWDFILT1
    description: analog watchdog filtering parameter
    bit_offset: 29
    bit_size: 3
fieldset/HTR2:
  description: watchdog higher threshold register 2
  fields:
  - name: HTR2
    description: analog watchdog 2 higher threshold
    bit_offset: 0
    bit_size: 25
fieldset/HTR3:
  description: watchdog higher threshold register 3
  fields:
  - name: HTR3
    description: analog watchdog 3 higher threshold
    bit_offset: 0
    bit_size: 25
fieldset/IER:
  description: interrupt enable register
  fields:
  - name: ADRDYIE
    description: ADC ready interrupt
    bit_offset: 0
    bit_size: 1
  - name: EOSMPIE
    description: end of sampling interrupt for regular conversions
    bit_offset: 1
    bit_size: 1
  - name: EOCIE
    description: end of unitary regular conversion interrupt
    bit_offset: 2
    bit_size: 1
  - name: EOSIE
    description: end of regular sequence of conversions interrupt
    bit_offset: 3
    bit_size: 1
  - name: OVRIE
    description: regular group overrun interrupt
    bit_offset: 4
    bit_size: 1
  - name: JEOCIE
    description: end of injected unitary conversion interrupt
    bit_offset: 5
    bit_size: 1
  - name: JEOSIE
    description: end of injected sequence of conversions interrupt
    bit_offset: 6
    bit_size: 1
  - name: AWD1IE
    description: analog watchdog 1 interrupt
    bit_offset: 7
    bit_size: 1
  - name: AWD2IE
    description: analog watchdog 2 interrupt 
    bit_offset: 8
    bit_size: 1
  - name: AWD3IE
    description: analog watchdog 3 interrupt enable
    bit_offset: 9
    bit_size: 1
fieldset/ISR:
  description: interrupt and status register
  fields:
  - name: ADRDY
    description: ADC ready flag
    bit_offset: 0
    bit_size: 1
  - name: EOSMP
    description: end of sampling flag for regular group
    bit_offset: 1
    bit_size: 1
  - name: EOC
    description: end of unitary regular conversion flag
    bit_offset: 2
    bit_size: 1
  - name: EOS
    description: end of regular sequence of conversions flag 
    bit_offset: 3
    bit_size: 1
  - name: OVR
    description: ADC overrun flag for regular channels
    bit_offset: 4
    bit_size: 1
  - name: JEOC
    description: injected channel end of conversion flag
    bit_offset: 5
    bit_size: 1
  - name: JEOS
    description: injected channel end of sequence of conversions flag
    bit_offset: 6
    bit_size: 1
  - name: AWD1
    description: analog watchdog 1 flag
    bit_offset: 7
    bit_size: 1
  - name: AWD2
    description: analog watchdog 2 flag
    bit_offset: 8
    bit_size: 1
  - name: AWD3
    description: analog watchdog 3 flag
    bit_offset: 9
    bit_size: 1
  - name: LDORDY
    description: ADC voltage regulator ready
    bit_offset: 12
    bit_size: 1
fieldset/JDR:
  description: ADC injected data register
  fields:
  - name: JDATA
    description: injected data (read-only)
    bit_offset: 0
    bit_size: 32
fieldset/JSQR:
  description: ADC injected sequence register
  fields:
  - name: JL
    description: injected channel sequence length
    bit_offset: 0
    bit_size: 2
  - name: JEXTSEL
    description: external trigger selection for injected group 
    bit_offset: 2
    bit_size: 5
  - name: JEXTEN
    description: external trigger enable and polarity for injected channels 
    bit_offset: 7
    bit_size: 2
    enum: JEXTEN
  - name: JSQ1
    description: first conversion in the injected sequence
    bit_offset: 9
    bit_size: 5
    array:
      len: 4
      stride: 6
fieldset/LTR1:
  description: ADC watchdog threshold register 1
  fields:
  - name: LTR1
    description: analog watchdog 1 lower threshold
    bit_offset: 0
    bit_size: 25
fieldset/LTR2:
  description: ADC watchdog lower threshold register 2
  fields:
  - name: LTR2
    description: analog watchdog 2 lower threshold
    bit_offset: 0
    bit_size: 25
fieldset/LTR3:
  description: ADC watchdog lower threshold register 3
  fields:
  - name: LTR3
    description: analog watchdog 3 lower threshold
    bit_offset: 0
    bit_size: 25
fieldset/OFR:
  description: ADC offset register
  fields:
  - name: OFFSET1
    description: data offset y for the channel in OFFSETy_CH[4:0] bits
    bit_offset: 0
    bit_size: 24
  - name: POSOFF
    description: offset sign
    bit_offset: 24
    bit_size: 1
  - name: USAT
    description: unsigned saturation enable
    bit_offset: 25
    bit_size: 1
  - name: SSATE
    description: signed saturation enable 
    bit_offset: 26
    bit_size: 1
  - name: OFFSET1_CH
    description: channel selection for the data offset y
    bit_offset: 27
    bit_size: 5
fieldset/PCSEL:
  description: ADC channel preselection register
  fields:
  - name: PCSEL
    description: channel i (VINP[i]) preselection 
    bit_offset: 0
    bit_size: 1
    array:
      len: 20
      stride: 1
    enum: PCSEL
fieldset/SMPR:
  description: ADC sampling time register 1
  fields:
  - name: SMP
    description: channel x sampling time selection (x = 0 to 9)
    bit_offset: 0
    bit_size: 3
    array:
      len: 10
      stride: 3
    enum: SAMPLE_TIME
fieldset/SQR1:
  description: regular sequence register 1
  fields:
  - name: L
    description: regular channel sequence length
    bit_offset: 0
    bit_size: 4
  - name: SQ
    description: group regular sequencer rank 1-4
    bit_offset: 6
    bit_size: 5
    array:
      len: 4
      stride: 6
fieldset/SQR2:
  description: regular sequence register 2.
  fields:
  - name: SQ
    description: group regular sequencer rank 5-9
    bit_offset: 0
    bit_size: 5
    array:
      len: 5
      stride: 6
fieldset/SQR3:
  description: regular sequence register 3.
  fields:
  - name: SQ
    description: group regular sequencer rank 10-14
    bit_offset: 0
    bit_size: 5
    array:
      len: 5
      stride: 6
fieldset/SQR4:
  description: regular sequence register 4
  fields:
  - name: SQ
    description: group regular sequencer rank 15-16
    bit_offset: 0
    bit_size: 5
    array:
      len: 2
      stride: 6
enum/ADSTP:
  bit_size: 1
  variants:
  - name: Stop
    description: stop conversion of channel
    value: 1
enum/AWD1SGL:
  bit_size: 1
  variants:
  - name: All
    description: Analog watchdog 1 enabled on all channels
    value: 0
  - name: Single
    description: Analog watchdog 1 enabled on single channel selected in AWD1CH
    value: 1
enum/DIFSEL:
  bit_size: 1
  variants:
  - name: SingleEnded
    description: Input channel is configured in single-ended mode
    value: 0
  - name: Differential
    description: Input channel is configured in differential mode
    value: 1
enum/DMNGT:
  bit_size: 2
  variants:
  - name: DR
    description: Store output data in DR only
    value: 0
  - name: DMA_OneShot
    description: DMA One Shot Mode selected
    value: 1
  - name: DFSDM
    description: DFSDM mode selected
    value: 2
  - name: DMA_Circular
    description: DMA Circular Mode selected
    value: 3
enum/EXTEN:
  bit_size: 2
  variants:
  - name: Disabled
    description: Trigger detection disabled
    value: 0
  - name: RisingEdge
    description: Trigger detection on the rising edge
    value: 1
  - name: FallingEdge
    description: Trigger detection on the falling edge
    value: 2
  - name: BothEdges
    description: Trigger detection on both the rising and falling edges
    value: 3
enum/JEXTEN:
  bit_size: 2
  variants:
  - name: Disabled
    description: Trigger detection disabled
    value: 0
  - name: RisingEdge
    description: Trigger detection on the rising edge
    value: 1
  - name: FallingEdge
    description: Trigger detection on the falling edge
    value: 2
  - name: BothEdges
    description: Trigger detection on both the rising and falling edges
    value: 3
enum/OVRMOD:
  bit_size: 1
  variants:
  - name: Preserve
    description: Preserve DR register when an overrun is detected
    value: 0
  - name: Overwrite
    description: Overwrite DR register when an overrun is detected
    value: 1
enum/PCSEL:
  bit_size: 1
  variants:
  - name: NotPreselected
    description: Input channel x is not pre-selected
    value: 0
  - name: Preselected
    description: Pre-select input channel x
    value: 1
enum/RES:
  bit_size: 2
  variants:
  - name: FourteenBit
    description: 14-bit resolution 
    value: 0
  - name: TwelveBit
    description: 12-bit resolution
    value: 1
  - name: TenBit
    description: 10-bit resolution
    value: 2
  - name: EightBit
    description: 8-bit resolution
    value: 3
enum/ROVSM:
  bit_size: 1
  variants:
  - name: Continued
    description: Oversampling is temporary stopped and continued after injection sequence
    value: 0
  - name: Resumed
    description: Oversampling is aborted and resumed from start after injection sequence
    value: 1
enum/SAMPLE_TIME:
  bit_size: 3
  variants:
  - name: Cycles1_5
    description: 1.5 clock cycles
    value: 0
  - name: Cycles2_5
    description: 2.5 clock cycles
    value: 1
  - name: Cycles8_5
    description: 8.5 clock cycles
    value: 2
  - name: Cycles16_5
    description: 16.5 clock cycles
    value: 3
  - name: Cycles32_5
    description: 32.5 clock cycles
    value: 4
  - name: Cycles64_5
    description: 64.5 clock cycles
    value: 5
  - name: Cycles387_5
    description: 387.5 clock cycles
    value: 6
  - name: Cycles810_5
    description: 810.5 clock cycles
    value: 7
enum/TROVS:
  bit_size: 1
  variants:
  - name: Automatic
    description: All oversampled conversions for a channel are run following a trigger
    value: 0
  - name: Triggered
    description: Each oversampled conversion for a channel needs a new trigger
    value: 1
    
