/*******************************************************************************
* File Name: HCSR04_Trigger_Bank_1.h  
* Version 2.20
*
* Description:
*  This file contains the Alias definitions for Per-Pin APIs in cypins.h. 
*  Information on using these APIs can be found in the System Reference Guide.
*
* Note:
*
********************************************************************************
* Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
*******************************************************************************/

#if !defined(CY_PINS_HCSR04_Trigger_Bank_1_ALIASES_H) /* Pins HCSR04_Trigger_Bank_1_ALIASES_H */
#define CY_PINS_HCSR04_Trigger_Bank_1_ALIASES_H

#include "cytypes.h"
#include "cyfitter.h"
#include "cypins.h"


/***************************************
*              Constants        
***************************************/
#define HCSR04_Trigger_Bank_1_0			(HCSR04_Trigger_Bank_1__0__PC)
#define HCSR04_Trigger_Bank_1_0_PS		(HCSR04_Trigger_Bank_1__0__PS)
#define HCSR04_Trigger_Bank_1_0_PC		(HCSR04_Trigger_Bank_1__0__PC)
#define HCSR04_Trigger_Bank_1_0_DR		(HCSR04_Trigger_Bank_1__0__DR)
#define HCSR04_Trigger_Bank_1_0_SHIFT	(HCSR04_Trigger_Bank_1__0__SHIFT)
#define HCSR04_Trigger_Bank_1_0_INTR	((uint16)((uint16)0x0003u << (HCSR04_Trigger_Bank_1__0__SHIFT*2u)))

#define HCSR04_Trigger_Bank_1_1			(HCSR04_Trigger_Bank_1__1__PC)
#define HCSR04_Trigger_Bank_1_1_PS		(HCSR04_Trigger_Bank_1__1__PS)
#define HCSR04_Trigger_Bank_1_1_PC		(HCSR04_Trigger_Bank_1__1__PC)
#define HCSR04_Trigger_Bank_1_1_DR		(HCSR04_Trigger_Bank_1__1__DR)
#define HCSR04_Trigger_Bank_1_1_SHIFT	(HCSR04_Trigger_Bank_1__1__SHIFT)
#define HCSR04_Trigger_Bank_1_1_INTR	((uint16)((uint16)0x0003u << (HCSR04_Trigger_Bank_1__1__SHIFT*2u)))

#define HCSR04_Trigger_Bank_1_2			(HCSR04_Trigger_Bank_1__2__PC)
#define HCSR04_Trigger_Bank_1_2_PS		(HCSR04_Trigger_Bank_1__2__PS)
#define HCSR04_Trigger_Bank_1_2_PC		(HCSR04_Trigger_Bank_1__2__PC)
#define HCSR04_Trigger_Bank_1_2_DR		(HCSR04_Trigger_Bank_1__2__DR)
#define HCSR04_Trigger_Bank_1_2_SHIFT	(HCSR04_Trigger_Bank_1__2__SHIFT)
#define HCSR04_Trigger_Bank_1_2_INTR	((uint16)((uint16)0x0003u << (HCSR04_Trigger_Bank_1__2__SHIFT*2u)))

#define HCSR04_Trigger_Bank_1_3			(HCSR04_Trigger_Bank_1__3__PC)
#define HCSR04_Trigger_Bank_1_3_PS		(HCSR04_Trigger_Bank_1__3__PS)
#define HCSR04_Trigger_Bank_1_3_PC		(HCSR04_Trigger_Bank_1__3__PC)
#define HCSR04_Trigger_Bank_1_3_DR		(HCSR04_Trigger_Bank_1__3__DR)
#define HCSR04_Trigger_Bank_1_3_SHIFT	(HCSR04_Trigger_Bank_1__3__SHIFT)
#define HCSR04_Trigger_Bank_1_3_INTR	((uint16)((uint16)0x0003u << (HCSR04_Trigger_Bank_1__3__SHIFT*2u)))

#define HCSR04_Trigger_Bank_1_4			(HCSR04_Trigger_Bank_1__4__PC)
#define HCSR04_Trigger_Bank_1_4_PS		(HCSR04_Trigger_Bank_1__4__PS)
#define HCSR04_Trigger_Bank_1_4_PC		(HCSR04_Trigger_Bank_1__4__PC)
#define HCSR04_Trigger_Bank_1_4_DR		(HCSR04_Trigger_Bank_1__4__DR)
#define HCSR04_Trigger_Bank_1_4_SHIFT	(HCSR04_Trigger_Bank_1__4__SHIFT)
#define HCSR04_Trigger_Bank_1_4_INTR	((uint16)((uint16)0x0003u << (HCSR04_Trigger_Bank_1__4__SHIFT*2u)))

#define HCSR04_Trigger_Bank_1_5			(HCSR04_Trigger_Bank_1__5__PC)
#define HCSR04_Trigger_Bank_1_5_PS		(HCSR04_Trigger_Bank_1__5__PS)
#define HCSR04_Trigger_Bank_1_5_PC		(HCSR04_Trigger_Bank_1__5__PC)
#define HCSR04_Trigger_Bank_1_5_DR		(HCSR04_Trigger_Bank_1__5__DR)
#define HCSR04_Trigger_Bank_1_5_SHIFT	(HCSR04_Trigger_Bank_1__5__SHIFT)
#define HCSR04_Trigger_Bank_1_5_INTR	((uint16)((uint16)0x0003u << (HCSR04_Trigger_Bank_1__5__SHIFT*2u)))

#define HCSR04_Trigger_Bank_1_6			(HCSR04_Trigger_Bank_1__6__PC)
#define HCSR04_Trigger_Bank_1_6_PS		(HCSR04_Trigger_Bank_1__6__PS)
#define HCSR04_Trigger_Bank_1_6_PC		(HCSR04_Trigger_Bank_1__6__PC)
#define HCSR04_Trigger_Bank_1_6_DR		(HCSR04_Trigger_Bank_1__6__DR)
#define HCSR04_Trigger_Bank_1_6_SHIFT	(HCSR04_Trigger_Bank_1__6__SHIFT)
#define HCSR04_Trigger_Bank_1_6_INTR	((uint16)((uint16)0x0003u << (HCSR04_Trigger_Bank_1__6__SHIFT*2u)))

#define HCSR04_Trigger_Bank_1_7			(HCSR04_Trigger_Bank_1__7__PC)
#define HCSR04_Trigger_Bank_1_7_PS		(HCSR04_Trigger_Bank_1__7__PS)
#define HCSR04_Trigger_Bank_1_7_PC		(HCSR04_Trigger_Bank_1__7__PC)
#define HCSR04_Trigger_Bank_1_7_DR		(HCSR04_Trigger_Bank_1__7__DR)
#define HCSR04_Trigger_Bank_1_7_SHIFT	(HCSR04_Trigger_Bank_1__7__SHIFT)
#define HCSR04_Trigger_Bank_1_7_INTR	((uint16)((uint16)0x0003u << (HCSR04_Trigger_Bank_1__7__SHIFT*2u)))

#define HCSR04_Trigger_Bank_1_INTR_ALL	 ((uint16)(HCSR04_Trigger_Bank_1_0_INTR| HCSR04_Trigger_Bank_1_1_INTR| HCSR04_Trigger_Bank_1_2_INTR| HCSR04_Trigger_Bank_1_3_INTR| HCSR04_Trigger_Bank_1_4_INTR| HCSR04_Trigger_Bank_1_5_INTR| HCSR04_Trigger_Bank_1_6_INTR| HCSR04_Trigger_Bank_1_7_INTR))


#endif /* End Pins HCSR04_Trigger_Bank_1_ALIASES_H */


/* [] END OF FILE */
