# Verilog Frequency Counter

## ğŸ“Œ Project Overview
This project implements a digital frequency counter using Verilog HDL. It was designed to measure signal frequency on CPLD/FPGA hardware.

## ğŸ› ï¸ Tech Stack
* **Language:** Verilog / VHDL
* **Hardware:** CPLD (Complex Programmable Logic Device)
* **Tools:** Xilinx ISE / Vivado (Add whatever tool you used)

## ğŸ“‚ File Structure
* `1001_counter.v`: The core logic for frequency measurement.

## ğŸš€ Future Improvements
* Add testbench for simulation.
* Implement 7-segment display output.
