mc_top_jtag_axi_0_0.v,verilog,xil_defaultlib,../../../bd/mc_top/ip/mc_top_jtag_axi_0_0/sim/mc_top_jtag_axi_0_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
mc_top_xbar_0.v,verilog,xil_defaultlib,../../../bd/mc_top/ip/mc_top_xbar_0/sim/mc_top_xbar_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
mc_top_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/mc_top/ip/mc_top_clk_wiz_0/mc_top_clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
mc_top_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/mc_top/ip/mc_top_clk_wiz_0/mc_top_clk_wiz_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
mc_top_core_top_wrapper_0_0.v,verilog,xil_defaultlib,../../../bd/mc_top/ip/mc_top_core_top_wrapper_0_0/sim/mc_top_core_top_wrapper_0_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
core_wrapper_v1_0_m_instr.v,verilog,xil_defaultlib,../../../bd/mc_top/ipshared/0cc6/hdl/core_wrapper_v1_0_m_instr.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
core_wrapper_v1_0_m_data.v,verilog,xil_defaultlib,../../../bd/mc_top/ipshared/0cc6/hdl/core_wrapper_v1_0_m_data.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
core_wrapper_v1_0.v,verilog,xil_defaultlib,../../../bd/mc_top/ipshared/0cc6/hdl/core_wrapper_v1_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
mc_top_core_wrapper_0_0.v,verilog,xil_defaultlib,../../../bd/mc_top/ip/mc_top_core_wrapper_0_0/sim/mc_top_core_wrapper_0_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
mc_top_data_mem_0.v,verilog,xil_defaultlib,../../../bd/mc_top/ip/mc_top_data_mem_0/sim/mc_top_data_mem_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
mc_top_data_mem_ctrl_0.vhd,vhdl,xil_defaultlib,../../../bd/mc_top/ip/mc_top_data_mem_ctrl_0/sim/mc_top_data_mem_ctrl_0.vhd,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
mc_top_instr_mem_0.v,verilog,xil_defaultlib,../../../bd/mc_top/ip/mc_top_instr_mem_0/sim/mc_top_instr_mem_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
mc_top_instr_mem_ctrl_0.vhd,vhdl,xil_defaultlib,../../../bd/mc_top/ip/mc_top_instr_mem_ctrl_0/sim/mc_top_instr_mem_ctrl_0.vhd,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
mc_top_rst_clk_wiz_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/mc_top/ip/mc_top_rst_clk_wiz_100M_0/sim/mc_top_rst_clk_wiz_100M_0.vhd,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
mc_top.v,verilog,xil_defaultlib,../../../bd/mc_top/sim/mc_top.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3"
glbl.v,Verilog,xil_defaultlib,glbl.v
