Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 17 12:24:12 2024
| Host         : PC-628 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.462        0.000                      0                   48        0.263        0.000                      0                   48        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.462        0.000                      0                   48        0.263        0.000                      0                   48        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.064ns (26.284%)  route 2.984ns (73.716%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.189    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.860     6.504    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.152     6.656 r  driver_seg/clk_en0/sig_count[0]_i_8/O
                         net (fo=1, routed)           0.682     7.339    driver_seg/clk_en0/sig_count[0]_i_8_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.332     7.671 f  driver_seg/clk_en0/sig_count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.317    driver_seg/clk_en0/sig_count[0]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.441 r  driver_seg/clk_en0/sig_count[0]_i_1/O
                         net (fo=19, routed)          0.796     9.237    driver_seg/clk_en0/sig_count[0]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.520    14.892    driver_seg/clk_en0/CLK
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[10]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X5Y45          FDRE (Setup_fdre_C_R)       -0.429    14.699    driver_seg/clk_en0/sig_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.064ns (26.284%)  route 2.984ns (73.716%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.189    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.860     6.504    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.152     6.656 r  driver_seg/clk_en0/sig_count[0]_i_8/O
                         net (fo=1, routed)           0.682     7.339    driver_seg/clk_en0/sig_count[0]_i_8_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.332     7.671 f  driver_seg/clk_en0/sig_count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.317    driver_seg/clk_en0/sig_count[0]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.441 r  driver_seg/clk_en0/sig_count[0]_i_1/O
                         net (fo=19, routed)          0.796     9.237    driver_seg/clk_en0/sig_count[0]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.520    14.892    driver_seg/clk_en0/CLK
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[11]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X5Y45          FDRE (Setup_fdre_C_R)       -0.429    14.699    driver_seg/clk_en0/sig_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.064ns (26.284%)  route 2.984ns (73.716%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.189    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.860     6.504    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.152     6.656 r  driver_seg/clk_en0/sig_count[0]_i_8/O
                         net (fo=1, routed)           0.682     7.339    driver_seg/clk_en0/sig_count[0]_i_8_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.332     7.671 f  driver_seg/clk_en0/sig_count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.317    driver_seg/clk_en0/sig_count[0]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.441 r  driver_seg/clk_en0/sig_count[0]_i_1/O
                         net (fo=19, routed)          0.796     9.237    driver_seg/clk_en0/sig_count[0]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.520    14.892    driver_seg/clk_en0/CLK
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[8]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X5Y45          FDRE (Setup_fdre_C_R)       -0.429    14.699    driver_seg/clk_en0/sig_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.064ns (26.284%)  route 2.984ns (73.716%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.189    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.860     6.504    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.152     6.656 r  driver_seg/clk_en0/sig_count[0]_i_8/O
                         net (fo=1, routed)           0.682     7.339    driver_seg/clk_en0/sig_count[0]_i_8_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.332     7.671 f  driver_seg/clk_en0/sig_count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.317    driver_seg/clk_en0/sig_count[0]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.441 r  driver_seg/clk_en0/sig_count[0]_i_1/O
                         net (fo=19, routed)          0.796     9.237    driver_seg/clk_en0/sig_count[0]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.520    14.892    driver_seg/clk_en0/CLK
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[9]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X5Y45          FDRE (Setup_fdre_C_R)       -0.429    14.699    driver_seg/clk_en0/sig_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.064ns (26.767%)  route 2.911ns (73.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.189    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.860     6.504    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.152     6.656 r  driver_seg/clk_en0/sig_count[0]_i_8/O
                         net (fo=1, routed)           0.682     7.339    driver_seg/clk_en0/sig_count[0]_i_8_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.332     7.671 f  driver_seg/clk_en0/sig_count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.317    driver_seg/clk_en0/sig_count[0]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.441 r  driver_seg/clk_en0/sig_count[0]_i_1/O
                         net (fo=19, routed)          0.723     9.164    driver_seg/clk_en0/sig_count[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.521    14.893    driver_seg/clk_en0/CLK
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X5Y47          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg/clk_en0/sig_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.064ns (26.767%)  route 2.911ns (73.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.189    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.860     6.504    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.152     6.656 r  driver_seg/clk_en0/sig_count[0]_i_8/O
                         net (fo=1, routed)           0.682     7.339    driver_seg/clk_en0/sig_count[0]_i_8_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.332     7.671 f  driver_seg/clk_en0/sig_count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.317    driver_seg/clk_en0/sig_count[0]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.441 r  driver_seg/clk_en0/sig_count[0]_i_1/O
                         net (fo=19, routed)          0.723     9.164    driver_seg/clk_en0/sig_count[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.521    14.893    driver_seg/clk_en0/CLK
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[17]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X5Y47          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg/clk_en0/sig_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.064ns (26.767%)  route 2.911ns (73.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.189    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.860     6.504    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.152     6.656 r  driver_seg/clk_en0/sig_count[0]_i_8/O
                         net (fo=1, routed)           0.682     7.339    driver_seg/clk_en0/sig_count[0]_i_8_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.332     7.671 f  driver_seg/clk_en0/sig_count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.317    driver_seg/clk_en0/sig_count[0]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.441 r  driver_seg/clk_en0/sig_count[0]_i_1/O
                         net (fo=19, routed)          0.723     9.164    driver_seg/clk_en0/sig_count[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.521    14.893    driver_seg/clk_en0/CLK
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X5Y47          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg/clk_en0/sig_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.064ns (27.214%)  route 2.846ns (72.786%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.189    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.860     6.504    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.152     6.656 r  driver_seg/clk_en0/sig_count[0]_i_8/O
                         net (fo=1, routed)           0.682     7.339    driver_seg/clk_en0/sig_count[0]_i_8_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.332     7.671 f  driver_seg/clk_en0/sig_count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.317    driver_seg/clk_en0/sig_count[0]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.441 r  driver_seg/clk_en0/sig_count[0]_i_1/O
                         net (fo=19, routed)          0.658     9.099    driver_seg/clk_en0/sig_count[0]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.520    14.892    driver_seg/clk_en0/CLK
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[4]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X5Y44          FDRE (Setup_fdre_C_R)       -0.429    14.699    driver_seg/clk_en0/sig_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.064ns (27.214%)  route 2.846ns (72.786%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.189    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.860     6.504    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.152     6.656 r  driver_seg/clk_en0/sig_count[0]_i_8/O
                         net (fo=1, routed)           0.682     7.339    driver_seg/clk_en0/sig_count[0]_i_8_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.332     7.671 f  driver_seg/clk_en0/sig_count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.317    driver_seg/clk_en0/sig_count[0]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.441 r  driver_seg/clk_en0/sig_count[0]_i_1/O
                         net (fo=19, routed)          0.658     9.099    driver_seg/clk_en0/sig_count[0]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.520    14.892    driver_seg/clk_en0/CLK
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[5]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X5Y44          FDRE (Setup_fdre_C_R)       -0.429    14.699    driver_seg/clk_en0/sig_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.064ns (27.214%)  route 2.846ns (72.786%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.189    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.860     6.504    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.152     6.656 r  driver_seg/clk_en0/sig_count[0]_i_8/O
                         net (fo=1, routed)           0.682     7.339    driver_seg/clk_en0/sig_count[0]_i_8_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.332     7.671 f  driver_seg/clk_en0/sig_count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.317    driver_seg/clk_en0/sig_count[0]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.441 r  driver_seg/clk_en0/sig_count[0]_i_1/O
                         net (fo=19, routed)          0.658     9.099    driver_seg/clk_en0/sig_count[0]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.520    14.892    driver_seg/clk_en0/CLK
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[6]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X5Y44          FDRE (Setup_fdre_C_R)       -0.429    14.699    driver_seg/clk_en0/sig_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.508    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.769    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  driver_seg/clk_en0/sig_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    driver_seg/clk_en0/sig_count_reg[12]_i_1_n_4
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.024    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg/clk_en0/sig_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.508    driver_seg/clk_en0/CLK
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg/clk_en0/sig_count_reg[11]/Q
                         net (fo=3, routed)           0.120     1.770    driver_seg/clk_en0/sig_count_reg[11]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  driver_seg/clk_en0/sig_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    driver_seg/clk_en0/sig_count_reg[8]_i_1_n_4
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.024    driver_seg/clk_en0/CLK
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[11]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg/clk_en0/sig_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.508    driver_seg/clk_en0/CLK
    SLICE_X5Y43          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg/clk_en0/sig_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.770    driver_seg/clk_en0/sig_count_reg[3]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  driver_seg/clk_en0/sig_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.878    driver_seg/clk_en0/sig_count_reg[0]_i_2_n_4
    SLICE_X5Y43          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.024    driver_seg/clk_en0/CLK
    SLICE_X5Y43          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[3]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg/clk_en0/sig_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.508    driver_seg/clk_en0/CLK
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg/clk_en0/sig_count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.770    driver_seg/clk_en0/sig_count_reg[7]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  driver_seg/clk_en0/sig_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    driver_seg/clk_en0/sig_count_reg[4]_i_1_n_4
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.024    driver_seg/clk_en0/CLK
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[7]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg/clk_en0/sig_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.508    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg/clk_en0/sig_count_reg[12]/Q
                         net (fo=3, routed)           0.116     1.766    driver_seg/clk_en0/sig_count_reg[12]
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  driver_seg/clk_en0/sig_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    driver_seg/clk_en0/sig_count_reg[12]_i_1_n_7
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.024    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[12]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg/clk_en0/sig_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.508    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.121     1.770    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  driver_seg/clk_en0/sig_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    driver_seg/clk_en0/sig_count_reg[12]_i_1_n_5
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.024    driver_seg/clk_en0/CLK
    SLICE_X5Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg/clk_en0/sig_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.508    driver_seg/clk_en0/CLK
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg/clk_en0/sig_count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.767    driver_seg/clk_en0/sig_count_reg[4]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  driver_seg/clk_en0/sig_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    driver_seg/clk_en0/sig_count_reg[4]_i_1_n_7
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.024    driver_seg/clk_en0/CLK
    SLICE_X5Y44          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[4]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg/clk_en0/sig_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.596     1.509    driver_seg/clk_en0/CLK
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg/clk_en0/sig_count_reg[16]/Q
                         net (fo=3, routed)           0.117     1.768    driver_seg/clk_en0/sig_count_reg[16]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  driver_seg/clk_en0/sig_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    driver_seg/clk_en0/sig_count_reg[16]_i_1_n_7
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.025    driver_seg/clk_en0/CLK
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.105     1.614    driver_seg/clk_en0/sig_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.508    driver_seg/clk_en0/CLK
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg/clk_en0/sig_count_reg[10]/Q
                         net (fo=2, routed)           0.122     1.771    driver_seg/clk_en0/sig_count_reg[10]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  driver_seg/clk_en0/sig_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    driver_seg/clk_en0/sig_count_reg[8]_i_1_n_5
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.024    driver_seg/clk_en0/CLK
    SLICE_X5Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[10]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg/clk_en0/sig_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.596     1.509    driver_seg/clk_en0/CLK
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg/clk_en0/sig_count_reg[18]/Q
                         net (fo=3, routed)           0.122     1.772    driver_seg/clk_en0/sig_count_reg[18]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  driver_seg/clk_en0/sig_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    driver_seg/clk_en0/sig_count_reg[16]_i_1_n_5
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.025    driver_seg/clk_en0/CLK
    SLICE_X5Y47          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.105     1.614    driver_seg/clk_en0/sig_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y39     driver_seg/sig_hex_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y39     driver_seg/sig_hex_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y42     driver_seg/bin_cnt0/sig_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y42     driver_seg/bin_cnt0/sig_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43     driver_seg/clk_en0/sig_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y45     driver_seg/clk_en0/sig_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y45     driver_seg/clk_en0/sig_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y46     driver_seg/clk_en0/sig_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y46     driver_seg/clk_en0/sig_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39     driver_seg/sig_hex_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39     driver_seg/sig_hex_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42     driver_seg/bin_cnt0/sig_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42     driver_seg/bin_cnt0/sig_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y47     driver_seg/clk_en0/sig_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y47     driver_seg/clk_en0/sig_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y47     driver_seg/clk_en0/sig_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y40     driver_seg/sig_hex_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39     driver_seg/sig_hex_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39     driver_seg/sig_hex_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43     driver_seg/clk_en0/sig_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y45     driver_seg/clk_en0/sig_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y45     driver_seg/clk_en0/sig_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     driver_seg/clk_en0/sig_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     driver_seg/clk_en0/sig_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     driver_seg/clk_en0/sig_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     driver_seg/clk_en0/sig_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y47     driver_seg/clk_en0/sig_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y47     driver_seg/clk_en0/sig_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y47     driver_seg/clk_en0/sig_count_reg[18]/C



