<ENTRY>
{
 "thisFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\KhanhTran_Lab2.hlsrun_cosim_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "09/26/25 22:02:19",
 "timestampMillis": "1758938539559",
 "buildStep": {
  "cmdId": "3699094f-d687-4f21-84d9-494d9c6a3c73",
  "name": "vitis-run",
  "logFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\logs\\KhanhTran_Lab2.steps.log",
  "commandLine": "D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/vitis-run.exe  --mode hls --cosim --config C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\hls_config.cfg --work_dir KhanhTran_Lab2 ",
  "args": [
   "--mode",
   "hls",
   "--cosim",
   "--config",
   "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\hls_config.cfg",
   "--work_dir",
   "KhanhTran_Lab2"
  ],
  "iniFiles": [],
  "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/26/25 22:02:19",
 "timestampMillis": "1758938539560",
 "status": {
  "cmdId": "3699094f-d687-4f21-84d9-494d9c6a3c73",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "09/26/25 22:02:24",
 "timestampMillis": "1758938544506",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_RUN",
  "target": "TT_HLS_RTL_COSIM",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "fir16",
     "file": "",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
     "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.h",
     "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir_16_unroll4.cpp",
     "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16_unroll16.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2025.1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "09/26/25 22:02:24",
 "timestampMillis": "1758938544508",
 "buildStep": {
  "cmdId": "52131422-2f45-4e0d-80ef-5bd240cd1455",
  "name": "",
  "logFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/26/25 22:02:24",
 "timestampMillis": "1758938544509",
 "status": {
  "cmdId": "52131422-2f45-4e0d-80ef-5bd240cd1455",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/26/25 22:02:24",
 "timestampMillis": "1758938544509",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\sim\\report\\fir16_cosim.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_COSIMULATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/26/25 22:02:24",
 "timestampMillis": "1758938544509",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/26/25 22:02:24",
 "timestampMillis": "1758938544510",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH_COSIM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/26/25 22:02:24",
 "timestampMillis": "1758938544510",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_TIMELINE_TRACE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/26/25 22:02:24",
 "timestampMillis": "1758938544511",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_WAVE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/26/25 22:06:18",
 "timestampMillis": "1758938778531",
 "status": {
  "cmdId": "52131422-2f45-4e0d-80ef-5bd240cd1455",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/26/25 22:06:18",
 "timestampMillis": "1758938778607",
 "status": {
  "cmdId": "3699094f-d687-4f21-84d9-494d9c6a3c73",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/26/25 22:06:18",
 "timestampMillis": "1758938778608",
 "report": {
  "path": "",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/26/25 22:06:18",
 "timestampMillis": "1758938778608",
 "report": {
  "path": "",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
