[verilog]
Extensions=v
Keywords= define else endif ifdef include timescale
Keywords= undef always and assign begin buf bufif0 bufif1
Keywords= case casex casez cmos default defparam disable else end
Keywords= endcase endfunction endgenerate endmodule endprimitive
Keywords= endspecify endtable endtask event for force forever
Keywords= fork function generate if initial inout input integer
Keywords= join macromodule makefile module nand negedge nmos nor
Keywords= not notif0 notif1 or output parameter pmos posedge
Keywords= primitive pulldown pullup rcmos real realtime reg
Keywords= repeat rnmos rpmos rtran rtranif0 rtranif1 signed
Keywords= specify supply supply0 supply1 table task time tran
Keywords= tranif0 tranif1 tri tri0 tri1 triand trior trireg
Keywords= vectored wait wand while wire wor xnor xor
Default_Comment_Start=//
Alternate_Comment_Start=/*
Alternate_Comment_End=*/
String_Bounds_Char="
Character_Bounds_Char='
