# Vending Machine FSM (Verilog)

## Overview
A Finite State Machine-based Vending Machine implemented in Verilog with testbench. Simulates coin-based and online payment purchase.

## Files
- `vendingmachine.v` — main FSM design
- `VendingMachineTB.v` — testbench
- `.gitignore` — excludes Vivado-generated files

## How to Run
Simulate using Vivado 2024.1:
1. Open project
2. Run behavioral simulation
3. Observe waveforms and outputs

## Author
Aditya
