verilog work "sw1_2.v"
verilog work "SANGDAN_TATDAN.v"
verilog work "main.v"
