Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  3 01:03:25 2020
| Host         : DESKTOP-QO8A15H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            1 |
|      6 |            1 |
|      9 |            1 |
|     10 |            2 |
|     11 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |              25 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------------------+----------------------------+------------------+----------------+
|  PixCLK_BUFG   |                            |                            |                3 |              4 |
|  CLK_IBUF_BUFG | display/V_SCAN[10]_i_1_n_0 | display/V_SCAN[4]_i_1_n_0  |                2 |              5 |
|  CLK_IBUF_BUFG | display/V_SCAN[10]_i_1_n_0 |                            |                3 |              6 |
|  PixCLK_BUFG   | BeeDisplay/BeeY            |                            |                3 |              9 |
|  PixCLK_BUFG   | BeeDisplay/BeeX            |                            |                4 |             10 |
|  PixCLK_BUFG   | BeeDisplay/address         | display/H_SCAN_reg[9]_3[0] |                3 |             10 |
|  CLK_IBUF_BUFG | PixCLK_BUFG                | display/H_SCAN             |                5 |             11 |
|  PixCLK_BUFG   |                            | display/SR[0]              |                3 |             12 |
|  CLK_IBUF_BUFG |                            |                            |                5 |             17 |
+----------------+----------------------------+----------------------------+------------------+----------------+


