<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sensorclient: Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Sensorclient
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f7xx__ll__fmc_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_fmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__fmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef STM32F7xx_LL_FMC_H</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define STM32F7xx_LL_FMC_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">   42</a></span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_BANK(__BANK__) (((__BANK__) == FMC_NORSRAM_BANK1) || \</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">                                       ((__BANK__) == FMC_NORSRAM_BANK2) || \</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">                                       ((__BANK__) == FMC_NORSRAM_BANK3) || \</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">                                       ((__BANK__) == FMC_NORSRAM_BANK4))</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gad87f37e2727d76c5ae4db83123968694">   46</a></span>&#160;<span class="preprocessor">#define IS_FMC_MUX(__MUX__) (((__MUX__) == FMC_DATA_ADDRESS_MUX_DISABLE) || \</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">                             ((__MUX__) == FMC_DATA_ADDRESS_MUX_ENABLE))</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga65201c4e5988afaf4c14d8c3d451458a">   48</a></span>&#160;<span class="preprocessor">#define IS_FMC_MEMORY(__MEMORY__) (((__MEMORY__) == FMC_MEMORY_TYPE_SRAM) || \</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">                                   ((__MEMORY__) == FMC_MEMORY_TYPE_PSRAM)|| \</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">                                   ((__MEMORY__) == FMC_MEMORY_TYPE_NOR))</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga2ebc54cd97fd88ad6286338fce3ffe48">   51</a></span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_8)  || \</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">                                                ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_16) || \</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">                                                ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_32))</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga0aea060c641910bdadc1f48044f2ed8f">   54</a></span>&#160;<span class="preprocessor">#define IS_FMC_PAGESIZE(__SIZE__) (((__SIZE__) == FMC_PAGE_SIZE_NONE) || \</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_128) || \</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_256) || \</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_512) || \</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_1024))</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga507a7489e5416486f92a2edf841ad915">   59</a></span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_FIFO(__FIFO__) (((__FIFO__) == FMC_WRITE_FIFO_DISABLE) || \</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">                                     ((__FIFO__) == FMC_WRITE_FIFO_ENABLE))</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gab45579566f53756a93ae84d15922db5f">   61</a></span>&#160;<span class="preprocessor">#define IS_FMC_ACCESS_MODE(__MODE__) (((__MODE__) == FMC_ACCESS_MODE_A) || \</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">                                      ((__MODE__) == FMC_ACCESS_MODE_B) || \</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">                                      ((__MODE__) == FMC_ACCESS_MODE_C) || \</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">                                      ((__MODE__) == FMC_ACCESS_MODE_D))</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga8ee4ea72b19ce42032042ef40d71d8a0">   65</a></span>&#160;<span class="preprocessor">#define IS_FMC_BURSTMODE(__STATE__) (((__STATE__) == FMC_BURST_ACCESS_MODE_DISABLE) || \</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">                                     ((__STATE__) == FMC_BURST_ACCESS_MODE_ENABLE))</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga3e45c42296be40252db7166cab9c2957">   67</a></span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_LOW) || \</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">                                            ((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_HIGH))</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga60a02187e4d7ea8c535150859180bfac">   69</a></span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FMC_WAIT_TIMING_BEFORE_WS) || \</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">                                               ((__ACTIVE__) == FMC_WAIT_TIMING_DURING_WS))</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga441e854710b80b55470e998a3040a452">   71</a></span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FMC_WRITE_OPERATION_DISABLE) || \</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">                                               ((__OPERATION__) == FMC_WRITE_OPERATION_ENABLE))</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gac78f27571ace17ee6b78dfa8142a31be">   73</a></span>&#160;<span class="preprocessor">#define IS_FMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FMC_WAIT_SIGNAL_DISABLE) || \</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">                                         ((__SIGNAL__) == FMC_WAIT_SIGNAL_ENABLE))</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga4f2d212064380f3558a355a35d502129">   75</a></span>&#160;<span class="preprocessor">#define IS_FMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FMC_EXTENDED_MODE_DISABLE) || \</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">                                        ((__MODE__) == FMC_EXTENDED_MODE_ENABLE))</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga41a6c6b8e61711609c2b1c7092af5b4c">   77</a></span>&#160;<span class="preprocessor">#define IS_FMC_ASYNWAIT(__STATE__) (((__STATE__) == FMC_ASYNCHRONOUS_WAIT_DISABLE) || \</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">                                    ((__STATE__) == FMC_ASYNCHRONOUS_WAIT_ENABLE))</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gaff7bf46d90db1e9fc9960e25728d7524">   79</a></span>&#160;<span class="preprocessor">#define IS_FMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) &gt; 1U) &amp;&amp; ((__LATENCY__) &lt;= 17U))</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gaa086b431bbb5a722303649cacdf5963f">   80</a></span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_BURST(__BURST__) (((__BURST__) == FMC_WRITE_BURST_DISABLE) || \</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">                                       ((__BURST__) == FMC_WRITE_BURST_ENABLE))</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gae947eea7c54e01b5e96f9152dc3f0e90">   82</a></span>&#160;<span class="preprocessor">#define IS_FMC_CONTINOUS_CLOCK(__CCLOCK__) (((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ONLY) || \</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">                                            ((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC))</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga4fadec8f0a31f6bdf492741ab05d0320">   84</a></span>&#160;<span class="preprocessor">#define IS_FMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) &lt;= 15U)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga6fb34ef685df279f1cbde9cf83601edd">   85</a></span>&#160;<span class="preprocessor">#define IS_FMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 15U))</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga84ceccc7ed460666c05db824b8f12f4f">   86</a></span>&#160;<span class="preprocessor">#define IS_FMC_DATASETUP_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 255U))</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga7f7a1486197d2b81f60828bc43a90264">   87</a></span>&#160;<span class="preprocessor">#define IS_FMC_DATAHOLD_DURATION(__DATAHOLD__) ((__DATAHOLD__) &lt;= 3U)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga552d2f02f418cd96d3a16b743b7b0098">   88</a></span>&#160;<span class="preprocessor">#define IS_FMC_TURNAROUND_TIME(__TIME__) ((__TIME__) &lt;= 15U)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gae5a73bdee17f71e21e502c1dfe1d9f9e">   89</a></span>&#160;<span class="preprocessor">#define IS_FMC_CLK_DIV(__DIV__) (((__DIV__) &gt; 1U) &amp;&amp; ((__DIV__) &lt;= 16U))</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gafc79ec87631dad2edba9be9334bf100d">   90</a></span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_DEVICE)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gaa2787b85b3e1e61eb35f81c941b61907">   91</a></span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_EXTENDED_DEVICE)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">   94</a></span>&#160;<span class="preprocessor">#define IS_FMC_NAND_BANK(__BANK__) ((__BANK__) == FMC_NAND_BANK3)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga742fdeaeb9643171c25bb0db3a08aead">   95</a></span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_FEATURE(__FEATURE__) (((__FEATURE__) == FMC_NAND_WAIT_FEATURE_DISABLE) || \</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">                                          ((__FEATURE__) == FMC_NAND_WAIT_FEATURE_ENABLE))</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga91d26a1d2a469d32f98c940341219274">   97</a></span>&#160;<span class="preprocessor">#define IS_FMC_NAND_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_8) || \</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">                                             ((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_16))</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga5f44655899c2a891ee14631279421313">   99</a></span>&#160;<span class="preprocessor">#define IS_FMC_ECC_STATE(__STATE__) (((__STATE__) == FMC_NAND_ECC_DISABLE) || \</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">                                     ((__STATE__) == FMC_NAND_ECC_ENABLE))</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga8be3779dd2458ffabe6d801927ca37b9">  102</a></span>&#160;<span class="preprocessor">#define IS_FMC_ECCPAGE_SIZE(__SIZE__) (((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_256BYTE)  || \</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_512BYTE)  || \</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_1024BYTE) || \</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_2048BYTE) || \</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_4096BYTE) || \</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_8192BYTE))</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga677da7875fd938d22b61ea6b6d3f600d">  108</a></span>&#160;<span class="preprocessor">#define IS_FMC_TCLR_TIME(__TIME__) ((__TIME__) &lt;= 255U)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gaeb0b1c09b58da7c5b94e492d004c3d8a">  109</a></span>&#160;<span class="preprocessor">#define IS_FMC_TAR_TIME(__TIME__) ((__TIME__) &lt;= 255U)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gaafd6756c6bf870d89b1b876e26ceb70e">  110</a></span>&#160;<span class="preprocessor">#define IS_FMC_SETUP_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga54f7f362ab35efe816f13738e357c8f7">  111</a></span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga350b471e546bc646fa90b67747cc3127">  112</a></span>&#160;<span class="preprocessor">#define IS_FMC_HOLD_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga8570ab8f8973ac56682f213254d57a37">  113</a></span>&#160;<span class="preprocessor">#define IS_FMC_HIZ_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gad89e84c79ff91fd8f9f6ed5243321484">  114</a></span>&#160;<span class="preprocessor">#define IS_FMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NAND_DEVICE)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga7977874b28d1914847e3e9b6315bdd50">  117</a></span>&#160;<span class="preprocessor">#define IS_FMC_SDMEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_8)  || \</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">                                          ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_16) || \</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">                                          ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_32))</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga56ef3ab18901d4fa2b33ebd3ffe0cac8">  120</a></span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_PROTECTION(__WRITE__) (((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_DISABLE) || \</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">                                            ((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_ENABLE))</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gab8da2c2718d93e50fa8069ae0026da71">  122</a></span>&#160;<span class="preprocessor">#define IS_FMC_SDCLOCK_PERIOD(__PERIOD__) (((__PERIOD__) == FMC_SDRAM_CLOCK_DISABLE)  || \</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">                                           ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_2) || \</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">                                           ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_3))</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gafda7de8481c742b3f11b368abf37037c">  125</a></span>&#160;<span class="preprocessor">#define IS_FMC_READ_BURST(__RBURST__) (((__RBURST__) == FMC_SDRAM_RBURST_DISABLE) || \</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">                                       ((__RBURST__) == FMC_SDRAM_RBURST_ENABLE))</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga782b8f96953251d1ad51f0e04821f2ad">  127</a></span>&#160;<span class="preprocessor">#define IS_FMC_READPIPE_DELAY(__DELAY__) (((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_0) || \</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">                                          ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_1) || \</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">                                          ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_2))</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gaa6729b1267d2487bcb3c0766394ee3ad">  130</a></span>&#160;<span class="preprocessor">#define IS_FMC_COMMAND_MODE(__COMMAND__) (((__COMMAND__) == FMC_SDRAM_CMD_NORMAL_MODE)      || \</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_CLK_ENABLE)       || \</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_PALL)             || \</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_AUTOREFRESH_MODE) || \</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_LOAD_MODE)        || \</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_SELFREFRESH_MODE) || \</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_POWERDOWN_MODE))</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga69cadb51fb2b16bfed4c1867f6a38a76">  137</a></span>&#160;<span class="preprocessor">#define IS_FMC_COMMAND_TARGET(__TARGET__) (((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1) || \</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">                                           ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK2) || \</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">                                           ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1_2))</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga6be3859bec5de9f6a63ce388b9ad8be4">  140</a></span>&#160;<span class="preprocessor">#define IS_FMC_LOADTOACTIVE_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga27027c0cb683f8076f5234b4090f5017">  141</a></span>&#160;<span class="preprocessor">#define IS_FMC_EXITSELFREFRESH_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga7f10e7cf9422fdc7c49a28439f28f7ba">  142</a></span>&#160;<span class="preprocessor">#define IS_FMC_SELFREFRESH_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 16U))</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gabaab80aee88f3edea630198a603b9ed6">  143</a></span>&#160;<span class="preprocessor">#define IS_FMC_ROWCYCLE_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga3de73eb610365a7ee8b54227f3e60b1c">  144</a></span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_RECOVERY_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 16U))</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga6772c6d22dda7439f0afb800bd6f68f6">  145</a></span>&#160;<span class="preprocessor">#define IS_FMC_RP_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gad113c5a105839c2257f7fe8a1e6ad018">  146</a></span>&#160;<span class="preprocessor">#define IS_FMC_RCD_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gabe4be7d09ec5f9c2ed328b0219db4960">  147</a></span>&#160;<span class="preprocessor">#define IS_FMC_AUTOREFRESH_NUMBER(__NUMBER__) (((__NUMBER__) &gt; 0U) &amp;&amp; ((__NUMBER__) &lt;= 15U))</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga707f535d97d59f32e72842b9a905de64">  148</a></span>&#160;<span class="preprocessor">#define IS_FMC_MODE_REGISTER(__CONTENT__) ((__CONTENT__) &lt;= 8191U)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga7c1256453227d10256142f1b5d15fcfc">  149</a></span>&#160;<span class="preprocessor">#define IS_FMC_REFRESH_RATE(__RATE__) ((__RATE__) &lt;= 8191U)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">  150</a></span>&#160;<span class="preprocessor">#define IS_FMC_SDRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_SDRAM_DEVICE)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gad453f7aca1266cec4356666b275b2415">  151</a></span>&#160;<span class="preprocessor">#define IS_FMC_SDRAM_BANK(__BANK__) (((__BANK__) == FMC_SDRAM_BANK1) || \</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">                                     ((__BANK__) == FMC_SDRAM_BANK2))</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gabb01c64da09cf165970746dcc232406f">  153</a></span>&#160;<span class="preprocessor">#define IS_FMC_COLUMNBITS_NUMBER(__COLUMN__) (((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_8)  || \</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">                                              ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_9)  || \</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">                                              ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_10) || \</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">                                              ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_11))</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gaf456ae17edbf51e0ab9a961f81eab335">  157</a></span>&#160;<span class="preprocessor">#define IS_FMC_ROWBITS_NUMBER(__ROW__) (((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_11) || \</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">                                        ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_12) || \</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">                                        ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_13))</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gabb6c4f17d25c769b8092373aa511cbaf">  160</a></span>&#160;<span class="preprocessor">#define IS_FMC_INTERNALBANK_NUMBER(__NUMBER__) (((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_2) || \</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">                                                ((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_4))</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__FMC__LL__Private__Macros.html#gac2fb8438e2864c275694bc4c3629bc71">  162</a></span>&#160;<span class="preprocessor">#define IS_FMC_CAS_LATENCY(__LATENCY__) (((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_1) || \</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">                                         ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_2) || \</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">                                         ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_3))</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* Exported typedef ----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">  177</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_TypeDef            FMC_Bank1_TypeDef</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__FMC__LL__Exported__typedef.html#ga622edd64de89d4a45a09947818be1082">  178</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_EXTENDED_TypeDef   FMC_Bank1E_TypeDef</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">  179</a></span>&#160;<span class="preprocessor">#define FMC_NAND_TypeDef               FMC_Bank3_TypeDef</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">  180</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_TypeDef              FMC_Bank5_6_TypeDef</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__FMC__LL__Exported__typedef.html#ga9c2af2ebad5bc8404a246fa7b2f0b926">  182</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_DEVICE             FMC_Bank1</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__FMC__LL__Exported__typedef.html#ga3c82a799431ec0d711161bb1277c9a0b">  183</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_EXTENDED_DEVICE    FMC_Bank1E</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__FMC__LL__Exported__typedef.html#ga5cff4bb2c897afc003cc45726e1e959f">  184</a></span>&#160;<span class="preprocessor">#define FMC_NAND_DEVICE                FMC_Bank3</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__FMC__LL__Exported__typedef.html#ga1071d01ea617b4dc4823a095e3670260">  185</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_DEVICE               FMC_Bank5_6</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html">  190</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;{</div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#ad43ca00a46db6527d3ac3fde29ec20cb">  192</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#ad43ca00a46db6527d3ac3fde29ec20cb">NSBank</a>;                       </div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a5b7e34c6d9947bbd35fdede522088372">  195</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a5b7e34c6d9947bbd35fdede522088372">DataAddressMux</a>;               </div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a53eb4b6eb5a7fef776280a6f95a52dbf">  199</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a53eb4b6eb5a7fef776280a6f95a52dbf">MemoryType</a>;                   </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a2516472b7d961cd65c000f991536bf2d">  203</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a2516472b7d961cd65c000f991536bf2d">MemoryDataWidth</a>;              </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a4ae26963827925c3fa05a4acac6bf7de">  206</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a4ae26963827925c3fa05a4acac6bf7de">BurstAccessMode</a>;              </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#ac32cd637777b91e2898d2a661df4facb">  210</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#ac32cd637777b91e2898d2a661df4facb">WaitSignalPolarity</a>;           </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a7c1ca739b9c8ec32feebc9a84a6a4b1c">  214</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a7c1ca739b9c8ec32feebc9a84a6a4b1c">WaitSignalActive</a>;             </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a71050a4b16715f3acf90c4a7b92fd91f">  219</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a71050a4b16715f3acf90c4a7b92fd91f">WriteOperation</a>;               </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a7cff014761b0db5e497e668b66ac0507">  222</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a7cff014761b0db5e497e668b66ac0507">WaitSignal</a>;                   </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a4e181791a7d3f24a7899eff5e03efe44">  226</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a4e181791a7d3f24a7899eff5e03efe44">ExtendedMode</a>;                 </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a6f7202e07e74e5661035e39d6835fc01">  229</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a6f7202e07e74e5661035e39d6835fc01">AsynchronousWait</a>;             </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a39fda8766e93963f67170f40f2983e87">  233</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a39fda8766e93963f67170f40f2983e87">WriteBurst</a>;                   </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#afeddf8d3760034019b347645ef85e31e">  236</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#afeddf8d3760034019b347645ef85e31e">ContinuousClock</a>;              </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a63aa26b1c1e61a2ac9b9e59d0b2c7b9d">  241</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a63aa26b1c1e61a2ac9b9e59d0b2c7b9d">WriteFifo</a>;                    </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__InitTypeDef.html#a419ca7c73455102bad5d08bcb499535e">  246</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__InitTypeDef.html#a419ca7c73455102bad5d08bcb499535e">PageSize</a>;                     </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;} <a class="code" href="structFMC__NORSRAM__InitTypeDef.html">FMC_NORSRAM_InitTypeDef</a>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__TimingTypeDef.html">  253</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;{</div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__TimingTypeDef.html#a3a22f760a9ddd85f0e256efa6d8ff8dd">  255</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html#a3a22f760a9ddd85f0e256efa6d8ff8dd">AddressSetupTime</a>;             </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__TimingTypeDef.html#a93fe36daa1ceddc36ea168542dcdd010">  260</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html#a93fe36daa1ceddc36ea168542dcdd010">AddressHoldTime</a>;              </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__TimingTypeDef.html#a6d98531021e36edf901d6cb01d6adaaa">  265</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html#a6d98531021e36edf901d6cb01d6adaaa">DataSetupTime</a>;                </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__TimingTypeDef.html#a430810aecc228ce17dd109c7a709da58">  271</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html#a430810aecc228ce17dd109c7a709da58">BusTurnAroundDuration</a>;        </div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__TimingTypeDef.html#a093fa589f174cde14dbc2c6caeee08ff">  276</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html#a093fa589f174cde14dbc2c6caeee08ff">CLKDivision</a>;                  </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__TimingTypeDef.html#ad747ab03382954e5b7db99c1448f8a88">  282</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html#ad747ab03382954e5b7db99c1448f8a88">DataLatency</a>;                  </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="structFMC__NORSRAM__TimingTypeDef.html#a749d0d44b1fd4e711b0a6897edc3ccfc">  290</a></span>&#160;  uint32_t <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html#a749d0d44b1fd4e711b0a6897edc3ccfc">AccessMode</a>;                   </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;} <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html">FMC_NORSRAM_TimingTypeDef</a>;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="structFMC__NAND__InitTypeDef.html">  297</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;{</div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structFMC__NAND__InitTypeDef.html#ade342163a8ca0ad3651cc870b3368d6c">  299</a></span>&#160;  uint32_t <a class="code" href="structFMC__NAND__InitTypeDef.html#ade342163a8ca0ad3651cc870b3368d6c">NandBank</a>;               </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="structFMC__NAND__InitTypeDef.html#af32f615ad4a0715b2eb29376480f06e6">  302</a></span>&#160;  uint32_t <a class="code" href="structFMC__NAND__InitTypeDef.html#af32f615ad4a0715b2eb29376480f06e6">Waitfeature</a>;            </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structFMC__NAND__InitTypeDef.html#afba56d09ca367a400126147a86ccda2e">  305</a></span>&#160;  uint32_t <a class="code" href="structFMC__NAND__InitTypeDef.html#afba56d09ca367a400126147a86ccda2e">MemoryDataWidth</a>;        </div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structFMC__NAND__InitTypeDef.html#ad335b69985dfaba63645e4eedb12dceb">  308</a></span>&#160;  uint32_t <a class="code" href="structFMC__NAND__InitTypeDef.html#ad335b69985dfaba63645e4eedb12dceb">EccComputation</a>;         </div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="structFMC__NAND__InitTypeDef.html#ad1f82ad7a61b76489541c17868e7544b">  311</a></span>&#160;  uint32_t <a class="code" href="structFMC__NAND__InitTypeDef.html#ad1f82ad7a61b76489541c17868e7544b">ECCPageSize</a>;            </div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="structFMC__NAND__InitTypeDef.html#a92b101e748404ea12ea1f83456108129">  314</a></span>&#160;  uint32_t <a class="code" href="structFMC__NAND__InitTypeDef.html#a92b101e748404ea12ea1f83456108129">TCLRSetupTime</a>;          </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="structFMC__NAND__InitTypeDef.html#a9bc5349964a50606c1ce4da4931b21d7">  318</a></span>&#160;  uint32_t <a class="code" href="structFMC__NAND__InitTypeDef.html#a9bc5349964a50606c1ce4da4931b21d7">TARSetupTime</a>;           </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;} <a class="code" href="structFMC__NAND__InitTypeDef.html">FMC_NAND_InitTypeDef</a>;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="structFMC__NAND__PCC__TimingTypeDef.html">  326</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{</div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="structFMC__NAND__PCC__TimingTypeDef.html#a7f999bb43ce5bd642439b90056dd2819">  328</a></span>&#160;  uint32_t <a class="code" href="structFMC__NAND__PCC__TimingTypeDef.html#a7f999bb43ce5bd642439b90056dd2819">SetupTime</a>;            </div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="structFMC__NAND__PCC__TimingTypeDef.html#abec51342237cf19aacfbbdfa866648d9">  334</a></span>&#160;  uint32_t <a class="code" href="structFMC__NAND__PCC__TimingTypeDef.html#abec51342237cf19aacfbbdfa866648d9">WaitSetupTime</a>;        </div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="structFMC__NAND__PCC__TimingTypeDef.html#a57728d0f89fd95015265e4dd195226d3">  340</a></span>&#160;  uint32_t <a class="code" href="structFMC__NAND__PCC__TimingTypeDef.html#a57728d0f89fd95015265e4dd195226d3">HoldSetupTime</a>;        </div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="structFMC__NAND__PCC__TimingTypeDef.html#a0dbc37d1de815af58ecfd6c4e06b176d">  347</a></span>&#160;  uint32_t <a class="code" href="structFMC__NAND__PCC__TimingTypeDef.html#a0dbc37d1de815af58ecfd6c4e06b176d">HiZSetupTime</a>;         </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;} <a class="code" href="structFMC__NAND__PCC__TimingTypeDef.html">FMC_NAND_PCC_TimingTypeDef</a>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__InitTypeDef.html">  358</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;{</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__InitTypeDef.html#aea667abcdef2269338f2172c9b23e0be">  360</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__InitTypeDef.html#aea667abcdef2269338f2172c9b23e0be">SDBank</a>;                      </div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__InitTypeDef.html#a2c498d704e18f17cc41c6e1e50d45447">  363</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__InitTypeDef.html#a2c498d704e18f17cc41c6e1e50d45447">ColumnBitsNumber</a>;            </div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__InitTypeDef.html#a8a7f54fd1e3b04c566a76b774d00adda">  366</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__InitTypeDef.html#a8a7f54fd1e3b04c566a76b774d00adda">RowBitsNumber</a>;               </div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__InitTypeDef.html#a370d52e3c7296bd5d4d65344928af04c">  369</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__InitTypeDef.html#a370d52e3c7296bd5d4d65344928af04c">MemoryDataWidth</a>;             </div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__InitTypeDef.html#a11bcccbe5190e20eb00b2e07d9a16401">  372</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__InitTypeDef.html#a11bcccbe5190e20eb00b2e07d9a16401">InternalBankNumber</a>;          </div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__InitTypeDef.html#aa55520658496327bbc831183b8dead9e">  375</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__InitTypeDef.html#aa55520658496327bbc831183b8dead9e">CASLatency</a>;                  </div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__InitTypeDef.html#a5baf22e72bd710a0522b0814723f518d">  378</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__InitTypeDef.html#a5baf22e72bd710a0522b0814723f518d">WriteProtection</a>;             </div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__InitTypeDef.html#af7845a58e91f2166717b2f7f15d14dbb">  381</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__InitTypeDef.html#af7845a58e91f2166717b2f7f15d14dbb">SDClockPeriod</a>;               </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__InitTypeDef.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">  385</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__InitTypeDef.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">ReadBurst</a>;                   </div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__InitTypeDef.html#a3513cfd5140bd410cef2f0015c5a3733">  389</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__InitTypeDef.html#a3513cfd5140bd410cef2f0015c5a3733">ReadPipeDelay</a>;               </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;} <a class="code" href="structFMC__SDRAM__InitTypeDef.html">FMC_SDRAM_InitTypeDef</a>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160; </div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__TimingTypeDef.html">  396</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;{</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__TimingTypeDef.html#aa4e0baa631f3af95366dae966699f102">  398</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__TimingTypeDef.html#aa4e0baa631f3af95366dae966699f102">LoadToActiveDelay</a>;            </div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__TimingTypeDef.html#a05c3b7b4946d8fa707e5263a39baf73d">  402</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a05c3b7b4946d8fa707e5263a39baf73d">ExitSelfRefreshDelay</a>;         </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__TimingTypeDef.html#a8847315f4ac89d7278021ca07281f6f1">  406</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a8847315f4ac89d7278021ca07281f6f1">SelfRefreshTime</a>;              </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__TimingTypeDef.html#ad766564847851a0d5cda78f70a7c7b1e">  410</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__TimingTypeDef.html#ad766564847851a0d5cda78f70a7c7b1e">RowCycleDelay</a>;                </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__TimingTypeDef.html#a9b4e896e7795ac9a32339a0e6520975e">  415</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a9b4e896e7795ac9a32339a0e6520975e">WriteRecoveryTime</a>;            </div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__TimingTypeDef.html#a499042750059231bf7fc5bf9fc2c46aa">  418</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a499042750059231bf7fc5bf9fc2c46aa">RPDelay</a>;                      </div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__TimingTypeDef.html#a99beff6ce115b68684c7872a9196e61d">  422</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a99beff6ce115b68684c7872a9196e61d">RCDDelay</a>;                     </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;} <a class="code" href="structFMC__SDRAM__TimingTypeDef.html">FMC_SDRAM_TimingTypeDef</a>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__CommandTypeDef.html">  430</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;{</div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__CommandTypeDef.html#acce198aed22a4a6ee69abc568393a728">  432</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__CommandTypeDef.html#acce198aed22a4a6ee69abc568393a728">CommandMode</a>;                  </div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__CommandTypeDef.html#a1b77fbf8ef17e12284c64f174ed736de">  435</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a1b77fbf8ef17e12284c64f174ed736de">CommandTarget</a>;                </div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__CommandTypeDef.html#a22efd0147d0fa1372592aae8d4c2d037">  438</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a22efd0147d0fa1372592aae8d4c2d037">AutoRefreshNumber</a>;            </div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="structFMC__SDRAM__CommandTypeDef.html#ab50d70f643184b7d297f7bd3569b20d7">  442</a></span>&#160;  uint32_t <a class="code" href="structFMC__SDRAM__CommandTypeDef.html#ab50d70f643184b7d297f7bd3569b20d7">ModeRegisterDefinition</a>;       </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;} <a class="code" href="structFMC__SDRAM__CommandTypeDef.html">FMC_SDRAM_CommandTypeDef</a>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__FMC__NORSRAM__Bank.html#gae21fc4cb32bdf66a091f9b07542128c0">  460</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK1                       (0x00000000U)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__FMC__NORSRAM__Bank.html#ga62300a734aa0e396592f6f7635b634e9">  461</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK2                       (0x00000002U)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__FMC__NORSRAM__Bank.html#ga6f7b4268d1fd3acb923f92b8907968fe">  462</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK3                       (0x00000004U)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__FMC__NORSRAM__Bank.html#ga3213b481ce2e43f7cfffc9d903060b97">  463</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK4                       (0x00000006U)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__FMC__Data__Address__Bus__Multiplexing.html#ga1419fde4656962a8a279ad72a0e6f57c">  471</a></span>&#160;<span class="preprocessor">#define FMC_DATA_ADDRESS_MUX_DISABLE            (0x00000000U)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__FMC__Data__Address__Bus__Multiplexing.html#ga725254689d3e6d669c5cf71466d30958">  472</a></span>&#160;<span class="preprocessor">#define FMC_DATA_ADDRESS_MUX_ENABLE             (0x00000002U)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__FMC__Memory__Type.html#gadfa4983431ac691268cdb7c639d2b3af">  480</a></span>&#160;<span class="preprocessor">#define FMC_MEMORY_TYPE_SRAM                    (0x00000000U)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__FMC__Memory__Type.html#ga0da8ea1853bd5ef7e3adf05f12741ef2">  481</a></span>&#160;<span class="preprocessor">#define FMC_MEMORY_TYPE_PSRAM                   (0x00000004U)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__FMC__Memory__Type.html#ga09cccfa7eb21563c0573214113a64ab5">  482</a></span>&#160;<span class="preprocessor">#define FMC_MEMORY_TYPE_NOR                     (0x00000008U)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160; </div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__FMC__NORSRAM__Data__Width.html#gabfc59a8d291d1cc049e657d021ead97c">  490</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_8             (0x00000000U)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__FMC__NORSRAM__Data__Width.html#gab170b7221689e0db870c4173331ead46">  491</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_16            (0x00000010U)</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__FMC__NORSRAM__Data__Width.html#ga705a55384cfbc4ff4492708a4efad6a3">  492</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_32            (0x00000020U)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160; </div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__FMC__NORSRAM__Flash__Access.html#ga6d3f3cbae61452a085ff8dbe2b3ae7c9">  500</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_FLASH_ACCESS_ENABLE         (0x00000040U)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__FMC__NORSRAM__Flash__Access.html#gada21371f712db11ebd92f152f712a2bf">  501</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_FLASH_ACCESS_DISABLE        (0x00000000U)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160; </div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__FMC__Burst__Access__Mode.html#ga7d07740e2e5b8bae56f9f78e07354bb9">  509</a></span>&#160;<span class="preprocessor">#define FMC_BURST_ACCESS_MODE_DISABLE           (0x00000000U)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__FMC__Burst__Access__Mode.html#gace7c535743e9e59f821645f923966b82">  510</a></span>&#160;<span class="preprocessor">#define FMC_BURST_ACCESS_MODE_ENABLE            (0x00000100U)</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160; </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__FMC__Wait__Signal__Polarity.html#gac34b12eb54afdd02abeb853c09dfd6b2">  518</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_POLARITY_LOW            (0x00000000U)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__FMC__Wait__Signal__Polarity.html#gaca059707d16adc2986cf4716daf45d6a">  519</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_POLARITY_HIGH           (0x00000200U)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160; </div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__FMC__Wait__Timing.html#ga80ca167409942de2aff833b8c6675a14">  527</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_TIMING_BEFORE_WS               (0x00000000U)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__FMC__Wait__Timing.html#ga28a9487a32e1fa577ccc30af040807a1">  528</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_TIMING_DURING_WS               (0x00000800U)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__FMC__Write__Operation.html#ga092a1fcc2e841ea9b3498a5a10aa014d">  536</a></span>&#160;<span class="preprocessor">#define FMC_WRITE_OPERATION_DISABLE             (0x00000000U)</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__FMC__Write__Operation.html#ga80e96126e1aa1194164504b1e76b5fb6">  537</a></span>&#160;<span class="preprocessor">#define FMC_WRITE_OPERATION_ENABLE              (0x00001000U)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__FMC__Wait__Signal.html#ga31b172a3d02efb7051cbdf65c0534ffb">  545</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_DISABLE                 (0x00000000U)</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__FMC__Wait__Signal.html#ga36e1d48524ff618121a8ef7781d526dc">  546</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_ENABLE                  (0x00002000U)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__FMC__Extended__Mode.html#ga68365a3a44310b097eaa8e81fa38fa8d">  554</a></span>&#160;<span class="preprocessor">#define FMC_EXTENDED_MODE_DISABLE               (0x00000000U)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__FMC__Extended__Mode.html#ga9239a72c8a1a58ee12189743905b8e29">  555</a></span>&#160;<span class="preprocessor">#define FMC_EXTENDED_MODE_ENABLE                (0x00004000U)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__FMC__AsynchronousWait.html#ga1aa2d6b730db6e64217a0b1873af113e">  563</a></span>&#160;<span class="preprocessor">#define FMC_ASYNCHRONOUS_WAIT_DISABLE           (0x00000000U)</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__FMC__AsynchronousWait.html#gaa96144188a5b15be4095c33952c6371d">  564</a></span>&#160;<span class="preprocessor">#define FMC_ASYNCHRONOUS_WAIT_ENABLE            (0x00008000U)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__FMC__Page__Size.html#gaa310b7443b738052ae4b44515d0127cf">  572</a></span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_NONE                      (0x00000000U)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__FMC__Page__Size.html#ga011ea57ad1e735287a8f39f0c05f5ccf">  573</a></span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_128                       FMC_BCR1_CPSIZE_0</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__FMC__Page__Size.html#ga8544fe7cee2b7e53c6f29f2d2812e9cb">  574</a></span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_256                       FMC_BCR1_CPSIZE_1</span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__FMC__Page__Size.html#gade2059599b45251f081a5612a6211f1b">  575</a></span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_512                       (FMC_BCR1_CPSIZE_0\</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">                                                 | FMC_BCR1_CPSIZE_1)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__FMC__Page__Size.html#gae360b96ac0493b3a8f4a29187a7f3848">  577</a></span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_1024                      FMC_BCR1_CPSIZE_2</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__FMC__Write__Burst.html#ga7e1852380a805bd6bf4fbea04c4a337a">  585</a></span>&#160;<span class="preprocessor">#define FMC_WRITE_BURST_DISABLE                 (0x00000000U)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__FMC__Write__Burst.html#ga64927bd92465fbab6bcae780ebdf62ad">  586</a></span>&#160;<span class="preprocessor">#define FMC_WRITE_BURST_ENABLE                  (0x00080000U)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__FMC__Continous__Clock.html#ga8d5f2f11df52b83013b7a49703ce9ebf">  594</a></span>&#160;<span class="preprocessor">#define FMC_CONTINUOUS_CLOCK_SYNC_ONLY          (0x00000000U)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__FMC__Continous__Clock.html#gaa8893acc7cf9c703518f8182926679ed">  595</a></span>&#160;<span class="preprocessor">#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC         (0x00100000U)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#if defined(FMC_BCR1_WFDIS)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160; </div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define FMC_WRITE_FIFO_DISABLE                  FMC_BCR1_WFDIS</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define FMC_WRITE_FIFO_ENABLE                   (0x00000000U)</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_WFDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160; </div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__FMC__Access__Mode.html#ga721ad1bb7db9ca6669b214c87cfcc803">  614</a></span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_A                       (0x00000000U)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__FMC__Access__Mode.html#gadee1873c02d935d656de66cc998ff9c5">  615</a></span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_B                       (0x10000000U)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__FMC__Access__Mode.html#ga22f235a332eabeb673cb05b931e6e30b">  616</a></span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_C                       (0x20000000U)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__FMC__Access__Mode.html#gaa98f7809223f4d9c5f8dec47fb5ad590">  617</a></span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_D                       (0x30000000U)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160; </div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__FMC__NAND__Bank.html#gaaabc5218c166c52562406f42a7a116d6">  633</a></span>&#160;<span class="preprocessor">#define FMC_NAND_BANK3                          (0x00000100U)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160; </div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__FMC__Wait__feature.html#ga786f6ec5018f08a63751db49c5a6e504">  641</a></span>&#160;<span class="preprocessor">#define FMC_NAND_WAIT_FEATURE_DISABLE           (0x00000000U)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__FMC__Wait__feature.html#gabec9b7be17eabb7a382b7980d41341de">  642</a></span>&#160;<span class="preprocessor">#define FMC_NAND_WAIT_FEATURE_ENABLE            (0x00000002U)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160; </div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__FMC__PCR__Memory__Type.html#ga5c234a89c5d925a16c55eeee5d5173b2">  650</a></span>&#160;<span class="preprocessor">#define FMC_PCR_MEMORY_TYPE_NAND                (0x00000008U)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160; </div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__FMC__NAND__Data__Width.html#gaa469bab7e7c2618c993f702561913781">  658</a></span>&#160;<span class="preprocessor">#define FMC_NAND_MEM_BUS_WIDTH_8                (0x00000000U)</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__FMC__NAND__Data__Width.html#ga68c3dba3bf2f3af66f9f510d5a3f7253">  659</a></span>&#160;<span class="preprocessor">#define FMC_NAND_MEM_BUS_WIDTH_16               (0x00000010U)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160; </div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__FMC__ECC.html#gaca6a47995e466cc4c4cf35fd6e3ded15">  667</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_DISABLE                    (0x00000000U)</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__FMC__ECC.html#gae9dfe41aa7796772271738ee8f21bdf8">  668</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_ENABLE                     (0x00000040U)</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160; </div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group__FMC__ECC__Page__Size.html#ga0f375c640fad597b2dfdda35e1c61e82">  676</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_256BYTE          (0x00000000U)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__FMC__ECC__Page__Size.html#gadd336e72d48c0d3c2f16d1e1a1c8e490">  677</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_512BYTE          (0x00020000U)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__FMC__ECC__Page__Size.html#ga8863e3415ae19dda54daa82f9ce1ed22">  678</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_1024BYTE         (0x00040000U)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__FMC__ECC__Page__Size.html#ga2875548ae2b5cd2f7545307561d550d9">  679</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_2048BYTE         (0x00060000U)</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__FMC__ECC__Page__Size.html#gaa2e34fa611baf547461b930e6fae9c8a">  680</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_4096BYTE         (0x00080000U)</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__FMC__ECC__Page__Size.html#ga8f7f54eaa946e9e35001cb2566def05a">  681</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_8192BYTE         (0x000A0000U)</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160; </div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">  696</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_BANK1                         (0x00000000U)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Bank.html#ga8006b2913c143929ed0e5bd4c38aa7e9">  697</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_BANK2                         (0x00000001U)</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160; </div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Column__Bits__number.html#gacff6ecebd16a4dcc371c8cf3d46ca35c">  705</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_8             (0x00000000U)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Column__Bits__number.html#gaa7b5ef2abd57e77c54328f3e378bcf61">  706</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_9             (0x00000001U)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Column__Bits__number.html#ga6e8ebd8ef747f00d4004056da4f4fac2">  707</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_10            (0x00000002U)</span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Column__Bits__number.html#ga1aff72b3751e633d64343bd265527294">  708</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_11            (0x00000003U)</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160; </div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Row__Bits__number.html#ga5c80f75ce6d6c0e68b8e28485490497e">  716</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_11               (0x00000000U)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Row__Bits__number.html#ga52c8df2a362f49cf52c215af794e5215">  717</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_12               (0x00000004U)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Row__Bits__number.html#gab254c8d54ab0702f69db399465f060b5">  718</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_13               (0x00000008U)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Memory__Bus__Width.html#ga851dfc858c936259fc165d9819830a17">  726</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_8               (0x00000000U)</span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Memory__Bus__Width.html#gaf43c45a557d1dc59ecd807ba07111cbf">  727</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_16              (0x00000010U)</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Memory__Bus__Width.html#gae450977a4eadfe2e4d6d0a1aaa9990fa">  728</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_32              (0x00000020U)</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160; </div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Internal__Banks__Number.html#ga0adbd4c172efd2a3cf66dd6274f901c4">  736</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_INTERN_BANKS_NUM_2            (0x00000000U)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Internal__Banks__Number.html#gaa7eda2b73174811f3a8a00ad924b020e">  737</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_INTERN_BANKS_NUM_4            (0x00000040U)</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__CAS__Latency.html#ga21331e86a5b3fc0a722576393b345658">  745</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_1                 (0x00000080U)</span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__CAS__Latency.html#gac8d25370782fd7f6403cc50c7a326654">  746</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_2                 (0x00000100U)</span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__CAS__Latency.html#ga71368a9ab24ffc182e56c39173f409b9">  747</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_3                 (0x00000180U)</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; </div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Write__Protection.html#gac6012236dcde15a636bcff6a8361d081">  755</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_WRITE_PROTECTION_DISABLE      (0x00000000U)</span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Write__Protection.html#ga6ea4cf7132de5ff229c48cafd6998545">  756</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_WRITE_PROTECTION_ENABLE       (0x00000200U)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160; </div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Clock__Period.html#ga7f461258f347622159b9e7ccb9d5b727">  764</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CLOCK_DISABLE                 (0x00000000U)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Clock__Period.html#gad245ddc6c69736fd6dcfc5a9ca922e73">  765</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CLOCK_PERIOD_2                (0x00000800U)</span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Clock__Period.html#ga0ba047762065d7a39f1f979c48c19c2b">  766</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CLOCK_PERIOD_3                (0x00000C00U)</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160; </div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Read__Burst.html#ga8e364aed581a0c376a24e61201f1174d">  774</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_RBURST_DISABLE                (0x00000000U)</span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Read__Burst.html#ga1cdc6394b8810cf1643f2745bb4799b3">  775</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_RBURST_ENABLE                 (0x00001000U)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160; </div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Read__Pipe__Delay.html#gad9a15d936c86ced1dea32d8b11a484c5">  783</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_0                 (0x00000000U)</span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Read__Pipe__Delay.html#ga096bcdebed749e90e8e35d2627503f7a">  784</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_1                 (0x00002000U)</span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Read__Pipe__Delay.html#gac26caa2b462887e9f7fa0c5f90298a83">  785</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_2                 (0x00004000U)</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160; </div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Command__Mode.html#gae77f3f49da601862158427a2d0928f28">  793</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_NORMAL_MODE               (0x00000000U)</span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Command__Mode.html#gaf2f6a589a8110f2545385bcba6f9c80b">  794</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_CLK_ENABLE                (0x00000001U)</span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Command__Mode.html#ga4609ad4c2f2b7080f2b60af54fb25e77">  795</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_PALL                      (0x00000002U)</span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Command__Mode.html#ga8b389b643c0f9345b66d501048e9f999">  796</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_AUTOREFRESH_MODE          (0x00000003U)</span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Command__Mode.html#gac06c7b73b2b0453b0c6fa8e863bbc698">  797</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_LOAD_MODE                 (0x00000004U)</span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Command__Mode.html#ga52f01a3065f042e64ab20b2162a78f69">  798</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_SELFREFRESH_MODE          (0x00000005U)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Command__Mode.html#gaded954e404bf8d89b5a3ee6b76664101">  799</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_POWERDOWN_MODE            (0x00000006U)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160; </div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Command__Target.html#gae0394622e1c2e7abb15825a4c1941f59">  807</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK2              FMC_SDCMR_CTB2</span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Command__Target.html#ga6b78f8593d1fd620f659406d5fc72a4c">  808</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK1              FMC_SDCMR_CTB1</span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Command__Target.html#gac837eb624920f03c2849021b387306c3">  809</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK1_2            (0x00000018U)</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Mode__Status.html#gab9ee9b57cae6b0db11b17d9ac798d741">  817</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_NORMAL_MODE                   (0x00000000U)</span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Mode__Status.html#ga52e55ef672c1038b560927fffc99d87d">  818</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_SELF_REFRESH_MODE             FMC_SDSR_MODES1_0</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__FMC__SDRAM__Mode__Status.html#gaddad58a9df73cd00b183cd1e55d179ee">  819</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_POWER_DOWN_MODE               FMC_SDSR_MODES1_1</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160; </div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__FMC__LL__Interrupt__definition.html#ga6a73f7db63d0a0c1295916101954cfca">  832</a></span>&#160;<span class="preprocessor">#define FMC_IT_RISING_EDGE                      (0x00000008U)</span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__FMC__LL__Interrupt__definition.html#ga6b575231b100951258acaebd3408101b">  833</a></span>&#160;<span class="preprocessor">#define FMC_IT_LEVEL                            (0x00000010U)</span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__FMC__LL__Interrupt__definition.html#gabb1de5c7521639d0f954aa8d7899d696">  834</a></span>&#160;<span class="preprocessor">#define FMC_IT_FALLING_EDGE                     (0x00000020U)</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__FMC__LL__Interrupt__definition.html#gad80be6ea9a033869214a46a0a92f223d">  835</a></span>&#160;<span class="preprocessor">#define FMC_IT_REFRESH_ERROR                    (0x00004000U)</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; </div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group__FMC__LL__Flag__definition.html#ga697cdef648bd297ceb4d0f381661f9b0">  843</a></span>&#160;<span class="preprocessor">#define FMC_FLAG_RISING_EDGE                    (0x00000001U)</span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__FMC__LL__Flag__definition.html#gab2638c082cb1f005a12aaac211c2bca3">  844</a></span>&#160;<span class="preprocessor">#define FMC_FLAG_LEVEL                          (0x00000002U)</span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group__FMC__LL__Flag__definition.html#gadade0d8bc3889dee0e5cdb5c35ccb46c">  845</a></span>&#160;<span class="preprocessor">#define FMC_FLAG_FALLING_EDGE                   (0x00000004U)</span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__FMC__LL__Flag__definition.html#gaea0e27112081804b8a00a6d1d51e3787">  846</a></span>&#160;<span class="preprocessor">#define FMC_FLAG_FEMPT                          (0x00000040U)</span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__FMC__LL__Flag__definition.html#ga38dced18d685dc07368db56c22fd25a7">  847</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_FLAG_REFRESH_IT               FMC_SDSR_RE</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__FMC__LL__Flag__definition.html#gaad4d11c914b1d4ac4190cab2a88cab3d">  848</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_FLAG_BUSY                     FMC_SDSR_BUSY</span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__FMC__LL__Flag__definition.html#ga0717e85128c2258f73881c815d4ee59f">  849</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_FLAG_REFRESH_ERROR            FMC_SDRTR_CRE</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__FMC__LL__NOR__Macros.html#ga3439ff665bae18ccd6442c12ec0f608b">  877</a></span>&#160;<span class="preprocessor">#define __FMC_NORSRAM_ENABLE(__INSTANCE__, __BANK__)  ((__INSTANCE__)-&gt;BTCR[(__BANK__)]\</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">                                                       |= FMC_BCR1_MBKEN)</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160; </div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__FMC__LL__NOR__Macros.html#gafca44410b72dec386bf717bd0a5b878f">  886</a></span>&#160;<span class="preprocessor">#define __FMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)-&gt;BTCR[(__BANK__)]\</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">                                                       &amp;= ~FMC_BCR1_MBKEN)</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160; </div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group__FMC__LL__NAND__Macros.html#gacfd211f7ce45b8c81994e933027634dd">  903</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_ENABLE(__INSTANCE__)  ((__INSTANCE__)-&gt;PCR |= FMC_PCR_PBKEN)</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160; </div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group__FMC__LL__NAND__Macros.html#ga0acd69e4346d06332021a4dea5e16666">  911</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) CLEAR_BIT((__INSTANCE__)-&gt;PCR, FMC_PCR_PBKEN)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160; </div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__FMC__LL__NAND__Interrupt.html#gac987a19c7472bde0a1ab73b7beaa720c">  932</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR |= (__INTERRUPT__))</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160; </div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__FMC__LL__NAND__Interrupt.html#ga1dd78a5561099971ebd2385e878ece44">  944</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR &amp;= ~(__INTERRUPT__))</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160; </div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group__FMC__LL__NAND__Interrupt.html#ga2d5410e74f47125ccd059b590c250aaa">  958</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__INSTANCE__)-&gt;SR &amp;(__FLAG__)) == (__FLAG__))</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160; </div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__FMC__LL__NAND__Interrupt.html#gac30546913de02eafcf354a95fc04407d">  971</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SR &amp;= ~(__FLAG__))</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160; </div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group__FMC__LL__SDRAM__Interrupt.html#gad1855e98b4d5300dc74042fa65f248be">  991</a></span>&#160;<span class="preprocessor">#define __FMC_SDRAM_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SDRTR |= (__INTERRUPT__))</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160; </div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__FMC__LL__SDRAM__Interrupt.html#ga61bc780f3e521a19d21dcb581c7e8fb8"> 1001</a></span>&#160;<span class="preprocessor">#define __FMC_SDRAM_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SDRTR &amp;= ~(__INTERRUPT__))</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160; </div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__FMC__LL__SDRAM__Interrupt.html#gabc8c6163b78fd62615941cb42cb731fc"> 1013</a></span>&#160;<span class="preprocessor">#define __FMC_SDRAM_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)-&gt;SDSR &amp;(__FLAG__)) == (__FLAG__))</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160; </div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group__FMC__LL__SDRAM__Interrupt.html#ga86544f5ed4b78b20e59121e9f7c75d2d"> 1023</a></span>&#160;<span class="preprocessor">#define __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SDRTR |= (__FLAG__))</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160; </div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;                                    <a class="code" href="structFMC__NORSRAM__InitTypeDef.html">FMC_NORSRAM_InitTypeDef</a> *<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>);</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                                           <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html">FMC_NORSRAM_TimingTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>, uint32_t Bank);</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *Device,</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;                                                    <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html">FMC_NORSRAM_TimingTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>, uint32_t Bank,</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                                                    uint32_t ExtendedMode);</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                                      <a class="code" href="group__FMC__LL__Exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *ExDevice, uint32_t Bank);</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, <a class="code" href="structFMC__NAND__InitTypeDef.html">FMC_NAND_InitTypeDef</a> *<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>);</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                                                    <a class="code" href="structFMC__NAND__PCC__TimingTypeDef.html">FMC_NAND_PCC_TimingTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>, uint32_t Bank);</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;                                                       <a class="code" href="structFMC__NAND__PCC__TimingTypeDef.html">FMC_NAND_PCC_TimingTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>, uint32_t Bank);</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t *ECCval, uint32_t Bank,</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;                                   uint32_t Timeout);</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, <a class="code" href="structFMC__SDRAM__InitTypeDef.html">FMC_SDRAM_InitTypeDef</a> *<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>);</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                                         <a class="code" href="structFMC__SDRAM__TimingTypeDef.html">FMC_SDRAM_TimingTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>, uint32_t Bank);</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                                         <a class="code" href="structFMC__SDRAM__CommandTypeDef.html">FMC_SDRAM_CommandTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>, uint32_t Timeout);</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t RefreshRate);</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;                                                  uint32_t AutoRefreshNumber);</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;uint32_t           <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;}</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160; </div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F7xx_LL_FMC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html">FMC_SDRAM_InitTypeDef</a></div><div class="ttdoc">FMC SDRAM Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00358">stm32f7xx_ll_fmc.h:358</a></div></div>
<div class="ttc" id="astructFMC__NAND__InitTypeDef_html_a9bc5349964a50606c1ce4da4931b21d7"><div class="ttname"><a href="structFMC__NAND__InitTypeDef.html#a9bc5349964a50606c1ce4da4931b21d7">FMC_NAND_InitTypeDef::TARSetupTime</a></div><div class="ttdeci">uint32_t TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00318">stm32f7xx_ll_fmc.h:318</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html">FMC_SDRAM_TimingTypeDef</a></div><div class="ttdoc">FMC SDRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00396">stm32f7xx_ll_fmc.h:396</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Exported__typedef_html_ga622edd64de89d4a45a09947818be1082"><div class="ttname"><a href="group__FMC__LL__Exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_EXTENDED_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00178">stm32f7xx_ll_fmc.h:178</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Exported__typedef_html_ga6d8a647bc5306f6eed892982ffc88158"><div class="ttname"><a href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a></div><div class="ttdeci">#define FMC_NAND_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00179">stm32f7xx_ll_fmc.h:179</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Private__Variables_html_ga30de995a223a4052f68a0b632f589013"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a></div><div class="ttdeci">static FMC_SDRAM_TimingTypeDef Timing</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00110">stm32746g_discovery_sdram.c:110</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_acce198aed22a4a6ee69abc568393a728"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#acce198aed22a4a6ee69abc568393a728">FMC_SDRAM_CommandTypeDef::CommandMode</a></div><div class="ttdeci">uint32_t CommandMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00432">stm32f7xx_ll_fmc.h:432</a></div></div>
<div class="ttc" id="astruct____UART__HandleTypeDef_html_a56ed519d3ec77350c528fb8536bd9f5a"><div class="ttname"><a href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">__UART_HandleTypeDef::Init</a></div><div class="ttdeci">UART_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__uart_8h_source.html#l00215">stm32f7xx_hal_uart.h:215</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_aba6b0f5c64dc6d68a4a5dbe5c7511c4f"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">FMC_SDRAM_InitTypeDef::ReadBurst</a></div><div class="ttdeci">uint32_t ReadBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00385">stm32f7xx_ll_fmc.h:385</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_afeddf8d3760034019b347645ef85e31e"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#afeddf8d3760034019b347645ef85e31e">FMC_NORSRAM_InitTypeDef::ContinuousClock</a></div><div class="ttdeci">uint32_t ContinuousClock</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00236">stm32f7xx_ll_fmc.h:236</a></div></div>
<div class="ttc" id="astructFMC__NAND__InitTypeDef_html_afba56d09ca367a400126147a86ccda2e"><div class="ttname"><a href="structFMC__NAND__InitTypeDef.html#afba56d09ca367a400126147a86ccda2e">FMC_NAND_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00305">stm32f7xx_ll_fmc.h:305</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a370d52e3c7296bd5d4d65344928af04c"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a370d52e3c7296bd5d4d65344928af04c">FMC_SDRAM_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00369">stm32f7xx_ll_fmc.h:369</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a8a7f54fd1e3b04c566a76b774d00adda"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a8a7f54fd1e3b04c566a76b774d00adda">FMC_SDRAM_InitTypeDef::RowBitsNumber</a></div><div class="ttdeci">uint32_t RowBitsNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00366">stm32f7xx_ll_fmc.h:366</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a6f7202e07e74e5661035e39d6835fc01"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a6f7202e07e74e5661035e39d6835fc01">FMC_NORSRAM_InitTypeDef::AsynchronousWait</a></div><div class="ttdeci">uint32_t AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00229">stm32f7xx_ll_fmc.h:229</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a5b7e34c6d9947bbd35fdede522088372"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a5b7e34c6d9947bbd35fdede522088372">FMC_NORSRAM_InitTypeDef::DataAddressMux</a></div><div class="ttdeci">uint32_t DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00195">stm32f7xx_ll_fmc.h:195</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_aa55520658496327bbc831183b8dead9e"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#aa55520658496327bbc831183b8dead9e">FMC_SDRAM_InitTypeDef::CASLatency</a></div><div class="ttdeci">uint32_t CASLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00375">stm32f7xx_ll_fmc.h:375</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a499042750059231bf7fc5bf9fc2c46aa"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a499042750059231bf7fc5bf9fc2c46aa">FMC_SDRAM_TimingTypeDef::RPDelay</a></div><div class="ttdeci">uint32_t RPDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00418">stm32f7xx_ll_fmc.h:418</a></div></div>
<div class="ttc" id="astructFMC__NAND__InitTypeDef_html_ad335b69985dfaba63645e4eedb12dceb"><div class="ttname"><a href="structFMC__NAND__InitTypeDef.html#ad335b69985dfaba63645e4eedb12dceb">FMC_NAND_InitTypeDef::EccComputation</a></div><div class="ttdeci">uint32_t EccComputation</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00308">stm32f7xx_ll_fmc.h:308</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a05c3b7b4946d8fa707e5263a39baf73d"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a05c3b7b4946d8fa707e5263a39baf73d">FMC_SDRAM_TimingTypeDef::ExitSelfRefreshDelay</a></div><div class="ttdeci">uint32_t ExitSelfRefreshDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00402">stm32f7xx_ll_fmc.h:402</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__TimingTypeDef_html_a93fe36daa1ceddc36ea168542dcdd010"><div class="ttname"><a href="structFMC__NORSRAM__TimingTypeDef.html#a93fe36daa1ceddc36ea168542dcdd010">FMC_NORSRAM_TimingTypeDef::AddressHoldTime</a></div><div class="ttdeci">uint32_t AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00260">stm32f7xx_ll_fmc.h:260</a></div></div>
<div class="ttc" id="astructFMC__NAND__PCC__TimingTypeDef_html_abec51342237cf19aacfbbdfa866648d9"><div class="ttname"><a href="structFMC__NAND__PCC__TimingTypeDef.html#abec51342237cf19aacfbbdfa866648d9">FMC_NAND_PCC_TimingTypeDef::WaitSetupTime</a></div><div class="ttdeci">uint32_t WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00334">stm32f7xx_ll_fmc.h:334</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_a22efd0147d0fa1372592aae8d4c2d037"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#a22efd0147d0fa1372592aae8d4c2d037">FMC_SDRAM_CommandTypeDef::AutoRefreshNumber</a></div><div class="ttdeci">uint32_t AutoRefreshNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00438">stm32f7xx_ll_fmc.h:438</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_ga277d3d1a938a9482d66a14cd45ed1305"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_ga4f18f59507119e129bfdea88f25ca896"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber)</div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_af7845a58e91f2166717b2f7f15d14dbb"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#af7845a58e91f2166717b2f7f15d14dbb">FMC_SDRAM_InitTypeDef::SDClockPeriod</a></div><div class="ttdeci">uint32_t SDClockPeriod</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00381">stm32f7xx_ll_fmc.h:381</a></div></div>
<div class="ttc" id="astructFMC__NAND__PCC__TimingTypeDef_html_a7f999bb43ce5bd642439b90056dd2819"><div class="ttname"><a href="structFMC__NAND__PCC__TimingTypeDef.html#a7f999bb43ce5bd642439b90056dd2819">FMC_NAND_PCC_TimingTypeDef::SetupTime</a></div><div class="ttdeci">uint32_t SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00328">stm32f7xx_ll_fmc.h:328</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a63aa26b1c1e61a2ac9b9e59d0b2c7b9d"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a63aa26b1c1e61a2ac9b9e59d0b2c7b9d">FMC_NORSRAM_InitTypeDef::WriteFifo</a></div><div class="ttdeci">uint32_t WriteFifo</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00241">stm32f7xx_ll_fmc.h:241</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__TimingTypeDef_html_a093fa589f174cde14dbc2c6caeee08ff"><div class="ttname"><a href="structFMC__NORSRAM__TimingTypeDef.html#a093fa589f174cde14dbc2c6caeee08ff">FMC_NORSRAM_TimingTypeDef::CLKDivision</a></div><div class="ttdeci">uint32_t CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00276">stm32f7xx_ll_fmc.h:276</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group1_html_gaa08341e94ce1b34d8008ca45b162c8b8"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_aa4e0baa631f3af95366dae966699f102"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#aa4e0baa631f3af95366dae966699f102">FMC_SDRAM_TimingTypeDef::LoadToActiveDelay</a></div><div class="ttdeci">uint32_t LoadToActiveDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00398">stm32f7xx_ll_fmc.h:398</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__TimingTypeDef_html"><div class="ttname"><a href="structFMC__NORSRAM__TimingTypeDef.html">FMC_NORSRAM_TimingTypeDef</a></div><div class="ttdoc">FMC NORSRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00253">stm32f7xx_ll_fmc.h:253</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a419ca7c73455102bad5d08bcb499535e"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a419ca7c73455102bad5d08bcb499535e">FMC_NORSRAM_InitTypeDef::PageSize</a></div><div class="ttdeci">uint32_t PageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00246">stm32f7xx_ll_fmc.h:246</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a3513cfd5140bd410cef2f0015c5a3733"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a3513cfd5140bd410cef2f0015c5a3733">FMC_SDRAM_InitTypeDef::ReadPipeDelay</a></div><div class="ttdeci">uint32_t ReadPipeDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00389">stm32f7xx_ll_fmc.h:389</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group1_html_ga7c28889074955caf3b854e8c99dced73"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__NAND__InitTypeDef_html_a92b101e748404ea12ea1f83456108129"><div class="ttname"><a href="structFMC__NAND__InitTypeDef.html#a92b101e748404ea12ea1f83456108129">FMC_NAND_InitTypeDef::TCLRSetupTime</a></div><div class="ttdeci">uint32_t TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00314">stm32f7xx_ll_fmc.h:314</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_ad766564847851a0d5cda78f70a7c7b1e"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#ad766564847851a0d5cda78f70a7c7b1e">FMC_SDRAM_TimingTypeDef::RowCycleDelay</a></div><div class="ttdeci">uint32_t RowCycleDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00410">stm32f7xx_ll_fmc.h:410</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_gacc01c14afaa0f4c1685a8ad52e0c9eeb"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a></div><div class="ttdeci">uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group1_html_ga5bdfef91b866a10a7c91385018db5618"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a5baf22e72bd710a0522b0814723f518d"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a5baf22e72bd710a0522b0814723f518d">FMC_SDRAM_InitTypeDef::WriteProtection</a></div><div class="ttdeci">uint32_t WriteProtection</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00378">stm32f7xx_ll_fmc.h:378</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a9b4e896e7795ac9a32339a0e6520975e"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a9b4e896e7795ac9a32339a0e6520975e">FMC_SDRAM_TimingTypeDef::WriteRecoveryTime</a></div><div class="ttdeci">uint32_t WriteRecoveryTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00415">stm32f7xx_ll_fmc.h:415</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a7c1ca739b9c8ec32feebc9a84a6a4b1c"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a7c1ca739b9c8ec32feebc9a84a6a4b1c">FMC_NORSRAM_InitTypeDef::WaitSignalActive</a></div><div class="ttdeci">uint32_t WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00214">stm32f7xx_ll_fmc.h:214</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group1_html_gaf59154ca6a3208092f248fe25cd421c5"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)</div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group1_html_ga4466e188ee95374ab26afffaae8dd496"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__NAND__PCC__TimingTypeDef_html_a57728d0f89fd95015265e4dd195226d3"><div class="ttname"><a href="structFMC__NAND__PCC__TimingTypeDef.html#a57728d0f89fd95015265e4dd195226d3">FMC_NAND_PCC_TimingTypeDef::HoldSetupTime</a></div><div class="ttdeci">uint32_t HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00340">stm32f7xx_ll_fmc.h:340</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Exported__typedef_html_gaba1c548ce7fd2d0d4da284ad845ab6f5"><div class="ttname"><a href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a></div><div class="ttdeci">#define FMC_SDRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00180">stm32f7xx_ll_fmc.h:180</a></div></div>
<div class="ttc" id="astructFMC__NAND__PCC__TimingTypeDef_html"><div class="ttname"><a href="structFMC__NAND__PCC__TimingTypeDef.html">FMC_NAND_PCC_TimingTypeDef</a></div><div class="ttdoc">FMC NAND Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00326">stm32f7xx_ll_fmc.h:326</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group1_html_ga69f71e9189dab5f8b384065a9165b8bd"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef *Init)</div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_ac32cd637777b91e2898d2a661df4facb"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#ac32cd637777b91e2898d2a661df4facb">FMC_NORSRAM_InitTypeDef::WaitSignalPolarity</a></div><div class="ttdeci">uint32_t WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00210">stm32f7xx_ll_fmc.h:210</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a53eb4b6eb5a7fef776280a6f95a52dbf"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a53eb4b6eb5a7fef776280a6f95a52dbf">FMC_NORSRAM_InitTypeDef::MemoryType</a></div><div class="ttdeci">uint32_t MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00199">stm32f7xx_ll_fmc.h:199</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_a1b77fbf8ef17e12284c64f174ed736de"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#a1b77fbf8ef17e12284c64f174ed736de">FMC_SDRAM_CommandTypeDef::CommandTarget</a></div><div class="ttdeci">uint32_t CommandTarget</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00435">stm32f7xx_ll_fmc.h:435</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__TimingTypeDef_html_a749d0d44b1fd4e711b0a6897edc3ccfc"><div class="ttname"><a href="structFMC__NORSRAM__TimingTypeDef.html#a749d0d44b1fd4e711b0a6897edc3ccfc">FMC_NORSRAM_TimingTypeDef::AccessMode</a></div><div class="ttdeci">uint32_t AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00290">stm32f7xx_ll_fmc.h:290</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group1_html_ga893cc61d8d10a5f828937665c32ae6a3"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a4ae26963827925c3fa05a4acac6bf7de"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a4ae26963827925c3fa05a4acac6bf7de">FMC_NORSRAM_InitTypeDef::BurstAccessMode</a></div><div class="ttdeci">uint32_t BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00206">stm32f7xx_ll_fmc.h:206</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_aea667abcdef2269338f2172c9b23e0be"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#aea667abcdef2269338f2172c9b23e0be">FMC_SDRAM_InitTypeDef::SDBank</a></div><div class="ttdeci">uint32_t SDBank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00360">stm32f7xx_ll_fmc.h:360</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group2_html_ga567e17faf0dd3db7148be9dd1dc1da4b"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a8847315f4ac89d7278021ca07281f6f1"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a8847315f4ac89d7278021ca07281f6f1">FMC_SDRAM_TimingTypeDef::SelfRefreshTime</a></div><div class="ttdeci">uint32_t SelfRefreshTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00406">stm32f7xx_ll_fmc.h:406</a></div></div>
<div class="ttc" id="astructFMC__NAND__InitTypeDef_html_af32f615ad4a0715b2eb29376480f06e6"><div class="ttname"><a href="structFMC__NAND__InitTypeDef.html#af32f615ad4a0715b2eb29376480f06e6">FMC_NAND_InitTypeDef::Waitfeature</a></div><div class="ttdeci">uint32_t Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00302">stm32f7xx_ll_fmc.h:302</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group1_html_gac31e934f1ffb131dccc62b6fe6844560"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)</div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group2_html_gad992995f2c9337ca28d4fad0de69a8d3"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)</div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group2_html_ga5db03521d17c15b98685cc34540d638d"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_gaf8704a78ec9ae7b0fa92dd5ae5df95e0"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)</div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group1_html_ga350a12b485a4873077c17ea33e8135e6"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)</div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a71050a4b16715f3acf90c4a7b92fd91f"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a71050a4b16715f3acf90c4a7b92fd91f">FMC_NORSRAM_InitTypeDef::WriteOperation</a></div><div class="ttdeci">uint32_t WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00219">stm32f7xx_ll_fmc.h:219</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html">FMC_NORSRAM_InitTypeDef</a></div><div class="ttdoc">FMC NORSRAM Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00190">stm32f7xx_ll_fmc.h:190</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group1_html_ga95dcf37fab03f8995bbacca99f7092ff"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__NAND__InitTypeDef_html_ade342163a8ca0ad3651cc870b3368d6c"><div class="ttname"><a href="structFMC__NAND__InitTypeDef.html#ade342163a8ca0ad3651cc870b3368d6c">FMC_NAND_InitTypeDef::NandBank</a></div><div class="ttdeci">uint32_t NandBank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00299">stm32f7xx_ll_fmc.h:299</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a39fda8766e93963f67170f40f2983e87"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a39fda8766e93963f67170f40f2983e87">FMC_NORSRAM_InitTypeDef::WriteBurst</a></div><div class="ttdeci">uint32_t WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00233">stm32f7xx_ll_fmc.h:233</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html">FMC_SDRAM_CommandTypeDef</a></div><div class="ttdoc">SDRAM command parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00430">stm32f7xx_ll_fmc.h:430</a></div></div>
<div class="ttc" id="astructFMC__NAND__InitTypeDef_html_ad1f82ad7a61b76489541c17868e7544b"><div class="ttname"><a href="structFMC__NAND__InitTypeDef.html#ad1f82ad7a61b76489541c17868e7544b">FMC_NAND_InitTypeDef::ECCPageSize</a></div><div class="ttdeci">uint32_t ECCPageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00311">stm32f7xx_ll_fmc.h:311</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__TimingTypeDef_html_ad747ab03382954e5b7db99c1448f8a88"><div class="ttname"><a href="structFMC__NORSRAM__TimingTypeDef.html#ad747ab03382954e5b7db99c1448f8a88">FMC_NORSRAM_TimingTypeDef::DataLatency</a></div><div class="ttdeci">uint32_t DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00282">stm32f7xx_ll_fmc.h:282</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a99beff6ce115b68684c7872a9196e61d"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a99beff6ce115b68684c7872a9196e61d">FMC_SDRAM_TimingTypeDef::RCDDelay</a></div><div class="ttdeci">uint32_t RCDDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00422">stm32f7xx_ll_fmc.h:422</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group2_html_ga9f4f2bd5aac7047be227344b99b371a1"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_ab50d70f643184b7d297f7bd3569b20d7"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#ab50d70f643184b7d297f7bd3569b20d7">FMC_SDRAM_CommandTypeDef::ModeRegisterDefinition</a></div><div class="ttdeci">uint32_t ModeRegisterDefinition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00442">stm32f7xx_ll_fmc.h:442</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Private__Variables_html_gad128dc8c6b3818c6d75d057c0b7eb330"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a></div><div class="ttdeci">static FMC_SDRAM_CommandTypeDef Command</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00111">stm32746g_discovery_sdram.c:111</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__TimingTypeDef_html_a3a22f760a9ddd85f0e256efa6d8ff8dd"><div class="ttname"><a href="structFMC__NORSRAM__TimingTypeDef.html#a3a22f760a9ddd85f0e256efa6d8ff8dd">FMC_NORSRAM_TimingTypeDef::AddressSetupTime</a></div><div class="ttdeci">uint32_t AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00255">stm32f7xx_ll_fmc.h:255</a></div></div>
<div class="ttc" id="astructFMC__NAND__PCC__TimingTypeDef_html_a0dbc37d1de815af58ecfd6c4e06b176d"><div class="ttname"><a href="structFMC__NAND__PCC__TimingTypeDef.html#a0dbc37d1de815af58ecfd6c4e06b176d">FMC_NAND_PCC_TimingTypeDef::HiZSetupTime</a></div><div class="ttdeci">uint32_t HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00347">stm32f7xx_ll_fmc.h:347</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00038">stm32f7xx_hal_def.h:38</a></div></div>
<div class="ttc" id="astructFMC__NAND__InitTypeDef_html"><div class="ttname"><a href="structFMC__NAND__InitTypeDef.html">FMC_NAND_InitTypeDef</a></div><div class="ttdoc">FMC NAND Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00297">stm32f7xx_ll_fmc.h:297</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_ad43ca00a46db6527d3ac3fde29ec20cb"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#ad43ca00a46db6527d3ac3fde29ec20cb">FMC_NORSRAM_InitTypeDef::NSBank</a></div><div class="ttdeci">uint32_t NSBank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00192">stm32f7xx_ll_fmc.h:192</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a2c498d704e18f17cc41c6e1e50d45447"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a2c498d704e18f17cc41c6e1e50d45447">FMC_SDRAM_InitTypeDef::ColumnBitsNumber</a></div><div class="ttdeci">uint32_t ColumnBitsNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00363">stm32f7xx_ll_fmc.h:363</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group2_html_gaf65abd6e124e49bf83af3c80b27ad332"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__NORSRAM__TimingTypeDef_html_a6d98531021e36edf901d6cb01d6adaaa"><div class="ttname"><a href="structFMC__NORSRAM__TimingTypeDef.html#a6d98531021e36edf901d6cb01d6adaaa">FMC_NORSRAM_TimingTypeDef::DataSetupTime</a></div><div class="ttdeci">uint32_t DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00265">stm32f7xx_ll_fmc.h:265</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Exported__typedef_html_ga3c2be18a99209a78da8e80b28cf2f5b7"><div class="ttname"><a href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00177">stm32f7xx_ll_fmc.h:177</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group1_html_ga1d4a635307ee611e2367ca2cba97d9d6"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__NORSRAM__TimingTypeDef_html_a430810aecc228ce17dd109c7a709da58"><div class="ttname"><a href="structFMC__NORSRAM__TimingTypeDef.html#a430810aecc228ce17dd109c7a709da58">FMC_NORSRAM_TimingTypeDef::BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00271">stm32f7xx_ll_fmc.h:271</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a2516472b7d961cd65c000f991536bf2d"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a2516472b7d961cd65c000f991536bf2d">FMC_NORSRAM_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00203">stm32f7xx_ll_fmc.h:203</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a7cff014761b0db5e497e668b66ac0507"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a7cff014761b0db5e497e668b66ac0507">FMC_NORSRAM_InitTypeDef::WaitSignal</a></div><div class="ttdeci">uint32_t WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00222">stm32f7xx_ll_fmc.h:222</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a11bcccbe5190e20eb00b2e07d9a16401"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a11bcccbe5190e20eb00b2e07d9a16401">FMC_SDRAM_InitTypeDef::InternalBankNumber</a></div><div class="ttdeci">uint32_t InternalBankNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00372">stm32f7xx_ll_fmc.h:372</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_gae479dff64b562136b1630ece63af9e98"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_gad35de253de4db9128388a51e4ba56e8f"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)</div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html_a4e181791a7d3f24a7899eff5e03efe44"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html#a4e181791a7d3f24a7899eff5e03efe44">FMC_NORSRAM_InitTypeDef::ExtendedMode</a></div><div class="ttdeci">uint32_t ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00226">stm32f7xx_ll_fmc.h:226</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7fa0798ce446ea982b63045445b7ab90.html">STM32F7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6c6bdc422c144b2667a0314b64db47af.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__fmc_8h.html">stm32f7xx_ll_fmc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
