<div id="pf25c" class="pf w0 h0" data-page-no="25c"><div class="pc pc25c w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg25c.png"/><div class="t m0 xdc h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">RTC_SR field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x97 h7 y10b6 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x8b h7 yff7 ff2 fs4 fc0 sc0 ls0">TIF</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">Time Invalid Flag</div><div class="t m0 x83 h7 y10b7 ff2 fs4 fc0 sc0 ls0 ws0">The time invalid flag is set on POR or software reset. The TSR and TPR do not increment and read as</div><div class="t m0 x83 h7 y13b5 ff2 fs4 fc0 sc0 ls0 ws0">zero when this bit is set. This bit is cleared by writing the TSR register when the time counter is disabled.</div><div class="t m0 x83 h7 y21fa ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Time is valid.</div><div class="t m0 x83 h7 y17bd ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Time is invalid and time counter is read as zero.</div><div class="t m0 x9 h1b y355a ff1 fsc fc0 sc0 ls0 ws0">34.2.7<span class="_ _b"> </span>RTC Lock Register (RTC_LR)</div><div class="t m0 x9 h7 y1fdb ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_D000h base + 18h offset = 4003_D018h</div><div class="t m0 xb9 h1d y355b ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</div><div class="t m0 x50 h71 y355c ff2 fsd fc0 sc0 ls1b3">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x91 h1d y355d ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y355e ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xb9 h72 y355f ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v0">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h71 y3560 ff2 fsd fc0 sc0 ls1b5">R<span class="fs4 ls0 ws428 v11">0<span class="_ _1a0"> </span>1 <span class="ws429 ve">LRL<span class="_ _15e"> </span>SRL CRL<span class="_ _8"> </span>TCL<span class="_ _6d"> </span></span>1</span></div><div class="t m0 x91 h1d y3561 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y3485 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1</span></div><div class="t m0 x49 h9 y3562 ff1 fs2 fc0 sc0 ls0 ws0">RTC_LR field descriptions</div><div class="t m0 x12c h10 y2d91 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y1715 ff2 fs4 fc0 sc0 ls0">31â€“8</div><div class="t m0 x91 h7 y16e0 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1715 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y16e0 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y16e1 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x91 h7 y16e2 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y16e1 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y16e2 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 1.</div><div class="t m0 x97 h7 y1718 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x1 h7 y3563 ff2 fs4 fc0 sc0 ls0">LRL</div><div class="t m0 x83 h7 y1718 ff2 fs4 fc0 sc0 ls0 ws0">Lock Register Lock</div><div class="t m0 x83 h7 y3564 ff2 fs4 fc0 sc0 ls0 ws0">After being cleared, this bit can be set only by POR or software reset.</div><div class="t m0 x83 h7 y1a7a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Lock Register is locked and writes are ignored.</div><div class="t m0 x83 h7 y16e7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Lock Register is not locked and writes complete as normal.</div><div class="t m0 x97 h7 y1134 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x12c h7 y3565 ff2 fs4 fc0 sc0 ls0">SRL</div><div class="t m0 x83 h7 y1134 ff2 fs4 fc0 sc0 ls0 ws0">Status Register Lock</div><div class="t m0 x83 h7 y3566 ff2 fs4 fc0 sc0 ls0 ws0">After being cleared, this bit can be set only by POR or software reset.</div><div class="t m0 x83 h7 y3567 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Status Register is locked and writes are ignored.</div><div class="t m0 x83 h7 y3568 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Status Register is not locked and writes complete as normal.</div><div class="t m0 x97 h7 y3491 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x12c h7 y3569 ff2 fs4 fc0 sc0 ls0">CRL</div><div class="t m0 x83 h7 y3491 ff2 fs4 fc0 sc0 ls0 ws0">Control Register Lock</div><div class="t m0 x83 h7 y356a ff2 fs4 fc0 sc0 ls0 ws0">After being cleared, this bit can only be set by POR.</div><div class="t m0 x83 h7 y356b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Control Register is locked and writes are ignored.</div><div class="t m0 x83 h7 y12c5 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Control Register is not locked and writes complete as normal.</div><div class="t m0 x1b h7 y356c ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">604<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf25c" data-dest-detail='[604,"XYZ",null,359.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.322000px;bottom:491.417000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25c" data-dest-detail='[604,"XYZ",null,359.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:199.733000px;bottom:432.667000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25c" data-dest-detail='[604,"XYZ",null,332.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:333.145000px;bottom:432.667000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25c" data-dest-detail='[604,"XYZ",null,306.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:357.041000px;bottom:428.167000px;width:16.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25c" data-dest-detail='[604,"XYZ",null,235.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:386.189000px;bottom:428.167000px;width:17.505000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25c" data-dest-detail='[604,"XYZ",null,165.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:415.588000px;bottom:428.167000px;width:18.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25d" data-dest-detail='[605,"XYZ",null,685.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:445.735000px;bottom:428.167000px;width:17.001000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25d" data-dest-detail='[605,"XYZ",null,614.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:511.027000px;bottom:432.667000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
