
5_ADC_Polling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000280  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000428  08000430  00010430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000428  08000428  00010430  2**0
                  CONTENTS
  4 .ARM          00000000  08000428  08000428  00010430  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000428  08000430  00010430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000428  08000428  00010428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800042c  0800042c  0001042c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010430  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010430  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000043b  00000000  00000000  00010460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000135  00000000  00000000  0001089b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000070  00000000  00000000  000109d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000058  00000000  00000000  00010a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000180bf  00000000  00000000  00010a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000005ae  00000000  00000000  00028b57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087b8d  00000000  00000000  00029105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000b0c92  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000104  00000000  00000000  000b0ce4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000410 	.word	0x08000410

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000410 	.word	0x08000410

080001e8 <main>:

// Function to transmit a string over UART
void string_write(char *);

int main(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0
	char ch;
    uart2_tx_init();
 80001ee:	f000 f80d 	bl	800020c <uart2_tx_init>
    uart();
 80001f2:	f000 f835 	bl	8000260 <uart>
    uart2_rx_init();
 80001f6:	f000 f867 	bl	80002c8 <uart2_rx_init>
    while(1)
    {
    	ch = data_read();
 80001fa:	f000 f8a7 	bl	800034c <data_read>
 80001fe:	4603      	mov	r3, r0
 8000200:	71fb      	strb	r3, [r7, #7]
    	data_write(ch);
 8000202:	79fb      	ldrb	r3, [r7, #7]
 8000204:	4618      	mov	r0, r3
 8000206:	f000 f889 	bl	800031c <data_write>
    	ch = data_read();
 800020a:	e7f6      	b.n	80001fa <main+0x12>

0800020c <uart2_tx_init>:
    }
}

// Function to initialize UART2 TX pin
void uart2_tx_init(void)
{
 800020c:	b480      	push	{r7}
 800020e:	af00      	add	r7, sp, #0
    // Enable clock access to GPIOA
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000210:	4b11      	ldr	r3, [pc, #68]	; (8000258 <uart2_tx_init+0x4c>)
 8000212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000214:	4a10      	ldr	r2, [pc, #64]	; (8000258 <uart2_tx_init+0x4c>)
 8000216:	f043 0301 	orr.w	r3, r3, #1
 800021a:	6313      	str	r3, [r2, #48]	; 0x30

    // Set PA2 mode to alternate function mode
    GPIOA->MODER |= GPIO_MODER_MODE2_1;
 800021c:	4b0f      	ldr	r3, [pc, #60]	; (800025c <uart2_tx_init+0x50>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a0e      	ldr	r2, [pc, #56]	; (800025c <uart2_tx_init+0x50>)
 8000222:	f043 0320 	orr.w	r3, r3, #32
 8000226:	6013      	str	r3, [r2, #0]
    GPIOA->MODER &= ~GPIO_MODER_MODE2_0;
 8000228:	4b0c      	ldr	r3, [pc, #48]	; (800025c <uart2_tx_init+0x50>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a0b      	ldr	r2, [pc, #44]	; (800025c <uart2_tx_init+0x50>)
 800022e:	f023 0310 	bic.w	r3, r3, #16
 8000232:	6013      	str	r3, [r2, #0]

    // Set PA2 alternate function type to USART_TX
    GPIOA->AFR[0] |= GPIO_AFRL_AFRL2_2 | GPIO_AFRL_AFRL2_1 | GPIO_AFRL_AFRL2_0;
 8000234:	4b09      	ldr	r3, [pc, #36]	; (800025c <uart2_tx_init+0x50>)
 8000236:	6a1b      	ldr	r3, [r3, #32]
 8000238:	4a08      	ldr	r2, [pc, #32]	; (800025c <uart2_tx_init+0x50>)
 800023a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800023e:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL2_3;
 8000240:	4b06      	ldr	r3, [pc, #24]	; (800025c <uart2_tx_init+0x50>)
 8000242:	6a1b      	ldr	r3, [r3, #32]
 8000244:	4a05      	ldr	r2, [pc, #20]	; (800025c <uart2_tx_init+0x50>)
 8000246:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800024a:	6213      	str	r3, [r2, #32]
}
 800024c:	bf00      	nop
 800024e:	46bd      	mov	sp, r7
 8000250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	40023800 	.word	0x40023800
 800025c:	40020000 	.word	0x40020000

08000260 <uart>:

// Function to configure UART2 module
void uart(void)
{
 8000260:	b480      	push	{r7}
 8000262:	af00      	add	r7, sp, #0
    // Enable clock access to USART2
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000264:	4b16      	ldr	r3, [pc, #88]	; (80002c0 <uart+0x60>)
 8000266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000268:	4a15      	ldr	r2, [pc, #84]	; (80002c0 <uart+0x60>)
 800026a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800026e:	6413      	str	r3, [r2, #64]	; 0x40

    // Set UART baud rate to 9600
    USART2->BRR = 0x0683;
 8000270:	4b14      	ldr	r3, [pc, #80]	; (80002c4 <uart+0x64>)
 8000272:	f240 6283 	movw	r2, #1667	; 0x683
 8000276:	609a      	str	r2, [r3, #8]

    //Enable the  Transmitter by set TE bit in USART_CR1 register.
    USART2->CR1 |= USART_CR1_TE;
 8000278:	4b12      	ldr	r3, [pc, #72]	; (80002c4 <uart+0x64>)
 800027a:	68db      	ldr	r3, [r3, #12]
 800027c:	4a11      	ldr	r2, [pc, #68]	; (80002c4 <uart+0x64>)
 800027e:	f043 0308 	orr.w	r3, r3, #8
 8000282:	60d3      	str	r3, [r2, #12]

    //Enable the USART by set UE bit in USART_CR1 register.
    USART2->CR1 |= USART_CR1_UE;
 8000284:	4b0f      	ldr	r3, [pc, #60]	; (80002c4 <uart+0x64>)
 8000286:	68db      	ldr	r3, [r3, #12]
 8000288:	4a0e      	ldr	r2, [pc, #56]	; (80002c4 <uart+0x64>)
 800028a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800028e:	60d3      	str	r3, [r2, #12]

    // Define the word length by M bit in USART_CR1
    //M=0 : 1 Start bit, 8 Data bits, n Stop bit
    USART2->CR1 &= ~USART_CR1_M;
 8000290:	4b0c      	ldr	r3, [pc, #48]	; (80002c4 <uart+0x64>)
 8000292:	68db      	ldr	r3, [r3, #12]
 8000294:	4a0b      	ldr	r2, [pc, #44]	; (80002c4 <uart+0x64>)
 8000296:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800029a:	60d3      	str	r3, [r2, #12]

    //Define number of stop bits in USART_CR2
    //Bits 13:12 STOP: STOP bits
    //00: 1 Stop bit
    USART2->CR2 &= ~USART_CR2_STOP_0;
 800029c:	4b09      	ldr	r3, [pc, #36]	; (80002c4 <uart+0x64>)
 800029e:	691b      	ldr	r3, [r3, #16]
 80002a0:	4a08      	ldr	r2, [pc, #32]	; (80002c4 <uart+0x64>)
 80002a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80002a6:	6113      	str	r3, [r2, #16]
    USART2->CR2 &= ~USART_CR2_STOP_1;
 80002a8:	4b06      	ldr	r3, [pc, #24]	; (80002c4 <uart+0x64>)
 80002aa:	691b      	ldr	r3, [r3, #16]
 80002ac:	4a05      	ldr	r2, [pc, #20]	; (80002c4 <uart+0x64>)
 80002ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80002b2:	6113      	str	r3, [r2, #16]
}
 80002b4:	bf00      	nop
 80002b6:	46bd      	mov	sp, r7
 80002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	40023800 	.word	0x40023800
 80002c4:	40004400 	.word	0x40004400

080002c8 <uart2_rx_init>:

void uart2_rx_init(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
	 //Enable the Receiver by set RE bit in USART_CR1 register.
	  USART2->CR1 |= USART_CR1_RE;
 80002cc:	4b11      	ldr	r3, [pc, #68]	; (8000314 <uart2_rx_init+0x4c>)
 80002ce:	68db      	ldr	r3, [r3, #12]
 80002d0:	4a10      	ldr	r2, [pc, #64]	; (8000314 <uart2_rx_init+0x4c>)
 80002d2:	f043 0304 	orr.w	r3, r3, #4
 80002d6:	60d3      	str	r3, [r2, #12]

	  // Set PA3 mode to alternate function mode
	  GPIOA->MODER |=  GPIO_MODER_MODE3_1;
 80002d8:	4b0f      	ldr	r3, [pc, #60]	; (8000318 <uart2_rx_init+0x50>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a0e      	ldr	r2, [pc, #56]	; (8000318 <uart2_rx_init+0x50>)
 80002de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002e2:	6013      	str	r3, [r2, #0]
	  GPIOA->MODER &= ~GPIO_MODER_MODE3_0;
 80002e4:	4b0c      	ldr	r3, [pc, #48]	; (8000318 <uart2_rx_init+0x50>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a0b      	ldr	r2, [pc, #44]	; (8000318 <uart2_rx_init+0x50>)
 80002ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80002ee:	6013      	str	r3, [r2, #0]

	  // Set PA3 alternate function type to USART_RX
	  GPIOA->AFR[0] |= GPIO_AFRL_AFRL3_2 | GPIO_AFRL_AFRL3_1 | GPIO_AFRL_AFRL3_0;
 80002f0:	4b09      	ldr	r3, [pc, #36]	; (8000318 <uart2_rx_init+0x50>)
 80002f2:	6a1b      	ldr	r3, [r3, #32]
 80002f4:	4a08      	ldr	r2, [pc, #32]	; (8000318 <uart2_rx_init+0x50>)
 80002f6:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80002fa:	6213      	str	r3, [r2, #32]
	  GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL3_3;
 80002fc:	4b06      	ldr	r3, [pc, #24]	; (8000318 <uart2_rx_init+0x50>)
 80002fe:	6a1b      	ldr	r3, [r3, #32]
 8000300:	4a05      	ldr	r2, [pc, #20]	; (8000318 <uart2_rx_init+0x50>)
 8000302:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000306:	6213      	str	r3, [r2, #32]
}
 8000308:	bf00      	nop
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	40004400 	.word	0x40004400
 8000318:	40020000 	.word	0x40020000

0800031c <data_write>:

// Function to transmit a single character over UART
void data_write(char data)
{
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	4603      	mov	r3, r0
 8000324:	71fb      	strb	r3, [r7, #7]
	// Wait until transmit data register is empty
    while(!(USART2->SR & USART_SR_TXE)){}
 8000326:	bf00      	nop
 8000328:	4b07      	ldr	r3, [pc, #28]	; (8000348 <data_write+0x2c>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000330:	2b00      	cmp	r3, #0
 8000332:	d0f9      	beq.n	8000328 <data_write+0xc>
    {
    	// Transmit data
        USART2->DR = data;
 8000334:	4a04      	ldr	r2, [pc, #16]	; (8000348 <data_write+0x2c>)
 8000336:	79fb      	ldrb	r3, [r7, #7]
 8000338:	6053      	str	r3, [r2, #4]
    }
}
 800033a:	bf00      	nop
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	40004400 	.word	0x40004400

0800034c <data_read>:

// Function to receive data
char data_read()
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
	while(!(USART2->SR & USART_SR_RXNE)){}
 8000350:	bf00      	nop
 8000352:	4b07      	ldr	r3, [pc, #28]	; (8000370 <data_read+0x24>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	f003 0320 	and.w	r3, r3, #32
 800035a:	2b00      	cmp	r3, #0
 800035c:	d0f9      	beq.n	8000352 <data_read+0x6>
	        {
	        	//Receive data
	            return USART2->DR;
 800035e:	4b04      	ldr	r3, [pc, #16]	; (8000370 <data_read+0x24>)
 8000360:	685b      	ldr	r3, [r3, #4]
 8000362:	b2db      	uxtb	r3, r3
	        }
}
 8000364:	4618      	mov	r0, r3
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	40004400 	.word	0x40004400

08000374 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000374:	480d      	ldr	r0, [pc, #52]	; (80003ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000376:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000378:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800037c:	480c      	ldr	r0, [pc, #48]	; (80003b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800037e:	490d      	ldr	r1, [pc, #52]	; (80003b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000380:	4a0d      	ldr	r2, [pc, #52]	; (80003b8 <LoopForever+0xe>)
  movs r3, #0
 8000382:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000384:	e002      	b.n	800038c <LoopCopyDataInit>

08000386 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000386:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000388:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800038a:	3304      	adds	r3, #4

0800038c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800038c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800038e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000390:	d3f9      	bcc.n	8000386 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000392:	4a0a      	ldr	r2, [pc, #40]	; (80003bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000394:	4c0a      	ldr	r4, [pc, #40]	; (80003c0 <LoopForever+0x16>)
  movs r3, #0
 8000396:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000398:	e001      	b.n	800039e <LoopFillZerobss>

0800039a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800039a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800039c:	3204      	adds	r2, #4

0800039e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800039e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003a0:	d3fb      	bcc.n	800039a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003a2:	f000 f811 	bl	80003c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003a6:	f7ff ff1f 	bl	80001e8 <main>

080003aa <LoopForever>:

LoopForever:
  b LoopForever
 80003aa:	e7fe      	b.n	80003aa <LoopForever>
  ldr   r0, =_estack
 80003ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003b4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003b8:	08000430 	.word	0x08000430
  ldr r2, =_sbss
 80003bc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003c0:	2000001c 	.word	0x2000001c

080003c4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003c4:	e7fe      	b.n	80003c4 <ADC_IRQHandler>
	...

080003c8 <__libc_init_array>:
 80003c8:	b570      	push	{r4, r5, r6, lr}
 80003ca:	4d0d      	ldr	r5, [pc, #52]	; (8000400 <__libc_init_array+0x38>)
 80003cc:	4c0d      	ldr	r4, [pc, #52]	; (8000404 <__libc_init_array+0x3c>)
 80003ce:	1b64      	subs	r4, r4, r5
 80003d0:	10a4      	asrs	r4, r4, #2
 80003d2:	2600      	movs	r6, #0
 80003d4:	42a6      	cmp	r6, r4
 80003d6:	d109      	bne.n	80003ec <__libc_init_array+0x24>
 80003d8:	4d0b      	ldr	r5, [pc, #44]	; (8000408 <__libc_init_array+0x40>)
 80003da:	4c0c      	ldr	r4, [pc, #48]	; (800040c <__libc_init_array+0x44>)
 80003dc:	f000 f818 	bl	8000410 <_init>
 80003e0:	1b64      	subs	r4, r4, r5
 80003e2:	10a4      	asrs	r4, r4, #2
 80003e4:	2600      	movs	r6, #0
 80003e6:	42a6      	cmp	r6, r4
 80003e8:	d105      	bne.n	80003f6 <__libc_init_array+0x2e>
 80003ea:	bd70      	pop	{r4, r5, r6, pc}
 80003ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80003f0:	4798      	blx	r3
 80003f2:	3601      	adds	r6, #1
 80003f4:	e7ee      	b.n	80003d4 <__libc_init_array+0xc>
 80003f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80003fa:	4798      	blx	r3
 80003fc:	3601      	adds	r6, #1
 80003fe:	e7f2      	b.n	80003e6 <__libc_init_array+0x1e>
 8000400:	08000428 	.word	0x08000428
 8000404:	08000428 	.word	0x08000428
 8000408:	08000428 	.word	0x08000428
 800040c:	0800042c 	.word	0x0800042c

08000410 <_init>:
 8000410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000412:	bf00      	nop
 8000414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000416:	bc08      	pop	{r3}
 8000418:	469e      	mov	lr, r3
 800041a:	4770      	bx	lr

0800041c <_fini>:
 800041c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800041e:	bf00      	nop
 8000420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000422:	bc08      	pop	{r3}
 8000424:	469e      	mov	lr, r3
 8000426:	4770      	bx	lr
