#-----------------------------------------------------------
# Webtalk v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Tue Dec 22 10:25:32 2020
# Process ID: 15252
# Current directory: C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.sim/sim_1/behav/xsim/xsim.dir/mips_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.sim/sim_1/behav/xsim/xsim.dir/mips_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.sim/sim_1/behav/xsim/xsim.dir/mips_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 22 10:25:46 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 96.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 22 10:25:46 2020...
