<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/Simulation; Debug and Verification,Library,Library/Basic Functions,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Project" />
 <window width="1556" height="820" x="186" y="112" />
 <generation simulation="VERILOG" path="_PROJECT_NAME_" />
</preferences>
