MDF Database:  version 1.0
MDF_INFO | control | XC95144XL-10-TQ100
MACROCELL | 7 | 14 | TA40_SIG
ATTRIBUTES | 8783778 | 0
OUTPUTMC | 1 | 5 | 17
INPUTS | 6 | END_ACK  | END_SEND_SAMPLED  | EXP42_.EXP  | BCLK  | RSTI40  | TBI40_OBUF__$INT
INPUTMC | 6 | 2 | 12 | 5 | 9 | 7 | 13 | 5 | 13 | 5 | 16 | 5 | 3
IMPORTS | 1 | 7 | 13
EQ | 7 | 
   !TA40.D = END_ACK & !END_SEND_SAMPLED
	# !END_ACK & END_SEND_SAMPLED
;Imported pterms FB8_14
	# TT40<1> & !TS40 & TT40<0>;
   TA40.CLK = BCLK;
   TA40.AP = !RSTI40;
   TA40.OE = !TBI40_OBUF__$INT;

MACROCELL | 4 | 7 | AS30_SIG
ATTRIBUTES | 8652706 | 0
INPUTS | 14 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | EXP27_.EXP  | EXP28_.EXP  | CLK30  | RSTI40  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | $OpTx$FX_DC$16
INPUTMC | 13 | 3 | 12 | 4 | 0 | 3 | 14 | 4 | 6 | 4 | 8 | 5 | 16 | 2 | 7 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 2 | 2 | 8 | 2 | 9
INPUTP | 1 | 57
IMPORTS | 2 | 4 | 6 | 4 | 8
EQ | 42 | 
   AS30.D = SIZING_FSM_FFd5 & SIZING_FSM_FFd6
	# SIZING_FSM_FFd5 & SIZING_FSM_FFd1
;Imported pterms FB5_7
	# SIZING_FSM_FFd5 & SIZING_FSM_FFd2
	# SIZING_FSM_FFd5 & SIZING_FSM_FFd3
	# SIZING_FSM_FFd6 & SIZING_FSM_FFd1
	# SIZING_FSM_FFd6 & SIZING_FSM_FFd3
	# SIZING_FSM_FFd1 & SIZING_FSM_FFd3
;Imported pterms FB5_6
	# SIZING_FSM_FFd1 & SIZING_FSM_FFd4
	# SIZING_FSM_FFd2 & SIZING_FSM_FFd4
	# SIZING_FSM_FFd3 & SIZING_FSM_FFd4
;Imported pterms FB5_9
	# SIZING_FSM_FFd5 & SIZING_FSM_FFd4
	# SIZING_FSM_FFd6 & SIZING_FSM_FFd2
	# SIZING_FSM_FFd6 & SIZING_FSM_FFd4
	# SIZING_FSM_FFd1 & SIZING_FSM_FFd2
	# SIZING_FSM_FFd2 & SIZING_FSM_FFd3
;Imported pterms FB5_10
	# START_ACK & SIZING_FSM_FFd6 & START_SEND_SAMPLED
	# !START_ACK & SIZING_FSM_FFd6 & !START_SEND_SAMPLED
	# !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1
	# !LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5
	# LE_BS & SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
;Imported pterms FB5_11
	# !LDSACK<0> & LE_BS & SIZING_FSM_FFd5 & SIZ40<0> & 
	!SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & SIZ40<0> & 
	!SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & !SIZ40<0> & 
	SIZ40<1>
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4;
   AS30.CLK = !CLK30;
   AS30.AP = !RSTI40;
   AS30.OE = !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd7 & 
	!DMA_SM_FSM_FFd9 & !DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & $OpTx$FX_DC$16;

MACROCELL | 4 | 14 | DS30_SIG
ATTRIBUTES | 8652706 | 0
INPUTS | 15 | $OpTx$INV$79  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | RW40  | CLK30  | RSTI40  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | $OpTx$FX_DC$16  | SIZ30_D<1>.EXP
INPUTMC | 13 | 0 | 10 | 7 | 5 | 0 | 15 | 6 | 15 | 5 | 16 | 2 | 7 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 2 | 2 | 8 | 2 | 9 | 4 | 13
INPUTP | 2 | 103 | 57
IMPORTS | 1 | 4 | 13
EQ | 11 | 
   DS30.D = !$OpTx$INV$79
	# SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !RW40
;Imported pterms FB5_14
	# !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1;
   DS30.CLK = !CLK30;
   DS30.AP = !RSTI40;
   DS30.OE = !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd7 & 
	!DMA_SM_FSM_FFd9 & !DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & $OpTx$FX_DC$16;

MACROCELL | 1 | 13 | AL_D<0>
ATTRIBUTES | 8652582 | 0
INPUTS | 18 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | A40<0>  | SIZ40<0>  | SIZ40<1>  | CLK30  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | $OpTx$FX_DC$16  | PLL_S_1_OBUF$BUF3.EXP
INPUTMC | 14 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 2 | 7 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 2 | 2 | 8 | 2 | 9 | 1 | 14
INPUTP | 4 | 42 | 97 | 98 | 57
IMPORTS | 1 | 1 | 14
EQ | 23 | 
   AL<0>.D = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4
	# A40<0> & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
;Imported pterms FB2_15
	# A40<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# A40<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
	# A40<0> & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>;
   AL<0>.CLK = CLK30;
   AL<0>.OE = !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd7 & 
	!DMA_SM_FSM_FFd9 & !DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & $OpTx$FX_DC$16;

MACROCELL | 4 | 13 | SIZ30_D<1>
ATTRIBUTES | 8652582 | 0
OUTPUTMC | 1 | 4 | 14
INPUTS | 20 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>  | CLK30  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | $OpTx$FX_DC$16  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZING_FSM_FFd4.EXP
INPUTMC | 17 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 2 | 7 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 2 | 2 | 8 | 2 | 9 | 7 | 5 | 0 | 15 | 6 | 15 | 4 | 12
INPUTP | 3 | 97 | 98 | 57
EXPORTS | 1 | 4 | 14
IMPORTS | 1 | 4 | 12
EQ | 16 | 
   SIZ30<1>.D = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
;Imported pterms FB5_13
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>;
   SIZ30<1>.CLK = CLK30;
   SIZ30<1>.OE = !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd7 & 
	!DMA_SM_FSM_FFd9 & !DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & $OpTx$FX_DC$16;
    SIZ30_D<1>.EXP  =  !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1

MACROCELL | 1 | 11 | AL_D<1>
ATTRIBUTES | 8652582 | 0
INPUTS | 16 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | CLK_RAMC_SIG$BUF0.EXP  | EXP19_.EXP  | CLK30  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | $OpTx$FX_DC$16
INPUTMC | 15 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 1 | 10 | 1 | 12 | 2 | 7 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 2 | 2 | 8 | 2 | 9
INPUTP | 1 | 57
IMPORTS | 2 | 1 | 10 | 1 | 12
EQ | 27 | 
   AL<1>.D = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
;Imported pterms FB2_11
	# A40<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
	# A40<1> & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
;Imported pterms FB2_13
	# A40<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# A40<1> & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>;
   AL<1>.CLK = CLK30;
   AL<1>.OE = !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd7 & 
	!DMA_SM_FSM_FFd9 & !DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & $OpTx$FX_DC$16;

MACROCELL | 4 | 16 | SIZ30_D<0>
ATTRIBUTES | 8652582 | 0
OUTPUTMC | 1 | 4 | 17
INPUTS | 18 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LDSACK<0>  | SIZ40<0>  | CLK30  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | $OpTx$FX_DC$16  | SIZ40<1>  | EXP31_.EXP
INPUTMC | 15 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 6 | 17 | 2 | 7 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 2 | 2 | 8 | 2 | 9 | 4 | 15
INPUTP | 3 | 97 | 57 | 98
EXPORTS | 1 | 4 | 17
IMPORTS | 1 | 4 | 15
EQ | 23 | 
   SIZ30<0>.D = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
;Imported pterms FB5_16
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>;
   SIZ30<0>.CLK = CLK30;
   SIZ30<0>.OE = !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd7 & 
	!DMA_SM_FSM_FFd9 & !DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & $OpTx$FX_DC$16;
    SIZ30_D<0>.EXP  =  LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 6 | 17 | LDSACK<0>
ATTRIBUTES | 8520608 | 0
OUTPUTMC | 33 | 4 | 2 | 6 | 17 | 3 | 16 | 0 | 7 | 3 | 12 | 3 | 17 | 3 | 2 | 4 | 16 | 4 | 11 | 7 | 3 | 0 | 13 | 0 | 1 | 0 | 3 | 0 | 0 | 0 | 9 | 4 | 3 | 0 | 17 | 3 | 13 | 0 | 2 | 0 | 5 | 0 | 10 | 0 | 11 | 0 | 12 | 0 | 16 | 3 | 1 | 3 | 15 | 4 | 1 | 4 | 9 | 4 | 10 | 7 | 2 | 7 | 7 | 7 | 8 | 7 | 16
INPUTS | 7 | $OpTx$INV$79  | LDSACK<0>  | $OpTx$$OpTx$FX_DC$94_INV$624  | DSACK30<0>  | STERM30  | CLK30  | RSTI40
INPUTMC | 4 | 0 | 10 | 6 | 17 | 4 | 5 | 5 | 16
INPUTP | 3 | 59 | 63 | 57
EQ | 6 | 
   LDSACK<0>.D = !$OpTx$INV$79
	# LDSACK<0> & !$OpTx$$OpTx$FX_DC$94_INV$624
	# DSACK30<0> & STERM30 & 
	$OpTx$$OpTx$FX_DC$94_INV$624;
   LDSACK<0>.CLK = !CLK30;
   LDSACK<0>.AP = !RSTI40;

MACROCELL | 6 | 16 | LDSACK<1>
ATTRIBUTES | 8520608 | 0
OUTPUTMC | 30 | 4 | 1 | 6 | 16 | 3 | 16 | 0 | 7 | 3 | 12 | 3 | 17 | 3 | 2 | 4 | 17 | 4 | 11 | 7 | 3 | 0 | 13 | 0 | 1 | 0 | 3 | 0 | 0 | 0 | 9 | 4 | 3 | 0 | 17 | 3 | 13 | 0 | 2 | 0 | 5 | 0 | 11 | 0 | 12 | 0 | 16 | 3 | 15 | 4 | 9 | 4 | 10 | 7 | 2 | 7 | 7 | 7 | 8 | 7 | 16
INPUTS | 7 | $OpTx$INV$79  | LDSACK<1>  | $OpTx$$OpTx$FX_DC$94_INV$624  | DSACK30<1>  | STERM30  | CLK30  | RSTI40
INPUTMC | 4 | 0 | 10 | 6 | 16 | 4 | 5 | 5 | 16
INPUTP | 3 | 58 | 63 | 57
EQ | 6 | 
   LDSACK<1>.D = !$OpTx$INV$79
	# LDSACK<1> & !$OpTx$$OpTx$FX_DC$94_INV$624
	# DSACK30<1> & STERM30 & 
	$OpTx$$OpTx$FX_DC$94_INV$624;
   LDSACK<1>.CLK = !CLK30;
   LDSACK<1>.AP = !RSTI40;

MACROCELL | 3 | 16 | END_SEND
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 3 | 2 | 12 | 5 | 9 | 2 | 11
INPUTS | 12 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LDSACK<0>  | LDSACK<1>  | EXP21_.EXP  | CLK30  | RSTI40
INPUTMC | 11 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 6 | 17 | 6 | 16 | 3 | 15 | 5 | 16
INPUTP | 1 | 57
IMPORTS | 1 | 3 | 15
EQ | 24 | 
   END_SEND.T = LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4
;Imported pterms FB4_16
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
	# !LDSACK<0> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>;
   END_SEND.CLK = !CLK30;
   END_SEND.AR = !RSTI40;

MACROCELL | 5 | 15 | START_ACK
ATTRIBUTES | 8520560 | 0
OUTPUTMC | 9 | 4 | 1 | 3 | 8 | 3 | 12 | 3 | 11 | 0 | 9 | 4 | 3 | 0 | 12 | 3 | 1 | 4 | 9
INPUTS | 9 | START_SEND  | CLK30  | RSTI40  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4
INPUTMC | 8 | 5 | 6 | 5 | 16 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12
INPUTP | 1 | 57
EQ | 6 | 
   START_ACK.D = START_SEND;
   START_ACK.CLK = !CLK30;
   START_ACK.AR = !RSTI40;
   START_ACK.CE = SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4;

MACROCELL | 5 | 6 | START_SEND
ATTRIBUTES | 4326256 | 0
OUTPUTMC | 2 | 5 | 15 | 5 | 4
INPUTS | 5 | BCLK  | RSTI40  | SEL16M  | TT40<1>  | TS40
INPUTMC | 2 | 5 | 13 | 5 | 16
INPUTP | 3 | 8 | 157 | 109
EQ | 4 | 
   START_SEND.T = Vcc;
   START_SEND.CLK = BCLK;
   START_SEND.AR = !RSTI40;
   START_SEND.CE = SEL16M & !TT40<1> & !TS40;

MACROCELL | 5 | 17 | DATA_OE
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 2 | 5 | 17 | 1 | 16
INPUTS | 7 | TA40  | DATA_OE  | SEL16M  | TT40<1>  | TS40  | BCLK  | RSTI40
INPUTMC | 4 | 7 | 14 | 5 | 17 | 5 | 13 | 5 | 16
INPUTP | 3 | 8 | 157 | 109
EQ | 4 | 
   DATA_OE.D = TA40 & DATA_OE
	# SEL16M & !TT40<1> & !TS40;
   DATA_OE.CLK = BCLK;
   DATA_OE.AR = !RSTI40;

MACROCELL | 2 | 12 | END_ACK
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 4 | 7 | 14 | 2 | 12 | 2 | 11 | 2 | 13
INPUTS | 21 | END_SEND  | END_ACK  | END_SEND_SAMPLED  | BB40  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | BCLK  | RSTI40  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | BR40  | LOCK40  | LOCKE40  | FC30_0_OBUF.EXP
INPUTMC | 17 | 3 | 16 | 2 | 12 | 5 | 9 | 2 | 7 | 2 | 17 | 5 | 13 | 5 | 16 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 2 | 11
INPUTP | 4 | 102 | 92 | 107 | 114
EXPORTS | 1 | 2 | 13
IMPORTS | 1 | 2 | 11
EQ | 16 | 
   END_ACK.T = END_SEND & !END_ACK & END_SEND_SAMPLED
;Imported pterms FB3_12
	# !END_SEND & END_ACK & !END_SEND_SAMPLED
	# END_SEND & !END_ACK & TT40<1> & !TS40 & TT40<0>
	# !END_SEND & END_ACK & TT40<1> & !TS40 & TT40<0>;
   END_ACK.CLK = BCLK;
   END_ACK.AR = !RSTI40;
    END_ACK.EXP  =  !BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1 & !BR40
	# !BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !LOCK40 & 
	LOCKE40

MACROCELL | 0 | 8 | ATERM
ATTRIBUTES | 8782642 | 0
OUTPUTMC | 36 | 4 | 4 | 3 | 16 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 4 | 0 | 14 | 0 | 10 | 4 | 5 | 3 | 0 | 3 | 11 | 3 | 13 | 3 | 9 | 4 | 17 | 0 | 1 | 0 | 7 | 0 | 11 | 0 | 13 | 0 | 16 | 0 | 17 | 3 | 10 | 3 | 15 | 4 | 9 | 4 | 10 | 4 | 11 | 7 | 2 | 7 | 3 | 7 | 6 | 7 | 7 | 7 | 8 | 7 | 16 | 7 | 17
INPUTS | 14 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | LE_BS  | DIR_BS_OBUF$BUF1.EXP  | EXP12_.EXP  | CLK30  | RSTI40
INPUTMC | 13 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 0 | 8 | 0 | 7 | 0 | 9 | 5 | 16
INPUTP | 1 | 57
IMPORTS | 2 | 0 | 7 | 0 | 9
EQ | 61 | 
   LE_BS.D = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1
;Imported pterms FB1_8
	# !LE_BS & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & SIZ40<0>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & !SIZ40<1>
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & SM030_N_FSM_FFd1
;Imported pterms FB1_10
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & !SIZ40<0>
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & SIZ40<1>
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & START_SEND_SAMPLED
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
;Imported pterms FB1_11
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>;
   LE_BS.CLK = !CLK30;
   LE_BS.AR = !RSTI40;

MACROCELL | 3 | 12 | SIZING_FSM_FFd5
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 61 | 4 | 7 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 3 | 16 | 5 | 15 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 4 | 0 | 14 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 10 | 4 | 5 | 3 | 0 | 3 | 11 | 3 | 9 | 7 | 0 | 0 | 3 | 0 | 5 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 16 | 0 | 17 | 1 | 10 | 1 | 12 | 1 | 14 | 3 | 1 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 1 | 4 | 2 | 4 | 3 | 4 | 4 | 4 | 6 | 4 | 8 | 4 | 9 | 4 | 10 | 4 | 11 | 4 | 15 | 4 | 17 | 7 | 1 | 7 | 2 | 7 | 3 | 7 | 6 | 7 | 7 | 7 | 8 | 7 | 16 | 7 | 17
INPUTS | 14 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LDSACK<0>  | LDSACK<1>  | START_ACK  | START_SEND_SAMPLED  | CLK30  | RSTI40  | SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2.EXP
INPUTMC | 13 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 6 | 17 | 6 | 16 | 5 | 15 | 5 | 4 | 5 | 16 | 3 | 11
INPUTP | 1 | 57
IMPORTS | 1 | 3 | 11
EQ | 15 | 
   SIZING_FSM_FFd5.D = !LE_BS & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & START_SEND_SAMPLED
;Imported pterms FB4_12
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !START_SEND_SAMPLED;
   SIZING_FSM_FFd5.CLK = !CLK30;
   SIZING_FSM_FFd5.AR = !RSTI40;

MACROCELL | 4 | 0 | SIZING_FSM_FFd6
ATTRIBUTES | 8520612 | 0
OUTPUTMC | 61 | 4 | 7 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 3 | 16 | 5 | 15 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 4 | 0 | 14 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 10 | 4 | 5 | 3 | 0 | 3 | 11 | 3 | 9 | 7 | 0 | 0 | 3 | 0 | 5 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 16 | 0 | 17 | 1 | 10 | 1 | 12 | 1 | 14 | 3 | 1 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 1 | 4 | 2 | 4 | 3 | 4 | 4 | 4 | 6 | 4 | 8 | 4 | 9 | 4 | 10 | 4 | 11 | 4 | 15 | 4 | 17 | 7 | 1 | 7 | 2 | 7 | 3 | 7 | 6 | 7 | 7 | 7 | 8 | 7 | 16 | 7 | 17
INPUTS | 12 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LE_BS  | SIZ40<0>  | EXP23_.EXP  | EXP32_.EXP  | CLK30  | RSTI40
INPUTMC | 10 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 0 | 8 | 4 | 1 | 4 | 17 | 5 | 16
INPUTP | 2 | 97 | 57
IMPORTS | 2 | 4 | 1 | 4 | 17
EQ | 47 | 
   !SIZING_FSM_FFd6.D = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SIZ40<0>
;Imported pterms FB5_2
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<1>
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & START_SEND_SAMPLED
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
;Imported pterms FB5_18
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<1>
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0>
;Imported pterms FB5_17
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>;
   SIZING_FSM_FFd6.CLK = !CLK30;
   SIZING_FSM_FFd6.AP = !RSTI40;

MACROCELL | 2 | 7 | DMA_SM_FSM_FFd6
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 29 | 4 | 7 | 4 | 14 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 2 | 7 | 2 | 15 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 5 | 2 | 13 | 2 | 0 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 13 | 4 | 11 | 3 | 10 | 2 | 4 | 1 | 16 | 2 | 2 | 2 | 9 | 2 | 12 | 2 | 17 | 3 | 9 | 6 | 12 | 6 | 14
INPUTS | 16 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | BR30_Q  | BGACK30_Q  | BCLK  | RSTI40  | DMA_SM_FSM_FFd10.EXP
INPUTMC | 16 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 10 | 5 | 12 | 5 | 13 | 5 | 16 | 2 | 8
EXPORTS | 1 | 2 | 6
IMPORTS | 1 | 2 | 8
EQ | 20 | 
   DMA_SM_FSM_FFd6.D = !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BGACK30_Q
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & BR30_Q
;Imported pterms FB3_9
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & BR30_Q;
   DMA_SM_FSM_FFd6.CLK = BCLK;
   DMA_SM_FSM_FFd6.AR = !RSTI40;
    DMA_SM_FSM_FFd6.EXP  =  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q & 
	BGACK30_Q

MACROCELL | 2 | 17 | DMA_SM_FSM_FFd8
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 23 | 2 | 7 | 2 | 15 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 5 | 2 | 13 | 2 | 0 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 13 | 3 | 10 | 2 | 4 | 1 | 16 | 2 | 9 | 2 | 2 | 2 | 10 | 2 | 12 | 2 | 17 | 3 | 9 | 6 | 12 | 6 | 14
INPUTS | 17 | BB40  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | BR30_Q  | BGACK30_Q  | BCLK  | RSTI40  | DMA_SM_FSM_FFd2.EXP
INPUTMC | 16 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 10 | 5 | 12 | 5 | 13 | 5 | 16 | 2 | 16
INPUTP | 1 | 102
EXPORTS | 1 | 2 | 0
IMPORTS | 1 | 2 | 16
EQ | 20 | 
   DMA_SM_FSM_FFd8.D = ;Imported pterms FB3_17
	  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & BR30_Q & 
	BGACK30_Q & !BR40;
   DMA_SM_FSM_FFd8.CLK = BCLK;
   DMA_SM_FSM_FFd8.AR = !RSTI40;
    DMA_SM_FSM_FFd8.EXP  =  !BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BGACK30_Q

MACROCELL | 2 | 16 | DMA_SM_FSM_FFd2
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 23 | 2 | 7 | 2 | 15 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 5 | 2 | 13 | 2 | 0 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 13 | 3 | 10 | 2 | 4 | 1 | 16 | 2 | 9 | 2 | 2 | 2 | 10 | 2 | 12 | 2 | 17 | 3 | 9 | 6 | 12 | 6 | 14
INPUTS | 20 | BB40  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | LOCKE40  | LOCK40  | BR30_Q  | BGACK30_Q  | BCLK  | RSTI40  | BR40  | DMA_SM_FSM_FFd9.EXP
INPUTMC | 16 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 10 | 5 | 12 | 5 | 13 | 5 | 16 | 2 | 15
INPUTP | 4 | 102 | 114 | 107 | 92
EXPORTS | 1 | 2 | 17
IMPORTS | 1 | 2 | 15
EQ | 30 | 
   DMA_SM_FSM_FFd2.D = !BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & LOCK40
	# !BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !LOCKE40
;Imported pterms FB3_16
	# !BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1 & BR40
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q & 
	LOCK40
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q & 
	!LOCKE40;
   DMA_SM_FSM_FFd2.CLK = BCLK;
   DMA_SM_FSM_FFd2.AR = !RSTI40;
    DMA_SM_FSM_FFd2.EXP  =  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & BR30_Q & 
	BGACK30_Q & !BR40

MACROCELL | 2 | 6 | DMA_SM_FSM_FFd7
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 29 | 4 | 7 | 4 | 14 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 2 | 7 | 2 | 15 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 5 | 2 | 13 | 2 | 0 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 13 | 4 | 11 | 3 | 10 | 2 | 4 | 1 | 16 | 2 | 2 | 2 | 9 | 2 | 12 | 2 | 17 | 3 | 9 | 6 | 12 | 6 | 14
INPUTS | 16 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | BR30_Q  | BGACK30_Q  | BCLK  | RSTI40  | DMA_SM_FSM_FFd6.EXP
INPUTMC | 16 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 10 | 5 | 12 | 5 | 13 | 5 | 16 | 2 | 7
EXPORTS | 1 | 2 | 5
IMPORTS | 1 | 2 | 7
EQ | 22 | 
   DMA_SM_FSM_FFd7.D = !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q & 
	BGACK30_Q
;Imported pterms FB3_8
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q & 
	BGACK30_Q;
   DMA_SM_FSM_FFd7.CLK = BCLK;
   DMA_SM_FSM_FFd7.AR = !RSTI40;
    DMA_SM_FSM_FFd7.EXP  =  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q & 
	!BGACK30_Q

MACROCELL | 2 | 15 | DMA_SM_FSM_FFd9
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 29 | 4 | 7 | 4 | 14 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 2 | 7 | 2 | 15 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 5 | 2 | 13 | 2 | 0 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 13 | 4 | 11 | 3 | 10 | 2 | 4 | 1 | 16 | 2 | 2 | 2 | 9 | 2 | 12 | 2 | 17 | 3 | 9 | 6 | 12 | 6 | 14
INPUTS | 19 | BB40  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | BR40  | BCLK  | RSTI40  | BR30_Q  | LOCK40  | LOCKE40  | FC30_2_OBUF.EXP
INPUTMC | 15 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 13 | 5 | 16 | 5 | 10 | 2 | 14
INPUTP | 4 | 102 | 92 | 107 | 114
EXPORTS | 1 | 2 | 16
IMPORTS | 1 | 2 | 14
EQ | 22 | 
   DMA_SM_FSM_FFd9.D = ;Imported pterms FB3_15
	  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q & 
	BGACK30_Q;
   DMA_SM_FSM_FFd9.CLK = BCLK;
   DMA_SM_FSM_FFd9.AR = !RSTI40;
    DMA_SM_FSM_FFd9.EXP  =  !BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1 & BR40
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q & 
	LOCK40
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q & 
	!LOCKE40

MACROCELL | 2 | 5 | DMA_SM_FSM_FFd4
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 29 | 4 | 7 | 4 | 14 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 2 | 7 | 2 | 15 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 5 | 2 | 13 | 2 | 0 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 13 | 4 | 11 | 3 | 10 | 2 | 4 | 1 | 16 | 2 | 2 | 2 | 9 | 2 | 12 | 2 | 17 | 3 | 9 | 6 | 12 | 6 | 14
INPUTS | 14 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd7.EXP  | BCLK  | RSTI40
INPUTMC | 14 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 2 | 6 | 5 | 13 | 5 | 16
EXPORTS | 1 | 2 | 4
IMPORTS | 1 | 2 | 6
EQ | 20 | 
   DMA_SM_FSM_FFd4.D = !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
;Imported pterms FB3_7
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q & 
	!BGACK30_Q;
   DMA_SM_FSM_FFd4.CLK = BCLK;
   DMA_SM_FSM_FFd4.AR = !RSTI40;
    DMA_SM_FSM_FFd4.EXP  =  DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1

MACROCELL | 3 | 14 | SIZING_FSM_FFd1
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 60 | 4 | 7 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 3 | 16 | 5 | 15 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 4 | 0 | 14 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 10 | 4 | 5 | 3 | 0 | 3 | 11 | 3 | 9 | 7 | 0 | 0 | 3 | 0 | 5 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 16 | 0 | 17 | 1 | 10 | 1 | 12 | 1 | 14 | 3 | 1 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 1 | 4 | 2 | 4 | 3 | 4 | 4 | 4 | 6 | 4 | 8 | 4 | 10 | 4 | 11 | 4 | 15 | 4 | 17 | 7 | 1 | 7 | 2 | 7 | 3 | 7 | 6 | 7 | 7 | 7 | 8 | 7 | 16 | 7 | 17
INPUTS | 12 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>  | CLK30  | RSTI40  | $OpTx$FX_DC$86.EXP
INPUTMC | 9 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 5 | 16 | 3 | 13
INPUTP | 3 | 97 | 98 | 57
IMPORTS | 1 | 3 | 13
EQ | 18 | 
   SIZING_FSM_FFd1.D = !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
;Imported pterms FB4_14
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>;
   SIZING_FSM_FFd1.CLK = !CLK30;
   SIZING_FSM_FFd1.AR = !RSTI40;

MACROCELL | 3 | 2 | SIZING_FSM_FFd2
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 59 | 4 | 6 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 3 | 16 | 5 | 15 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 4 | 0 | 14 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 10 | 4 | 5 | 3 | 0 | 3 | 11 | 3 | 9 | 7 | 0 | 0 | 3 | 0 | 5 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 16 | 0 | 17 | 1 | 10 | 1 | 12 | 1 | 14 | 3 | 1 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 1 | 4 | 2 | 4 | 3 | 4 | 4 | 4 | 8 | 4 | 10 | 4 | 11 | 4 | 15 | 4 | 17 | 7 | 1 | 7 | 2 | 7 | 3 | 7 | 6 | 7 | 7 | 7 | 8 | 7 | 16 | 7 | 17
INPUTS | 13 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LDSACK<0>  | LDSACK<1>  | SIZ40<0>  | SIZ40<1>  | CLK30  | RSTI40
INPUTMC | 10 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 6 | 17 | 6 | 16 | 5 | 16
INPUTP | 3 | 97 | 98 | 57
EQ | 11 | 
   SIZING_FSM_FFd2.D = !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>;
   SIZING_FSM_FFd2.CLK = !CLK30;
   SIZING_FSM_FFd2.AR = !RSTI40;

MACROCELL | 0 | 0 | SIZING_FSM_FFd3
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 59 | 4 | 6 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 3 | 16 | 5 | 15 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 4 | 0 | 14 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 10 | 4 | 5 | 3 | 0 | 3 | 11 | 3 | 9 | 7 | 0 | 0 | 3 | 0 | 5 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 16 | 0 | 17 | 1 | 10 | 1 | 12 | 1 | 14 | 3 | 1 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 1 | 4 | 2 | 4 | 3 | 4 | 4 | 4 | 8 | 4 | 10 | 4 | 11 | 4 | 15 | 4 | 17 | 7 | 1 | 7 | 2 | 7 | 3 | 7 | 6 | 7 | 7 | 7 | 8 | 7 | 16 | 7 | 17
INPUTS | 20 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>  | LDSACK<0>  | LDSACK<1>  | SM030_N_FSM_FFd3  | CLK30  | RSTI40  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | DSACK30<1>  | DSACK30<0>  | STERM30  | BWL_BS_2.EXP
INPUTMC | 14 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 6 | 17 | 6 | 16 | 7 | 5 | 5 | 16 | 0 | 15 | 6 | 15 | 0 | 1
INPUTP | 6 | 97 | 98 | 57 | 58 | 59 | 63
EXPORTS | 1 | 0 | 17
IMPORTS | 1 | 0 | 1
EQ | 21 | 
   SIZING_FSM_FFd3.D = !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
;Imported pterms FB1_2
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>
	# A40<1> & !LDSACK<0> & LDSACK<1> & LE_BS & 
	SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZ40<0> & 
	SIZ40<1>;
   SIZING_FSM_FFd3.CLK = !CLK30;
   SIZING_FSM_FFd3.AR = !RSTI40;
    SIZING_FSM_FFd3.EXP  =  LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1> & 
	DSACK30<1> & DSACK30<0> & STERM30

MACROCELL | 2 | 13 | DMA_SM_FSM_FFd3
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 23 | 2 | 7 | 2 | 15 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 5 | 2 | 13 | 2 | 0 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 13 | 3 | 10 | 2 | 4 | 1 | 16 | 2 | 9 | 2 | 2 | 2 | 10 | 2 | 12 | 2 | 17 | 3 | 9 | 6 | 12 | 6 | 14
INPUTS | 17 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | BR30_Q  | LOCK40  | LOCKE40  | END_ACK.EXP  | BCLK  | RSTI40
INPUTMC | 15 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 10 | 2 | 12 | 5 | 13 | 5 | 16
INPUTP | 2 | 107 | 114
IMPORTS | 1 | 2 | 12
EQ | 25 | 
   DMA_SM_FSM_FFd3.D = !DMA_SM_FSM_FFd6 & DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & BR30_Q
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !LOCK40 & 
	LOCKE40
;Imported pterms FB3_13
	# !BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1 & !BR40
	# !BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !LOCK40 & 
	LOCKE40;
   DMA_SM_FSM_FFd3.CLK = BCLK;
   DMA_SM_FSM_FFd3.AR = !RSTI40;

MACROCELL | 2 | 2 | DMA_SM_FSM_FFd5
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 29 | 4 | 7 | 4 | 14 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 2 | 7 | 2 | 15 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 5 | 2 | 13 | 2 | 0 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 13 | 4 | 11 | 3 | 10 | 2 | 4 | 1 | 16 | 2 | 2 | 2 | 9 | 2 | 12 | 2 | 17 | 3 | 9 | 6 | 12 | 6 | 14
INPUTS | 17 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | BR30_Q  | BCLK  | RSTI40  | BGACK30_Q  | BR40  | DMA_SM_FSM_FFd1.EXP
INPUTMC | 16 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 10 | 5 | 13 | 5 | 16 | 5 | 12 | 2 | 3
INPUTP | 1 | 92
EXPORTS | 1 | 2 | 1
IMPORTS | 1 | 2 | 3
EQ | 19 | 
   DMA_SM_FSM_FFd5.D = ;Imported pterms FB3_4
	  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q;
   DMA_SM_FSM_FFd5.CLK = BCLK;
   DMA_SM_FSM_FFd5.AR = !RSTI40;
    DMA_SM_FSM_FFd5.EXP  =  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BGACK30_Q
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR40

MACROCELL | 4 | 12 | SIZING_FSM_FFd4
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 59 | 4 | 4 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 3 | 16 | 5 | 15 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 4 | 0 | 14 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 10 | 4 | 5 | 3 | 0 | 3 | 11 | 3 | 9 | 7 | 0 | 0 | 3 | 0 | 5 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 12 | 0 | 13 | 0 | 16 | 0 | 17 | 1 | 10 | 1 | 12 | 1 | 14 | 3 | 1 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 1 | 4 | 2 | 4 | 3 | 4 | 8 | 4 | 9 | 4 | 10 | 4 | 11 | 4 | 15 | 4 | 17 | 7 | 1 | 7 | 2 | 7 | 3 | 7 | 6 | 7 | 7 | 7 | 8 | 7 | 16 | 7 | 17
INPUTS | 12 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>  | DIR_BS_OBUF$BUF0.EXP  | CLK30  | RSTI40
INPUTMC | 9 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 4 | 11 | 5 | 16
INPUTP | 3 | 97 | 98 | 57
EXPORTS | 1 | 4 | 13
IMPORTS | 1 | 4 | 11
EQ | 21 | 
   SIZING_FSM_FFd4.D = !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
;Imported pterms FB5_12
	# !A40<1> & !LDSACK<0> & LDSACK<1> & LE_BS & 
	SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZ40<0>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>;
   SIZING_FSM_FFd4.CLK = !CLK30;
   SIZING_FSM_FFd4.AR = !RSTI40;
    SIZING_FSM_FFd4.EXP  =  SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>

MACROCELL | 2 | 8 | DMA_SM_FSM_FFd10
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 29 | 4 | 7 | 4 | 14 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 2 | 7 | 2 | 15 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 5 | 2 | 13 | 2 | 0 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 13 | 4 | 11 | 3 | 10 | 2 | 4 | 1 | 16 | 2 | 2 | 2 | 9 | 2 | 12 | 2 | 17 | 3 | 9 | 6 | 12 | 6 | 14
INPUTS | 16 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | BGACK30_Q  | BR30_Q  | BCLK  | RSTI40  | $OpTx$FX_DC$16.EXP
INPUTMC | 16 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 12 | 5 | 10 | 5 | 13 | 5 | 16 | 2 | 9
EXPORTS | 1 | 2 | 7
IMPORTS | 1 | 2 | 9
EQ | 20 | 
   DMA_SM_FSM_FFd10.D = DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BGACK30_Q
;Imported pterms FB3_10
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & BR30_Q & 
	!BGACK30_Q;
   DMA_SM_FSM_FFd10.CLK = BCLK;
   DMA_SM_FSM_FFd10.AR = !RSTI40;
    DMA_SM_FSM_FFd10.EXP  =  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & BR30_Q

MACROCELL | 2 | 1 | DMA_SM_FSM_FFd11
ATTRIBUTES | 8520612 | 0
OUTPUTMC | 23 | 2 | 7 | 2 | 15 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 5 | 2 | 13 | 2 | 0 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 13 | 3 | 10 | 2 | 4 | 1 | 16 | 2 | 9 | 2 | 2 | 2 | 10 | 2 | 12 | 2 | 17 | 3 | 9 | 6 | 12 | 6 | 14
INPUTS | 15 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | EXP20_.EXP  | DMA_SM_FSM_FFd5.EXP  | BCLK  | RSTI40
INPUTMC | 15 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 2 | 0 | 2 | 2 | 5 | 13 | 5 | 16
IMPORTS | 2 | 2 | 0 | 2 | 2
EQ | 61 | 
   !DMA_SM_FSM_FFd11.D = !DMA_SM_FSM_FFd6 & DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
;Imported pterms FB3_1
	# DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
;Imported pterms FB3_18
	# !BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BGACK30_Q
;Imported pterms FB3_3
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BGACK30_Q
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR40;
   DMA_SM_FSM_FFd11.CLK = BCLK;
   DMA_SM_FSM_FFd11.AP = !RSTI40;

MACROCELL | 2 | 3 | DMA_SM_FSM_FFd1
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 23 | 2 | 7 | 2 | 15 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 5 | 2 | 13 | 2 | 0 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 13 | 3 | 10 | 2 | 4 | 1 | 16 | 2 | 9 | 2 | 2 | 2 | 10 | 2 | 12 | 2 | 17 | 3 | 9 | 6 | 12 | 6 | 14
INPUTS | 15 | BB40  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | BCLK  | RSTI40  | BR30_Q
INPUTMC | 14 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 13 | 5 | 16 | 5 | 10
INPUTP | 1 | 102
EXPORTS | 1 | 2 | 2
EQ | 10 | 
   DMA_SM_FSM_FFd1.D = BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1;
   DMA_SM_FSM_FFd1.CLK = BCLK;
   DMA_SM_FSM_FFd1.AR = !RSTI40;
    DMA_SM_FSM_FFd1.EXP  =  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q

MACROCELL | 5 | 10 | BR30_Q
ATTRIBUTES | 8520608 | 0
OUTPUTMC | 11 | 2 | 7 | 2 | 16 | 2 | 15 | 2 | 6 | 2 | 14 | 2 | 3 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 9 | 2 | 17
INPUTS | 3 | BR30  | BCLK  | RSTI40
INPUTMC | 2 | 5 | 13 | 5 | 16
INPUTP | 1 | 26
EQ | 3 | 
   BR30_Q.D = BR30;
   BR30_Q.CLK = BCLK;
   BR30_Q.AP = !RSTI40;

MACROCELL | 7 | 5 | SM030_N_FSM_FFd3
ATTRIBUTES | 8520612 | 0
OUTPUTMC | 29 | 4 | 4 | 4 | 14 | 0 | 8 | 7 | 5 | 0 | 15 | 6 | 15 | 4 | 5 | 7 | 0 | 0 | 0 | 0 | 7 | 0 | 9 | 0 | 10 | 0 | 13 | 0 | 14 | 0 | 16 | 0 | 17 | 4 | 2 | 4 | 3 | 4 | 9 | 4 | 13 | 7 | 1 | 7 | 2 | 7 | 3 | 7 | 4 | 7 | 6 | 7 | 7 | 7 | 8 | 7 | 16 | 7 | 17
INPUTS | 9 | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | $OpTx$SIZING_FSM_FFd6-In/SIZING_FSM_FFd6-In_D2_INV$626  | SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2  | EXP38_.EXP  | EXP39_.EXP  | CLK30  | RSTI40
INPUTMC | 8 | 7 | 5 | 0 | 15 | 6 | 15 | 3 | 0 | 3 | 11 | 7 | 4 | 7 | 6 | 5 | 16
INPUTP | 1 | 57
IMPORTS | 2 | 7 | 4 | 7 | 6
EQ | 97 | 
   !SM030_N_FSM_FFd3.D = SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & 
	$OpTx$SIZING_FSM_FFd6-In/SIZING_FSM_FFd6-In_D2_INV$626
	# !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & 
	$OpTx$SIZING_FSM_FFd6-In/SIZING_FSM_FFd6-In_D2_INV$626
	# !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2
;Imported pterms FB8_5
	# SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
;Imported pterms FB8_4
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$$OpTx$FX_DC$93_INV$623
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
;Imported pterms FB8_7
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & $OpTx$FX_DC$86
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & $OpTx$FX_DC$86
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$$OpTx$FX_DC$93_INV$623
;Imported pterms FB8_8
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>
;Imported pterms FB8_9
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>;
   SM030_N_FSM_FFd3.CLK = !CLK30;
   SM030_N_FSM_FFd3.AP = !RSTI40;

MACROCELL | 5 | 12 | BGACK30_Q
ATTRIBUTES | 8520608 | 0
OUTPUTMC | 8 | 2 | 7 | 2 | 16 | 2 | 6 | 2 | 14 | 2 | 2 | 2 | 8 | 2 | 9 | 2 | 17
INPUTS | 3 | BGACK30  | BCLK  | RSTI40
INPUTMC | 2 | 5 | 13 | 5 | 16
INPUTP | 1 | 44
EQ | 3 | 
   BGACK30_Q.D = BGACK30;
   BGACK30_Q.CLK = BCLK;
   BGACK30_Q.AP = !RSTI40;

MACROCELL | 0 | 15 | SM030_N_FSM_FFd2
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 28 | 4 | 4 | 4 | 14 | 0 | 8 | 7 | 5 | 0 | 15 | 4 | 5 | 7 | 0 | 0 | 0 | 0 | 7 | 0 | 9 | 0 | 10 | 0 | 13 | 0 | 14 | 0 | 16 | 0 | 17 | 4 | 2 | 4 | 3 | 4 | 9 | 4 | 13 | 7 | 1 | 7 | 2 | 7 | 3 | 7 | 4 | 7 | 6 | 7 | 7 | 7 | 8 | 7 | 16 | 7 | 17
INPUTS | 12 | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | $OpTx$SIZING_FSM_FFd6-In/SIZING_FSM_FFd6-In_D2_INV$626  | SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2  | DSACK30<1>  | DSACK30<0>  | STERM30  | EXP16_.EXP  | EXP17_.EXP  | CLK30  | RSTI40
INPUTMC | 8 | 7 | 5 | 0 | 15 | 6 | 15 | 3 | 0 | 3 | 11 | 0 | 14 | 0 | 16 | 5 | 16
INPUTP | 4 | 58 | 59 | 63 | 57
IMPORTS | 2 | 0 | 14 | 0 | 16
EQ | 105 | 
   SM030_N_FSM_FFd2.D = SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & 
	$OpTx$SIZING_FSM_FFd6-In/SIZING_FSM_FFd6-In_D2_INV$626
	# SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2
	# !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	$OpTx$SIZING_FSM_FFd6-In/SIZING_FSM_FFd6-In_D2_INV$626
;Imported pterms FB1_15
	# !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & $OpTx$FX_DC$86
;Imported pterms FB1_14
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	$OpTx$FX_DC$86
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	!$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	!$OpTx$$OpTx$FX_DC$93_INV$623
;Imported pterms FB1_17
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$$OpTx$FX_DC$93_INV$623
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30
;Imported pterms FB1_18
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & DSACK30<1> & 
	DSACK30<0> & STERM30
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1> & DSACK30<1> & 
	DSACK30<0> & STERM30
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1> & 
	DSACK30<1> & DSACK30<0> & STERM30
;Imported pterms FB1_1
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1> & 
	DSACK30<1> & DSACK30<0> & STERM30;
   SM030_N_FSM_FFd2.CLK = !CLK30;
   SM030_N_FSM_FFd2.AR = !RSTI40;

MACROCELL | 6 | 15 | SM030_N_FSM_FFd1
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 28 | 4 | 4 | 4 | 14 | 0 | 8 | 7 | 5 | 0 | 15 | 4 | 5 | 7 | 0 | 0 | 0 | 0 | 7 | 0 | 9 | 0 | 10 | 0 | 13 | 0 | 14 | 0 | 16 | 0 | 17 | 4 | 2 | 4 | 3 | 4 | 9 | 4 | 13 | 7 | 1 | 7 | 2 | 7 | 3 | 7 | 4 | 7 | 6 | 7 | 7 | 7 | 8 | 7 | 16 | 7 | 17
INPUTS | 7 | SM030_N_FSM_FFd3  | DSACK30<0>  | $OpTx$BUF_SM030_N_FSM_FFd3_INV$625  | DSACK30<1>  | STERM30  | CLK30  | RSTI40
INPUTMC | 3 | 7 | 5 | 7 | 0 | 5 | 16
INPUTP | 4 | 59 | 58 | 63 | 57
EQ | 8 | 
   SM030_N_FSM_FFd1.D = !SM030_N_FSM_FFd3 & !DSACK30<1> & 
	$OpTx$BUF_SM030_N_FSM_FFd3_INV$625
	# !SM030_N_FSM_FFd3 & !DSACK30<0> & 
	$OpTx$BUF_SM030_N_FSM_FFd3_INV$625
	# !SM030_N_FSM_FFd3 & !STERM30 & 
	$OpTx$BUF_SM030_N_FSM_FFd3_INV$625;
   SM030_N_FSM_FFd1.CLK = !CLK30;
   SM030_N_FSM_FFd1.AR = !RSTI40;

MACROCELL | 5 | 4 | START_SEND_SAMPLED
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 9 | 4 | 1 | 3 | 8 | 3 | 12 | 3 | 11 | 0 | 9 | 4 | 3 | 0 | 12 | 3 | 1 | 4 | 9
INPUTS | 3 | START_SEND  | CLK30  | RSTI40
INPUTMC | 2 | 5 | 6 | 5 | 16
INPUTP | 1 | 57
EQ | 3 | 
   START_SEND_SAMPLED.D = START_SEND;
   START_SEND_SAMPLED.CLK = CLK30;
   START_SEND_SAMPLED.AR = !RSTI40;

MACROCELL | 5 | 9 | END_SEND_SAMPLED
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 3 | 7 | 14 | 2 | 12 | 2 | 11
INPUTS | 3 | END_SEND  | BCLK  | RSTI40
INPUTMC | 3 | 3 | 16 | 5 | 13 | 5 | 16
EQ | 3 | 
   END_SEND_SAMPLED.D = END_SEND;
   END_SEND_SAMPLED.CLK = !BCLK;
   END_SEND_SAMPLED.AR = !RSTI40;

MACROCELL | 6 | 13 | BG40_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 13 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | EXP33_.EXP  | EXP34_.EXP
INPUTMC | 13 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 6 | 12 | 6 | 14
IMPORTS | 2 | 6 | 12 | 6 | 14
EQ | 38 | 
   BG40 = DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
;Imported pterms FB7_13
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1
;Imported pterms FB7_15
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1;

MACROCELL | 1 | 7 | ICACHE_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 3 | TT40<1>  | TM40<1>  | TM40<0>
INPUTP | 3 | 157 | 88 | 90
EQ | 1 | 
   ICACHE = !TT40<1> & TM40<1> & !TM40<0>;

MACROCELL | 5 | 16 | RSTI40_SIG
ATTRIBUTES | 8782626 | 0
OUTPUTMC | 38 | 7 | 14 | 4 | 7 | 4 | 14 | 6 | 17 | 6 | 16 | 3 | 16 | 5 | 15 | 5 | 6 | 5 | 17 | 2 | 12 | 0 | 8 | 3 | 12 | 4 | 0 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 3 | 14 | 3 | 2 | 0 | 0 | 2 | 13 | 2 | 2 | 4 | 12 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 10 | 7 | 5 | 5 | 12 | 0 | 15 | 6 | 15 | 5 | 4 | 5 | 9 | 5 | 7 | 5 | 8 | 5 | 3
INPUTS | 3 | RSTO40  | RESET30.PIN  | BCLK
INPUTMC | 1 | 5 | 13
INPUTP | 2 | 149 | 160
EQ | 2 | 
   !RSTI40.D = RSTO40 & !RESET30.PIN;
   RSTI40.CLK = BCLK;

MACROCELL | 5 | 13 | BCLK_SIG
ATTRIBUTES | 8815362 | 0
OUTPUTMC | 20 | 7 | 14 | 5 | 6 | 5 | 17 | 2 | 12 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 10 | 5 | 12 | 5 | 9 | 5 | 16 | 5 | 7
INPUTS | 3 | PLL_CLOCKDIV<1>  | CPU40_60  | BCLK_SIG_D
INPUTMC | 2 | 5 | 0 | 5 | 2
INPUTP | 1 | 146
EQ | 3 | 
   BCLK.D = !PLL_CLOCKDIV<1> & !CPU40_60
	# BCLK_SIG_D & CPU40_60;
   BCLK.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 5 | 11 | CLK_RAMC_SIG
ATTRIBUTES | 8684290 | 0
INPUTS | 1 | PLL_CLOCKDIV<0>
INPUTMC | 1 | 5 | 1
EQ | 2 | 
   PCLK.D = PLL_CLOCKDIV<0>;
   PCLK.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 4 | 11 | DIR_BS_OBUF$BUF0
ATTRIBUTES | 265986 | 0
OUTPUTMC | 1 | 4 | 12
INPUTS | 20 | RW40  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | $OpTx$FX_DC$16  | A40<1>  | LDSACK<0>  | LDSACK<1>  | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>
INPUTMC | 16 | 2 | 7 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 2 | 2 | 8 | 2 | 9 | 6 | 17 | 6 | 16 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12
INPUTP | 4 | 103 | 2 | 97 | 98
EXPORTS | 1 | 4 | 12
EQ | 13 | 
   RW30 = RW40;
   RW30.OE = !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd7 & 
	!DMA_SM_FSM_FFd9 & !DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & $OpTx$FX_DC$16;
    DIR_BS_OBUF$BUF0.EXP  =  !A40<1> & !LDSACK<0> & LDSACK<1> & LE_BS & 
	SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZ40<0>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 5 | 7 | RSTINT
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 3 | 3 | 4 | 5 | 14 | 3 | 5
INPUTS | 4 | RESET30.PIN  | RSTI40  | RSTO40  | BCLK
INPUTMC | 2 | 5 | 16 | 5 | 13
INPUTP | 2 | 160 | 149
EQ | 3 | 
   RSTINT.D = !RSTO40 & RSTI40
	# RESET30.PIN & RSTI40;
   RSTINT.CLK = BCLK;

MACROCELL | 5 | 1 | PLL_CLOCKDIV<0>
ATTRIBUTES | 4358912 | 0
OUTPUTMC | 3 | 5 | 11 | 5 | 0 | 1 | 10
INPUTS | 0
EQ | 2 | 
   PLL_CLOCKDIV<0>.T = Vcc;
   PLL_CLOCKDIV<0>.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 5 | 0 | PLL_CLOCKDIV<1>
ATTRIBUTES | 4358912 | 0
OUTPUTMC | 2 | 5 | 13 | 5 | 2
INPUTS | 1 | PLL_CLOCKDIV<0>
INPUTMC | 1 | 5 | 1
EQ | 2 | 
   PLL_CLOCKDIV<1>.T = PLL_CLOCKDIV<0>;
   PLL_CLOCKDIV<1>.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 5 | 2 | BCLK_SIG_D
ATTRIBUTES | 8553216 | 0
OUTPUTMC | 2 | 5 | 13 | 1 | 5
INPUTS | 1 | PLL_CLOCKDIV<1>
INPUTMC | 1 | 5 | 0
EQ | 2 | 
   BCLK_SIG_D.D = PLL_CLOCKDIV<1>;
   BCLK_SIG_D.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 0 | 2 | BWL_BS_0
ATTRIBUTES | 8651554 | 0
OUTPUTMC | 1 | 0 | 1
INPUTS | 11 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LDSACK<0>  | RW40  | LDSACK<1>  | EXP10_.EXP  | CLK30
INPUTMC | 9 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 6 | 17 | 6 | 16 | 0 | 3
INPUTP | 2 | 103 | 57
EXPORTS | 1 | 0 | 1
IMPORTS | 1 | 0 | 3
EQ | 26 | 
   BWL_BS<0>.D = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4
;Imported pterms FB1_4
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & RW40
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & RW40
	# A40<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !RW40 & SIZ40<0> & !SIZ40<1>;
   BWL_BS<0>.CLK = CLK30;
    BWL_BS_0.EXP  =  LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & RW40
	# !LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & RW40

MACROCELL | 0 | 4 | BWL_BS_1
ATTRIBUTES | 8651554 | 0
INPUTS | 9 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | RW40  | CLK_BS_OBUF$BUF1.EXP  | CLK30
INPUTMC | 7 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 0 | 5
INPUTP | 2 | 103 | 57
IMPORTS | 1 | 0 | 5
EQ | 26 | 
   BWL_BS<1>.D = !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !RW40
;Imported pterms FB1_6
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & RW40
	# !LDSACK<0> & !LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & RW40
	# A40<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !RW40 & SIZ40<0> & !SIZ40<1>
	# A40<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !RW40 & !SIZ40<0> & SIZ40<1>;
   BWL_BS<1>.CLK = CLK30;

MACROCELL | 0 | 1 | BWL_BS_2
ATTRIBUTES | 8651554 | 0
OUTPUTMC | 1 | 0 | 0
INPUTS | 15 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | RW40  | LE_BS  | SIZ40<0>  | CLK30  | SIZ40<1>  | A40<1>  | LDSACK<0>  | LDSACK<1>  | BWL_BS_0.EXP
INPUTMC | 10 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 0 | 8 | 6 | 17 | 6 | 16 | 0 | 2
INPUTP | 5 | 103 | 97 | 57 | 98 | 2
EXPORTS | 1 | 0 | 0
IMPORTS | 1 | 0 | 2
EQ | 21 | 
   BWL_BS<2>.D = !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & RW40
;Imported pterms FB1_3
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & RW40
	# !LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & RW40;
   BWL_BS<2>.CLK = CLK30;
    BWL_BS_2.EXP  =  LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>
	# A40<1> & !LDSACK<0> & LDSACK<1> & LE_BS & 
	SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & 
	!SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZ40<0> & 
	SIZ40<1>

MACROCELL | 2 | 11 | FC30_0_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 2 | 12
INPUTS | 8 | TT40<1>  | TM40<0>  | TT40<0>  | TM40<1>  | END_SEND  | END_ACK  | END_SEND_SAMPLED  | TS40
INPUTMC | 3 | 3 | 16 | 2 | 12 | 5 | 9
INPUTP | 5 | 157 | 90 | 155 | 88 | 109
EXPORTS | 1 | 2 | 12
EQ | 5 | 
   !FC30<0> = TT40<1> & !TM40<0> & !TT40<0>
	# !TT40<1> & TM40<1> & !TM40<0>;
    FC30_0_OBUF.EXP  =  !END_SEND & END_ACK & !END_SEND_SAMPLED
	# END_SEND & !END_ACK & TT40<1> & !TS40 & TT40<0>
	# !END_SEND & END_ACK & TT40<1> & !TS40 & TT40<0>

MACROCELL | 2 | 10 | FC30_1_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 2 | 9
INPUTS | 9 | TT40<1>  | TM40<1>  | TM40<0>  | TT40<0>  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1
INPUTMC | 5 | 2 | 17 | 2 | 16 | 2 | 13 | 2 | 1 | 2 | 3
INPUTP | 4 | 157 | 88 | 90 | 155
EXPORTS | 1 | 2 | 9
EQ | 5 | 
   FC30<1> = TT40<1> & TM40<1>
	# TT40<1> & TT40<0>
	# TM40<1> & !TM40<0>;
    FC30_1_OBUF.EXP  =  DMA_SM_FSM_FFd8 & !DMA_SM_FSM_FFd2 & 
	!DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1

MACROCELL | 2 | 14 | FC30_2_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 2 | 15
INPUTS | 18 | TT40<1>  | TM40<2>  | TT40<0>  | TM40<1>  | TM40<0>  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | BR30_Q  | BGACK30_Q
INPUTMC | 13 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 5 | 10 | 5 | 12
INPUTP | 5 | 157 | 105 | 155 | 88 | 90
EXPORTS | 1 | 2 | 15
EQ | 9 | 
   FC30<2> = TT40<1> & TT40<0>
	# TT40<1> & TM40<2>
	# TM40<1> & !TM40<0> & TM40<2>
	# !TM40<1> & TM40<0> & TM40<2>;
    FC30_2_OBUF.EXP  =  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q & 
	BGACK30_Q

MACROCELL | 3 | 4 | IPL40_0_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 2 | RSTINT  | IPL30<0>
INPUTMC | 1 | 5 | 7
INPUTP | 1 | 29
EQ | 1 | 
   !IPL40<0> = RSTINT & !IPL30<0>;

MACROCELL | 5 | 14 | IPL40_1_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 2 | RSTINT  | IPL30<1>
INPUTMC | 1 | 5 | 7
INPUTP | 1 | 28
EQ | 1 | 
   !IPL40<1> = RSTINT & !IPL30<1>;

MACROCELL | 3 | 5 | IPL40_2_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 2 | RSTINT  | IPL30<2>
INPUTMC | 1 | 5 | 7
INPUTP | 1 | 30
EQ | 1 | 
   !IPL40<2> = RSTINT & !IPL30<2>;

MACROCELL | 3 | 10 | A_OE_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 3 | 11
INPUTS | 21 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>  | $OpTx$$OpTx$FX_DC$93_INV$623.EXP
INPUTMC | 19 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 3 | 9
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 3 | 11
IMPORTS | 1 | 3 | 9
EQ | 28 | 
   A_OE = DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
;Imported pterms FB4_10
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1;
    A_OE_OBUF.EXP  =  LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 2 | 4 | BG30_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 12 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd4.EXP
INPUTMC | 12 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 2 | 5
IMPORTS | 1 | 2 | 5
EQ | 29 | 
   BG30 = !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1
;Imported pterms FB3_6
	# DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1;

MACROCELL | 1 | 16 | OE_BS_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 12 | DATA_OE  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1
INPUTMC | 12 | 5 | 17 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3
EQ | 20 | 
   OE_BS = DATA_OE & !DMA_SM_FSM_FFd6 & DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# DATA_OE & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# DATA_OE & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# DATA_OE & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# DATA_OE & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1;

MACROCELL | 1 | 5 | SCLK_SIG
ATTRIBUTES | 8684290 | 0
INPUTS | 1 | BCLK_SIG_D
INPUTMC | 1 | 5 | 2
EQ | 2 | 
   SCLK.D = BCLK_SIG_D;
   SCLK.CLK = PLL_CLK;	// GCK
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 1 | 1 | PLL_S_1_OBUF
ATTRIBUTES | 265986 | 0
INPUTS | 1 | RSTO40
INPUTP | 1 | 149
EQ | 2 | 
   RESET30 = Gnd;
   RESET30.OE = !RSTO40;

MACROCELL | 1 | 10 | CLK_RAMC_SIG$BUF0
ATTRIBUTES | 8684290 | 0
OUTPUTMC | 1 | 1 | 11
INPUTS | 10 | PLL_CLOCKDIV<0>  | A40<1>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>
INPUTMC | 7 | 5 | 1 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12
INPUTP | 3 | 2 | 97 | 98
EXPORTS | 1 | 1 | 11
EQ | 8 | 
   CLK_RAMC.D = PLL_CLOCKDIV<0>;
   CLK_RAMC.CLK = PLL_CLK;	// GCK
    CLK_RAMC_SIG$BUF0.EXP  =  A40<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
	# A40<1> & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
GLOBALS | 1 | 2 | PLL_CLK

MACROCELL | 0 | 7 | DIR_BS_OBUF$BUF1
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 0 | 8
INPUTS | 15 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZ40<0>  | SIZ40<1>  | LDSACK<0>  | LDSACK<1>  | EXP11_.EXP
INPUTMC | 13 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 6 | 17 | 6 | 16 | 0 | 6
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 0 | 8
IMPORTS | 1 | 0 | 6
EQ | 22 | 
   DIR_BS = ;Imported pterms FB1_7
	  RW40;
    DIR_BS_OBUF$BUF1.EXP  =  !LE_BS & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & SIZ40<0>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & !SIZ40<1>
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & SM030_N_FSM_FFd1

MACROCELL | 5 | 8 | TBI40_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 3 | RSTI40  | SEL16M  | TT40<1>
INPUTMC | 1 | 5 | 16
INPUTP | 2 | 8 | 157
EQ | 2 | 
   TBI40 = !RSTI40
	# !SEL16M & !TT40<1>;

MACROCELL | 6 | 5 | PLL_S_1_OBUF$BUF1
ATTRIBUTES | 265986 | 0
INPUTS | 0
EQ | 2 | 
   PLL_S<0> = Gnd;
   PLL_S<0>.OE = Gnd;

MACROCELL | 7 | 16 | CLK_BS_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 7 | 17
INPUTS | 15 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | $OpTx$FX_DC$84  | LDSACK<0>  | LDSACK<1>  | LE_BS  | SIZ40<0>  | SIZ40<1>
INPUTMC | 13 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 3 | 8 | 6 | 17 | 6 | 16 | 0 | 8
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 7 | 17
EQ | 17 | 
   TEA40 = Vcc;
    CLK_BS_OBUF.EXP  =  !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>

MACROCELL | 3 | 1 | CLK_BS_OBUF$BUF0
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 3 | 0
INPUTS | 11 | START_ACK  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | START_SEND_SAMPLED  | LDSACK<0>  | SIZ40<0>  | SIZ40<1>
INPUTMC | 9 | 5 | 15 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 5 | 4 | 6 | 17
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 3 | 0
EQ | 13 | 
   MDIS40 = Vcc;
    CLK_BS_OBUF$BUF0.EXP  =  START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & START_SEND_SAMPLED
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 0 | 5 | CLK_BS_OBUF$BUF1
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 0 | 4
INPUTS | 12 | LDSACK<0>  | LDSACK<1>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | RW40  | A40<1>  | SIZ40<0>  | SIZ40<1>
INPUTMC | 8 | 6 | 17 | 6 | 16 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12
INPUTP | 4 | 103 | 2 | 97 | 98
EXPORTS | 1 | 0 | 4
EQ | 13 | 
   CLK_BS = Vcc;
    CLK_BS_OBUF$BUF1.EXP  =  LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & RW40
	# !LDSACK<0> & !LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & RW40
	# A40<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !RW40 & SIZ40<0> & !SIZ40<1>
	# A40<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !RW40 & !SIZ40<0> & SIZ40<1>

MACROCELL | 3 | 7 | CLK_BS_OBUF$BUF2
ATTRIBUTES | 264962 | 0
INPUTS | 0
EQ | 1 | 
   CDIS40 = Vcc;

MACROCELL | 6 | 4 | PLL_S_1_OBUF$BUF0
ATTRIBUTES | 264962 | 0
INPUTS | 0
EQ | 1 | 
   PLL_S<1> = Gnd;

MACROCELL | 5 | 5 | PLL_S_1_OBUF$BUF2
ATTRIBUTES | 264962 | 0
INPUTS | 0
EQ | 1 | 
   BGR60 = Gnd;

MACROCELL | 1 | 14 | PLL_S_1_OBUF$BUF3
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 1 | 13
INPUTS | 9 | A40<0>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>
INPUTMC | 6 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12
INPUTP | 3 | 42 | 97 | 98
EXPORTS | 1 | 1 | 13
EQ | 10 | 
   A30_LE = Gnd;
    PLL_S_1_OBUF$BUF3.EXP  =  A40<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# A40<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
	# A40<0> & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>

MACROCELL | 5 | 3 | TBI40_OBUF__$INT
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 7 | 14
INPUTS | 3 | RSTI40  | SEL16M  | TT40<1>
INPUTMC | 1 | 5 | 16
INPUTP | 2 | 8 | 157
EQ | 2 | 
   TBI40_OBUF__$INT = !RSTI40
	# !SEL16M & !TT40<1>;

MACROCELL | 2 | 9 | $OpTx$FX_DC$16
ATTRIBUTES | 133888 | 0
OUTPUTMC | 8 | 4 | 7 | 4 | 14 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 4 | 11 | 2 | 8
INPUTS | 14 | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | BR30_Q  | BGACK30_Q  | FC30_1_OBUF.EXP
INPUTMC | 14 | 2 | 17 | 2 | 16 | 2 | 13 | 2 | 1 | 2 | 3 | 2 | 7 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 2 | 2 | 8 | 5 | 10 | 5 | 12 | 2 | 10
EXPORTS | 1 | 2 | 8
IMPORTS | 1 | 2 | 10
EQ | 16 | 
   $OpTx$FX_DC$16 = !DMA_SM_FSM_FFd8 & DMA_SM_FSM_FFd2 & 
	!DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd8 & !DMA_SM_FSM_FFd2 & 
	DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd8 & !DMA_SM_FSM_FFd2 & 
	!DMA_SM_FSM_FFd3 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd8 & !DMA_SM_FSM_FFd2 & 
	!DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1
;Imported pterms FB3_11
	# DMA_SM_FSM_FFd8 & !DMA_SM_FSM_FFd2 & 
	!DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1;
    $OpTx$FX_DC$16.EXP  =  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & BR30_Q & 
	!BGACK30_Q

MACROCELL | 0 | 10 | $OpTx$INV$79
ATTRIBUTES | 133888 | 0
OUTPUTMC | 4 | 4 | 14 | 6 | 17 | 6 | 16 | 0 | 9
INPUTS | 14 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LE_BS  | SIZ40<0>  | SIZ40<1>  | LDSACK<0>  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | EXP13_.EXP
INPUTMC | 12 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 0 | 8 | 6 | 17 | 7 | 5 | 0 | 15 | 6 | 15 | 0 | 11
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 0 | 9
IMPORTS | 1 | 0 | 11
EQ | 48 | 
   $OpTx$INV$79 = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SIZ40<0>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<1>
;Imported pterms FB1_12
	# !LE_BS & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0>
;Imported pterms FB1_13
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<1>
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & START_SEND_SAMPLED
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>;
    $OpTx$INV$79.EXP  =  LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 4 | 5 | $OpTx$$OpTx$FX_DC$94_INV$624
ATTRIBUTES | 133888 | 0
OUTPUTMC | 3 | 6 | 17 | 6 | 16 | 4 | 6
INPUTS | 11 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | LE_BS  | EXP26_.EXP
INPUTMC | 11 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 0 | 8 | 4 | 4
EXPORTS | 1 | 4 | 6
IMPORTS | 1 | 4 | 4
EQ | 62 | 
   $OpTx$$OpTx$FX_DC$94_INV$624 = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
;Imported pterms FB5_5
	# !LE_BS & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZ40<0>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !SIZ40<1>
;Imported pterms FB5_4
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !SIZ40<0>
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZ40<1>
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & START_SEND_SAMPLED
;Imported pterms FB5_3
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>;
    $OpTx$$OpTx$FX_DC$94_INV$624.EXP  =  SIZING_FSM_FFd1 & SIZING_FSM_FFd4
	# SIZING_FSM_FFd2 & SIZING_FSM_FFd4
	# SIZING_FSM_FFd3 & SIZING_FSM_FFd4

MACROCELL | 3 | 0 | $OpTx$SIZING_FSM_FFd6-In/SIZING_FSM_FFd6-In_D2_INV$626
ATTRIBUTES | 133888 | 0
OUTPUTMC | 3 | 7 | 5 | 0 | 15 | 7 | 0
INPUTS | 9 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LE_BS  | CLK_BS_OBUF$BUF0.EXP  | EXP22_.EXP
INPUTMC | 9 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 0 | 8 | 3 | 1 | 3 | 17
IMPORTS | 2 | 3 | 1 | 3 | 17
EQ | 44 | 
   $OpTx$SIZING_FSM_FFd6-In/SIZING_FSM_FFd6-In_D2_INV$626 = !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4
;Imported pterms FB4_2
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & START_SEND_SAMPLED
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>
;Imported pterms FB4_18
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SIZ40<0>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<1>
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0>
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<1>;

MACROCELL | 3 | 11 | SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 6 | 7 | 5 | 0 | 15 | 7 | 0 | 0 | 14 | 7 | 4 | 3 | 12
INPUTS | 12 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>  | START_ACK  | START_SEND_SAMPLED  | A_OE_OBUF.EXP
INPUTMC | 10 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 5 | 15 | 5 | 4 | 3 | 10
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 3 | 12
IMPORTS | 1 | 3 | 10
EQ | 19 | 
   SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2 = !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
;Imported pterms FB4_11
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>;
    SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2.EXP  =  START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !START_SEND_SAMPLED

MACROCELL | 3 | 13 | $OpTx$FX_DC$86
ATTRIBUTES | 133888 | 0
OUTPUTMC | 5 | 7 | 1 | 0 | 14 | 0 | 13 | 7 | 6 | 3 | 14
INPUTS | 11 | LE_BS  | LDSACK<0>  | LDSACK<1>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>
INPUTMC | 9 | 0 | 8 | 6 | 17 | 6 | 16 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 3 | 14
EQ | 8 | 
   $OpTx$FX_DC$86 = !LE_BS
	# LDSACK<0> & LDSACK<1>;
    $OpTx$FX_DC$86.EXP  =  LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 3 | 9 | $OpTx$$OpTx$FX_DC$93_INV$623
ATTRIBUTES | 133888 | 0
OUTPUTMC | 6 | 7 | 3 | 0 | 13 | 0 | 16 | 7 | 1 | 7 | 6 | 3 | 10
INPUTS | 20 | LE_BS  | SIZ40<1>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1
INPUTMC | 18 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3
INPUTP | 2 | 98 | 97
EXPORTS | 1 | 3 | 10
EQ | 15 | 
   $OpTx$$OpTx$FX_DC$93_INV$623 = LE_BS & SIZ40<1>
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0>
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<0>;
    $OpTx$$OpTx$FX_DC$93_INV$623.EXP  =  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1

MACROCELL | 3 | 8 | $OpTx$FX_DC$84
ATTRIBUTES | 133888 | 0
OUTPUTMC | 5 | 7 | 3 | 0 | 13 | 0 | 16 | 7 | 1 | 7 | 16
INPUTS | 2 | START_ACK  | START_SEND_SAMPLED
INPUTMC | 2 | 5 | 15 | 5 | 4
EQ | 2 | 
   !$OpTx$FX_DC$84 = START_ACK
	$ START_SEND_SAMPLED;

MACROCELL | 7 | 0 | $OpTx$BUF_SM030_N_FSM_FFd3_INV$625
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 6 | 15
INPUTS | 13 | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | $OpTx$SIZING_FSM_FFd6-In/SIZING_FSM_FFd6-In_D2_INV$626  | SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | EXP35_.EXP  | EXP43_.EXP
INPUTMC | 13 | 7 | 5 | 0 | 15 | 6 | 15 | 3 | 0 | 3 | 11 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 1 | 7 | 17
IMPORTS | 2 | 7 | 1 | 7 | 17
EQ | 94 | 
   $OpTx$BUF_SM030_N_FSM_FFd3_INV$625 = SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & 
	$OpTx$SIZING_FSM_FFd6-In/SIZING_FSM_FFd6-In_D2_INV$626
	# SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2
	# !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & 
	$OpTx$SIZING_FSM_FFd6-In/SIZING_FSM_FFd6-In_D2_INV$626
	# !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
;Imported pterms FB8_2
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & $OpTx$FX_DC$86
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & $OpTx$FX_DC$86
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$$OpTx$FX_DC$93_INV$623
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$$OpTx$FX_DC$93_INV$623
;Imported pterms FB8_3
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>
;Imported pterms FB8_18
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
;Imported pterms FB8_17
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>;

MACROCELL | 0 | 3 | EXP10_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 2
INPUTS | 12 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | RW40  | LDSACK<0>  | LDSACK<1>  | A40<0>  | SIZ40<0>  | SIZ40<1>
INPUTMC | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 6 | 17 | 6 | 16
INPUTP | 4 | 103 | 42 | 97 | 98
EXPORTS | 1 | 0 | 2
EQ | 12 | 
       EXP10_.EXP  =  !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & RW40
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & RW40
	# A40<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !RW40 & SIZ40<0> & !SIZ40<1>

MACROCELL | 0 | 6 | EXP11_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 7
INPUTS | 1 | RW40
INPUTP | 1 | 103
EXPORTS | 1 | 0 | 7
EQ | 1 | 
       EXP11_.EXP  =  RW40

MACROCELL | 0 | 9 | EXP12_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 8
INPUTS | 16 | LDSACK<1>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZ40<0>  | SIZ40<1>  | START_ACK  | START_SEND_SAMPLED  | LDSACK<0>  | $OpTx$INV$79.EXP
INPUTMC | 14 | 6 | 16 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 5 | 15 | 5 | 4 | 6 | 17 | 0 | 10
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 0 | 8
IMPORTS | 1 | 0 | 10
EQ | 25 | 
       EXP12_.EXP  =  LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & !SIZ40<0>
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & SIZ40<1>
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & START_SEND_SAMPLED
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
;Imported pterms FB1_11
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 0 | 11 | EXP13_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 10
INPUTS | 11 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LDSACK<0>  | LDSACK<1>  | SIZ40<0>  | EXP14_.EXP
INPUTMC | 10 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 6 | 17 | 6 | 16 | 0 | 12
INPUTP | 1 | 97
EXPORTS | 1 | 0 | 10
IMPORTS | 1 | 0 | 12
EQ | 31 | 
       EXP13_.EXP  =  !LE_BS & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0>
;Imported pterms FB1_13
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<1>
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & START_SEND_SAMPLED
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 0 | 12 | EXP14_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 11
INPUTS | 12 | LDSACK<1>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<1>  | START_ACK  | START_SEND_SAMPLED  | LDSACK<0>  | SIZ40<0>
INPUTMC | 10 | 6 | 16 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 5 | 15 | 5 | 4 | 6 | 17
INPUTP | 2 | 98 | 97
EXPORTS | 1 | 0 | 11
EQ | 15 | 
       EXP14_.EXP  =  LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<1>
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & START_SEND_SAMPLED
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 0 | 13 | EXP15_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 14
INPUTS | 19 | LDSACK<0>  | LDSACK<1>  | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZ40<1>  | DSACK30<1>  | DSACK30<0>  | STERM30  | $OpTx$FX_DC$86  | $OpTx$FX_DC$84  | $OpTx$$OpTx$FX_DC$93_INV$623
INPUTMC | 15 | 6 | 17 | 6 | 16 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 3 | 13 | 3 | 8 | 3 | 9
INPUTP | 4 | 98 | 58 | 59 | 63
EXPORTS | 1 | 0 | 14
EQ | 23 | 
       EXP15_.EXP  =  !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	$OpTx$FX_DC$86
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	!$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	!$OpTx$$OpTx$FX_DC$93_INV$623

MACROCELL | 0 | 14 | EXP16_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 15
INPUTS | 16 | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | DSACK30<1>  | DSACK30<0>  | STERM30  | SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LE_BS  | $OpTx$FX_DC$86  | EXP15_.EXP
INPUTMC | 13 | 7 | 5 | 0 | 15 | 6 | 15 | 3 | 11 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 0 | 8 | 3 | 13 | 0 | 13
INPUTP | 3 | 58 | 59 | 63
EXPORTS | 1 | 0 | 15
IMPORTS | 1 | 0 | 13
EQ | 43 | 
       EXP16_.EXP  =  !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & $OpTx$FX_DC$86
;Imported pterms FB1_14
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	$OpTx$FX_DC$86
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	!$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30 & 
	!$OpTx$$OpTx$FX_DC$93_INV$623

MACROCELL | 0 | 16 | EXP17_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 15
INPUTS | 19 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | $OpTx$FX_DC$84  | $OpTx$$OpTx$FX_DC$93_INV$623  | DSACK30<1>  | DSACK30<0>  | STERM30  | LDSACK<0>  | LDSACK<1>  | LE_BS  | SIZ40<0>  | EXP18_.EXP
INPUTMC | 15 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 3 | 8 | 3 | 9 | 6 | 17 | 6 | 16 | 0 | 8 | 0 | 17
INPUTP | 4 | 58 | 59 | 63 | 97
EXPORTS | 1 | 0 | 15
IMPORTS | 1 | 0 | 17
EQ | 50 | 
       EXP17_.EXP  =  !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$$OpTx$FX_DC$93_INV$623
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & DSACK30<1> & DSACK30<0> & STERM30
;Imported pterms FB1_18
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & DSACK30<1> & 
	DSACK30<0> & STERM30
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1> & DSACK30<1> & 
	DSACK30<0> & STERM30
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1> & 
	DSACK30<1> & DSACK30<0> & STERM30
;Imported pterms FB1_1
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1> & 
	DSACK30<1> & DSACK30<0> & STERM30

MACROCELL | 0 | 17 | EXP18_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 16
INPUTS | 18 | LDSACK<0>  | LDSACK<1>  | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZ40<0>  | SIZ40<1>  | DSACK30<1>  | DSACK30<0>  | STERM30  | SIZING_FSM_FFd3.EXP
INPUTMC | 13 | 6 | 17 | 6 | 16 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 0 | 0
INPUTP | 5 | 97 | 98 | 58 | 59 | 63
EXPORTS | 1 | 0 | 16
IMPORTS | 1 | 0 | 0
EQ | 29 | 
       EXP18_.EXP  =  LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & DSACK30<1> & 
	DSACK30<0> & STERM30
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1> & DSACK30<1> & 
	DSACK30<0> & STERM30
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1> & 
	DSACK30<1> & DSACK30<0> & STERM30
;Imported pterms FB1_1
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1> & 
	DSACK30<1> & DSACK30<0> & STERM30

MACROCELL | 1 | 12 | EXP19_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 11
INPUTS | 9 | A40<1>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>
INPUTMC | 6 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12
INPUTP | 3 | 2 | 97 | 98
EXPORTS | 1 | 1 | 11
EQ | 6 | 
       EXP19_.EXP  =  A40<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# A40<1> & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>

MACROCELL | 2 | 0 | EXP20_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 1
INPUTS | 12 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1  | DMA_SM_FSM_FFd8.EXP
INPUTMC | 12 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3 | 2 | 17
EXPORTS | 1 | 2 | 1
IMPORTS | 1 | 2 | 17
EQ | 33 | 
       EXP20_.EXP  =  DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
;Imported pterms FB3_18
	# !BB40 & !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BR30_Q
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1 & !BGACK30_Q

MACROCELL | 3 | 15 | EXP21_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 16
INPUTS | 11 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>  | LDSACK<0>  | LDSACK<1>
INPUTMC | 9 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 6 | 17 | 6 | 16
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 3 | 16
EQ | 12 | 
       EXP21_.EXP  =  LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
	# !LDSACK<0> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>

MACROCELL | 3 | 17 | EXP22_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 0
INPUTS | 10 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>  | LDSACK<0>  | LDSACK<1>
INPUTMC | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 6 | 17 | 6 | 16
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 3 | 0
EQ | 15 | 
       EXP22_.EXP  =  !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SIZ40<0>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<1>
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0>
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<1>

MACROCELL | 4 | 1 | EXP23_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 0
INPUTS | 12 | LDSACK<0>  | LDSACK<1>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<1>  | START_ACK  | START_SEND_SAMPLED  | SIZ40<0>
INPUTMC | 10 | 6 | 17 | 6 | 16 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 5 | 15 | 5 | 4
INPUTP | 2 | 98 | 97
EXPORTS | 1 | 4 | 0
EQ | 15 | 
       EXP23_.EXP  =  LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<1>
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & START_SEND_SAMPLED
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & SIZ40<1>

MACROCELL | 4 | 2 | EXP24_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 3
INPUTS | 12 | LDSACK<0>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZ40<0>  | SIZ40<1>
INPUTMC | 10 | 6 | 17 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 4 | 3
EQ | 8 | 
       EXP24_.EXP  =  LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 4 | 3 | EXP25_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 4
INPUTS | 16 | LDSACK<0>  | LDSACK<1>  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZ40<0>  | SIZ40<1>  | START_ACK  | START_SEND_SAMPLED  | EXP24_.EXP
INPUTMC | 14 | 6 | 17 | 6 | 16 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 5 | 15 | 5 | 4 | 4 | 2
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 4 | 4
IMPORTS | 1 | 4 | 2
EQ | 29 | 
       EXP25_.EXP  =  LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !SIZ40<0>
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZ40<1>
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & START_SEND_SAMPLED
;Imported pterms FB5_3
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 4 | 4 | EXP26_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 5
INPUTS | 13 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZ40<0>  | SIZ40<1>  | EXP25_.EXP
INPUTMC | 11 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 4 | 3
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 4 | 5
IMPORTS | 1 | 4 | 3
EQ | 50 | 
       EXP26_.EXP  =  !LE_BS & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZ40<0>
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !SIZ40<1>
;Imported pterms FB5_4
	# LDSACK<0> & LDSACK<1> & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !SIZ40<0>
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZ40<1>
	# START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !START_SEND_SAMPLED
	# !START_ACK & !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & START_SEND_SAMPLED
;Imported pterms FB5_3
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 4 | 6 | EXP27_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 7
INPUTS | 6 | SIZING_FSM_FFd5  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | $OpTx$$OpTx$FX_DC$94_INV$624.EXP
INPUTMC | 6 | 3 | 12 | 3 | 2 | 0 | 0 | 4 | 0 | 3 | 14 | 4 | 5
EXPORTS | 1 | 4 | 7
IMPORTS | 1 | 4 | 5
EQ | 9 | 
       EXP27_.EXP  =  SIZING_FSM_FFd5 & SIZING_FSM_FFd2
	# SIZING_FSM_FFd5 & SIZING_FSM_FFd3
	# SIZING_FSM_FFd6 & SIZING_FSM_FFd1
	# SIZING_FSM_FFd6 & SIZING_FSM_FFd3
	# SIZING_FSM_FFd1 & SIZING_FSM_FFd3
;Imported pterms FB5_6
	# SIZING_FSM_FFd1 & SIZING_FSM_FFd4
	# SIZING_FSM_FFd2 & SIZING_FSM_FFd4
	# SIZING_FSM_FFd3 & SIZING_FSM_FFd4

MACROCELL | 4 | 8 | EXP28_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 7
INPUTS | 7 | SIZING_FSM_FFd5  | SIZING_FSM_FFd4  | SIZING_FSM_FFd6  | SIZING_FSM_FFd2  | SIZING_FSM_FFd1  | SIZING_FSM_FFd3  | EXP29_.EXP
INPUTMC | 7 | 3 | 12 | 4 | 12 | 4 | 0 | 3 | 2 | 3 | 14 | 0 | 0 | 4 | 9
EXPORTS | 1 | 4 | 7
IMPORTS | 1 | 4 | 9
EQ | 24 | 
       EXP28_.EXP  =  SIZING_FSM_FFd5 & SIZING_FSM_FFd4
	# SIZING_FSM_FFd6 & SIZING_FSM_FFd2
	# SIZING_FSM_FFd6 & SIZING_FSM_FFd4
	# SIZING_FSM_FFd1 & SIZING_FSM_FFd2
	# SIZING_FSM_FFd2 & SIZING_FSM_FFd3
;Imported pterms FB5_10
	# START_ACK & SIZING_FSM_FFd6 & START_SEND_SAMPLED
	# !START_ACK & SIZING_FSM_FFd6 & !START_SEND_SAMPLED
	# !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1
	# !LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5
	# LE_BS & SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
;Imported pterms FB5_11
	# !LDSACK<0> & LE_BS & SIZING_FSM_FFd5 & SIZ40<0> & 
	!SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & SIZ40<0> & 
	!SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & !SIZ40<0> & 
	SIZ40<1>
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4

MACROCELL | 4 | 9 | EXP29_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 8
INPUTS | 14 | START_ACK  | SIZING_FSM_FFd6  | START_SEND_SAMPLED  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | LDSACK<0>  | LDSACK<1>  | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>  | EXP30_.EXP
INPUTMC | 12 | 5 | 15 | 4 | 0 | 5 | 4 | 7 | 5 | 0 | 15 | 6 | 15 | 6 | 17 | 6 | 16 | 0 | 8 | 3 | 12 | 4 | 12 | 4 | 10
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 4 | 8
IMPORTS | 1 | 4 | 10
EQ | 18 | 
       EXP29_.EXP  =  START_ACK & SIZING_FSM_FFd6 & START_SEND_SAMPLED
	# !START_ACK & SIZING_FSM_FFd6 & !START_SEND_SAMPLED
	# !SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	SM030_N_FSM_FFd1
	# !LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5
	# LE_BS & SIZING_FSM_FFd4 & !SIZ40<0> & SIZ40<1>
;Imported pterms FB5_11
	# !LDSACK<0> & LE_BS & SIZING_FSM_FFd5 & SIZ40<0> & 
	!SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & SIZ40<0> & 
	!SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & !SIZ40<0> & 
	SIZ40<1>
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4

MACROCELL | 4 | 10 | EXP30_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 9
INPUTS | 11 | LDSACK<0>  | LE_BS  | SIZING_FSM_FFd5  | SIZ40<0>  | SIZ40<1>  | LDSACK<1>  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd4  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3
INPUTMC | 9 | 6 | 17 | 0 | 8 | 3 | 12 | 6 | 16 | 4 | 0 | 3 | 14 | 4 | 12 | 3 | 2 | 0 | 0
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 4 | 9
EQ | 11 | 
       EXP30_.EXP  =  !LDSACK<0> & LE_BS & SIZING_FSM_FFd5 & SIZ40<0> & 
	!SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & SIZ40<0> & 
	!SIZ40<1>
	# !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & !SIZ40<0> & 
	SIZ40<1>
	# LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4

MACROCELL | 4 | 15 | EXP31_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 16
INPUTS | 8 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<0>  | SIZ40<1>
INPUTMC | 6 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 4 | 16
EQ | 9 | 
       EXP31_.EXP  =  !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SIZ40<0> & !SIZ40<1>

MACROCELL | 4 | 17 | EXP32_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 0
INPUTS | 11 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SIZ40<1>  | LDSACK<1>  | SIZ40<0>  | SIZ30_D<0>.EXP
INPUTMC | 9 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 6 | 16 | 4 | 16
INPUTP | 2 | 98 | 97
EXPORTS | 1 | 4 | 0
IMPORTS | 1 | 4 | 16
EQ | 19 | 
       EXP32_.EXP  =  !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SIZ40<1>
	# LDSACK<1> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0>
;Imported pterms FB5_17
	# LDSACK<0> & SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 6 | 12 | EXP33_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 13
INPUTS | 11 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1
INPUTMC | 11 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3
EXPORTS | 1 | 6 | 13
EQ | 8 | 
       EXP33_.EXP  =  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & DMA_SM_FSM_FFd1

MACROCELL | 6 | 14 | EXP34_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 13
INPUTS | 11 | DMA_SM_FSM_FFd6  | DMA_SM_FSM_FFd8  | DMA_SM_FSM_FFd2  | DMA_SM_FSM_FFd7  | DMA_SM_FSM_FFd9  | DMA_SM_FSM_FFd4  | DMA_SM_FSM_FFd3  | DMA_SM_FSM_FFd5  | DMA_SM_FSM_FFd10  | DMA_SM_FSM_FFd11  | DMA_SM_FSM_FFd1
INPUTMC | 11 | 2 | 7 | 2 | 17 | 2 | 16 | 2 | 6 | 2 | 15 | 2 | 5 | 2 | 13 | 2 | 2 | 2 | 8 | 2 | 1 | 2 | 3
EXPORTS | 1 | 6 | 13
EQ | 8 | 
       EXP34_.EXP  =  !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	DMA_SM_FSM_FFd10 & !DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1
	# !DMA_SM_FSM_FFd6 & !DMA_SM_FSM_FFd8 & 
	!DMA_SM_FSM_FFd2 & !DMA_SM_FSM_FFd7 & !DMA_SM_FSM_FFd9 & 
	!DMA_SM_FSM_FFd4 & !DMA_SM_FSM_FFd3 & !DMA_SM_FSM_FFd5 & 
	!DMA_SM_FSM_FFd10 & DMA_SM_FSM_FFd11 & !DMA_SM_FSM_FFd1

MACROCELL | 7 | 1 | EXP35_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 0
INPUTS | 13 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | $OpTx$FX_DC$86  | $OpTx$FX_DC$84  | $OpTx$$OpTx$FX_DC$93_INV$623  | EXP36_.EXP
INPUTMC | 13 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 3 | 13 | 3 | 8 | 3 | 9 | 7 | 2
EXPORTS | 1 | 7 | 0
IMPORTS | 1 | 7 | 2
EQ | 41 | 
       EXP35_.EXP  =  SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & $OpTx$FX_DC$86
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & $OpTx$FX_DC$86
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$$OpTx$FX_DC$93_INV$623
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$$OpTx$FX_DC$93_INV$623
;Imported pterms FB8_3
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 7 | 2 | EXP36_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 1
INPUTS | 14 | LDSACK<0>  | LDSACK<1>  | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZ40<1>  | SIZ40<0>
INPUTMC | 12 | 6 | 17 | 6 | 16 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15
INPUTP | 2 | 98 | 97
EXPORTS | 1 | 7 | 1
EQ | 20 | 
       EXP36_.EXP  =  !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 7 | 3 | EXP37_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 4
INPUTS | 15 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | $OpTx$FX_DC$84  | $OpTx$$OpTx$FX_DC$93_INV$623  | LDSACK<0>  | LDSACK<1>  | LE_BS  | SIZ40<0>
INPUTMC | 14 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 3 | 8 | 3 | 9 | 6 | 17 | 6 | 16 | 0 | 8
INPUTP | 1 | 97
EXPORTS | 1 | 7 | 4
EQ | 20 | 
       EXP37_.EXP  =  !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$$OpTx$FX_DC$93_INV$623
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>

MACROCELL | 7 | 4 | EXP38_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 5
INPUTS | 12 | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | LE_BS  | EXP37_.EXP
INPUTMC | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 3 | 11 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 0 | 8 | 7 | 3
EXPORTS | 1 | 7 | 5
IMPORTS | 1 | 7 | 3
EQ | 39 | 
       EXP38_.EXP  =  SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & SIZING_FSM_FFd1-In/SIZING_FSM_FFd1-In_D2
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
;Imported pterms FB8_4
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$$OpTx$FX_DC$93_INV$623
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>

MACROCELL | 7 | 6 | EXP39_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 5
INPUTS | 13 | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | $OpTx$FX_DC$86  | $OpTx$$OpTx$FX_DC$93_INV$623  | EXP40_.EXP
INPUTMC | 13 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 3 | 13 | 3 | 9 | 7 | 7
EXPORTS | 1 | 7 | 5
IMPORTS | 1 | 7 | 7
EQ | 46 | 
       EXP39_.EXP  =  !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & $OpTx$FX_DC$86
	# SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & $OpTx$FX_DC$86
	# !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$$OpTx$FX_DC$93_INV$623
;Imported pterms FB8_8
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>
;Imported pterms FB8_9
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 7 | 7 | EXP40_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 6
INPUTS | 15 | LDSACK<0>  | LDSACK<1>  | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZ40<1>  | SIZ40<0>  | EXP41_.EXP
INPUTMC | 13 | 6 | 17 | 6 | 16 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 7 | 8
INPUTP | 2 | 98 | 97
EXPORTS | 1 | 7 | 6
IMPORTS | 1 | 7 | 8
EQ | 25 | 
       EXP40_.EXP  =  !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<0> & SIZ40<1>
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>
;Imported pterms FB8_9
	# LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 7 | 8 | EXP41_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 7
INPUTS | 14 | LDSACK<0>  | LDSACK<1>  | LE_BS  | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | SIZ40<0>  | SIZ40<1>
INPUTMC | 12 | 6 | 17 | 6 | 16 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15
INPUTP | 2 | 97 | 98
EXPORTS | 1 | 7 | 7
EQ | 4 | 
       EXP41_.EXP  =  LDSACK<0> & !LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0> & !SIZ40<1>

MACROCELL | 7 | 13 | EXP42_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 14
INPUTS | 3 | TT40<1>  | TS40  | TT40<0>
INPUTP | 3 | 157 | 109 | 155
EXPORTS | 1 | 7 | 14
EQ | 1 | 
       EXP42_.EXP  =  TT40<1> & !TS40 & TT40<0>

MACROCELL | 7 | 17 | EXP43_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 0
INPUTS | 11 | SIZING_FSM_FFd5  | SIZING_FSM_FFd6  | SIZING_FSM_FFd1  | SIZING_FSM_FFd2  | SIZING_FSM_FFd3  | SIZING_FSM_FFd4  | SM030_N_FSM_FFd3  | SM030_N_FSM_FFd2  | SM030_N_FSM_FFd1  | LE_BS  | CLK_BS_OBUF.EXP
INPUTMC | 11 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 0 | 8 | 7 | 16
EXPORTS | 1 | 7 | 0
IMPORTS | 1 | 7 | 16
EQ | 37 | 
       EXP43_.EXP  =  !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
	# !LE_BS & !SIZING_FSM_FFd5 & !SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1
;Imported pterms FB8_17
	# !SIZING_FSM_FFd5 & SIZING_FSM_FFd6 & 
	!SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & !SIZING_FSM_FFd3 & 
	!SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & !SM030_N_FSM_FFd2 & 
	!SM030_N_FSM_FFd1 & !$OpTx$FX_DC$84
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & SM030_N_FSM_FFd3 & 
	!SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & !SIZ40<0>
	# !LDSACK<0> & LDSACK<1> & LE_BS & SIZING_FSM_FFd5 & 
	!SIZING_FSM_FFd6 & !SIZING_FSM_FFd1 & !SIZING_FSM_FFd2 & 
	!SIZING_FSM_FFd3 & !SIZING_FSM_FFd4 & !SM030_N_FSM_FFd3 & 
	SM030_N_FSM_FFd2 & !SM030_N_FSM_FFd1 & SIZ40<1>

PIN | BB40 | 64 | 0 | N/A | 102 | 5 | 2 | 16 | 2 | 12 | 2 | 3 | 2 | 15 | 2 | 17
PIN | A40<1> | 64 | 0 | N/A | 2 | 5 | 1 | 10 | 0 | 1 | 4 | 11 | 0 | 5 | 1 | 12
PIN | TT40<1> | 64 | 0 | N/A | 157 | 9 | 7 | 13 | 5 | 6 | 5 | 17 | 5 | 3 | 1 | 7 | 2 | 11 | 2 | 10 | 2 | 14 | 5 | 8
PIN | TT40<0> | 64 | 0 | N/A | 155 | 4 | 7 | 13 | 2 | 14 | 2 | 11 | 2 | 10
PIN | TS40 | 64 | 0 | N/A | 109 | 4 | 7 | 13 | 5 | 6 | 5 | 17 | 2 | 11
PIN | CLK30 | 64 | 0 | N/A | 57 | 24 | 4 | 7 | 4 | 14 | 1 | 13 | 4 | 13 | 1 | 11 | 4 | 16 | 6 | 17 | 6 | 16 | 3 | 16 | 5 | 15 | 0 | 8 | 3 | 12 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 5 | 0 | 15 | 6 | 15 | 5 | 4 | 0 | 2 | 0 | 4 | 0 | 1
PIN | SIZ40<0> | 64 | 0 | N/A | 97 | 42 | 4 | 3 | 1 | 13 | 4 | 13 | 1 | 10 | 4 | 15 | 3 | 15 | 0 | 7 | 4 | 0 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 3 | 0 | 12 | 0 | 1 | 0 | 3 | 0 | 10 | 4 | 4 | 1 | 14 | 3 | 11 | 3 | 9 | 4 | 17 | 0 | 5 | 0 | 9 | 0 | 11 | 0 | 16 | 0 | 17 | 1 | 12 | 3 | 1 | 3 | 10 | 3 | 13 | 3 | 17 | 4 | 1 | 4 | 2 | 4 | 9 | 4 | 10 | 4 | 11 | 4 | 16 | 7 | 2 | 7 | 7 | 7 | 8 | 7 | 16
PIN | SIZ40<1> | 64 | 0 | N/A | 98 | 39 | 4 | 3 | 1 | 13 | 4 | 13 | 1 | 10 | 4 | 15 | 3 | 15 | 0 | 7 | 3 | 17 | 3 | 14 | 3 | 2 | 0 | 0 | 4 | 12 | 7 | 2 | 0 | 13 | 0 | 1 | 0 | 3 | 0 | 10 | 4 | 4 | 1 | 14 | 3 | 11 | 3 | 9 | 4 | 17 | 0 | 5 | 0 | 9 | 0 | 12 | 0 | 17 | 1 | 12 | 3 | 1 | 3 | 10 | 3 | 13 | 4 | 1 | 4 | 2 | 4 | 9 | 4 | 10 | 4 | 11 | 4 | 16 | 7 | 7 | 7 | 8 | 7 | 16
PIN | RW40 | 64 | 0 | N/A | 103 | 8 | 4 | 14 | 4 | 11 | 0 | 6 | 0 | 4 | 0 | 1 | 0 | 2 | 0 | 3 | 0 | 5
PIN | A40<0> | 64 | 0 | N/A | 42 | 3 | 1 | 13 | 0 | 3 | 1 | 14
PIN | STERM30 | 64 | 0 | N/A | 63 | 9 | 6 | 17 | 6 | 16 | 0 | 15 | 6 | 15 | 0 | 0 | 0 | 13 | 0 | 14 | 0 | 16 | 0 | 17
PIN | DSACK30<0> | 64 | 0 | N/A | 59 | 8 | 6 | 17 | 0 | 15 | 6 | 15 | 0 | 0 | 0 | 13 | 0 | 14 | 0 | 16 | 0 | 17
PIN | DSACK30<1> | 64 | 0 | N/A | 58 | 8 | 6 | 16 | 0 | 15 | 6 | 15 | 0 | 0 | 0 | 13 | 0 | 14 | 0 | 16 | 0 | 17
PIN | SEL16M | 64 | 0 | N/A | 8 | 4 | 5 | 6 | 5 | 17 | 5 | 8 | 5 | 3
PIN | BR40 | 64 | 0 | N/A | 92 | 4 | 2 | 16 | 2 | 15 | 2 | 12 | 2 | 2
PIN | LOCKE40 | 64 | 0 | N/A | 114 | 4 | 2 | 16 | 2 | 13 | 2 | 12 | 2 | 15
PIN | LOCK40 | 64 | 0 | N/A | 107 | 4 | 2 | 16 | 2 | 13 | 2 | 12 | 2 | 15
PIN | BR30 | 64 | 0 | N/A | 26 | 1 | 5 | 10
PIN | BGACK30 | 64 | 0 | N/A | 44 | 1 | 5 | 12
PIN | TM40<1> | 64 | 0 | N/A | 88 | 4 | 1 | 7 | 2 | 11 | 2 | 10 | 2 | 14
PIN | TM40<0> | 64 | 0 | N/A | 90 | 4 | 1 | 7 | 2 | 11 | 2 | 10 | 2 | 14
PIN | RSTO40 | 64 | 0 | N/A | 149 | 3 | 5 | 16 | 5 | 7 | 1 | 1
PIN | PLL_CLK | 4096 | 0 | N/A | 33 | 7 | 5 | 13 | 5 | 11 | 5 | 1 | 5 | 0 | 5 | 2 | 1 | 5 | 1 | 10
PIN | CPU40_60 | 64 | 0 | N/A | 146 | 1 | 5 | 13
PIN | TM40<2> | 64 | 0 | N/A | 105 | 1 | 2 | 14
PIN | IPL30<0> | 64 | 0 | N/A | 29 | 1 | 3 | 4
PIN | IPL30<1> | 64 | 0 | N/A | 28 | 1 | 5 | 14
PIN | IPL30<2> | 64 | 0 | N/A | 30 | 1 | 3 | 5
PIN | TA40 | 536871040 | 0 | N/A | 116
PIN | AS30 | 536871040 | 0 | N/A | 62
PIN | DS30 | 536871040 | 0 | N/A | 72
PIN | AL<0> | 536871040 | 0 | N/A | 13
PIN | SIZ30<1> | 536871040 | 0 | N/A | 69
PIN | AL<1> | 536871040 | 0 | N/A | 12
PIN | SIZ30<0> | 536871040 | 0 | N/A | 77
PIN | LE_BS | 536871040 | 0 | N/A | 24
PIN | BG40 | 536871040 | 0 | N/A | 96
PIN | ICACHE | 536871040 | 0 | N/A | 6
PIN | RSTI40 | 536871040 | 0 | N/A | 140
PIN | BCLK | 536871040 | 0 | N/A | 136
PIN | PCLK | 536871040 | 0 | N/A | 135
PIN | RW30 | 536871040 | 0 | N/A | 68
PIN | BWL_BS<0> | 536871040 | 0 | N/A | 19
PIN | BWL_BS<1> | 536871040 | 0 | N/A | 21
PIN | BWL_BS<2> | 536871040 | 0 | N/A | 18
PIN | FC30<0> | 536871040 | 0 | N/A | 49
PIN | FC30<1> | 536871040 | 0 | N/A | 47
PIN | FC30<2> | 536871040 | 0 | N/A | 56
PIN | IPL40<0> | 536871040 | 0 | N/A | 143
PIN | IPL40<1> | 536871040 | 0 | N/A | 139
PIN | IPL40<2> | 536871040 | 0 | N/A | 144
PIN | A_OE | 536871040 | 0 | N/A | 147
PIN | BG30 | 536871040 | 0 | N/A | 36
PIN | OE_BS | 536871040 | 0 | N/A | 17
PIN | SCLK | 536871040 | 0 | N/A | 4
PIN | CLK_RAMC | 536871040 | 0 | N/A | 11
PIN | DIR_BS | 536871040 | 0 | N/A | 23
PIN | TBI40 | 536871040 | 0 | N/A | 130
PIN | PLL_S<0> | 536871040 | 0 | N/A | 86
PIN | TEA40 | 536871040 | 0 | N/A | 117
PIN | MDIS40 | 536871040 | 0 | N/A | 141
PIN | CLK_BS | 536871040 | 0 | N/A | 22
PIN | CDIS40 | 536871040 | 0 | N/A | 145
PIN | PLL_S<1> | 536871040 | 0 | N/A | 82
PIN | BGR60 | 536871040 | 0 | N/A | 125
PIN | A30_LE | 536871040 | 0 | N/A | 15
PIN | RESET30 | 536870976 | 0 | N/A | 160 | 2 | 5 | 16 | 5 | 7
