#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0003d990 .scope module, "RegisterTestBench" "RegisterTestBench" 2 1;
 .timescale 0 0;
P_000348b0 .param/l "sim_time" 0 2 3, +C4<0000000000000000000000000000000000000000000000000000010111011100>;
v0003dd90_0 .var "test_clk", 0 0;
v0003dde8_0 .var "test_in", 31 0;
v00035538_0 .var "test_in2", 31 0;
v00035590_0 .var "test_load", 0 0;
v01fc0c10_0 .var "test_load2", 0 0;
v01fc0c68_0 .net "test_out", 31 0, L_01f93f10;  1 drivers
v01fc0cc0_0 .var "test_reset", 0 0;
S_0003da60 .scope module, "test_reg" "Register2" 2 8, 3 1 0, S_0003d990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 32 "IN2"
    .port_info 2 /INPUT 1 "Clk"
    .port_info 3 /INPUT 1 "Reset"
    .port_info 4 /INPUT 1 "Load"
    .port_info 5 /INPUT 1 "Load2"
    .port_info 6 /OUTPUT 32 "OUT"
L_01f93f10 .functor BUFZ 32, v0003dd38_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v01f95588_0 .net "Clk", 0 0, v0003dd90_0;  1 drivers
v01f91058_0 .net "IN", 31 0, v0003dde8_0;  1 drivers
v01f856f0_0 .net "IN2", 31 0, v00035538_0;  1 drivers
v01f85748_0 .net "Load", 0 0, v00035590_0;  1 drivers
v01f857a0_0 .net "Load2", 0 0, v01fc0c10_0;  1 drivers
v01f857f8_0 .net "OUT", 31 0, L_01f93f10;  alias, 1 drivers
v0003dce0_0 .net "Reset", 0 0, v01fc0cc0_0;  1 drivers
v0003dd38_0 .var "d", 31 0;
E_01f830d8 .event edge, v0003dce0_0;
E_01f83100 .event negedge, v01f95588_0;
    .scope S_0003da60;
T_0 ;
    %wait E_01f83100;
    %load/vec4 v01f85748_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v01f91058_0;
    %store/vec4 v0003dd38_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v01f857a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v01f856f0_0;
    %store/vec4 v0003dd38_0, 0, 32;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0003da60;
T_1 ;
    %wait E_01f830d8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0003dd38_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0003d990;
T_2 ;
    %fork t_1, S_0003d990;
    %fork t_2, S_0003d990;
    %fork t_3, S_0003d990;
    %fork t_4, S_0003d990;
    %fork t_5, S_0003d990;
    %fork t_6, S_0003d990;
    %fork t_7, S_0003d990;
    %fork t_8, S_0003d990;
    %fork t_9, S_0003d990;
    %fork t_10, S_0003d990;
    %fork t_11, S_0003d990;
    %fork t_12, S_0003d990;
    %fork t_13, S_0003d990;
    %fork t_14, S_0003d990;
    %fork t_15, S_0003d990;
    %fork t_16, S_0003d990;
    %fork t_17, S_0003d990;
    %fork t_18, S_0003d990;
    %fork t_19, S_0003d990;
    %fork t_20, S_0003d990;
    %fork t_21, S_0003d990;
    %fork t_22, S_0003d990;
    %fork t_23, S_0003d990;
    %fork t_24, S_0003d990;
    %fork t_25, S_0003d990;
    %fork t_26, S_0003d990;
    %fork t_27, S_0003d990;
    %fork t_28, S_0003d990;
    %fork t_29, S_0003d990;
    %fork t_30, S_0003d990;
    %fork t_31, S_0003d990;
    %fork t_32, S_0003d990;
    %fork t_33, S_0003d990;
    %fork t_34, S_0003d990;
    %fork t_35, S_0003d990;
    %fork t_36, S_0003d990;
    %fork t_37, S_0003d990;
    %fork t_38, S_0003d990;
    %fork t_39, S_0003d990;
    %fork t_40, S_0003d990;
    %fork t_41, S_0003d990;
    %fork t_42, S_0003d990;
    %fork t_43, S_0003d990;
    %fork t_44, S_0003d990;
    %fork t_45, S_0003d990;
    %fork t_46, S_0003d990;
    %fork t_47, S_0003d990;
    %fork t_48, S_0003d990;
    %fork t_49, S_0003d990;
    %fork t_50, S_0003d990;
    %fork t_51, S_0003d990;
    %fork t_52, S_0003d990;
    %fork t_53, S_0003d990;
    %fork t_54, S_0003d990;
    %fork t_55, S_0003d990;
    %fork t_56, S_0003d990;
    %fork t_57, S_0003d990;
    %fork t_58, S_0003d990;
    %fork t_59, S_0003d990;
    %fork t_60, S_0003d990;
    %fork t_61, S_0003d990;
    %fork t_62, S_0003d990;
    %fork t_63, S_0003d990;
    %fork t_64, S_0003d990;
    %fork t_65, S_0003d990;
    %fork t_66, S_0003d990;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0003dd90_0, 0, 1;
    %end;
t_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_7 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_8 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_9 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_10 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_11 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_12 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_13 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_14 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_15 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_16 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_17 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_18 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_19 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_20 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_21 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_22 ;
    %delay 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_23 ;
    %delay 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_24 ;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_25 ;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_26 ;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_27 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_28 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_29 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_30 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_31 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_32 ;
    %delay 6, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_33 ;
    %delay 6, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_34 ;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_35 ;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_36 ;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_37 ;
    %delay 7, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_38 ;
    %delay 7, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_39 ;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_40 ;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_41 ;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_42 ;
    %delay 8, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_43 ;
    %delay 8, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_44 ;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_45 ;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_46 ;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_47 ;
    %delay 9, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_48 ;
    %delay 9, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_49 ;
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_50 ;
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_51 ;
    %delay 9, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_52 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_53 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_54 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_55 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_56 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_57 ;
    %delay 11, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_58 ;
    %delay 11, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_59 ;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_60 ;
    %delay 11, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_61 ;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
t_62 ;
    %delay 12, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0003dde8_0, 0, 32;
    %end;
t_63 ;
    %delay 12, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00035538_0, 0, 32;
    %end;
t_64 ;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0cc0_0, 0, 1;
    %end;
t_65 ;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00035590_0, 0, 1;
    %end;
t_66 ;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01fc0c10_0, 0, 1;
    %end;
    .scope S_0003d990;
t_0 ;
    %end;
    .thread T_2;
    .scope S_0003d990;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0003dd90_0;
    %inv;
    %store/vec4 v0003dd90_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0003d990;
T_4 ;
    %delay 1500, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0003d990;
T_5 ;
    %vpi_call 2 53 "$dumpfile", "RegisterTestBench.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0003d990 {0 0 0};
    %vpi_call 2 55 "$display", " Test Results" {0 0 0};
    %vpi_call 2 56 "$monitor", "T = %d,test_out = %d,test_in = %d,test_in2 = %d,test_clk = %d,test_reset = %d,test_load = %d,test_load2 = %d", $time, v01fc0c68_0, v0003dde8_0, v00035538_0, v0003dd90_0, v01fc0cc0_0, v00035590_0, v01fc0c10_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterTestBench.v";
    "Register2.v";
