INFO:sim:172 - Generating IP...
Customizing IP...
Finished Customizing.
Resolving generic values...
Finished resolving generic values.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: DDR3.xco
XMDF file found: DDR3_xmdf.tcl
Adding
D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/DDR3.
v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/D
   DR3.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/infra
structure.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/i
   nfrastructure.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/mcb_c
ontroller/iodrp_controller.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/m
   cb_controller/iodrp_controller.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/mcb_c
ontroller/iodrp_mcb_controller.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/m
   cb_controller/iodrp_mcb_controller.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/mcb_c
ontroller/mcb_raw_wrapper.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/m
   cb_controller/mcb_raw_wrapper.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/mcb_c
ontroller/mcb_soft_calibration.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/m
   cb_controller/mcb_soft_calibration.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/mcb_c
ontroller/mcb_soft_calibration_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/m
   cb_controller/mcb_soft_calibration_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/mcb_c
ontroller/mcb_ui_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/m
   cb_controller/mcb_ui_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/memc_
wrapper.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/rtl/m
   emc_wrapper.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/GIT/FOS/Lib/RISCV/CORE/BEAN/src/ipcore_dir/tmp/_cg/DDR3/user_design/par/DDR3.
ucf -view all -origin_type created
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/DDR3"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'DDR3'.
