{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611853914241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2019  Intel Corporation. All rights reserved. " "Copyright (C) 2019  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 18:11:54 2021 " "Processing started: Thu Jan 28 18:11:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611853914242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853914242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map quartus/altde2-115/patmos " "Command: quartus_map quartus/altde2-115/patmos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853914242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611853914498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611853914498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_top-rtl " "Found design unit 1: patmos_top-rtl" {  } { { "../../vhdl/patmos_de2-115.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921316 ""} { "Info" "ISGN_ENTITY_NAME" "1 patmos_top " "Found entity 1: patmos_top" {  } { { "../../vhdl/patmos_de2-115.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../../vhdl/altera/cyc2_pll.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921317 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../../vhdl/altera/cyc2_pll.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/build/Patmos.v 36 36 " "Found 36 design units, including 36 entities, in source file /home/patmos/t-crest/patmos/hardware/build/Patmos.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCacheCtrl " "Found entity 1: MCacheCtrl" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "2 MCacheReplFifo " "Found entity 2: MCacheReplFifo" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "3 MemBlock " "Found entity 3: MemBlock" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 866 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "4 MCacheMem " "Found entity 4: MCacheMem" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 969 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "5 MCache " "Found entity 5: MCache" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 1021 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "6 MemBlock_2 " "Found entity 6: MemBlock_2" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 1221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "7 Fetch " "Found entity 7: Fetch" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 1307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "8 RegisterFile " "Found entity 8: RegisterFile" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 2591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "9 Decode " "Found entity 9: Decode" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 2814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "10 Execute " "Found entity 10: Execute" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "11 Memory " "Found entity 11: Memory" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 4856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "12 WriteBack " "Found entity 12: WriteBack" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 5327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "13 Exceptions " "Found entity 13: Exceptions" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 5360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "14 MemBlock_4 " "Found entity 14: MemBlock_4" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 6403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "15 MemBlock_5 " "Found entity 15: MemBlock_5" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 6506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "16 DirectMappedCache " "Found entity 16: DirectMappedCache" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 6609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "17 MemBlock_9 " "Found entity 17: MemBlock_9" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 12278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "18 StackCache " "Found entity 18: StackCache" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 12364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "19 NullCache " "Found entity 19: NullCache" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 12788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "20 OcpBurstBus " "Found entity 20: OcpBurstBus" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 12928 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "21 WriteNoBuffer " "Found entity 21: WriteNoBuffer" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 12958 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "22 DataCache " "Found entity 22: DataCache" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 13102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "23 NoMemoryManagement " "Found entity 23: NoMemoryManagement" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 13529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "24 PatmosCore " "Found entity 24: PatmosCore" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 13553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "25 HardlockOCPWrapper " "Found entity 25: HardlockOCPWrapper" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "26 QueueCompatibility " "Found entity 26: QueueCompatibility" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "27 Uart " "Found entity 27: Uart" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "28 UartCmp " "Found entity 28: UartCmp" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "29 CpuInfo " "Found entity 29: CpuInfo" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "30 Leds " "Found entity 30: Leds" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "31 Keys " "Found entity 31: Keys" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15569 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "32 Timer " "Found entity 32: Timer" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "33 Deadline " "Found entity 33: Deadline" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "34 Spm " "Found entity 34: Spm" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "35 SRamCtrl " "Found entity 35: SRamCtrl" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16078 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""} { "Info" "ISGN_ENTITY_NAME" "36 Patmos " "Found entity 36: Patmos" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/ocp/ocp_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/ocp/ocp_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp_config " "Found design unit 1: ocp_config" {  } { { "../../../../argo/src/ocp/ocp_config.vhd" "" { Text "/home/patmos/t-crest/argo/src/ocp/ocp_config.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/ocp/ocp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/ocp/ocp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp " "Found design unit 1: ocp" {  } { { "../../../../argo/src/ocp/ocp.vhd" "" { Text "/home/patmos/t-crest/argo/src/ocp/ocp.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/util/math_util.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/util/math_util.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_util " "Found design unit 1: math_util" {  } { { "../../../../argo/src/util/math_util.vhd" "" { Text "/home/patmos/t-crest/argo/src/util/math_util.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 math_util-body " "Found design unit 2: math_util-body" {  } { { "../../../../argo/src/util/math_util.vhd" "" { Text "/home/patmos/t-crest/argo/src/util/math_util.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/config_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/config_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_types " "Found design unit 1: config_types" {  } { { "../../../../argo/src/config_types.vhd" "" { Text "/home/patmos/t-crest/argo/src/config_types.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 config_types-body " "Found design unit 2: config_types-body" {  } { { "../../../../argo/src/config_types.vhd" "" { Text "/home/patmos/t-crest/argo/src/config_types.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/argo/config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/argo/config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config " "Found design unit 1: config" {  } { { "../../vhdl/argo/config.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/argo/config.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/argo_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/argo_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 argo_types " "Found design unit 1: argo_types" {  } { { "../../../../argo/src/argo_types.vhd" "" { Text "/home/patmos/t-crest/argo/src/argo_types.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 argo_types-body " "Found design unit 2: argo_types-body" {  } { { "../../../../argo/src/argo_types.vhd" "" { Text "/home/patmos/t-crest/argo/src/argo_types.vhd" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/noc_interface.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/noc_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 noc_interface " "Found design unit 1: noc_interface" {  } { { "../../../../argo/src/noc_interface.vhd" "" { Text "/home/patmos/t-crest/argo/src/noc_interface.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 noc_interface-body " "Found design unit 2: noc_interface-body" {  } { { "../../../../argo/src/noc_interface.vhd" "" { Text "/home/patmos/t-crest/argo/src/noc_interface.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/mem/tdp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/mem/tdp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdp_ram-rtl " "Found design unit 1: tdp_ram-rtl" {  } { { "../../../../argo/src/mem/tdp_ram.vhd" "" { Text "/home/patmos/t-crest/argo/src/mem/tdp_ram.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921366 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdp_ram " "Found entity 1: tdp_ram" {  } { { "../../../../argo/src/mem/tdp_ram.vhd" "" { Text "/home/patmos/t-crest/argo/src/mem/tdp_ram.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/mem/tdp_bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/mem/tdp_bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdp_bram-rtl " "Found design unit 1: tdp_bram-rtl" {  } { { "../../../../argo/src/mem/tdp_bram.vhd" "" { Text "/home/patmos/t-crest/argo/src/mem/tdp_bram.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921367 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdp_bram " "Found entity 1: tdp_bram" {  } { { "../../../../argo/src/mem/tdp_bram.vhd" "" { Text "/home/patmos/t-crest/argo/src/mem/tdp_bram.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/mem/com_spm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/mem/com_spm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 com_spm-arch " "Found design unit 1: com_spm-arch" {  } { { "../../../../argo/src/mem/com_spm.vhd" "" { Text "/home/patmos/t-crest/argo/src/mem/com_spm.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921369 ""} { "Info" "ISGN_ENTITY_NAME" "1 com_spm " "Found entity 1: com_spm" {  } { { "../../../../argo/src/mem/com_spm.vhd" "" { Text "/home/patmos/t-crest/argo/src/mem/com_spm.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/argo/com_spm_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/argo/com_spm_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 com_spm_wrapper-arch " "Found design unit 1: com_spm_wrapper-arch" {  } { { "../../vhdl/argo/com_spm_wrapper.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/argo/com_spm_wrapper.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921371 ""} { "Info" "ISGN_ENTITY_NAME" "1 com_spm_wrapper " "Found entity 1: com_spm_wrapper" {  } { { "../../vhdl/argo/com_spm_wrapper.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/argo/com_spm_wrapper.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/ni/rx_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/rx_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_unit-rtl " "Found design unit 1: rx_unit-rtl" {  } { { "../../../../argo/src/ni/rx_unit.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/rx_unit.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921372 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_unit " "Found entity 1: rx_unit" {  } { { "../../../../argo/src/ni/rx_unit.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/rx_unit.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/ni/irq_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/irq_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irq_fifo-rtl " "Found design unit 1: irq_fifo-rtl" {  } { { "../../../../argo/src/ni/irq_fifo.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/irq_fifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921374 ""} { "Info" "ISGN_ENTITY_NAME" "1 irq_fifo " "Found entity 1: irq_fifo" {  } { { "../../../../argo/src/ni/irq_fifo.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/irq_fifo.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/ni/config_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/config_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_bus-rtl " "Found design unit 1: config_bus-rtl" {  } { { "../../../../argo/src/ni/config_bus.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/config_bus.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921376 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_bus " "Found entity 1: config_bus" {  } { { "../../../../argo/src/ni/config_bus.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/config_bus.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/ni/spm_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/spm_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spm_bus-rtl " "Found design unit 1: spm_bus-rtl" {  } { { "../../../../argo/src/ni/spm_bus.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/spm_bus.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921378 ""} { "Info" "ISGN_ENTITY_NAME" "1 spm_bus " "Found entity 1: spm_bus" {  } { { "../../../../argo/src/ni/spm_bus.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/spm_bus.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/ni/packet_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/packet_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 packet_manager-rtl " "Found design unit 1: packet_manager-rtl" {  } { { "../../../../argo/src/ni/packet_manager.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/packet_manager.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921382 ""} { "Info" "ISGN_ENTITY_NAME" "1 packet_manager " "Found entity 1: packet_manager" {  } { { "../../../../argo/src/ni/packet_manager.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/packet_manager.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/ni/schedule_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/schedule_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 schedule_table-rtl " "Found design unit 1: schedule_table-rtl" {  } { { "../../../../argo/src/ni/schedule_table.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/schedule_table.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921384 ""} { "Info" "ISGN_ENTITY_NAME" "1 schedule_table " "Found entity 1: schedule_table" {  } { { "../../../../argo/src/ni/schedule_table.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/schedule_table.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/ni/TDM_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/TDM_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDM_controller-rtl " "Found design unit 1: TDM_controller-rtl" {  } { { "../../../../argo/src/ni/TDM_controller.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/TDM_controller.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921385 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDM_controller " "Found entity 1: TDM_controller" {  } { { "../../../../argo/src/ni/TDM_controller.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/TDM_controller.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/ni/MC_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/MC_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MC_controller-rtl " "Found design unit 1: MC_controller-rtl" {  } { { "../../../../argo/src/ni/MC_controller.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/MC_controller.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921387 ""} { "Info" "ISGN_ENTITY_NAME" "1 MC_controller " "Found entity 1: MC_controller" {  } { { "../../../../argo/src/ni/MC_controller.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/MC_controller.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/ni/network_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/network_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 network_interface-struct " "Found design unit 1: network_interface-struct" {  } { { "../../../../argo/src/ni/network_interface.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/network_interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921388 ""} { "Info" "ISGN_ENTITY_NAME" "1 network_interface " "Found entity 1: network_interface" {  } { { "../../../../argo/src/ni/network_interface.vhd" "" { Text "/home/patmos/t-crest/argo/src/ni/network_interface.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/routers/synchronous/xbar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/routers/synchronous/xbar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Xbar-structure " "Found design unit 1: Xbar-structure" {  } { { "../../../../argo/src/routers/synchronous/xbar.vhd" "" { Text "/home/patmos/t-crest/argo/src/routers/synchronous/xbar.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Xbar " "Found entity 1: Xbar" {  } { { "../../../../argo/src/routers/synchronous/xbar.vhd" "" { Text "/home/patmos/t-crest/argo/src/routers/synchronous/xbar.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/routers/synchronous/hpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/routers/synchronous/hpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HPU-struct " "Found design unit 1: HPU-struct" {  } { { "../../../../argo/src/routers/synchronous/hpu.vhd" "" { Text "/home/patmos/t-crest/argo/src/routers/synchronous/hpu.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921390 ""} { "Info" "ISGN_ENTITY_NAME" "1 HPU " "Found entity 1: HPU" {  } { { "../../../../argo/src/routers/synchronous/hpu.vhd" "" { Text "/home/patmos/t-crest/argo/src/routers/synchronous/hpu.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/routers/synchronous/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/routers/synchronous/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router-struct " "Found design unit 1: router-struct" {  } { { "../../../../argo/src/routers/synchronous/router.vhd" "" { Text "/home/patmos/t-crest/argo/src/routers/synchronous/router.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921391 ""} { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../../../../argo/src/routers/synchronous/router.vhd" "" { Text "/home/patmos/t-crest/argo/src/routers/synchronous/router.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/argo/src/noc/synchronous/noc_node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/noc/synchronous/noc_node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 noc_node-struct " "Found design unit 1: noc_node-struct" {  } { { "../../../../argo/src/noc/synchronous/noc_node.vhd" "" { Text "/home/patmos/t-crest/argo/src/noc/synchronous/noc_node.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921392 ""} { "Info" "ISGN_ENTITY_NAME" "1 noc_node " "Found entity 1: noc_node" {  } { { "../../../../argo/src/noc/synchronous/noc_node.vhd" "" { Text "/home/patmos/t-crest/argo/src/noc/synchronous/noc_node.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/argo/noc_node_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/argo/noc_node_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 noc_node_wrapper-struct " "Found design unit 1: noc_node_wrapper-struct" {  } { { "../../vhdl/argo/noc_node_wrapper.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/argo/noc_node_wrapper.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921393 ""} { "Info" "ISGN_ENTITY_NAME" "1 noc_node_wrapper " "Found entity 1: noc_node_wrapper" {  } { { "../../vhdl/argo/noc_node_wrapper.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/argo/noc_node_wrapper.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/comppack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/comppack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comppack " "Found design unit 1: comppack" {  } { { "../../vhdl/fpu_double/comppack.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/comppack.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpupack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpupack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpupack " "Found design unit 1: fpupack" {  } { { "../../vhdl/fpu_double/fpupack.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpupack.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpupack-body " "Found design unit 2: fpupack-body" {  } { { "../../vhdl/fpu_double/fpupack.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpupack.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu_add-rtl " "Found design unit 1: fpu_add-rtl" {  } { { "../../vhdl/fpu_double/fpu_add.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_add.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921397 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpu_add " "Found entity 1: fpu_add" {  } { { "../../vhdl/fpu_double/fpu_add.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_add.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu_sub-rtl " "Found design unit 1: fpu_sub-rtl" {  } { { "../../vhdl/fpu_double/fpu_sub.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_sub.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921398 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpu_sub " "Found entity 1: fpu_sub" {  } { { "../../vhdl/fpu_double/fpu_sub.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_sub.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu_div-rtl " "Found design unit 1: fpu_div-rtl" {  } { { "../../vhdl/fpu_double/fpu_div.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_div.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921399 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpu_div " "Found entity 1: fpu_div" {  } { { "../../vhdl/fpu_double/fpu_div.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_div.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu_mul-rtl " "Found design unit 1: fpu_mul-rtl" {  } { { "../../vhdl/fpu_double/fpu_mul.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_mul.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921400 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpu_mul " "Found entity 1: fpu_mul" {  } { { "../../vhdl/fpu_double/fpu_mul.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_mul.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_round.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu_round-rtl " "Found design unit 1: fpu_round-rtl" {  } { { "../../vhdl/fpu_double/fpu_round.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_round.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921401 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpu_round " "Found entity 1: fpu_round" {  } { { "../../vhdl/fpu_double/fpu_round.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_round.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_exceptions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_exceptions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu_exceptions-rtl " "Found design unit 1: fpu_exceptions-rtl" {  } { { "../../vhdl/fpu_double/fpu_exceptions.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_exceptions.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921402 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpu_exceptions " "Found entity 1: fpu_exceptions" {  } { { "../../vhdl/fpu_double/fpu_exceptions.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_exceptions.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_double.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_double.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu_double-rtl " "Found design unit 1: fpu_double-rtl" {  } { { "../../vhdl/fpu_double/fpu_double.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_double.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921403 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpu_double " "Found entity 1: fpu_double" {  } { { "../../vhdl/fpu_double/fpu_double.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_double.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853921403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853921403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "patmos_top " "Elaborating entity \"patmos_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611853921933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../../vhdl/patmos_de2-115.vhdl" "pll_inst" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853921954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../../vhdl/altera/cyc2_pll.vhd" "altpll_component" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../../vhdl/altera/cyc2_pll.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 6250 " "Parameter \"clk1_phase_shift\" = \"6250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 3125 " "Parameter \"clk2_phase_shift\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 8 " "Parameter \"clk3_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 9375 " "Parameter \"clk3_phase_shift\" = \"9375\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853922064 ""}  } { { "../../vhdl/altera/cyc2_pll.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853922064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Patmos Patmos:comp " "Elaborating entity \"Patmos\" for hierarchy \"Patmos:comp\"" {  } { { "../../vhdl/patmos_de2-115.vhdl" "comp" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PatmosCore Patmos:comp\|PatmosCore:cores_0 " "Elaborating entity \"PatmosCore\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\"" {  } { { "../../build/Patmos.v" "cores_0" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922089 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enableReg Patmos.v(14009) " "Verilog HDL or VHDL warning at Patmos.v(14009): object \"enableReg\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14009 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853922092 "|patmos_top|Patmos:comp|PatmosCore:cores_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCache Patmos:comp\|PatmosCore:cores_0\|MCache:icache " "Elaborating entity \"MCache\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|MCache:icache\"" {  } { { "../../build/Patmos.v" "icache" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCacheCtrl Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheCtrl:ctrl " "Elaborating entity \"MCacheCtrl\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheCtrl:ctrl\"" {  } { { "../../build/Patmos.v" "ctrl" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCacheReplFifo Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheReplFifo:repl " "Elaborating entity \"MCacheReplFifo\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheReplFifo:repl\"" {  } { { "../../build/Patmos.v" "repl" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "callRetBaseNext Patmos.v(699) " "Verilog HDL or VHDL warning at Patmos.v(699): object \"callRetBaseNext\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 699 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853922211 "|patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selSpmNext Patmos.v(700) " "Verilog HDL or VHDL warning at Patmos.v(700): object \"selSpmNext\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 700 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853922211 "|patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selCacheNext Patmos.v(701) " "Verilog HDL or VHDL warning at Patmos.v(701): object \"selCacheNext\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 701 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853922212 "|patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCacheMem Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem " "Elaborating entity \"MCacheMem\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\"" {  } { { "../../build/Patmos.v" "mem" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemBlock Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheEven " "Elaborating entity \"MemBlock\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheEven\"" {  } { { "../../build/Patmos.v" "mcacheEven" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch " "Elaborating entity \"Fetch\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\"" {  } { { "../../build/Patmos.v" "fetch" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selSpmNext Patmos.v(2420) " "Verilog HDL or VHDL warning at Patmos.v(2420): object \"selSpmNext\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 2420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853922314 "|patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selCacheNext Patmos.v(2421) " "Verilog HDL or VHDL warning at Patmos.v(2421): object \"selCacheNext\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 2421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853922314 "|patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "relBaseNext Patmos.v(2422) " "Verilog HDL or VHDL warning at Patmos.v(2422): object \"relBaseNext\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 2422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853922314 "|patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "relocNext Patmos.v(2423) " "Verilog HDL or VHDL warning at Patmos.v(2423): object \"relocNext\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 2423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853922314 "|patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemBlock_2 Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock " "Elaborating entity \"MemBlock_2\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock\"" {  } { { "../../build/Patmos.v" "MemBlock" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Patmos:comp\|PatmosCore:cores_0\|Decode:decode " "Elaborating entity \"Decode\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|Decode:decode\"" {  } { { "../../build/Patmos.v" "decode" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Patmos:comp\|PatmosCore:cores_0\|Decode:decode\|RegisterFile:rf " "Elaborating entity \"RegisterFile\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|Decode:decode\|RegisterFile:rf\"" {  } { { "../../build/Patmos.v" "rf" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853922974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Patmos:comp\|PatmosCore:cores_0\|Execute:execute " "Elaborating entity \"Execute\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|Execute:execute\"" {  } { { "../../build/Patmos.v" "execute" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Patmos:comp\|PatmosCore:cores_0\|Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|Memory:memory\"" {  } { { "../../build/Patmos.v" "memory" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack Patmos:comp\|PatmosCore:cores_0\|WriteBack:writeback " "Elaborating entity \"WriteBack\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|WriteBack:writeback\"" {  } { { "../../build/Patmos.v" "writeback" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exceptions Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc " "Elaborating entity \"Exceptions\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\"" {  } { { "../../build/Patmos.v" "exc" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_T_2 Patmos.v(5516) " "Verilog HDL or VHDL warning at Patmos.v(5516): object \"_T_2\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 5516 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853923236 "|patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache " "Elaborating entity \"DataCache\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\"" {  } { { "../../build/Patmos.v" "dcache" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirectMappedCache Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm " "Elaborating entity \"DirectMappedCache\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\"" {  } { { "../../build/Patmos.v" "dm" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 13277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemBlock_4 Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_4:tagMem " "Elaborating entity \"MemBlock_4\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_4:tagMem\"" {  } { { "../../build/Patmos.v" "tagMem" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 8234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemBlock_5 Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock " "Elaborating entity \"MemBlock_5\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock\"" {  } { { "../../build/Patmos.v" "MemBlock" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 8242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StackCache Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc " "Elaborating entity \"StackCache\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\"" {  } { { "../../build/Patmos.v" "sc" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 13303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemBlock_9 Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock " "Elaborating entity \"MemBlock_9\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock\"" {  } { { "../../build/Patmos.v" "MemBlock" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 12586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NullCache Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|NullCache:bp " "Elaborating entity \"NullCache\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|NullCache:bp\"" {  } { { "../../build/Patmos.v" "bp" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 13316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OcpBurstBus Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|OcpBurstBus:burstReadBus1 " "Elaborating entity \"OcpBurstBus\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|OcpBurstBus:burstReadBus1\"" {  } { { "../../build/Patmos.v" "burstReadBus1" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 13336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteNoBuffer Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|WriteNoBuffer:wc " "Elaborating entity \"WriteNoBuffer\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|WriteNoBuffer:wc\"" {  } { { "../../build/Patmos.v" "wc" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 13383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoMemoryManagement Patmos:comp\|PatmosCore:cores_0\|NoMemoryManagement:mmu " "Elaborating entity \"NoMemoryManagement\" for hierarchy \"Patmos:comp\|PatmosCore:cores_0\|NoMemoryManagement:mmu\"" {  } { { "../../build/Patmos.v" "mmu" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 14448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HardlockOCPWrapper Patmos:comp\|HardlockOCPWrapper:HardlockOCPWrapper " "Elaborating entity \"HardlockOCPWrapper\" for hierarchy \"Patmos:comp\|HardlockOCPWrapper:HardlockOCPWrapper\"" {  } { { "../../build/Patmos.v" "HardlockOCPWrapper" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartCmp Patmos:comp\|UartCmp:UartCmp " "Elaborating entity \"UartCmp\" for hierarchy \"Patmos:comp\|UartCmp:UartCmp\"" {  } { { "../../build/Patmos.v" "UartCmp" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart Patmos:comp\|UartCmp:UartCmp\|Uart:uart " "Elaborating entity \"Uart\" for hierarchy \"Patmos:comp\|UartCmp:UartCmp\|Uart:uart\"" {  } { { "../../build/Patmos.v" "uart" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923520 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uartOcpEmu_Cmd Patmos.v(15033) " "Verilog HDL or VHDL warning at Patmos.v(15033): object \"uartOcpEmu_Cmd\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15033 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853923521 "|patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uartOcpEmu_Addr Patmos.v(15034) " "Verilog HDL or VHDL warning at Patmos.v(15034): object \"uartOcpEmu_Addr\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15034 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853923521 "|patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uartOcpEmu_Data Patmos.v(15035) " "Verilog HDL or VHDL warning at Patmos.v(15035): object \"uartOcpEmu_Data\" assigned a value but never read" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15035 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611853923521 "|patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QueueCompatibility Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:txQueue " "Elaborating entity \"QueueCompatibility\" for hierarchy \"Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:txQueue\"" {  } { { "../../build/Patmos.v" "txQueue" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 15045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CpuInfo Patmos:comp\|CpuInfo:CpuInfo " "Elaborating entity \"CpuInfo\" for hierarchy \"Patmos:comp\|CpuInfo:CpuInfo\"" {  } { { "../../build/Patmos.v" "CpuInfo" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Leds Patmos:comp\|Leds:Leds " "Elaborating entity \"Leds\" for hierarchy \"Patmos:comp\|Leds:Leds\"" {  } { { "../../build/Patmos.v" "Leds" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keys Patmos:comp\|Keys:Keys " "Elaborating entity \"Keys\" for hierarchy \"Patmos:comp\|Keys:Keys\"" {  } { { "../../build/Patmos.v" "Keys" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Patmos:comp\|Timer:Timer " "Elaborating entity \"Timer\" for hierarchy \"Patmos:comp\|Timer:Timer\"" {  } { { "../../build/Patmos.v" "Timer" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deadline Patmos:comp\|Deadline:Deadline " "Elaborating entity \"Deadline\" for hierarchy \"Patmos:comp\|Deadline:Deadline\"" {  } { { "../../build/Patmos.v" "Deadline" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Spm Patmos:comp\|Spm:Spm " "Elaborating entity \"Spm\" for hierarchy \"Patmos:comp\|Spm:Spm\"" {  } { { "../../build/Patmos.v" "Spm" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRamCtrl Patmos:comp\|SRamCtrl:ramCtrl " "Elaborating entity \"SRamCtrl\" for hierarchy \"Patmos:comp\|SRamCtrl:ramCtrl\"" {  } { { "../../build/Patmos.v" "ramCtrl" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 16959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853923587 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_4:tagMem\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_4:tagMem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931841 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_3\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_3\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931842 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_3\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_3\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931842 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|vec_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|vec_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931842 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_1\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931843 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_1\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931843 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_2\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931844 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_2\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931844 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931844 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931845 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:txQueue\|ram_rtl_0 " "Inferred RAM node \"Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:txQueue\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931845 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|vecDup_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|vecDup_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931845 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock_1\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock_1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931846 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931847 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheEven\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheEven\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931847 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheOdd\|mem_rtl_0 " "Inferred RAM node \"Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheOdd\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931848 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:rxQueue\|ram_rtl_0 " "Inferred RAM node \"Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:rxQueue\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611853931848 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611853935637 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_4:tagMem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_4:tagMem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 20 " "Parameter WIDTH_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|vec_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|vec_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:txQueue\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:txQueue\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|vecDup_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|vecDup_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 30 " "Parameter WIDTH_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 30 " "Parameter WIDTH_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheEven\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheEven\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheOdd\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheOdd\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:rxQueue\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:rxQueue\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611853948928 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1611853948928 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|Mult0\"" {  } { { "../../build/Patmos.v" "Mult0" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3808 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611853948933 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|Mult1\"" {  } { { "../../build/Patmos.v" "Mult1" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3810 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611853948933 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|Mult3\"" {  } { { "../../build/Patmos.v" "Mult3" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3815 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611853948933 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|Mult2\"" {  } { { "../../build/Patmos.v" "Mult2" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3813 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611853948933 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1611853948933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_4:tagMem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_4:tagMem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_4:tagMem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_4:tagMem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949005 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6gc1 " "Found entity 1: altsyncram_6gc1" {  } { { "db/altsyncram_6gc1.tdf" "" { Text "/home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_6gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853949049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853949049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|DirectMappedCache:dm\|MemBlock_5:MemBlock_3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949076 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oic1 " "Found entity 1: altsyncram_oic1" {  } { { "db/altsyncram_oic1.tdf" "" { Text "/home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_oic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853949114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853949114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Patmos:comp\|PatmosCore:cores_0\|DataCache:dcache\|StackCache:sc\|MemBlock_9:MemBlock_3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949135 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adc1 " "Found entity 1: altsyncram_adc1" {  } { { "db/altsyncram_adc1.tdf" "" { Text "/home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_adc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853949172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853949172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|altsyncram:vec_rtl_0 " "Elaborated megafunction instantiation \"Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|altsyncram:vec_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|altsyncram:vec_rtl_0 " "Instantiated megafunction \"Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|altsyncram:vec_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949205 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcc1 " "Found entity 1: altsyncram_mcc1" {  } { { "db/altsyncram_mcc1.tdf" "" { Text "/home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_mcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853949245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853949245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock_3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock_3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock_3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Patmos:comp\|Spm:Spm\|MemBlock_9:MemBlock_3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949272 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd41 " "Found entity 1: altsyncram_rd41" {  } { { "db/altsyncram_rd41.tdf" "" { Text "/home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_rd41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853949310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853949310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:txQueue\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:txQueue\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:txQueue\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Patmos:comp\|UartCmp:UartCmp\|Uart:uart\|QueueCompatibility:txQueue\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949367 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9c1 " "Found entity 1: altsyncram_u9c1" {  } { { "db/altsyncram_u9c1.tdf" "" { Text "/home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_u9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853949402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853949402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|altsyncram:vecDup_rtl_0 " "Elaborated megafunction instantiation \"Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|altsyncram:vecDup_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|altsyncram:vecDup_rtl_0 " "Instantiated megafunction \"Patmos:comp\|PatmosCore:cores_0\|Exceptions:exc\|altsyncram:vecDup_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 30 " "Parameter \"WIDTH_A\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 30 " "Parameter \"WIDTH_B\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949430 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_icc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_icc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_icc1 " "Found entity 1: altsyncram_icc1" {  } { { "db/altsyncram_icc1.tdf" "" { Text "/home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_icc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853949470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853949470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Patmos:comp\|PatmosCore:cores_0\|Fetch:fetch\|MemBlock_2:MemBlock_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949509 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7gc1 " "Found entity 1: altsyncram_7gc1" {  } { { "db/altsyncram_7gc1.tdf" "" { Text "/home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_7gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853949550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853949550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheEven\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheEven\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheEven\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Patmos:comp\|PatmosCore:cores_0\|MCache:icache\|MCacheMem:mem\|MemBlock:mcacheEven\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949594 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ilc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ilc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ilc1 " "Found entity 1: altsyncram_ilc1" {  } { { "db/altsyncram_ilc1.tdf" "" { Text "/home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_ilc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853949629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853949629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult0\"" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3808 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult0 " "Instantiated megafunction \"Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949677 ""}  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3808 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853949714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853949714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult1\"" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3810 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult1 " "Instantiated megafunction \"Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949724 ""}  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3810 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "/home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/mult_86t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611853949760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853949760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult3\"" {  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3815 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611853949771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult3 " "Instantiated megafunction \"Patmos:comp\|PatmosCore:cores_0\|Execute:execute\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611853949771 ""}  } { { "../../build/Patmos.v" "" { Text "/home/patmos/t-crest/patmos/hardware/build/Patmos.v" 3815 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611853949771 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE_N GND " "Pin \"oSRAM_CE_N\" is stuck at GND" {  } { { "../../vhdl/patmos_de2-115.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611853968827 "|patmos_top|oSRAM_CE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611853968827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611853994225 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "../../vhdl/altera/cyc2_pll.vhd" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd" 125 0 0 } } { "../../vhdl/patmos_de2-115.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl" 79 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1611853994700 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853994797 ""}
{ "Info" "ISTA_SDC_FOUND" "patmos.sdc " "Reading SDC File: 'patmos.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1611853996113 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{pll:pll_inst\|altpll:altpll_component\|_clk0\} \{pll_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{pll:pll_inst\|altpll:altpll_component\|_clk0\} \{pll_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1611853996200 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853996200 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1611853996200 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1611853996382 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1611853996385 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611853996387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611853996387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611853996387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 pll:pll_inst\|altpll:altpll_component\|_clk0 " "  12.500 pll:pll_inst\|altpll:altpll_component\|_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611853996387 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853996387 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611853996926 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 745 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 745 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1611854004829 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:10 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:10" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611854004851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611854005972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611854005972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19285 " "Implemented 19285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611854006890 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611854006890 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1611854006890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18897 " "Implemented 18897 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611854006890 ""} { "Info" "ICUT_CUT_TM_RAMS" "322 " "Implemented 322 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611854006890 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1611854006890 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1611854006890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611854006890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1235 " "Peak virtual memory: 1235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611854006939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 18:13:26 2021 " "Processing ended: Thu Jan 28 18:13:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611854006939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611854006939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611854006939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611854006939 ""}
