# Reading C:/Modeltech_6.0c/tcl/vsim/pref.tcl 
# //  ModelSim SE 6.0c Feb  2 2005 
# //
# //  Copyright Mentor Graphics Corporation 2005
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
#  OpenFile "C:/dev/Soc/Mips/r2000sc/sim/rtl_sim/bin/r2000sc.mpf" 
# Loading project r2000sc
do r2000_cpu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux2
# 
# Top level modules:
# 	r2000_mux2
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux3
# 
# Top level modules:
# 	r2000_mux3
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux4
# 
# Top level modules:
# 	r2000_mux4
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux7
# 
# Top level modules:
# 	r2000_mux7
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_pc
# 
# Top level modules:
# 	r2000_pc
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_branchdecoder
# 
# Top level modules:
# 	r2000_branchdecoder
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_regfile
# 
# Top level modules:
# 	r2000_regfile
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_aluctrl
# 
# Top level modules:
# 	r2000_aluctrl
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_alu
# 
# Top level modules:
# 	r2000_alu
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_shifter
# -- Compiling module r2000_selectshift
# 
# Top level modules:
# 	r2000_shifter
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_multiplier
# 
# Top level modules:
# 	r2000_multiplier
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_divisor
# 
# Top level modules:
# 	r2000_divisor
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_multdiv
# 
# Top level modules:
# 	r2000_multdiv
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_decoder
# 
# Top level modules:
# 	r2000_decoder
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mem2reg
# -- Compiling module r2000_reg2mem
# 
# Top level modules:
# 	r2000_mem2reg
# 	r2000_reg2mem
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_cpu
# 
# Top level modules:
# 	r2000_cpu
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module FLASH
# 
# Top level modules:
# 	FLASH
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module tb_r2000_cpu
# 
# Top level modules:
# 	tb_r2000_cpu
# vsim -t 1ps tb_r2000_cpu 
# Loading work.tb_r2000_cpu
# Loading work.r2000_cpu
# Loading work.r2000_pc
# Loading work.r2000_mux4
# Loading work.r2000_decoder
# Loading work.r2000_mux2
# Loading work.r2000_mux3
# Loading work.r2000_mux7
# Loading work.r2000_regfile
# Loading work.r2000_aluctrl
# Loading work.r2000_alu
# Loading work.r2000_branchdecoder
# Loading work.r2000_shifter
# Loading work.r2000_selectshift
# Loading work.r2000_multdiv
# Loading work.r2000_multiplier
# Loading work.r2000_divisor
# Loading work.r2000_reg2mem
# Loading work.r2000_mem2reg
# Loading work.SRAM
# Loading work.FLASH
# hexadecimal
# .main_pane.mdi.interior.cs.vm.paneset.cli_2.wf.clip.cs
# .main_pane.signals.interior.cs
# ** Warning: (vsim-7) Failed to open readmem file "../code/rs_tak_code.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : ../../../bench/verilog/tb_r2000_cpu.v(175)
#    Time: 0 ps  Iteration: 0  Instance: /tb_r2000_cpu
# ** Warning: (vsim-7) Failed to open readmem file "../code/rs_tak_sraml.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : ../../../bench/verilog/tb_r2000_cpu.v(180)
#    Time: 0 ps  Iteration: 0  Instance: /tb_r2000_cpu
# ** Warning: (vsim-7) Failed to open readmem file "../code/rs_tak_sramh.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : ../../../bench/verilog/tb_r2000_cpu.v(189)
#    Time: 0 ps  Iteration: 0  Instance: /tb_r2000_cpu
# Break key hit 
# Break at ../../../rtl/verilog/r2000_multdiv.v line 117
# Simulation Breakpoint: Break at ../../../rtl/verilog/r2000_multdiv.v line 117
# MACRO ./r2000_cpu.do PAUSED at line 81
do r2000_cpu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux2
# 
# Top level modules:
# 	r2000_mux2
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux3
# 
# Top level modules:
# 	r2000_mux3
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux4
# 
# Top level modules:
# 	r2000_mux4
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux7
# 
# Top level modules:
# 	r2000_mux7
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_pc
# 
# Top level modules:
# 	r2000_pc
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_branchdecoder
# 
# Top level modules:
# 	r2000_branchdecoder
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_regfile
# 
# Top level modules:
# 	r2000_regfile
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_aluctrl
# 
# Top level modules:
# 	r2000_aluctrl
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_alu
# 
# Top level modules:
# 	r2000_alu
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_shifter
# -- Compiling module r2000_selectshift
# 
# Top level modules:
# 	r2000_shifter
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_multiplier
# 
# Top level modules:
# 	r2000_multiplier
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_divisor
# 
# Top level modules:
# 	r2000_divisor
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_multdiv
# 
# Top level modules:
# 	r2000_multdiv
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_decoder
# 
# Top level modules:
# 	r2000_decoder
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mem2reg
# -- Compiling module r2000_reg2mem
# 
# Top level modules:
# 	r2000_mem2reg
# 	r2000_reg2mem
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_cpu
# 
# Top level modules:
# 	r2000_cpu
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module FLASH
# 
# Top level modules:
# 	FLASH
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module tb_r2000_cpu
# 
# Top level modules:
# 	tb_r2000_cpu
# vsim -t 1ps tb_r2000_cpu 
# Loading work.tb_r2000_cpu
# Loading work.r2000_cpu
# Loading work.r2000_pc
# Loading work.r2000_mux4
# Loading work.r2000_decoder
# Loading work.r2000_mux2
# Loading work.r2000_mux3
# Loading work.r2000_mux7
# Loading work.r2000_regfile
# Loading work.r2000_aluctrl
# Loading work.r2000_alu
# Loading work.r2000_branchdecoder
# Loading work.r2000_shifter
# Loading work.r2000_selectshift
# Loading work.r2000_multdiv
# Loading work.r2000_multiplier
# Loading work.r2000_divisor
# Loading work.r2000_reg2mem
# Loading work.r2000_mem2reg
# Loading work.SRAM
# Loading work.FLASH
# hexadecimal
# .main_pane.mdi.interior.cs.vm.paneset.cli_2.wf.clip.cs
# .main_pane.signals.interior.cs
# ** Warning: (vsim-7) Failed to open readmem file "/../bench/code/rs_tak_code.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : ../../../bench/verilog/tb_r2000_cpu.v(175)
#    Time: 0 ps  Iteration: 0  Instance: /tb_r2000_cpu
# Break key hit 
# Break at ../../../rtl/verilog/r2000_mux4.v line 56
do r2000_cpu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux2
# 
# Top level modules:
# 	r2000_mux2
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux3
# 
# Top level modules:
# 	r2000_mux3
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux4
# 
# Top level modules:
# 	r2000_mux4
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux7
# 
# Top level modules:
# 	r2000_mux7
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_pc
# 
# Top level modules:
# 	r2000_pc
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_branchdecoder
# 
# Top level modules:
# 	r2000_branchdecoder
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_regfile
# 
# Top level modules:
# 	r2000_regfile
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_aluctrl
# 
# Top level modules:
# 	r2000_aluctrl
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_alu
# 
# Top level modules:
# 	r2000_alu
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_shifter
# -- Compiling module r2000_selectshift
# 
# Top level modules:
# 	r2000_shifter
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_multiplier
# 
# Top level modules:
# 	r2000_multiplier
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_divisor
# 
# Top level modules:
# 	r2000_divisor
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_multdiv
# 
# Top level modules:
# 	r2000_multdiv
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_decoder
# 
# Top level modules:
# 	r2000_decoder
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mem2reg
# -- Compiling module r2000_reg2mem
# 
# Top level modules:
# 	r2000_mem2reg
# 	r2000_reg2mem
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_cpu
# 
# Top level modules:
# 	r2000_cpu
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module FLASH
# 
# Top level modules:
# 	FLASH
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module tb_r2000_cpu
# 
# Top level modules:
# 	tb_r2000_cpu
# vsim -t 1ps tb_r2000_cpu 
# Loading work.tb_r2000_cpu
# Loading work.r2000_cpu
# Loading work.r2000_pc
# Loading work.r2000_mux4
# Loading work.r2000_decoder
# Loading work.r2000_mux2
# Loading work.r2000_mux3
# Loading work.r2000_mux7
# Loading work.r2000_regfile
# Loading work.r2000_aluctrl
# Loading work.r2000_alu
# Loading work.r2000_branchdecoder
# Loading work.r2000_shifter
# Loading work.r2000_selectshift
# Loading work.r2000_multdiv
# Loading work.r2000_multiplier
# Loading work.r2000_divisor
# Loading work.r2000_reg2mem
# Loading work.r2000_mem2reg
# Loading work.SRAM
# Loading work.FLASH
# hexadecimal
# .main_pane.mdi.interior.cs.vm.paneset.cli_2.wf.clip.cs
# .main_pane.signals.interior.cs
# ** Warning: (vsim-7) Failed to open readmem file "/../bench/code/rs_tak_code.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : ../../../bench/verilog/tb_r2000_cpu.v(175)
#    Time: 0 ps  Iteration: 0  Instance: /tb_r2000_cpu
# Break key hit 
# Break at ../../../bench/verilog/tb_r2000_cpu.v line 152
do r2000_cpu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux2
# 
# Top level modules:
# 	r2000_mux2
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux3
# 
# Top level modules:
# 	r2000_mux3
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux4
# 
# Top level modules:
# 	r2000_mux4
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mux7
# 
# Top level modules:
# 	r2000_mux7
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_pc
# 
# Top level modules:
# 	r2000_pc
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_branchdecoder
# 
# Top level modules:
# 	r2000_branchdecoder
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_regfile
# 
# Top level modules:
# 	r2000_regfile
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_aluctrl
# 
# Top level modules:
# 	r2000_aluctrl
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_alu
# 
# Top level modules:
# 	r2000_alu
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_shifter
# -- Compiling module r2000_selectshift
# 
# Top level modules:
# 	r2000_shifter
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_multiplier
# 
# Top level modules:
# 	r2000_multiplier
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_divisor
# 
# Top level modules:
# 	r2000_divisor
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_multdiv
# 
# Top level modules:
# 	r2000_multdiv
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_decoder
# 
# Top level modules:
# 	r2000_decoder
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_mem2reg
# -- Compiling module r2000_reg2mem
# 
# Top level modules:
# 	r2000_mem2reg
# 	r2000_reg2mem
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module r2000_cpu
# 
# Top level modules:
# 	r2000_cpu
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module FLASH
# 
# Top level modules:
# 	FLASH
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# Model Technology ModelSim SE vlog 6.0c Compiler 2005.02 Feb  2 2005
# -- Compiling module tb_r2000_cpu
# 
# Top level modules:
# 	tb_r2000_cpu
# vsim -t 1ps tb_r2000_cpu 
# Loading work.tb_r2000_cpu
# Loading work.r2000_cpu
# Loading work.r2000_pc
# Loading work.r2000_mux4
# Loading work.r2000_decoder
# Loading work.r2000_mux2
# Loading work.r2000_mux3
# Loading work.r2000_mux7
# Loading work.r2000_regfile
# Loading work.r2000_aluctrl
# Loading work.r2000_alu
# Loading work.r2000_branchdecoder
# Loading work.r2000_shifter
# Loading work.r2000_selectshift
# Loading work.r2000_multdiv
# Loading work.r2000_multiplier
# Loading work.r2000_divisor
# Loading work.r2000_reg2mem
# Loading work.r2000_mem2reg
# Loading work.SRAM
# Loading work.FLASH
# hexadecimal
# .main_pane.mdi.interior.cs.vm.paneset.cli_2.wf.clip.cs
# .main_pane.signals.interior.cs
# ** Warning: (vsim-7) Failed to open readmem file "/../bench/code/rs_tak_code.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : ../../../bench/verilog/tb_r2000_cpu.v(175)
#    Time: 0 ps  Iteration: 0  Instance: /tb_r2000_cpu
# Break key hit 
# Simulation stop requested.
