INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/CTRL-BUS.v" into library CPU
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/CU.v" into library CPU
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/ALU.v" into library CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/MM.v" into library CPU
INFO: [VRFC 10-311] analyzing module MM
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/Mergers.v" into library CPU
INFO: [VRFC 10-311] analyzing module BusMerger
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/DeviceSelector.v" into library CPU
INFO: [VRFC 10-311] analyzing module DeviceSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/IOController.v" into library CPU
INFO: [VRFC 10-311] analyzing module IOController
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/InoutBusSplitter.v" into library CPU
INFO: [VRFC 10-311] analyzing module InoutBusSplitter
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/Dummy.v" into library cpu
INFO: [VRFC 10-311] analyzing module Dummy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.gen/sources_1/bd/ZYNQ/ipshared/98af/hdl/axi_vip_v1_1_vl_rfs.sv" into library axi_vip_v1_1_4
INFO: [VRFC 10-311] analyzing module axi_vip_v1_1_4_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.gen/sources_1/bd/ZYNQ/ipshared/70cf/hdl/processing_system7_vip_v1_0_vl_rfs.sv" into library processing_system7_vip_v1_0_6
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_arb_wr
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_arb_rd
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_arb_wr_4
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_arb_rd_4
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_arb_hp2_3
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_arb_hp0_1
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_ssw_hp
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_sparse_mem
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_reg_map
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_ocm_mem
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_intr_wr_mem
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_intr_rd_mem
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_fmsw_gp
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_regc
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_ocmc
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_interconnect_model
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_gen_reset
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_gen_clock
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_ddrc
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_axi_slave
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_axi_slave_acp
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_axi_master
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6_afi_slave
INFO: [VRFC 10-311] analyzing module processing_system7_vip_v1_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/sim/ZYNQ_processing_system7_0_0.v" into library cpu
INFO: [VRFC 10-311] analyzing module ZYNQ_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_util_vector_logic_0_0/sim/ZYNQ_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_BUS_0_0/sim/ZYNQ_BUS_0_0.v" into library cpu
INFO: [VRFC 10-311] analyzing module ZYNQ_BUS_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_BUS_1_0/sim/ZYNQ_BUS_1_0.v" into library cpu
INFO: [VRFC 10-311] analyzing module ZYNQ_BUS_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_BUS_2_0/sim/ZYNQ_BUS_2_0.v" into library cpu
INFO: [VRFC 10-311] analyzing module ZYNQ_BUS_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_CU_0_1/sim/ZYNQ_CU_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_CU_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_ALU_0_1/sim/ZYNQ_ALU_0_1.v" into library cpu
INFO: [VRFC 10-311] analyzing module ZYNQ_ALU_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_MM_0_1/sim/ZYNQ_MM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_MM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_BusMerger_0_0/sim/ZYNQ_BusMerger_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_BusMerger_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_DeviceSelector_0_0/sim/ZYNQ_DeviceSelector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_DeviceSelector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_BusMerger_1_0/sim/ZYNQ_BusMerger_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_BusMerger_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_BusMerger_2_0/sim/ZYNQ_BusMerger_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_BusMerger_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_DeviceSelector_1_0/sim/ZYNQ_DeviceSelector_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_DeviceSelector_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_DeviceSelector_0_1/sim/ZYNQ_DeviceSelector_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_DeviceSelector_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_IOController_0_0/sim/ZYNQ_IOController_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_IOController_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_InoutBusSplitter_0_0/sim/ZYNQ_InoutBusSplitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_InoutBusSplitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_Dummy_0_0/sim/ZYNQ_Dummy_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZYNQ_Dummy_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/sim/ZYNQ.v" into library cpu
INFO: [VRFC 10-311] analyzing module ZYNQ
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.gen/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v" into library cpu
INFO: [VRFC 10-311] analyzing module ZYNQ_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.sim/sim_1/behav/xsim/glbl.v" into library cpu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_gmii_to_rgmii_0_0/synth/ZYNQ_gmii_to_rgmii_0_0_clocking.vhd" into library cpu
INFO: [VRFC 10-3107] analyzing entity 'ZYNQ_gmii_to_rgmii_0_0_clocking'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_gmii_to_rgmii_0_0/synth/ZYNQ_gmii_to_rgmii_0_0_resets.vhd" into library cpu
INFO: [VRFC 10-3107] analyzing entity 'ZYNQ_gmii_to_rgmii_0_0_resets'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_gmii_to_rgmii_0_0/synth/ZYNQ_gmii_to_rgmii_0_0_support.vhd" into library cpu
INFO: [VRFC 10-3107] analyzing entity 'ZYNQ_gmii_to_rgmii_0_0_support'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_gmii_to_rgmii_0_0/synth/ZYNQ_gmii_to_rgmii_0_0_reset_sync.vhd" into library cpu
INFO: [VRFC 10-3107] analyzing entity 'ZYNQ_gmii_to_rgmii_0_0_reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_gmii_to_rgmii_0_0/synth/ZYNQ_gmii_to_rgmii_0_0_block.vhd" into library cpu
INFO: [VRFC 10-3107] analyzing entity 'ZYNQ_gmii_to_rgmii_0_0_block'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_gmii_to_rgmii_0_0/ZYNQ_gmii_to_rgmii_0_0/simulation/demo_tb.vhd" into library cpu
INFO: [VRFC 10-3107] analyzing entity 'demo_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_gmii_to_rgmii_0_0/synth/ZYNQ_gmii_to_rgmii_0_0.vhd" into library cpu
INFO: [VRFC 10-3107] analyzing entity 'ZYNQ_gmii_to_rgmii_0_0'
