[INF:CM0023] Creating log file ../../build/regression/HierPathLhs/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<142> s<141> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<alert_handler_reg_wrap> u<3> t<StringConst> p<4> l<1:8> el<1:30>
n<> u<4> t<Module_ansi_header> p<54> c<2> s<53> l<1:1> el<1:31>
n<k> u<5> t<StringConst> p<10> s<9> l<2:15> el<2:16>
n<0> u<6> t<IntConst> p<7> l<2:19> el<2:20>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:19> el<2:20>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:19> el<2:20>
n<> u<9> t<Constant_expression> p<10> c<8> l<2:19> el<2:20>
n<> u<10> t<Genvar_initialization> p<50> c<5> s<20> l<2:8> el<2:20>
n<k> u<11> t<StringConst> p<12> l<2:22> el<2:23>
n<> u<12> t<Primary_literal> p<13> c<11> l<2:22> el<2:23>
n<> u<13> t<Constant_primary> p<14> c<12> l<2:22> el<2:23>
n<> u<14> t<Constant_expression> p<20> c<13> s<19> l<2:22> el<2:23>
n<1> u<15> t<IntConst> p<16> l<2:26> el<2:27>
n<> u<16> t<Primary_literal> p<17> c<15> l<2:26> el<2:27>
n<> u<17> t<Constant_primary> p<18> c<16> l<2:26> el<2:27>
n<> u<18> t<Constant_expression> p<20> c<17> l<2:26> el<2:27>
n<> u<19> t<BinOp_Less> p<20> s<18> l<2:24> el<2:25>
n<> u<20> t<Constant_expression> p<50> c<14> s<23> l<2:22> el<2:27>
n<k> u<21> t<StringConst> p<23> s<22> l<2:29> el<2:30>
n<> u<22> t<IncDec_PlusPlus> p<23> l<2:30> el<2:32>
n<> u<23> t<Genvar_iteration> p<50> c<21> s<49> l<2:29> el<2:32>
n<gen_alert_cause> u<24> t<StringConst> p<49> s<47> l<2:42> el<2:57>
n<hw2reg> u<25> t<StringConst> p<26> l<3:12> el<3:18>
n<> u<26> t<Ps_or_hierarchical_identifier> p<36> c<25> s<35> l<3:12> el<3:18>
n<alert_cause> u<27> t<StringConst> p<35> s<32> l<3:19> el<3:30>
n<k> u<28> t<StringConst> p<29> l<3:31> el<3:32>
n<> u<29> t<Primary_literal> p<30> c<28> l<3:31> el<3:32>
n<> u<30> t<Constant_primary> p<31> c<29> l<3:31> el<3:32>
n<> u<31> t<Constant_expression> p<32> c<30> l<3:31> el<3:32>
n<> u<32> t<Constant_bit_select> p<35> c<31> s<33> l<3:30> el<3:33>
n<d> u<33> t<StringConst> p<35> s<34> l<3:34> el<3:35>
n<> u<34> t<Constant_bit_select> p<35> l<3:37> el<3:37>
n<> u<35> t<Constant_select> p<36> c<27> l<3:18> el<3:35>
n<> u<36> t<Net_lvalue> p<41> c<26> s<40> l<3:12> el<3:35>
n<> u<37> t<Number_1Tickb1> p<38> l<3:39> el<3:43>
n<> u<38> t<Primary_literal> p<39> c<37> l<3:39> el<3:43>
n<> u<39> t<Primary> p<40> c<38> l<3:39> el<3:43>
n<> u<40> t<Expression> p<41> c<39> l<3:39> el<3:43>
n<> u<41> t<Net_assignment> p<42> c<36> l<3:12> el<3:43>
n<> u<42> t<List_of_net_assignments> p<43> c<41> l<3:12> el<3:43>
n<> u<43> t<Continuous_assign> p<44> c<42> l<3:5> el<3:44>
n<> u<44> t<Module_common_item> p<45> c<43> l<3:5> el<3:44>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<3:5> el<3:44>
n<> u<46> t<Generate_item> p<47> c<45> l<3:5> el<3:44>
n<> u<47> t<Generate_block> p<49> c<46> s<48> l<3:5> el<3:44>
n<> u<48> t<End> p<49> l<4:3> el<4:6>
n<> u<49> t<Generate_block> p<50> c<24> l<2:34> el<4:6>
n<> u<50> t<Loop_generate_construct> p<51> c<10> l<2:3> el<4:6>
n<> u<51> t<Module_common_item> p<52> c<50> l<2:3> el<4:6>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<2:3> el<4:6>
n<> u<53> t<Non_port_module_item> p<54> c<52> l<2:3> el<4:6>
n<> u<54> t<Module_declaration> p<55> c<4> l<1:1> el<5:10>
n<> u<55> t<Description> p<141> c<54> s<140> l<1:1> el<5:10>
n<> u<56> t<Module_keyword> p<58> s<57> l<8:1> el<8:7>
n<top> u<57> t<StringConst> p<58> l<8:8> el<8:11>
n<> u<58> t<Module_ansi_header> p<139> c<56> s<77> l<8:1> el<8:12>
n<> u<59> t<Struct_keyword> p<60> l<9:11> el<9:17>
n<> u<60> t<Struct_union> p<69> c<59> s<61> l<9:11> el<9:17>
n<> u<61> t<Packed_keyword> p<69> s<68> l<9:18> el<9:24>
n<> u<62> t<IntegerAtomType_Int> p<63> l<10:5> el<10:8>
n<> u<63> t<Data_type> p<64> c<62> l<10:5> el<10:8>
n<> u<64> t<Data_type_or_void> p<68> c<63> s<67> l<10:5> el<10:8>
n<x> u<65> t<StringConst> p<66> l<10:9> el<10:10>
n<> u<66> t<Variable_decl_assignment> p<67> c<65> l<10:9> el<10:10>
n<> u<67> t<List_of_variable_decl_assignments> p<68> c<66> l<10:9> el<10:10>
n<> u<68> t<Struct_union_member> p<69> c<64> l<10:5> el<10:11>
n<> u<69> t<Data_type> p<71> c<60> s<70> l<9:11> el<11:4>
n<struct_t> u<70> t<StringConst> p<71> l<11:5> el<11:13>
n<> u<71> t<Type_declaration> p<72> c<69> l<9:3> el<11:14>
n<> u<72> t<Data_declaration> p<73> c<71> l<9:3> el<11:14>
n<> u<73> t<Package_or_generate_item_declaration> p<74> c<72> l<9:3> el<11:14>
n<> u<74> t<Module_or_generate_item_declaration> p<75> c<73> l<9:3> el<11:14>
n<> u<75> t<Module_common_item> p<76> c<74> l<9:3> el<11:14>
n<> u<76> t<Module_or_generate_item> p<77> c<75> l<9:3> el<11:14>
n<> u<77> t<Non_port_module_item> p<139> c<76> s<109> l<9:3> el<11:14>
n<struct_t> u<78> t<StringConst> p<99> s<88> l<13:3> el<13:11>
n<1> u<79> t<IntConst> p<80> l<13:13> el<13:14>
n<> u<80> t<Primary_literal> p<81> c<79> l<13:13> el<13:14>
n<> u<81> t<Constant_primary> p<82> c<80> l<13:13> el<13:14>
n<> u<82> t<Constant_expression> p<87> c<81> s<86> l<13:13> el<13:14>
n<0> u<83> t<IntConst> p<84> l<13:15> el<13:16>
n<> u<84> t<Primary_literal> p<85> c<83> l<13:15> el<13:16>
n<> u<85> t<Constant_primary> p<86> c<84> l<13:15> el<13:16>
n<> u<86> t<Constant_expression> p<87> c<85> l<13:15> el<13:16>
n<> u<87> t<Constant_range> p<88> c<82> l<13:13> el<13:16>
n<> u<88> t<Packed_dimension> p<99> c<87> s<98> l<13:12> el<13:17>
n<2> u<89> t<IntConst> p<90> l<13:18> el<13:19>
n<> u<90> t<Primary_literal> p<91> c<89> l<13:18> el<13:19>
n<> u<91> t<Constant_primary> p<92> c<90> l<13:18> el<13:19>
n<> u<92> t<Constant_expression> p<97> c<91> s<96> l<13:18> el<13:19>
n<0> u<93> t<IntConst> p<94> l<13:20> el<13:21>
n<> u<94> t<Primary_literal> p<95> c<93> l<13:20> el<13:21>
n<> u<95> t<Constant_primary> p<96> c<94> l<13:20> el<13:21>
n<> u<96> t<Constant_expression> p<97> c<95> l<13:20> el<13:21>
n<> u<97> t<Constant_range> p<98> c<92> l<13:18> el<13:21>
n<> u<98> t<Packed_dimension> p<99> c<97> l<13:17> el<13:22>
n<> u<99> t<Data_type> p<103> c<78> s<102> l<13:3> el<13:22>
n<a> u<100> t<StringConst> p<101> l<13:23> el<13:24>
n<> u<101> t<Variable_decl_assignment> p<102> c<100> l<13:23> el<13:24>
n<> u<102> t<List_of_variable_decl_assignments> p<103> c<101> l<13:23> el<13:24>
n<> u<103> t<Variable_declaration> p<104> c<99> l<13:3> el<13:25>
n<> u<104> t<Data_declaration> p<105> c<103> l<13:3> el<13:25>
n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<13:3> el<13:25>
n<> u<106> t<Module_or_generate_item_declaration> p<107> c<105> l<13:3> el<13:25>
n<> u<107> t<Module_common_item> p<108> c<106> l<13:3> el<13:25>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<13:3> el<13:25>
n<> u<109> t<Non_port_module_item> p<139> c<108> s<138> l<13:3> el<13:25>
n<a> u<110> t<StringConst> p<120> s<114> l<15:10> el<15:11>
n<0> u<111> t<IntConst> p<112> l<15:12> el<15:13>
n<> u<112> t<Primary_literal> p<113> c<111> l<15:12> el<15:13>
n<> u<113> t<Constant_primary> p<114> c<112> l<15:12> el<15:13>
n<> u<114> t<Constant_expression> p<120> c<113> s<118> l<15:12> el<15:13>
n<0> u<115> t<IntConst> p<116> l<15:15> el<15:16>
n<> u<116> t<Primary_literal> p<117> c<115> l<15:15> el<15:16>
n<> u<117> t<Constant_primary> p<118> c<116> l<15:15> el<15:16>
n<> u<118> t<Constant_expression> p<120> c<117> s<119> l<15:15> el<15:16>
n<x> u<119> t<StringConst> p<120> l<15:18> el<15:19>
n<> u<120> t<Hierarchical_identifier> p<121> c<110> l<15:10> el<15:19>
n<> u<121> t<Ps_or_hierarchical_identifier> p<128> c<120> s<127> l<15:10> el<15:19>
n<0> u<122> t<IntConst> p<123> l<15:20> el<15:21>
n<> u<123> t<Primary_literal> p<124> c<122> l<15:20> el<15:21>
n<> u<124> t<Constant_primary> p<125> c<123> l<15:20> el<15:21>
n<> u<125> t<Constant_expression> p<126> c<124> l<15:20> el<15:21>
n<> u<126> t<Constant_bit_select> p<127> c<125> l<15:19> el<15:22>
n<> u<127> t<Constant_select> p<128> c<126> l<15:19> el<15:22>
n<> u<128> t<Net_lvalue> p<133> c<121> s<132> l<15:10> el<15:22>
n<1> u<129> t<IntConst> p<130> l<15:25> el<15:26>
n<> u<130> t<Primary_literal> p<131> c<129> l<15:25> el<15:26>
n<> u<131> t<Primary> p<132> c<130> l<15:25> el<15:26>
n<> u<132> t<Expression> p<133> c<131> l<15:25> el<15:26>
n<> u<133> t<Net_assignment> p<134> c<128> l<15:10> el<15:26>
n<> u<134> t<List_of_net_assignments> p<135> c<133> l<15:10> el<15:26>
n<> u<135> t<Continuous_assign> p<136> c<134> l<15:3> el<15:27>
n<> u<136> t<Module_common_item> p<137> c<135> l<15:3> el<15:27>
n<> u<137> t<Module_or_generate_item> p<138> c<136> l<15:3> el<15:27>
n<> u<138> t<Non_port_module_item> p<139> c<137> l<15:3> el<15:27>
n<> u<139> t<Module_declaration> p<140> c<58> l<8:1> el<16:10>
n<> u<140> t<Description> p<141> c<139> l<8:1> el<16:10>
n<> u<141> t<Source_text> p<142> c<55> l<1:1> el<16:10>
n<> u<142> t<Top_level_rule> c<1> l<1:1> el<17:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "alert_handler_reg_wrap".

[WRN:PA0205] dut.sv:8:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@alert_handler_reg_wrap".

[INF:CP0303] dut.sv:8:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:2:3: Compile generate block "work@alert_handler_reg_wrap.gen_alert_cause[0]".

[NTE:EL0503] dut.sv:1:1: Top level module "work@alert_handler_reg_wrap".

[NTE:EL0503] dut.sv:8:1: Top level module "work@top".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/HierPathLhs/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/HierPathLhs/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/HierPathLhs/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@alert_handler_reg_wrap)
|vpiElaborated:1
|vpiName:work@alert_handler_reg_wrap
|uhdmallModules:
\_module: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@alert_handler_reg_wrap)
  |vpiFullName:work@alert_handler_reg_wrap
  |vpiDefName:work@alert_handler_reg_wrap
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:8:1, endln:16:10
  |vpiParent:
  \_design: (work@alert_handler_reg_wrap)
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (struct_t), line:9:11, endln:9:17
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:8:1, endln:16:10
    |vpiName:struct_t
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:8:1, endln:16:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:10:9, endln:10:10
      |vpiParent:
      \_struct_typespec: (struct_t), line:9:11, endln:9:17
      |vpiName:x
      |vpiTypespec:
      \_int_typespec: , line:10:5, endln:10:8
        |vpiParent:
        \_typespec_member: (x), line:10:9, endln:10:10
        |vpiSigned:1
      |vpiRefFile:dut.sv
      |vpiRefLineNo:10
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:10
      |vpiRefEndColumnNo:8
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:13:23, endln:13:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:8:1, endln:16:10
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiContAssign:
  \_cont_assign: , line:15:10, endln:15:26
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:8:1, endln:16:10
    |vpiRhs:
    \_constant: , line:15:25, endln:15:26
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:26
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:26
      |vpiName:a[0][0].x[0]
      |vpiActual:
      \_bit_select: (a), line:15:10, endln:15:11
        |vpiParent:
        \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
        |vpiName:a
        |vpiIndex:
        \_constant: , line:15:12, endln:15:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: , line:15:12, endln:15:13
        |vpiIndex:
        \_constant: , line:15:15, endln:15:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (x)
        |vpiParent:
        \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
        |vpiName:x
      |vpiActual:
      \_bit_select: 
        |vpiParent:
        \_ref_obj: 
        |vpiIndex:
        \_constant: , line:15:20, endln:15:21
          |vpiParent:
          \_bit_select: 
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|uhdmtopModules:
\_module: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:dut.sv, line:1:1, endln:5:10
  |vpiName:work@alert_handler_reg_wrap
  |vpiDefName:work@alert_handler_reg_wrap
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
    |vpiParent:
    \_module: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:dut.sv, line:1:1, endln:5:10
    |vpiName:gen_alert_cause[0]
    |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0]
    |vpiGenScope:
    \_gen_scope: (work@alert_handler_reg_wrap.gen_alert_cause[0])
      |vpiParent:
      \_gen_scope_array: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
      |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0]
      |vpiParameter:
      \_parameter: (work@alert_handler_reg_wrap.gen_alert_cause[0].k), line:2:0
        |vpiParent:
        \_gen_scope: (work@alert_handler_reg_wrap.gen_alert_cause[0])
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:k
        |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0].k
      |vpiContAssign:
      \_cont_assign: , line:3:12, endln:3:43
        |vpiParent:
        \_gen_scope: (work@alert_handler_reg_wrap.gen_alert_cause[0])
        |vpiRhs:
        \_constant: , line:3:39, endln:3:43
          |vpiParent:
          \_cont_assign: , line:3:12, endln:3:43
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
          |vpiParent:
          \_cont_assign: , line:3:12, endln:3:43
          |vpiName:hw2reg.alert_cause[k].d
          |vpiActual:
          \_ref_obj: (hw2reg)
            |vpiParent:
            \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
            |vpiName:hw2reg
          |vpiActual:
          \_bit_select: (alert_cause), line:3:19, endln:3:30
            |vpiParent:
            \_ref_obj: (work@alert_handler_reg_wrap.gen_alert_cause[0].hw2reg.alert_cause[k])
              |vpiParent:
              \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
              |vpiName:hw2reg.alert_cause[k]
              |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0].hw2reg.alert_cause[k]
            |vpiName:alert_cause
            |vpiIndex:
            \_ref_obj: (work@alert_handler_reg_wrap.gen_alert_cause[0].hw2reg.alert_cause[k].k), line:3:31, endln:3:32
              |vpiParent:
              \_bit_select: (alert_cause), line:3:19, endln:3:30
              |vpiName:k
              |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0].hw2reg.alert_cause[k].k
              |vpiActual:
              \_parameter: (work@alert_handler_reg_wrap.gen_alert_cause[0].k), line:2:0
          |vpiActual:
          \_ref_obj: (d)
            |vpiParent:
            \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
            |vpiName:d
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:8:1, endln:16:10
  |vpiName:work@top
  |vpiVariables:
  \_packed_array_var: (work@top.a), line:13:23, endln:13:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:8:1, endln:16:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:13:12, endln:13:17
      |vpiLeftRange:
      \_constant: , line:13:13, endln:13:14
        |vpiParent:
        \_range: , line:13:12, endln:13:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:13:15, endln:13:16
        |vpiParent:
        \_range: , line:13:12, endln:13:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:13:17, endln:13:22
      |vpiLeftRange:
      \_constant: , line:13:18, endln:13:19
        |vpiParent:
        \_range: , line:13:17, endln:13:22
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:13:20, endln:13:21
        |vpiParent:
        \_range: , line:13:17, endln:13:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_var: (work@top.a)
      |vpiParent:
      \_packed_array_var: (work@top.a), line:13:23, endln:13:24
      |vpiTypespec:
      \_struct_typespec: (struct_t), line:9:11, endln:9:17
      |vpiFullName:work@top.a
  |vpiTypedef:
  \_struct_typespec: (struct_t), line:9:11, endln:9:17
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:15:10, endln:15:26
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:8:1, endln:16:10
    |vpiRhs:
    \_constant: , line:15:25, endln:15:26
    |vpiLhs:
    \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:26
      |vpiName:a[0][0].x[0]
      |vpiActual:
      \_bit_select: (a), line:15:10, endln:15:11
        |vpiParent:
        \_ref_obj: (work@top.a[0][0].x[0])
          |vpiParent:
          \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
          |vpiName:a[0][0].x[0]
          |vpiFullName:work@top.a[0][0].x[0]
        |vpiName:a
        |vpiIndex:
        \_constant: , line:15:12, endln:15:13
      |vpiActual:
      \_bit_select: , line:15:12, endln:15:13
        |vpiIndex:
        \_constant: , line:15:15, endln:15:16
      |vpiActual:
      \_ref_obj: (x)
        |vpiParent:
        \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
        |vpiName:x
      |vpiActual:
      \_bit_select: (work@top)
        |vpiParent:
        \_ref_obj: (work@top)
          |vpiParent:
          \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
          |vpiFullName:work@top
        |vpiFullName:work@top
        |vpiIndex:
        \_constant: , line:15:20, endln:15:21
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/HierPathLhs/dut.sv | ${SURELOG_DIR}/build/regression/HierPathLhs/roundtrip/dut_000.sv | 5 | 16 | 

