Analysis & Synthesis report for Rubikscam
Mon Dec 16 10:25:42 2013
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |Rubikscam|CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mSetup_ST
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated
 17. Parameter Settings for User Entity Instance: PLL_25:pll_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: ENGINE:engine_inst|lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div1
 22. altpll Parameter Settings by Entity Instance
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "ENGINE:engine_inst|triangle_ram:triangle_ram_inst"
 25. Port Connectivity Checks: "ENGINE:engine_inst"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 16 10:25:42 2013           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Rubikscam                                       ;
; Top-level Entity Name              ; Rubikscam                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,713                                           ;
;     Total combinational functions  ; 4,700                                           ;
;     Dedicated logic registers      ; 2,164                                           ;
; Total registers                    ; 2164                                            ;
; Total pins                         ; 145                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Rubikscam          ; Rubikscam          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------+---------+
; motion_sensing.vhd               ; yes             ; User VHDL File                   ; C:/cygwin/home/Skw/Rubikscam/src/motion_sensing.vhd                     ;         ;
; ENGINE.vhd                       ; yes             ; User VHDL File                   ; C:/cygwin/home/Skw/Rubikscam/src/ENGINE.vhd                             ;         ;
; Rubikscam.vhd                    ; yes             ; User VHDL File                   ; C:/cygwin/home/Skw/Rubikscam/src/Rubikscam.vhd                          ;         ;
; I2C_Controller.vhd               ; yes             ; User VHDL File                   ; C:/cygwin/home/Skw/Rubikscam/src/I2C_Controller.vhd                     ;         ;
; I2C_CMOS_Config.vhd              ; yes             ; User VHDL File                   ; C:/cygwin/home/Skw/Rubikscam/src/I2C_CMOS_Config.vhd                    ;         ;
; CMOS_LA.vhd                      ; yes             ; User VHDL File                   ; C:/cygwin/home/Skw/Rubikscam/src/CMOS_LA.vhd                            ;         ;
; VGA_OUT.vhd                      ; yes             ; User VHDL File                   ; C:/cygwin/home/Skw/Rubikscam/src/VGA_OUT.vhd                            ;         ;
; PLL_25.vhd                       ; yes             ; User Wizard-Generated File       ; C:/cygwin/home/Skw/Rubikscam/src/PLL_25.vhd                             ;         ;
; triangle_ram.vhd                 ; yes             ; User Wizard-Generated File       ; C:/cygwin/home/Skw/Rubikscam/src/triangle_ram.vhd                       ;         ;
; ../triangles_init.mif            ; yes             ; User Memory Initialization File  ; C:/cygwin/home/Skw/Rubikscam/src/triangles_init.mif                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4vr1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/altsyncram_4vr1.tdf                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_q7m.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/lpm_divide_q7m.tdf                  ;         ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/sign_div_unsign_1nh.tdf             ;         ;
; db/alt_u_div_45f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/alt_u_div_45f.tdf                   ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/add_sub_lkc.tdf                     ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/add_sub_mkc.tdf                     ;         ;
; db/lpm_divide_fem.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/lpm_divide_fem.tdf                  ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/sign_div_unsign_plh.tdf             ;         ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/alt_u_div_k2f.tdf                   ;         ;
; db/lpm_divide_eem.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/lpm_divide_eem.tdf                  ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/sign_div_unsign_olh.tdf             ;         ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/cygwin/home/Skw/Rubikscam/src/db/alt_u_div_i2f.tdf                   ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Estimated Total logic elements              ; 5,713                                         ;
;                                             ;                                               ;
; Total combinational functions               ; 4700                                          ;
; Logic element usage by number of LUT inputs ;                                               ;
;     -- 4 input functions                    ; 4020                                          ;
;     -- 3 input functions                    ; 383                                           ;
;     -- <=2 input functions                  ; 297                                           ;
;                                             ;                                               ;
; Logic elements by mode                      ;                                               ;
;     -- normal mode                          ; 4428                                          ;
;     -- arithmetic mode                      ; 272                                           ;
;                                             ;                                               ;
; Total registers                             ; 2164                                          ;
;     -- Dedicated logic registers            ; 2164                                          ;
;     -- I/O registers                        ; 0                                             ;
;                                             ;                                               ;
; I/O pins                                    ; 145                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                             ;
; Total PLLs                                  ; 1                                             ;
;     -- PLLs                                 ; 1                                             ;
;                                             ;                                               ;
; Maximum fan-out node                        ; PLL_25:pll_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 2136                                          ;
; Total fan-out                               ; 25380                                         ;
; Average fan-out                             ; 3.62                                          ;
+---------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Rubikscam                                    ; 4700 (50)         ; 2164 (29)    ; 0           ; 0            ; 0       ; 0         ; 145  ; 0            ; |Rubikscam                                                                                                                                    ; work         ;
;    |CMOS_LA:CMOS_LA_inst|                     ; 139 (25)          ; 80 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|CMOS_LA:CMOS_LA_inst                                                                                                               ; work         ;
;       |I2C_CMOS_Config:I2C_CMOS_Config_inst|  ; 114 (60)          ; 55 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst                                                                          ; work         ;
;          |I2C_Controller:I2C_Controller_inst| ; 54 (54)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst                                       ; work         ;
;    |ENGINE:engine_inst|                       ; 171 (25)          ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|ENGINE:engine_inst                                                                                                                 ; work         ;
;       |lpm_divide:Mod0|                       ; 146 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Mod0                                                                                                 ; work         ;
;          |lpm_divide_q7m:auto_generated|      ; 146 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated                                                                   ; work         ;
;             |sign_div_unsign_1nh:divider|     ; 146 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider                                       ; work         ;
;                |alt_u_div_45f:divider|        ; 146 (146)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|ENGINE:engine_inst|lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider                 ; work         ;
;    |MOTION_SENSING:MOTION_SENSING_inst|       ; 4303 (4221)       ; 2013 (2013)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst                                                                                                 ; work         ;
;       |lpm_divide:Div0|                       ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_fem:auto_generated|      ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div0|lpm_divide_fem:auto_generated                                                   ; work         ;
;             |sign_div_unsign_plh:divider|     ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                       ; work         ;
;                |alt_u_div_k2f:divider|        ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider ; work         ;
;       |lpm_divide:Div1|                       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_eem:auto_generated|      ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div1|lpm_divide_eem:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider|     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_i2f:divider|        ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ; work         ;
;    |PLL_25:pll_inst|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|PLL_25:pll_inst                                                                                                                    ; work         ;
;       |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|PLL_25:pll_inst|altpll:altpll_component                                                                                            ; work         ;
;    |VGA_OUT:vga_inst|                         ; 37 (37)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Rubikscam|VGA_OUT:vga_inst                                                                                                                   ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+---------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst ; C:/cygwin/home/Skw/Rubikscam/src/triangle_ram.vhd ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Rubikscam|PLL_25:pll_inst                                   ; C:/cygwin/home/Skw/Rubikscam/src/PLL_25.vhd       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |Rubikscam|CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mSetup_ST          ;
+--------------------------+--------------------------+-------------------------+-------------------------+
; Name                     ; mSetup_ST.st20_next_data ; mSetup_ST.st10_wait_ack ; mSetup_ST.st0_send_data ;
+--------------------------+--------------------------+-------------------------+-------------------------+
; mSetup_ST.st0_send_data  ; 0                        ; 0                       ; 0                       ;
; mSetup_ST.st10_wait_ack  ; 0                        ; 1                       ; 1                       ;
; mSetup_ST.st20_next_data ; 1                        ; 0                       ; 1                       ;
+--------------------------+--------------------------+-------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; dqr[13]                                             ; sram_data_read_driver ; yes                    ;
; dqr[5]                                              ; sram_data_read_driver ; yes                    ;
; dqr[14]                                             ; sram_data_read_driver ; yes                    ;
; dqr[6]                                              ; sram_data_read_driver ; yes                    ;
; dqr[15]                                             ; sram_data_read_driver ; yes                    ;
; dqr[7]                                              ; sram_data_read_driver ; yes                    ;
; dqr[11]                                             ; sram_data_read_driver ; yes                    ;
; dqr[3]                                              ; sram_data_read_driver ; yes                    ;
; dqr[12]                                             ; sram_data_read_driver ; yes                    ;
; dqr[4]                                              ; sram_data_read_driver ; yes                    ;
; dqr[8]                                              ; sram_data_read_driver ; yes                    ;
; dqr[0]                                              ; sram_data_read_driver ; yes                    ;
; dqr[9]                                              ; sram_data_read_driver ; yes                    ;
; dqr[1]                                              ; sram_data_read_driver ; yes                    ;
; dqr[10]                                             ; sram_data_read_driver ; yes                    ;
; dqr[2]                                              ; sram_data_read_driver ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                              ; Reason for Removal                                                                                              ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; ENGINE:engine_inst|ram_rdaddress[0..9]                                                                     ; Lost fanout                                                                                                     ;
; vga_data_b[0..6]                                                                                           ; Stuck at GND due to stuck port data_in                                                                          ;
; vga_data_g[0..7]                                                                                           ; Stuck at GND due to stuck port data_in                                                                          ;
; vga_data_r[0..6]                                                                                           ; Stuck at GND due to stuck port data_in                                                                          ;
; VGA_OUT:vga_inst|VGA_G[0..7]                                                                               ; Stuck at GND due to stuck port data_in                                                                          ;
; VGA_OUT:vga_inst|VGA_R[0..6]                                                                               ; Stuck at GND due to stuck port data_in                                                                          ;
; VGA_OUT:vga_inst|VGA_B[0..6]                                                                               ; Stuck at GND due to stuck port data_in                                                                          ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[16]                                    ; Stuck at GND due to stuck port data_in                                                                          ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[17]                                    ; Stuck at VCC due to stuck port data_in                                                                          ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[18]                                    ; Stuck at GND due to stuck port data_in                                                                          ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[19..21]                                ; Stuck at VCC due to stuck port data_in                                                                          ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[22]                                    ; Stuck at GND due to stuck port data_in                                                                          ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[23]                                    ; Stuck at VCC due to stuck port data_in                                                                          ;
; dqw[1,2,5..12]                                                                                             ; Merged with dqw[0]                                                                                              ;
; dqw[4,13..15]                                                                                              ; Merged with dqw[3]                                                                                              ;
; SRAM_WE_N_cp                                                                                               ; Merged with sram_data_read_driver                                                                               ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[14,15]                                 ; Merged with CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[12]                             ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[19..21,23] ; Merged with CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[17] ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[18,22]     ; Merged with CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[16] ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[14,15]     ; Merged with CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[12] ;
; dqw[0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                          ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[16]        ; Stuck at GND due to stuck port data_in                                                                          ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[17]        ; Stuck at VCC due to stuck port data_in                                                                          ;
; filled_sram                                                                                                ; Stuck at VCC due to stuck port data_in                                                                          ;
; fill_address[0..17]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                     ;
; dqw[3]                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                          ;
; Total Number of Removed Registers = 110                                                                    ;                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                               ;
+-------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                              ;
+-------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; filled_sram                                                             ; Stuck at VCC              ; fill_address[0], fill_address[1], fill_address[2], fill_address[3], fill_address[4],                ;
;                                                                         ; due to stuck port data_in ; fill_address[5], fill_address[6], fill_address[7], fill_address[8], fill_address[9],                ;
;                                                                         ;                           ; fill_address[10], fill_address[11], fill_address[12], fill_address[13], dqw[3]                      ;
; vga_data_b[0]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_B[0]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_b[1]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_B[1]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_b[2]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_B[2]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_b[3]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_B[3]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_b[4]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_B[4]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_b[5]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_B[5]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_b[6]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_B[6]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_g[0]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_G[0]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_g[1]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_G[1]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_g[2]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_G[2]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_g[3]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_G[3]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_g[4]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_G[4]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_g[5]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_G[5]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_g[6]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_G[6]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_g[7]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_G[7]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_r[0]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_R[0]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_r[1]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_R[1]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_r[2]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_R[2]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_r[3]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_R[3]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_r[4]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_R[4]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_r[5]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_R[5]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; vga_data_r[6]                                                           ; Stuck at GND              ; VGA_OUT:vga_inst|VGA_R[6]                                                                           ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[16] ; Stuck at GND              ; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[16] ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[17] ; Stuck at VCC              ; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD[17] ;
;                                                                         ; due to stuck port data_in ;                                                                                                     ;
+-------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2164  ;
; Number of registers using Synchronous Clear  ; 1045  ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2113  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                ;
+---------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                 ; Fan out ;
+---------------------------------------------------------------------------------------------------+---------+
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SCLK ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SDO  ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|DIR  ; 2       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK1 ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK2 ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|ACK3 ; 3       ;
; CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|FIN  ; 4       ;
; Total number of inverted registers = 7                                                            ;         ;
+---------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|x[0]                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|y[0]                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Rubikscam|CMOS_LA:CMOS_LA_inst|cam_pos_x[9]                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Rubikscam|CMOS_LA:CMOS_LA_inst|cam_pos_y[0]                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Rubikscam|CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_CLK_DIV[3]                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Rubikscam|CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|LUT_INDEX[1]                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Rubikscam|CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ;
; 25:1               ; 8 bits    ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |Rubikscam|CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mI2C_DATA[7]                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|main_gx[2]                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|main_dy[0]                                                              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |Rubikscam|SRAM_ADDR[9]~reg0                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Rubikscam|SRAM_ADDR[14]~reg0                                                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 28 LEs               ; 84 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|main_s[16]                                                              ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[0][0][11]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[0][1][15]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[0][2][9]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[0][3][25]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[0][4][6]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[0][5][9]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[0][6][12]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[1][0][15]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[1][1][15]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[1][2][23]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[1][3][17]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[1][4][22]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[1][5][19]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[1][6][27]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[2][0][19]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[2][1][24]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[2][2][12]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[2][3][14]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[2][4][0]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[2][5][13]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[2][6][5]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[3][0][5]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[3][1][1]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[3][2][23]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[3][3][26]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[3][4][5]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[3][5][5]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[3][6][27]                                                         ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[4][0][7]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[4][1][3]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[4][2][3]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[4][3][3]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[4][4][3]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[4][5][5]                                                          ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|somme[4][6][6]                                                          ;
; 7:1                ; 140 bits  ; 560 LEs       ; 560 LEs              ; 0 LEs                  ; No         ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|Mux308                                                                  ;
; 7:1                ; 140 bits  ; 560 LEs       ; 560 LEs              ; 0 LEs                  ; No         ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|Mux126                                                                  ;
; 5:1                ; 56 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|Mux376                                                                  ;
; 5:1                ; 56 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|Mux141                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Rubikscam|CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|mSetup_ST                                        ;
; 35:1               ; 28 bits   ; 644 LEs       ; 644 LEs              ; 0 LEs                  ; No         ; |Rubikscam|MOTION_SENSING:MOTION_SENSING_inst|Mux547                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_25:pll_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------------+
; Parameter Name                ; Value                    ; Type                      ;
+-------------------------------+--------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                   ;
; PLL_TYPE                      ; AUTO                     ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_25 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                   ;
; LOCK_HIGH                     ; 1                        ; Untyped                   ;
; LOCK_LOW                      ; 1                        ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                   ;
; SKIP_VCO                      ; OFF                      ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                   ;
; BANDWIDTH                     ; 0                        ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                   ;
; DOWN_SPREAD                   ; 0                        ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                        ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 2                        ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 2                        ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 10000                    ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 10000                    ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                   ;
; DPA_DIVIDER                   ; 0                        ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                   ;
; VCO_MIN                       ; 0                        ; Untyped                   ;
; VCO_MAX                       ; 0                        ; Untyped                   ;
; VCO_CENTER                    ; 0                        ; Untyped                   ;
; PFD_MIN                       ; 0                        ; Untyped                   ;
; PFD_MAX                       ; 0                        ; Untyped                   ;
; M_INITIAL                     ; 0                        ; Untyped                   ;
; M                             ; 0                        ; Untyped                   ;
; N                             ; 1                        ; Untyped                   ;
; M2                            ; 1                        ; Untyped                   ;
; N2                            ; 1                        ; Untyped                   ;
; SS                            ; 1                        ; Untyped                   ;
; C0_HIGH                       ; 0                        ; Untyped                   ;
; C1_HIGH                       ; 0                        ; Untyped                   ;
; C2_HIGH                       ; 0                        ; Untyped                   ;
; C3_HIGH                       ; 0                        ; Untyped                   ;
; C4_HIGH                       ; 0                        ; Untyped                   ;
; C5_HIGH                       ; 0                        ; Untyped                   ;
; C6_HIGH                       ; 0                        ; Untyped                   ;
; C7_HIGH                       ; 0                        ; Untyped                   ;
; C8_HIGH                       ; 0                        ; Untyped                   ;
; C9_HIGH                       ; 0                        ; Untyped                   ;
; C0_LOW                        ; 0                        ; Untyped                   ;
; C1_LOW                        ; 0                        ; Untyped                   ;
; C2_LOW                        ; 0                        ; Untyped                   ;
; C3_LOW                        ; 0                        ; Untyped                   ;
; C4_LOW                        ; 0                        ; Untyped                   ;
; C5_LOW                        ; 0                        ; Untyped                   ;
; C6_LOW                        ; 0                        ; Untyped                   ;
; C7_LOW                        ; 0                        ; Untyped                   ;
; C8_LOW                        ; 0                        ; Untyped                   ;
; C9_LOW                        ; 0                        ; Untyped                   ;
; C0_INITIAL                    ; 0                        ; Untyped                   ;
; C1_INITIAL                    ; 0                        ; Untyped                   ;
; C2_INITIAL                    ; 0                        ; Untyped                   ;
; C3_INITIAL                    ; 0                        ; Untyped                   ;
; C4_INITIAL                    ; 0                        ; Untyped                   ;
; C5_INITIAL                    ; 0                        ; Untyped                   ;
; C6_INITIAL                    ; 0                        ; Untyped                   ;
; C7_INITIAL                    ; 0                        ; Untyped                   ;
; C8_INITIAL                    ; 0                        ; Untyped                   ;
; C9_INITIAL                    ; 0                        ; Untyped                   ;
; C0_MODE                       ; BYPASS                   ; Untyped                   ;
; C1_MODE                       ; BYPASS                   ; Untyped                   ;
; C2_MODE                       ; BYPASS                   ; Untyped                   ;
; C3_MODE                       ; BYPASS                   ; Untyped                   ;
; C4_MODE                       ; BYPASS                   ; Untyped                   ;
; C5_MODE                       ; BYPASS                   ; Untyped                   ;
; C6_MODE                       ; BYPASS                   ; Untyped                   ;
; C7_MODE                       ; BYPASS                   ; Untyped                   ;
; C8_MODE                       ; BYPASS                   ; Untyped                   ;
; C9_MODE                       ; BYPASS                   ; Untyped                   ;
; C0_PH                         ; 0                        ; Untyped                   ;
; C1_PH                         ; 0                        ; Untyped                   ;
; C2_PH                         ; 0                        ; Untyped                   ;
; C3_PH                         ; 0                        ; Untyped                   ;
; C4_PH                         ; 0                        ; Untyped                   ;
; C5_PH                         ; 0                        ; Untyped                   ;
; C6_PH                         ; 0                        ; Untyped                   ;
; C7_PH                         ; 0                        ; Untyped                   ;
; C8_PH                         ; 0                        ; Untyped                   ;
; C9_PH                         ; 0                        ; Untyped                   ;
; L0_HIGH                       ; 1                        ; Untyped                   ;
; L1_HIGH                       ; 1                        ; Untyped                   ;
; G0_HIGH                       ; 1                        ; Untyped                   ;
; G1_HIGH                       ; 1                        ; Untyped                   ;
; G2_HIGH                       ; 1                        ; Untyped                   ;
; G3_HIGH                       ; 1                        ; Untyped                   ;
; E0_HIGH                       ; 1                        ; Untyped                   ;
; E1_HIGH                       ; 1                        ; Untyped                   ;
; E2_HIGH                       ; 1                        ; Untyped                   ;
; E3_HIGH                       ; 1                        ; Untyped                   ;
; L0_LOW                        ; 1                        ; Untyped                   ;
; L1_LOW                        ; 1                        ; Untyped                   ;
; G0_LOW                        ; 1                        ; Untyped                   ;
; G1_LOW                        ; 1                        ; Untyped                   ;
; G2_LOW                        ; 1                        ; Untyped                   ;
; G3_LOW                        ; 1                        ; Untyped                   ;
; E0_LOW                        ; 1                        ; Untyped                   ;
; E1_LOW                        ; 1                        ; Untyped                   ;
; E2_LOW                        ; 1                        ; Untyped                   ;
; E3_LOW                        ; 1                        ; Untyped                   ;
; L0_INITIAL                    ; 1                        ; Untyped                   ;
; L1_INITIAL                    ; 1                        ; Untyped                   ;
; G0_INITIAL                    ; 1                        ; Untyped                   ;
; G1_INITIAL                    ; 1                        ; Untyped                   ;
; G2_INITIAL                    ; 1                        ; Untyped                   ;
; G3_INITIAL                    ; 1                        ; Untyped                   ;
; E0_INITIAL                    ; 1                        ; Untyped                   ;
; E1_INITIAL                    ; 1                        ; Untyped                   ;
; E2_INITIAL                    ; 1                        ; Untyped                   ;
; E3_INITIAL                    ; 1                        ; Untyped                   ;
; L0_MODE                       ; BYPASS                   ; Untyped                   ;
; L1_MODE                       ; BYPASS                   ; Untyped                   ;
; G0_MODE                       ; BYPASS                   ; Untyped                   ;
; G1_MODE                       ; BYPASS                   ; Untyped                   ;
; G2_MODE                       ; BYPASS                   ; Untyped                   ;
; G3_MODE                       ; BYPASS                   ; Untyped                   ;
; E0_MODE                       ; BYPASS                   ; Untyped                   ;
; E1_MODE                       ; BYPASS                   ; Untyped                   ;
; E2_MODE                       ; BYPASS                   ; Untyped                   ;
; E3_MODE                       ; BYPASS                   ; Untyped                   ;
; L0_PH                         ; 0                        ; Untyped                   ;
; L1_PH                         ; 0                        ; Untyped                   ;
; G0_PH                         ; 0                        ; Untyped                   ;
; G1_PH                         ; 0                        ; Untyped                   ;
; G2_PH                         ; 0                        ; Untyped                   ;
; G3_PH                         ; 0                        ; Untyped                   ;
; E0_PH                         ; 0                        ; Untyped                   ;
; E1_PH                         ; 0                        ; Untyped                   ;
; E2_PH                         ; 0                        ; Untyped                   ;
; E3_PH                         ; 0                        ; Untyped                   ;
; M_PH                          ; 0                        ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; CLK0_COUNTER                  ; G0                       ; Untyped                   ;
; CLK1_COUNTER                  ; G0                       ; Untyped                   ;
; CLK2_COUNTER                  ; G0                       ; Untyped                   ;
; CLK3_COUNTER                  ; G0                       ; Untyped                   ;
; CLK4_COUNTER                  ; G0                       ; Untyped                   ;
; CLK5_COUNTER                  ; G0                       ; Untyped                   ;
; CLK6_COUNTER                  ; E0                       ; Untyped                   ;
; CLK7_COUNTER                  ; E1                       ; Untyped                   ;
; CLK8_COUNTER                  ; E2                       ; Untyped                   ;
; CLK9_COUNTER                  ; E3                       ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                   ;
; M_TIME_DELAY                  ; 0                        ; Untyped                   ;
; N_TIME_DELAY                  ; 0                        ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                   ;
; VCO_POST_SCALE                ; 0                        ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II               ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING                  ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                        ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone II               ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE            ;
+-------------------------------+--------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                          ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                 ; Untyped                                                       ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                ;
; WIDTHAD_A                          ; 10                        ; Signed Integer                                                ;
; NUMWORDS_A                         ; 1024                      ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                ;
; WIDTHAD_B                          ; 10                        ; Signed Integer                                                ;
; NUMWORDS_B                         ; 1024                      ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                       ;
; OUTDATA_REG_B                      ; CLOCK0                    ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                       ;
; INIT_FILE                          ; ../src/triangles_init.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                    ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone II                ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_4vr1           ; Untyped                                                       ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ENGINE:engine_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_q7m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                   ;
; LPM_WIDTHD             ; 8              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                   ;
; LPM_WIDTHD             ; 8              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; PLL_25:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                 ;
; Entity Instance                           ; ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ENGINE:engine_inst|triangle_ram:triangle_ram_inst"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; wren ; Input  ; Info     ; Stuck at GND                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ENGINE:engine_inst"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; screen_x ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; screen_y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 16 10:25:08 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rubikscam -c Rubikscam
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file motion_sensing.vhd
    Info (12022): Found design unit 1: MOTION_SENSING-MOTION_SENSING_arch
    Info (12023): Found entity 1: MOTION_SENSING
Info (12021): Found 2 design units, including 1 entities, in source file engine.vhd
    Info (12022): Found design unit 1: ENGINE-ENGINE_arch
    Info (12023): Found entity 1: ENGINE
Info (12021): Found 2 design units, including 1 entities, in source file rubikscam.vhd
    Info (12022): Found design unit 1: Rubikscam-Rubikscam_arch
    Info (12023): Found entity 1: Rubikscam
Info (12021): Found 2 design units, including 1 entities, in source file i2c_controller.vhd
    Info (12022): Found design unit 1: I2C_Controller-I2C_Controller_arch
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 2 design units, including 1 entities, in source file i2c_cmos_config.vhd
    Info (12022): Found design unit 1: I2C_CMOS_Config-I2C_CMOS_Config_arch
    Info (12023): Found entity 1: I2C_CMOS_Config
Info (12021): Found 2 design units, including 1 entities, in source file cmos_la.vhd
    Info (12022): Found design unit 1: CMOS_LA-CMOS_LA_arch
    Info (12023): Found entity 1: CMOS_LA
Info (12021): Found 2 design units, including 1 entities, in source file vga_out.vhd
    Info (12022): Found design unit 1: VGA_OUT-VGA_OUT_arch
    Info (12023): Found entity 1: VGA_OUT
Info (12021): Found 2 design units, including 1 entities, in source file pll_25.vhd
    Info (12022): Found design unit 1: pll_25-SYN
    Info (12023): Found entity 1: PLL_25
Info (12021): Found 2 design units, including 1 entities, in source file triangle_ram.vhd
    Info (12022): Found design unit 1: triangle_ram-SYN
    Info (12023): Found entity 1: triangle_ram
Info (12021): Found 2 design units, including 1 entities, in source file pong.vhd
    Info (12022): Found design unit 1: Pong-Pong_arch
    Info (12023): Found entity 1: Pong
Info (12127): Elaborating entity "Rubikscam" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Rubikscam.vhd(135): object "engine_out_x" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Rubikscam.vhd(136): object "engine_out_y" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "LEDR[13..6]" at Rubikscam.vhd(28)
Info (10041): Inferred latch for "dqr[0]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[1]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[2]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[3]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[4]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[5]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[6]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[7]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[8]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[9]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[10]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[11]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[12]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[13]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[14]" at Rubikscam.vhd(247)
Info (10041): Inferred latch for "dqr[15]" at Rubikscam.vhd(247)
Warning (10665): Bidirectional port "GPIO_1[15]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[15]"
Warning (10665): Bidirectional port "GPIO_1[14]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[14]"
Warning (10665): Bidirectional port "GPIO_1[13]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[13]"
Warning (10665): Bidirectional port "GPIO_1[12]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[12]"
Warning (10665): Bidirectional port "GPIO_1[11]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[11]"
Warning (10665): Bidirectional port "GPIO_1[10]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[10]"
Warning (10665): Bidirectional port "GPIO_1[9]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[9]"
Warning (10665): Bidirectional port "GPIO_1[8]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[8]"
Warning (10665): Bidirectional port "GPIO_1[7]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[7]"
Warning (10665): Bidirectional port "GPIO_1[6]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[6]"
Warning (10665): Bidirectional port "GPIO_1[5]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[5]"
Warning (10665): Bidirectional port "GPIO_1[4]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[4]"
Warning (10665): Bidirectional port "GPIO_1[3]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[3]"
Warning (10665): Bidirectional port "GPIO_1[2]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[2]"
Warning (10665): Bidirectional port "GPIO_1[1]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[1]"
Warning (10665): Bidirectional port "GPIO_1[0]" at Rubikscam.vhd(30) has a one-way connection to bidirectional port "GPIO_0[0]"
Info (12128): Elaborating entity "PLL_25" for hierarchy "PLL_25:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_25:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL_25:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL_25:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "10000"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "10000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_25"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "ENGINE" for hierarchy "ENGINE:engine_inst"
Warning (10541): VHDL Signal Declaration warning at ENGINE.vhd(31): used implicit default value for signal "ram_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ENGINE.vhd(33): used implicit default value for signal "ram_wraddress" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at ENGINE.vhd(34): used explicit default value for signal "ram_wren" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at ENGINE.vhd(42): object "result_screen_x" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ENGINE.vhd(43): object "result_screen_y" assigned a value but never read
Info (12128): Elaborating entity "triangle_ram" for hierarchy "ENGINE:engine_inst|triangle_ram:triangle_ram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "../src/triangles_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4vr1.tdf
    Info (12023): Found entity 1: altsyncram_4vr1
Info (12128): Elaborating entity "altsyncram_4vr1" for hierarchy "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated"
Info (12128): Elaborating entity "VGA_OUT" for hierarchy "VGA_OUT:vga_inst"
Info (12128): Elaborating entity "CMOS_LA" for hierarchy "CMOS_LA:CMOS_LA_inst"
Info (12128): Elaborating entity "I2C_CMOS_Config" for hierarchy "CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst"
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "CMOS_LA:CMOS_LA_inst|I2C_CMOS_Config:I2C_CMOS_Config_inst|I2C_Controller:I2C_Controller_inst"
Info (12128): Elaborating entity "MOTION_SENSING" for hierarchy "MOTION_SENSING:MOTION_SENSING_inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "somme" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "somme_traitement" into its bus
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|q_b[31]"
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ENGINE:engine_inst|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MOTION_SENSING:MOTION_SENSING_inst|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MOTION_SENSING:MOTION_SENSING_inst|Div1"
Info (12130): Elaborated megafunction instantiation "ENGINE:engine_inst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "ENGINE:engine_inst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q7m.tdf
    Info (12023): Found entity 1: lpm_divide_q7m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_45f.tdf
    Info (12023): Found entity 1: alt_u_div_45f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf
    Info (12023): Found entity 1: lpm_divide_fem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f
Info (12130): Elaborated megafunction instantiation "MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div1"
Info (12133): Instantiated megafunction "MOTION_SENSING:MOTION_SENSING_inst|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf
    Info (12023): Found entity 1: lpm_divide_eem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO_1[11]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO_1[14]" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[11]~synth"
    Warning (13010): Node "GPIO_1[14]~synth"
    Warning (13010): Node "GPIO_0[0]~synth"
    Warning (13010): Node "GPIO_0[1]~synth"
    Warning (13010): Node "GPIO_0[2]~synth"
    Warning (13010): Node "GPIO_0[3]~synth"
    Warning (13010): Node "GPIO_0[4]~synth"
    Warning (13010): Node "GPIO_0[5]~synth"
    Warning (13010): Node "GPIO_0[6]~synth"
    Warning (13010): Node "GPIO_0[7]~synth"
    Warning (13010): Node "GPIO_0[8]~synth"
    Warning (13010): Node "GPIO_0[9]~synth"
    Warning (13010): Node "GPIO_0[10]~synth"
    Warning (13010): Node "GPIO_0[11]~synth"
    Warning (13010): Node "GPIO_0[12]~synth"
    Warning (13010): Node "GPIO_0[13]~synth"
    Warning (13010): Node "GPIO_0[14]~synth"
    Warning (13010): Node "GPIO_0[15]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 5860 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 76 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 5714 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 135 warnings
    Info: Peak virtual memory: 398 megabytes
    Info: Processing ended: Mon Dec 16 10:25:42 2013
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:35


